#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: E:\PDS\PDS1\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-K7MPPOL0
Generated by Fabric Compiler (version 2020.3 build 62942) at Wed Jul 20 18:25:42 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'cmos_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_xclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_db[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Wed Jul 20 18:25:55 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared               190           2  {sys_clk}
 coms_pclk                10.000       {0 5}          Declared                69           0  {cmos_pclk}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          15.384       {0 7.692}      Generated (sys_clk)   5081           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    356           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    160           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_1        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_64       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     118.554 MHz         20.000          8.435         11.565
 coms_pclk                  100.000 MHz     194.553 MHz         10.000          5.140          4.860
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                             65.003 MHz       8.317 MHz         15.384        120.230       -104.846
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     138.064 MHz         10.000          7.243          2.757
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     131.406 MHz         20.000          7.610         12.390
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz    1360.544 MHz          2.500          0.735          1.765
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     11.565       0.000              0            901
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     10.918       0.000              0              1
 coms_pclk              coms_pclk                    4.860       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.549       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                  -104.846   -6500.325            105          13935
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -3.794    -131.898             44             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.757       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    11.022       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -1.798     -14.477             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    12.390       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     1.780       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.765       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.063       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.339       0.000              0            901
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      6.675       0.000              0              1
 coms_pclk              coms_pclk                    0.338       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.702       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.103       0.000              0          13935
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.239      -0.524              5             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.167       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -3.699     -49.731             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.204      -1.138              9             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.334       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.068       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.082       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     10.098       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.392       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -2.345     -72.335             34             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     7.969       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.953       0.000              0            129
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      6.117       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    3.105       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.270       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.685       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.584       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.291       0.000              0            190
 coms_pclk                                           4.011       0.000              0             69
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     6.750       0.000              0           5081
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0            356
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.734       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.392       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.186       0.000              0            901
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     12.360       0.000              0              1
 coms_pclk              coms_pclk                    5.929       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    5.691       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                   -84.364   -5004.890            104          13935
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -3.375    -111.711             44             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.461       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    10.934       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -1.378     -11.234             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    13.772       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.245       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.850       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.839       0.000              0              9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.310       0.000              0            901
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      5.803       0.000              0              1
 coms_pclk              coms_pclk                    0.340       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.319       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.133       0.000              0          13935
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.141      -0.186              2             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.218       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -2.871     -38.520             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.082      -0.348              5             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.308       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.317       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.985       0.000              0              9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     11.599       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    5.582       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.837     -56.438             34             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.385       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    18.334       0.000              0            129
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      5.327       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.682       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.329       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.628       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.542       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.654       0.000              0            190
 coms_pclk                                           4.403       0.000              0             69
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     7.077       0.000              0           5081
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0            356
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.971       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.386       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.791
  Launch Clock Delay      :  4.454
  Clock Pessimism Removal :  0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.890       4.454         sys_clk_g        
 CLMA_146_249/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_146_249/Q0                   tco                   0.261       4.715 r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.576       5.291         ISP/uart_test/uart_tx_inst/cycle_cnt [4]
 CLMA_146_256/Y2                   td                    0.384       5.675 r       ISP/uart_test/uart_tx_inst/N141_13/gateop_perm/Z
                                   net (fanout=1)        0.261       5.936         ISP/uart_test/uart_tx_inst/_N23284
 CLMA_146_256/Y1                   td                    0.169       6.105 r       ISP/uart_test/uart_tx_inst/N141_15/gateop/Z
                                   net (fanout=1)        0.580       6.685         ISP/uart_test/uart_tx_inst/_N23286
 CLMA_146_244/Y3                   td                    0.276       6.961 r       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       1.155       8.116         ISP/uart_test/uart_tx_inst/N141
 CLMA_146_192/Y1                   td                    0.377       8.493 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.425       8.918         ISP/uart_test/uart_tx_inst/_N13476
 CLMA_146_196/Y3                   td                    0.169       9.087 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.427       9.514         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_146_189/Y1                   td                    0.459       9.973 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.597      10.570         ISP/uart_test/uart_tx_inst/N100
 CLMS_142_209/Y0                   td                    0.164      10.734 r       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       1.091      11.825         ISP/uart_test/uart_tx_inst/N102
 CLMA_146_245/COUT                 td                    0.427      12.252 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.252         ISP/uart_test/uart_tx_inst/_N8911
                                                         0.060      12.312 r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.312         ISP/uart_test/uart_tx_inst/_N8913
 CLMA_146_249/COUT                 td                    0.097      12.409 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.409         ISP/uart_test/uart_tx_inst/_N8915
                                                         0.060      12.469 r       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.469         ISP/uart_test/uart_tx_inst/_N8917
 CLMA_146_253/COUT                 td                    0.097      12.566 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.566         ISP/uart_test/uart_tx_inst/_N8919
                                                         0.059      12.625 f       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.625         ISP/uart_test/uart_tx_inst/_N8921
                                                                           f       ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  12.625         Logic Levels: 10 
                                                                                   Logic: 3.059ns(37.437%), Route: 5.112ns(62.563%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.599      23.791         sys_clk_g        
 CLMA_146_257/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.620      24.411                          
 clock uncertainty                                      -0.050      24.361                          

 Setup time                                             -0.171      24.190                          

 Data required time                                                 24.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.190                          
 Data arrival time                                                 -12.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.565                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.791
  Launch Clock Delay      :  4.454
  Clock Pessimism Removal :  0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.890       4.454         sys_clk_g        
 CLMA_146_249/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_146_249/Q0                   tco                   0.261       4.715 r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.576       5.291         ISP/uart_test/uart_tx_inst/cycle_cnt [4]
 CLMA_146_256/Y2                   td                    0.384       5.675 r       ISP/uart_test/uart_tx_inst/N141_13/gateop_perm/Z
                                   net (fanout=1)        0.261       5.936         ISP/uart_test/uart_tx_inst/_N23284
 CLMA_146_256/Y1                   td                    0.169       6.105 r       ISP/uart_test/uart_tx_inst/N141_15/gateop/Z
                                   net (fanout=1)        0.580       6.685         ISP/uart_test/uart_tx_inst/_N23286
 CLMA_146_244/Y3                   td                    0.276       6.961 r       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       1.155       8.116         ISP/uart_test/uart_tx_inst/N141
 CLMA_146_192/Y1                   td                    0.377       8.493 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.425       8.918         ISP/uart_test/uart_tx_inst/_N13476
 CLMA_146_196/Y3                   td                    0.169       9.087 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.427       9.514         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_146_189/Y1                   td                    0.459       9.973 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.597      10.570         ISP/uart_test/uart_tx_inst/N100
 CLMS_142_209/Y0                   td                    0.164      10.734 r       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       1.091      11.825         ISP/uart_test/uart_tx_inst/N102
 CLMA_146_245/COUT                 td                    0.427      12.252 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.252         ISP/uart_test/uart_tx_inst/_N8911
                                                         0.060      12.312 r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.312         ISP/uart_test/uart_tx_inst/_N8913
 CLMA_146_249/COUT                 td                    0.097      12.409 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.409         ISP/uart_test/uart_tx_inst/_N8915
                                                         0.060      12.469 r       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.469         ISP/uart_test/uart_tx_inst/_N8917
 CLMA_146_253/COUT                 td                    0.095      12.564 f       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.564         ISP/uart_test/uart_tx_inst/_N8919
 CLMA_146_257/CIN                                                          f       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  12.564         Logic Levels: 10 
                                                                                   Logic: 2.998ns(36.967%), Route: 5.112ns(63.033%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.599      23.791         sys_clk_g        
 CLMA_146_257/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.620      24.411                          
 clock uncertainty                                      -0.050      24.361                          

 Setup time                                             -0.171      24.190                          

 Data required time                                                 24.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.190                          
 Data arrival time                                                 -12.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.626                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.796
  Launch Clock Delay      :  4.454
  Clock Pessimism Removal :  0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.890       4.454         sys_clk_g        
 CLMA_146_249/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_146_249/Q0                   tco                   0.261       4.715 r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.576       5.291         ISP/uart_test/uart_tx_inst/cycle_cnt [4]
 CLMA_146_256/Y2                   td                    0.384       5.675 r       ISP/uart_test/uart_tx_inst/N141_13/gateop_perm/Z
                                   net (fanout=1)        0.261       5.936         ISP/uart_test/uart_tx_inst/_N23284
 CLMA_146_256/Y1                   td                    0.169       6.105 r       ISP/uart_test/uart_tx_inst/N141_15/gateop/Z
                                   net (fanout=1)        0.580       6.685         ISP/uart_test/uart_tx_inst/_N23286
 CLMA_146_244/Y3                   td                    0.276       6.961 r       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       1.155       8.116         ISP/uart_test/uart_tx_inst/N141
 CLMA_146_192/Y1                   td                    0.377       8.493 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.425       8.918         ISP/uart_test/uart_tx_inst/_N13476
 CLMA_146_196/Y3                   td                    0.169       9.087 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.427       9.514         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_146_189/Y1                   td                    0.459       9.973 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.597      10.570         ISP/uart_test/uart_tx_inst/N100
 CLMS_142_209/Y0                   td                    0.164      10.734 r       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       1.091      11.825         ISP/uart_test/uart_tx_inst/N102
 CLMA_146_245/COUT                 td                    0.427      12.252 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.252         ISP/uart_test/uart_tx_inst/_N8911
                                                         0.060      12.312 r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.312         ISP/uart_test/uart_tx_inst/_N8913
 CLMA_146_249/COUT                 td                    0.097      12.409 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.409         ISP/uart_test/uart_tx_inst/_N8915
                                                         0.059      12.468 f       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.468         ISP/uart_test/uart_tx_inst/_N8917
                                                                           f       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  12.468         Logic Levels: 9  
                                                                                   Logic: 2.902ns(36.212%), Route: 5.112ns(63.788%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.604      23.796         sys_clk_g        
 CLMA_146_253/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.620      24.416                          
 clock uncertainty                                      -0.050      24.366                          

 Setup time                                             -0.171      24.195                          

 Data required time                                                 24.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.195                          
 Data arrival time                                                 -12.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.727                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.327  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.454
  Launch Clock Delay      :  3.755
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.563       3.755         sys_clk_g        
 CLMA_146_221/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK

 CLMA_146_221/Q1                   tco                   0.224       3.979 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/Q
                                   net (fanout=1)        0.430       4.409         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 [0]
 CLMA_146_248/M0                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/opit_0_inv/D

 Data arrival time                                                   4.409         Logic Levels: 0  
                                                                                   Logic: 0.224ns(34.251%), Route: 0.430ns(65.749%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.890       4.454         sys_clk_g        
 CLMA_146_248/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.082                          
 clock uncertainty                                       0.000       4.082                          

 Hold time                                              -0.012       4.070                          

 Data required time                                                  4.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.070                          
 Data arrival time                                                  -4.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.339                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_data[1]/opit_0_inv/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/tx_data_latch[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.369
  Launch Clock Delay      :  3.714
  Clock Pessimism Removal :  -0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.522       3.714         sys_clk_g        
 CLMA_138_192/CLK                                                          r       ISP/uart_test/tx_data[1]/opit_0_inv/CLK

 CLMA_138_192/Q0                   tco                   0.223       3.937 f       ISP/uart_test/tx_data[1]/opit_0_inv/Q
                                   net (fanout=1)        0.162       4.099         ISP/uart_test/tx_data [1]
 CLMA_138_197/M2                                                           f       ISP/uart_test/uart_tx_inst/tx_data_latch[1]/opit_0_inv/D

 Data arrival time                                                   4.099         Logic Levels: 0  
                                                                                   Logic: 0.223ns(57.922%), Route: 0.162ns(42.078%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.805       4.369         sys_clk_g        
 CLMA_138_197/CLK                                                          r       ISP/uart_test/uart_tx_inst/tx_data_latch[1]/opit_0_inv/CLK
 clock pessimism                                        -0.617       3.752                          
 clock uncertainty                                       0.000       3.752                          

 Hold time                                              -0.016       3.736                          

 Data required time                                                  3.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.736                          
 Data arrival time                                                  -4.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.363                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.395
  Launch Clock Delay      :  3.745
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.553       3.745         sys_clk_g        
 CLMA_146_213/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/CLK

 CLMA_146_213/Q3                   tco                   0.224       3.969 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/Q
                                   net (fanout=1)        0.137       4.106         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N254 [1]
 CLMA_146_213/M2                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/D

 Data arrival time                                                   4.106         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.831       4.395         sys_clk_g        
 CLMA_146_213/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/CLK
 clock pessimism                                        -0.650       3.745                          
 clock uncertainty                                       0.000       3.745                          

 Hold time                                              -0.012       3.733                          

 Data required time                                                  3.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.733                          
 Data arrival time                                                  -4.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.752
  Launch Clock Delay      :  7.413
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.843       7.413         ntclkbufg_0      
 CLMA_38_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_8/Q3                      tco                   0.261       7.674 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=69)       5.352      13.026         nt_ddr_init_done 
 CLMS_134_281/A4                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.026         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.650%), Route: 5.352ns(95.350%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.560      23.752         sys_clk_g        
 CLMS_134_281/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372      24.124                          
 clock uncertainty                                      -0.050      24.074                          

 Setup time                                             -0.130      23.944                          

 Data required time                                                 23.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.944                          
 Data arrival time                                                 -13.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.918                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.263  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.405
  Launch Clock Delay      :  6.296
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.565       6.296         ntclkbufg_0      
 CLMA_38_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_8/Q3                      tco                   0.223       6.519 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=69)       4.158      10.677         nt_ddr_init_done 
 CLMS_134_281/A4                                                           f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.677         Logic Levels: 0  
                                                                                   Logic: 0.223ns(5.090%), Route: 4.158ns(94.910%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.841       4.405         sys_clk_g        
 CLMS_134_281/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.033                          
 clock uncertainty                                       0.050       4.083                          

 Hold time                                              -0.081       4.002                          

 Data required time                                                  4.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.002                          
 Data arrival time                                                 -10.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.675                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.280  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.374
  Launch Clock Delay      :  3.966
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.830       3.966         cmos_pclk_g      
 CLMA_98_93/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_98_93/Q1                     tco                   0.261       4.227 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.230       5.457         write_en         
                                                         0.276       5.733 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.733         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
 CLMA_42_93/Y3                     td                    0.380       6.113 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.572       6.685         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [3]
 CLMA_50_88/Y0                     td                    0.164       6.849 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[3]/gateop_perm/Z
                                   net (fanout=1)        0.759       7.608         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [3]
                                                         0.387       7.995 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_0/gateop_A2/Cout
                                                         0.000       7.995         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [2]
 CLMA_50_92/COUT                   td                    0.097       8.092 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.092         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_50_96/Y0                     td                    0.130       8.222 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.421       8.643         _N190            
 CLMA_46_100/B4                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.643         Logic Levels: 4  
                                                                                   Logic: 1.695ns(36.241%), Route: 2.982ns(63.759%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.550      13.374         cmos_pclk_g      
 CLMA_46_100/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.312      13.686                          
 clock uncertainty                                      -0.050      13.636                          

 Setup time                                             -0.133      13.503                          

 Data required time                                                 13.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.503                          
 Data arrival time                                                  -8.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.860                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/CLK
Endpoint    : cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/CE
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.396
  Launch Clock Delay      :  3.973
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.837       3.973         cmos_pclk_g      
 CLMS_26_145/CLK                                                           r       cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/CLK

 CLMS_26_145/Q3                    tco                   0.261       4.234 r       cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/Q
                                   net (fanout=2)        1.097       5.331         cmos_write_req_gen_m0/cmos_vsync_d1
 CLMA_10_188/Y3                    td                    0.169       5.500 r       cmos_write_req_gen_m0/N6/gateop_perm/Z
                                   net (fanout=4)        1.659       7.159         cmos_write_req_gen_m0/N6
 CLMA_42_121/CE                                                            r       cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/CE

 Data arrival time                                                   7.159         Logic Levels: 1  
                                                                                   Logic: 0.430ns(13.497%), Route: 2.756ns(86.503%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.572      13.396         cmos_pclk_g      
 CLMA_42_121/CLK                                                           r       cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/CLK
 clock pessimism                                         0.312      13.708                          
 clock uncertainty                                      -0.050      13.658                          

 Setup time                                             -0.277      13.381                          

 Data required time                                                 13.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.381                          
 Data arrival time                                                  -7.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.222                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/CLK
Endpoint    : cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CE
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.396
  Launch Clock Delay      :  3.973
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.837       3.973         cmos_pclk_g      
 CLMS_26_145/CLK                                                           r       cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/CLK

 CLMS_26_145/Q3                    tco                   0.261       4.234 r       cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/Q
                                   net (fanout=2)        1.097       5.331         cmos_write_req_gen_m0/cmos_vsync_d1
 CLMA_10_188/Y3                    td                    0.169       5.500 r       cmos_write_req_gen_m0/N6/gateop_perm/Z
                                   net (fanout=4)        1.659       7.159         cmos_write_req_gen_m0/N6
 CLMA_42_121/CE                                                            r       cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.159         Logic Levels: 1  
                                                                                   Logic: 0.430ns(13.497%), Route: 2.756ns(86.503%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.572      13.396         cmos_pclk_g      
 CLMA_42_121/CLK                                                           r       cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.312      13.708                          
 clock uncertainty                                      -0.050      13.658                          

 Setup time                                             -0.277      13.381                          

 Data required time                                                 13.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.381                          
 Data arrival time                                                  -7.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.222                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[6]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.971
  Launch Clock Delay      :  3.361
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.537       3.361         cmos_pclk_g      
 CLMA_42_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_42_93/Q3                     tco                   0.223       3.584 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.329       3.913         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [3]
 DRM_62_84/ADA0[6]                                                         f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[6]

 Data arrival time                                                   3.913         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.399%), Route: 0.329ns(59.601%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.835       3.971         cmos_pclk_g      
 DRM_62_84/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.433                          
 clock uncertainty                                       0.000       3.433                          

 Hold time                                               0.142       3.575                          

 Data required time                                                  3.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.575                          
 Data arrival time                                                  -3.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.338                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.936
  Launch Clock Delay      :  3.346
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.522       3.346         cmos_pclk_g      
 CLMA_42_81/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK

 CLMA_42_81/Q0                     tco                   0.224       3.570 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/Q
                                   net (fanout=1)        0.137       3.707         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [0]
 CLMA_42_81/M2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D

 Data arrival time                                                   3.707         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.800       3.936         cmos_pclk_g      
 CLMA_42_81/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/CLK
 clock pessimism                                        -0.590       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.012       3.334                          

 Data required time                                                  3.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.334                          
 Data arrival time                                                  -3.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.947
  Launch Clock Delay      :  3.357
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.533       3.357         cmos_pclk_g      
 CLMA_50_84/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK

 CLMA_50_84/Q1                     tco                   0.224       3.581 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/Q
                                   net (fanout=1)        0.138       3.719         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [4]
 CLMA_50_84/M0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D

 Data arrival time                                                   3.719         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.811       3.947         cmos_pclk_g      
 CLMA_50_84/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/CLK
 clock pessimism                                        -0.590       3.357                          
 clock uncertainty                                       0.000       3.357                          

 Hold time                                              -0.012       3.345                          

 Data required time                                                  3.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.345                          
 Data arrival time                                                  -3.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.356
  Launch Clock Delay      :  7.424
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.851       7.424         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.261       7.685 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       1.055       8.740         frame_read_write_m0/write_fifo_aclr
 DRM_62_64/RSTA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.740         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.833%), Route: 1.055ns(80.167%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.532      13.356         cmos_pclk_g      
 DRM_62_64/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      13.356                          
 clock uncertainty                                      -0.050      13.306                          

 Setup time                                             -0.017      13.289                          

 Data required time                                                 13.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.289                          
 Data arrival time                                                  -8.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.549                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.381
  Launch Clock Delay      :  7.424
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.851       7.424         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.261       7.685 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.881       8.566         frame_read_write_m0/write_fifo_aclr
 DRM_62_84/RSTA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.566         Logic Levels: 0  
                                                                                   Logic: 0.261ns(22.855%), Route: 0.881ns(77.145%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.557      13.381         cmos_pclk_g      
 DRM_62_84/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      13.381                          
 clock uncertainty                                      -0.050      13.331                          

 Setup time                                             -0.017      13.314                          

 Data required time                                                 13.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.314                          
 Data arrival time                                                  -8.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.748                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.365
  Launch Clock Delay      :  7.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.823       7.396         ntclkbufg_1      
 CLMS_38_149/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMS_38_149/Q0                    tco                   0.261       7.657 r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.620       8.277         write_req_ack    
 CLMA_30_156/A4                                                            r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.277         Logic Levels: 0  
                                                                                   Logic: 0.261ns(29.625%), Route: 0.620ns(70.375%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.541      13.365         cmos_pclk_g      
 CLMA_30_156/CLK                                                           r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      13.365                          
 clock uncertainty                                      -0.050      13.315                          

 Setup time                                             -0.130      13.185                          

 Data required time                                                 13.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.185                          
 Data arrival time                                                  -8.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.908                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.942
  Launch Clock Delay      :  6.259
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.525       6.259         ntclkbufg_1      
 CLMS_46_81/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_46_81/Q1                     tco                   0.223       6.482 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.245       6.727         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [3]
 CLMA_50_81/AD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                   6.727         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.650%), Route: 0.245ns(52.350%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.806       3.942         cmos_pclk_g      
 CLMA_50_81/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       3.942                          
 clock uncertainty                                       0.050       3.992                          

 Hold time                                               0.033       4.025                          

 Data required time                                                  4.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.025                          
 Data arrival time                                                  -6.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.702                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.947
  Launch Clock Delay      :  6.269
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.535       6.269         ntclkbufg_1      
 CLMA_46_88/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_46_88/Q0                     tco                   0.223       6.492 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.258       6.750         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [5]
 CLMA_50_84/CD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                   6.750         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.362%), Route: 0.258ns(53.638%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.811       3.947         cmos_pclk_g      
 CLMA_50_84/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000       3.947                          
 clock uncertainty                                       0.050       3.997                          

 Hold time                                               0.033       4.030                          

 Data required time                                                  4.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.030                          
 Data arrival time                                                  -6.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.720                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.942
  Launch Clock Delay      :  6.259
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.525       6.259         ntclkbufg_1      
 CLMS_46_81/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_46_81/Q3                     tco                   0.223       6.482 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.236       6.718         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [1]
 CLMA_50_81/M3                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/D

 Data arrival time                                                   6.718         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.806       3.942         cmos_pclk_g      
 CLMA_50_81/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000       3.942                          
 clock uncertainty                                       0.050       3.992                          

 Hold time                                              -0.016       3.976                          

 Data required time                                                  3.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.976                          
 Data arrival time                                                  -6.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.742                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/a1[1]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.294
  Launch Clock Delay      :  7.427
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.859       7.427         video_clk        
 CLMA_106_1/CLK                                                            r       ISP/judge_single2_inst/feature_inst/a1[1]/opit_0_inv_A2Q21/CLK

 CLMA_106_1/Q1                     tco                   0.261       7.688 r       ISP/judge_single2_inst/feature_inst/a1[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        2.895      10.583         ISP/judge_single2_inst/feature_inst/a1 [1]
 APM_110_112/P[19]                 td                    2.223      12.806 r       ISP/judge_single2_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        1.851      14.657         ISP/judge_single2_inst/feature_inst/_N19
 CLMS_86_5/Y2                      td                    0.165      14.822 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.070      15.892         ISP/judge_single2_inst/feature_inst/N24 [19]
                                                         0.334      16.226 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      16.226         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [2]
 CLMA_130_1/COUT                   td                    0.097      16.323 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.323         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [4]
                                                         0.060      16.383 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      16.383         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [6]
 CLMA_130_5/COUT                   td                    0.097      16.480 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.480         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [8]
                                                         0.060      16.540 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      16.540         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [10]
 CLMA_130_9/COUT                   td                    0.097      16.637 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.637         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [12]
                                                         0.060      16.697 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_13/gateop_A2/Cout
                                                         0.000      16.697         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [14]
 CLMA_130_13/COUT                  td                    0.097      16.794 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.794         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [16]
                                                         0.060      16.854 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_17/gateop_A2/Cout
                                                         0.000      16.854         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [18]
 CLMA_130_17/Y3                    td                    0.380      17.234 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_19/gateop_A2/Y1
                                   net (fanout=1)        2.422      19.656         ISP/judge_single2_inst/feature_inst/_N627
 CLMS_86_33/Y1                     td                    0.209      19.865 r       ISP/judge_single2_inst/feature_inst/N34_sel23[19]/gateop_perm/Z
                                   net (fanout=3)        2.277      22.142         ISP/judge_single2_inst/feature_inst/_N651
 CLMA_114_32/Y3                    td                    0.404      22.546 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.292      23.838         _N136            
                                                         0.438      24.276 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      24.276         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_130_52/COUT                  td                    0.097      24.373 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.373         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.060      24.433 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      24.433         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_130_56/COUT                  td                    0.097      24.530 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.530         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.060      24.590 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      24.590         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_130_64/COUT                  td                    0.097      24.687 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.687         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
                                                         0.060      24.747 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      24.747         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [17]
 CLMA_130_68/COUT                  td                    0.097      24.844 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.844         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [19]
 CLMA_130_72/Y0                    td                    0.198      25.042 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        3.139      28.181         ISP/judge_single2_inst/feature_inst/_N700
 CLMS_102_65/Y3                    td                    0.404      28.585 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.161      29.746         _N135            
                                                         0.382      30.128 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      30.128         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [1]
 CLMS_126_53/COUT                  td                    0.097      30.225 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.225         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [3]
                                                         0.060      30.285 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      30.285         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMS_126_57/COUT                  td                    0.097      30.382 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.382         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.060      30.442 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      30.442         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMS_126_65/COUT                  td                    0.097      30.539 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.539         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
                                                         0.060      30.599 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      30.599         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [13]
 CLMS_126_69/COUT                  td                    0.097      30.696 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.696         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [15]
 CLMS_126_73/Y0                    td                    0.198      30.894 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Y0
                                   net (fanout=3)        3.173      34.067         ISP/judge_single2_inst/feature_inst/_N745
                                                         0.334      34.401 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      34.401         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_102_77/Y3                    td                    0.340      34.741 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.142      35.883         _N134            
                                                         0.382      36.265 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      36.265         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_126_52/COUT                  td                    0.097      36.362 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.362         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [3]
                                                         0.060      36.422 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      36.422         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [5]
 CLMA_126_56/COUT                  td                    0.097      36.519 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.519         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [7]
                                                         0.060      36.579 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      36.579         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [9]
 CLMA_126_64/Y3                    td                    0.380      36.959 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        2.581      39.540         ISP/judge_single2_inst/feature_inst/_N789
                                                         0.382      39.922 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_4/gateop_A2/Cout
                                                         0.000      39.922         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [10]
 CLMA_106_69/COUT                  td                    0.097      40.019 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.019         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.060      40.079 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      40.079         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMA_106_73/Y3                    td                    0.340      40.419 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.458      41.877         _N133            
                                                         0.438      42.315 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      42.315         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_130_84/COUT                  td                    0.097      42.412 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.412         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.060      42.472 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      42.472         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_130_88/Y3                    td                    0.380      42.852 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        2.032      44.884         ISP/judge_single2_inst/feature_inst/_N842
 CLMA_106_85/COUT                  td                    0.427      45.311 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.311         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [14]
                                                         0.060      45.371 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      45.371         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_106_89/Y3                    td                    0.340      45.711 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.532      47.243         _N132            
                                                         0.438      47.681 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      47.681         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_130_97/COUT                  td                    0.097      47.778 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.778         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
                                                         0.060      47.838 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      47.838         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [9]
 CLMA_130_101/COUT                 td                    0.097      47.935 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.935         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [11]
                                                         0.060      47.995 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Cout
                                                         0.000      47.995         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [13]
 CLMA_130_105/COUT                 td                    0.097      48.092 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.092         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [15]
                                                         0.060      48.152 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_16/gateop_A2/Cout
                                                         0.000      48.152         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [17]
 CLMA_130_109/Y3                   td                    0.380      48.532 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.133      49.665         ISP/judge_single2_inst/feature_inst/_N895
                                                         0.382      50.047 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      50.047         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMA_106_101/Y3                   td                    0.340      50.387 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.924      52.311         _N131            
 CLMA_130_124/COUT                 td                    0.429      52.740 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.740         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
 CLMA_130_128/Y1                   td                    0.381      53.121 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.074      54.195         ISP/judge_single2_inst/feature_inst/_N934
                                                         0.438      54.633 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_4/gateop_A2/Cout
                                                         0.000      54.633         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [10]
 CLMS_126_141/COUT                 td                    0.097      54.730 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.730         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [14]
                                                         0.060      54.790 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      54.790         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMS_126_145/Y3                   td                    0.340      55.130 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.059      56.189         _N130            
                                                         0.438      56.627 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      56.627         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [5]
 CLMS_126_117/COUT                 td                    0.097      56.724 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.724         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [7]
 CLMS_126_121/Y1                   td                    0.381      57.105 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.231      58.336         ISP/judge_single2_inst/feature_inst/_N983
                                                         0.438      58.774 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_4/gateop_A2/Cout
                                                         0.000      58.774         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [10]
 CLMA_126_132/COUT                 td                    0.097      58.871 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.871         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [14]
                                                         0.060      58.931 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      58.931         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMA_126_136/Y3                   td                    0.340      59.271 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.553      60.824         _N129            
                                                         0.438      61.262 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Cout
                                                         0.000      61.262         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [13]
 CLMA_126_116/COUT                 td                    0.097      61.359 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.359         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [15]
                                                         0.060      61.419 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_16/gateop_A2/Cout
                                                         0.000      61.419         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [17]
 CLMA_126_120/COUT                 td                    0.097      61.516 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.516         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [19]
 CLMA_126_124/Y1                   td                    0.381      61.897 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.341      63.238         ISP/judge_single2_inst/feature_inst/_N1044
 CLMA_118_116/Y3                   td                    0.508      63.746 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.998      64.744         _N128            
                                                         0.382      65.126 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      65.126         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMS_126_89/COUT                  td                    0.097      65.223 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.223         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.060      65.283 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      65.283         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMS_126_93/COUT                  td                    0.097      65.380 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.380         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.060      65.440 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      65.440         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMS_126_97/COUT                  td                    0.097      65.537 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.537         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
                                                         0.060      65.597 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Cout
                                                         0.000      65.597         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [13]
 CLMS_126_101/COUT                 td                    0.097      65.694 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.694         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [15]
                                                         0.060      65.754 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_16/gateop_A2/Cout
                                                         0.000      65.754         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [17]
 CLMS_126_105/COUT                 td                    0.097      65.851 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.851         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [19]
 CLMS_126_109/Y0                   td                    0.198      66.049 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        1.779      67.828         ISP/judge_single2_inst/feature_inst/_N1092
 CLMS_114_113/Y3                   td                    0.404      68.232 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.086      69.318         _N127            
                                                         0.438      69.756 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      69.756         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMA_118_101/Y3                   td                    0.380      70.136 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        1.669      71.805         ISP/judge_single2_inst/feature_inst/_N1128
 CLMA_130_117/COUT                 td                    0.427      72.232 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.232         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [6]
                                                         0.060      72.292 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      72.292         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [10]
 CLMA_130_121/COUT                 td                    0.097      72.389 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.389         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [14]
                                                         0.060      72.449 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      72.449         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [18]
 CLMA_130_125/Y3                   td                    0.340      72.789 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.955      73.744         _N126            
                                                         0.382      74.126 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      74.126         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [1]
 CLMA_126_80/COUT                  td                    0.097      74.223 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.223         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [3]
                                                         0.060      74.283 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      74.283         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_126_84/COUT                  td                    0.097      74.380 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.380         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [7]
                                                         0.060      74.440 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      74.440         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [9]
 CLMA_126_88/COUT                  td                    0.097      74.537 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.537         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [11]
                                                         0.060      74.597 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      74.597         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [13]
 CLMA_126_92/COUT                  td                    0.097      74.694 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.694         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [15]
                                                         0.060      74.754 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      74.754         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [17]
 CLMA_126_96/Y3                    td                    0.380      75.134 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.051      76.185         ISP/judge_single2_inst/feature_inst/_N1189
                                                         0.382      76.567 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      76.567         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMA_130_108/Y3                   td                    0.340      76.907 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.435      78.342         _N125            
                                                         0.438      78.780 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_4/gateop_A2/Cout
                                                         0.000      78.780         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [5]
 CLMA_118_88/COUT                  td                    0.097      78.877 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.877         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [7]
                                                         0.060      78.937 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      78.937         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [9]
 CLMA_118_92/COUT                  td                    0.097      79.034 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.034         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [11]
                                                         0.060      79.094 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      79.094         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMA_118_96/Y3                    td                    0.380      79.474 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        1.918      81.392         ISP/judge_single2_inst/feature_inst/_N1234
 CLMA_114_96/COUT                  td                    0.427      81.819 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.819         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [14]
                                                         0.060      81.879 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      81.879         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMA_114_100/Y3                   td                    0.340      82.219 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.121      83.340         _N124            
                                                         0.382      83.722 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      83.722         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [5]
 CLMS_114_81/COUT                  td                    0.097      83.819 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.819         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.060      83.879 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      83.879         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMS_114_85/COUT                  td                    0.097      83.976 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.976         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.060      84.036 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      84.036         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMS_114_89/COUT                  td                    0.097      84.133 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.133         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.060      84.193 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      84.193         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMS_114_93/Y3                    td                    0.380      84.573 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.902      86.475         ISP/judge_single2_inst/feature_inst/_N1287
                                                         0.382      86.857 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      86.857         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMA_114_88/Y3                    td                    0.340      87.197 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.055      88.252         _N123            
                                                         0.382      88.634 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      88.634         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_118_56/COUT                  td                    0.097      88.731 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.731         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
 CLMA_118_64/Y0                    td                    0.198      88.929 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Y0
                                   net (fanout=3)        1.667      90.596         ISP/judge_single2_inst/feature_inst/_N1321
 CLMA_118_77/COUT                  td                    0.326      90.922 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.922         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [6]
                                                         0.060      90.982 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      90.982         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [10]
 CLMA_118_81/COUT                  td                    0.097      91.079 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.079         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.060      91.139 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      91.139         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_118_85/Y3                    td                    0.340      91.479 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.830      93.309         _N122            
 CLMS_126_33/COUT                  td                    0.429      93.738 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.738         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.060      93.798 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      93.798         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMS_126_37/COUT                  td                    0.097      93.895 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.895         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.060      93.955 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      93.955         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMS_126_41/COUT                  td                    0.097      94.052 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      94.052         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [15]
                                                         0.060      94.112 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      94.112         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [17]
 CLMS_126_45/Y3                    td                    0.380      94.492 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.683      96.175         ISP/judge_single2_inst/feature_inst/_N1385
                                                         0.382      96.557 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      96.557         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [18]
 CLMA_114_68/Y3                    td                    0.340      96.897 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.996      97.893         _N121            
 CLMS_114_49/COUT                  td                    0.427      98.320 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.320         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [3]
                                                         0.060      98.380 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      98.380         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [5]
 CLMS_114_53/COUT                  td                    0.097      98.477 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.477         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.060      98.537 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      98.537         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMS_114_57/COUT                  td                    0.097      98.634 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.634         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
 CLMS_114_65/Y1                    td                    0.381      99.015 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.664     100.679         ISP/judge_single2_inst/feature_inst/_N1428
 CLMS_114_41/COUT                  td                    0.429     101.108 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.108         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [14]
                                                         0.060     101.168 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000     101.168         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [18]
 CLMS_114_45/Y3                    td                    0.340     101.508 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.326     102.834         _N120            
                                                         0.438     103.272 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000     103.272         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMA_130_28/COUT                  td                    0.097     103.369 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.369         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [7]
                                                         0.060     103.429 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000     103.429         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMA_130_32/COUT                  td                    0.097     103.526 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.526         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
 CLMA_130_36/Y0                    td                    0.198     103.724 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.580     105.304         ISP/judge_single2_inst/feature_inst/_N1476
 CLMA_118_41/COUT                  td                    0.326     105.630 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.630         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [14]
                                                         0.060     105.690 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     105.690         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_118_45/Y3                    td                    0.340     106.030 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.346     107.376         _N119            
                                                         0.382     107.758 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     107.758         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_130_0/COUT                   td                    0.097     107.855 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     107.855         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.060     107.915 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     107.915         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_130_4/COUT                   td                    0.097     108.012 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.012         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.060     108.072 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     108.072         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMA_130_8/COUT                   td                    0.097     108.169 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.169         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [11]
                                                         0.060     108.229 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000     108.229         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [13]
 CLMA_130_12/Y3                    td                    0.380     108.609 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        1.429     110.038         ISP/judge_single2_inst/feature_inst/_N1528
 CLMA_130_53/COUT                  td                    0.427     110.465 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.465         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [14]
                                                         0.060     110.525 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000     110.525         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMA_130_57/Y3                    td                    0.340     110.865 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.439     112.304         _N118            
                                                         0.382     112.686 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000     112.686         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [1]
 CLMS_126_1/COUT                   td                    0.097     112.783 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     112.783         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [3]
                                                         0.060     112.843 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     112.843         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMS_126_5/Y2                     td                    0.198     113.041 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Y0
                                   net (fanout=5)        1.510     114.551         ISP/judge_single2_inst/feature_inst/_N1568
 CLMA_118_25/COUT                  td                    0.326     114.877 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.877         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [6]
                                                         0.060     114.937 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_4/gateop_A2/Cout
                                                         0.000     114.937         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [10]
 CLMA_118_29/COUT                  td                    0.097     115.034 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.034         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [14]
                                                         0.060     115.094 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     115.094         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [18]
 CLMA_118_33/Y3                    td                    0.340     115.434 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       1.036     116.470         _N117            
 CLMS_126_25/Y1                    td                    0.169     116.639 r       ISP/judge_single2_inst/feature_inst/N34_sel3[1]/gateop_perm/Z
                                   net (fanout=3)        1.613     118.252         ISP/judge_single2_inst/feature_inst/_N1613
 CLMA_118_1/COUT                   td                    0.434     118.686 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     118.686         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [4]
                                                         0.060     118.746 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_5/gateop_A2/Cout
                                                         0.000     118.746         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [6]
 CLMA_118_5/COUT                   td                    0.097     118.843 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     118.843         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [8]
                                                         0.060     118.903 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_9/gateop_A2/Cout
                                                         0.000     118.903         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [10]
 CLMA_118_9/COUT                   td                    0.097     119.000 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.000         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [12]
                                                         0.060     119.060 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_13/gateop_A2/Cout
                                                         0.000     119.060         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [14]
 CLMA_118_13/COUT                  td                    0.097     119.157 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.157         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [16]
 CLMA_118_17/Y0                    td                    0.198     119.355 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_17/gateop_A2/Y0
                                   net (fanout=1)        1.373     120.728         ISP/judge_single2_inst/feature_inst/_N1653
 CLMS_94_21/Y3                     td                    0.377     121.105 r       ISP/judge_single2_inst/feature_inst/N34_sel2[16]/gateop_perm/Z
                                   net (fanout=4)        1.729     122.834         ISP/judge_single2_inst/feature_inst/_N1677
                                                         0.438     123.272 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000     123.272         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [18]
 CLMA_114_20/Y3                    td                    0.340     123.612 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.337     124.949         _N115            
 CLMA_90_8/Y3                      td                    0.209     125.158 r       ISP/judge_single2_inst/feature_inst/N34_sel1[0]/gateop_perm/Z
                                   net (fanout=1)        1.173     126.331         ISP/judge_single2_inst/feature_inst/_N1710
                                                         0.438     126.769 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_0/gateop_A2/Cout
                                                         0.000     126.769         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [2]
 CLMA_114_0/COUT                   td                    0.097     126.866 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     126.866         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [6]
                                                         0.060     126.926 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_4/gateop_A2/Cout
                                                         0.000     126.926         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [10]
 CLMA_114_4/COUT                   td                    0.097     127.023 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     127.023         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [14]
                                                         0.059     127.082 f       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_8/gateop_A2/Cout
                                                         0.000     127.082         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [18]
                                                                           f       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin

 Data arrival time                                                 127.082         Logic Levels: 117
                                                                                   Logic: 42.615ns(35.615%), Route: 77.040ns(64.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.565      21.678         video_clk        
 CLMA_114_8/CLK                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         1.065      22.743                          
 clock uncertainty                                      -0.150      22.593                          

 Setup time                                             -0.357      22.236                          

 Data required time                                                 22.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.236                          
 Data arrival time                                                -127.082                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -104.846                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single0_inst/feature_inst/a1[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.314
  Launch Clock Delay      :  7.420
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.852       7.420         video_clk        
 CLMS_94_341/CLK                                                           r       ISP/judge_single0_inst/feature_inst/a1[11]/opit_0_inv_A2Q21/CLK

 CLMS_94_341/Q3                    tco                   0.261       7.681 r       ISP/judge_single0_inst/feature_inst/a1[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        3.014      10.695         ISP/judge_single0_inst/feature_inst/a1 [11]
 APM_110_212/P[19]                 td                    2.255      12.950 r       ISP/judge_single0_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        2.866      15.816         ISP/judge_single0_inst/feature_inst/_N51
 CLMA_82_333/Y3                    td                    0.209      16.025 r       ISP/judge_single0_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.742      16.767         ISP/judge_single0_inst/feature_inst/N24 [19]
                                                         0.334      17.101 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      17.101         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [2]
 CLMA_78_348/COUT                  td                    0.097      17.198 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.198         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [4]
                                                         0.060      17.258 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      17.258         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [6]
 CLMA_78_352/COUT                  td                    0.097      17.355 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.355         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [8]
                                                         0.060      17.415 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      17.415         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [10]
 CLMA_78_356/COUT                  td                    0.097      17.512 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.512         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [12]
                                                         0.060      17.572 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_13/gateop_A2/Cout
                                                         0.000      17.572         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [14]
 CLMA_78_360/COUT                  td                    0.097      17.669 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.669         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [16]
 CLMA_78_364/Y0                    td                    0.198      17.867 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_17/gateop_A2/Y0
                                   net (fanout=1)        1.348      19.215         ISP/judge_single0_inst/feature_inst/_N624
 CLMA_86_336/Y0                    td                    0.164      19.379 r       ISP/judge_single0_inst/feature_inst/N34_sel23[16]/gateop_perm/Z
                                   net (fanout=3)        0.845      20.224         ISP/judge_single0_inst/feature_inst/_N648
                                                         0.438      20.662 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      20.662         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt22.co [18]
 CLMA_78_344/Y3                    td                    0.340      21.002 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.547      22.549         _N36             
                                                         0.438      22.987 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      22.987         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [9]
 CLMS_78_357/COUT                  td                    0.097      23.084 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.084         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [11]
                                                         0.060      23.144 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      23.144         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [13]
 CLMS_78_361/Y2                    td                    0.198      23.342 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Y0
                                   net (fanout=3)        1.360      24.702         ISP/judge_single0_inst/feature_inst/_N694
 CLMA_90_365/COUT                  td                    0.326      25.028 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.028         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [14]
                                                         0.060      25.088 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      25.088         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [18]
 CLMA_90_369/Y3                    td                    0.340      25.428 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.237      26.665         _N35             
                                                         0.438      27.103 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      27.103         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [13]
 CLMA_86_360/COUT                  td                    0.097      27.200 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.200         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [15]
                                                         0.060      27.260 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      27.260         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [17]
 CLMA_86_364/COUT                  td                    0.097      27.357 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.357         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [19]
 CLMA_86_368/Y0                    td                    0.198      27.555 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        1.815      29.370         ISP/judge_single0_inst/feature_inst/_N749
 CLMA_82_345/Y3                    td                    0.404      29.774 r       ISP/judge_single0_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.444      31.218         _N34             
                                                         0.438      31.656 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      31.656         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [9]
 CLMA_82_357/COUT                  td                    0.097      31.753 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.753         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [11]
                                                         0.060      31.813 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      31.813         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [13]
 CLMA_82_361/Y3                    td                    0.380      32.193 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        1.489      33.682         ISP/judge_single0_inst/feature_inst/_N793
 CLMA_82_336/COUT                  td                    0.427      34.109 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.109         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt19.co [14]
                                                         0.060      34.169 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      34.169         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt19.co [18]
 CLMA_82_340/Y3                    td                    0.340      34.509 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.520      36.029         _N33             
                                                         0.438      36.467 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      36.467         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [17]
 CLMS_78_337/Y2                    td                    0.198      36.665 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.578      38.243         ISP/judge_single0_inst/feature_inst/_N845
                                                         0.281      38.524 r       ISP/judge_single0_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      38.524         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt18.co [18]
 CLMA_86_324/Y3                    td                    0.340      38.864 r       ISP/judge_single0_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.467      41.331         _N32             
 CLMS_78_297/COUT                  td                    0.429      41.760 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.760         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [7]
                                                         0.060      41.820 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      41.820         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [9]
 CLMS_78_301/COUT                  td                    0.097      41.917 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.917         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [11]
                                                         0.060      41.977 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Cout
                                                         0.000      41.977         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [13]
 CLMS_78_305/COUT                  td                    0.097      42.074 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.074         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [15]
 CLMS_78_313/Y1                    td                    0.381      42.455 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.542      43.997         ISP/judge_single0_inst/feature_inst/_N893
                                                         0.438      44.435 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      44.435         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt17.co [18]
 CLMA_78_300/Y3                    td                    0.340      44.775 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.801      45.576         _N31             
                                                         0.382      45.958 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      45.958         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [1]
 CLMS_86_289/COUT                  td                    0.097      46.055 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.055         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [3]
                                                         0.060      46.115 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      46.115         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [5]
 CLMS_86_293/COUT                  td                    0.097      46.212 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.212         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [7]
                                                         0.060      46.272 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      46.272         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [9]
 CLMS_86_297/COUT                  td                    0.097      46.369 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.369         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [11]
                                                         0.060      46.429 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      46.429         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [13]
 CLMS_86_301/Y2                    td                    0.198      46.627 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Y0
                                   net (fanout=3)        2.157      48.784         ISP/judge_single0_inst/feature_inst/_N939
 CLMA_78_284/COUT                  td                    0.326      49.110 r       ISP/judge_single0_inst/feature_inst/N34_lt16.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.110         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt16.co [14]
                                                         0.060      49.170 r       ISP/judge_single0_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      49.170         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt16.co [18]
 CLMA_78_288/Y3                    td                    0.340      49.510 r       ISP/judge_single0_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.648      51.158         _N30             
                                                         0.438      51.596 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      51.596         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [9]
 CLMA_70_293/Y3                    td                    0.380      51.976 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.474      53.450         ISP/judge_single0_inst/feature_inst/_N985
                                                         0.382      53.832 r       ISP/judge_single0_inst/feature_inst/N34_lt15.lt_4/gateop_A2/Cout
                                                         0.000      53.832         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt15.co [10]
 CLMS_78_285/COUT                  td                    0.097      53.929 r       ISP/judge_single0_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.929         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt15.co [14]
                                                         0.060      53.989 r       ISP/judge_single0_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      53.989         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt15.co [18]
 CLMS_78_289/Y3                    td                    0.340      54.329 r       ISP/judge_single0_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.678      55.007         _N29             
                                                         0.382      55.389 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      55.389         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [1]
 CLMA_70_284/COUT                  td                    0.097      55.486 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.486         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [3]
                                                         0.060      55.546 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      55.546         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [5]
 CLMA_70_288/COUT                  td                    0.097      55.643 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.643         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [7]
                                                         0.060      55.703 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      55.703         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [9]
 CLMA_70_292/Y3                    td                    0.380      56.083 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.932      58.015         ISP/judge_single0_inst/feature_inst/_N1034
                                                         0.382      58.397 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_4/gateop_A2/Cout
                                                         0.000      58.397         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [10]
 CLMS_66_273/COUT                  td                    0.097      58.494 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.494         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [14]
                                                         0.060      58.554 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      58.554         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [18]
 CLMS_66_277/Y3                    td                    0.340      58.894 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.878      59.772         _N28             
                                                         0.382      60.154 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      60.154         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [1]
 CLMA_66_280/COUT                  td                    0.097      60.251 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.251         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [3]
                                                         0.060      60.311 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      60.311         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [5]
 CLMA_66_284/COUT                  td                    0.097      60.408 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.408         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [7]
                                                         0.060      60.468 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      60.468         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [9]
 CLMA_66_288/COUT                  td                    0.097      60.565 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.565         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [11]
                                                         0.060      60.625 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Cout
                                                         0.000      60.625         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [13]
 CLMA_66_292/COUT                  td                    0.097      60.722 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.722         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [15]
                                                         0.060      60.782 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_16/gateop_A2/Cout
                                                         0.000      60.782         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [17]
 CLMA_66_296/COUT                  td                    0.097      60.879 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.879         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [19]
 CLMA_66_300/Y1                    td                    0.381      61.260 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.523      62.783         ISP/judge_single0_inst/feature_inst/_N1093
 CLMA_70_280/Y3                    td                    0.508      63.291 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.891      64.182         _N27             
                                                         0.382      64.564 r       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_0/gateop_A2/Cout
                                                         0.000      64.564         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [1]
 CLMS_66_281/COUT                  td                    0.097      64.661 r       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.661         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [3]
                                                         0.060      64.721 r       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      64.721         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [5]
 CLMS_66_285/COUT                  td                    0.097      64.818 r       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.818         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [7]
                                                         0.060      64.878 r       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      64.878         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [9]
 CLMS_66_289/COUT                  td                    0.097      64.975 r       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.975         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [11]
                                                         0.060      65.035 r       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_12/gateop_A2/Cout
                                                         0.000      65.035         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [13]
 CLMS_66_293/COUT                  td                    0.097      65.132 r       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.132         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [15]
                                                         0.060      65.192 r       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_16/gateop_A2/Cout
                                                         0.000      65.192         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [17]
 CLMS_66_297/COUT                  td                    0.097      65.289 r       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.289         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [19]
 CLMS_66_301/Y1                    td                    0.381      65.670 r       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.451      67.121         ISP/judge_single0_inst/feature_inst/_N1142
 CLMA_54_284/Y3                    td                    0.508      67.629 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.022      68.651         _N26             
                                                         0.438      69.089 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      69.089         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [9]
 CLMA_58_288/COUT                  td                    0.097      69.186 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.186         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [11]
                                                         0.060      69.246 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      69.246         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [13]
 CLMA_58_292/COUT                  td                    0.097      69.343 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.343         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [15]
                                                         0.060      69.403 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      69.403         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [17]
 CLMA_58_296/Y2                    td                    0.198      69.601 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        2.583      72.184         ISP/judge_single0_inst/feature_inst/_N1188
                                                         0.281      72.465 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      72.465         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [18]
 CLMA_58_276/Y3                    td                    0.340      72.805 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.130      73.935         _N25             
                                                         0.438      74.373 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Cout
                                                         0.000      74.373         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [17]
 CLMA_58_297/Y2                    td                    0.198      74.571 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        2.019      76.590         ISP/judge_single0_inst/feature_inst/_N1237
                                                         0.281      76.871 r       ISP/judge_single0_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      76.871         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt10.co [18]
 CLMS_54_277/Y3                    td                    0.340      77.211 r       ISP/judge_single0_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.626      77.837         _N24             
                                                         0.438      78.275 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      78.275         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [5]
 CLMS_54_285/COUT                  td                    0.097      78.372 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.372         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [7]
                                                         0.060      78.432 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      78.432         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [9]
 CLMS_54_289/COUT                  td                    0.097      78.529 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.529         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [11]
                                                         0.060      78.589 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      78.589         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [13]
 CLMS_54_293/COUT                  td                    0.097      78.686 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.686         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [15]
                                                         0.060      78.746 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      78.746         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [17]
 CLMS_54_297/Y3                    td                    0.380      79.126 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.425      80.551         ISP/judge_single0_inst/feature_inst/_N1287
                                                         0.382      80.933 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      80.933         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt9.co [18]
 CLMA_50_281/Y3                    td                    0.340      81.273 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.595      81.868         _N23             
                                                         0.382      82.250 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      82.250         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [1]
 CLMA_46_284/COUT                  td                    0.097      82.347 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.347         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [3]
                                                         0.060      82.407 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      82.407         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [5]
 CLMA_46_288/COUT                  td                    0.097      82.504 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.504         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [7]
                                                         0.060      82.564 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      82.564         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [9]
 CLMA_46_292/COUT                  td                    0.097      82.661 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.661         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [11]
                                                         0.060      82.721 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_12/gateop_A2/Cout
                                                         0.000      82.721         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [13]
 CLMA_46_296/COUT                  td                    0.097      82.818 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.818         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [15]
                                                         0.060      82.878 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_16/gateop_A2/Cout
                                                         0.000      82.878         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [17]
 CLMA_46_300/Y3                    td                    0.380      83.258 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.269      84.527         ISP/judge_single0_inst/feature_inst/_N1336
                                                         0.382      84.909 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      84.909         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [18]
 CLMS_46_281/Y3                    td                    0.340      85.249 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.430      85.679         _N22             
                                                         0.382      86.061 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      86.061         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [1]
 CLMS_46_285/COUT                  td                    0.097      86.158 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.158         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [3]
                                                         0.060      86.218 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      86.218         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [5]
 CLMS_46_289/COUT                  td                    0.097      86.315 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.315         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [7]
                                                         0.060      86.375 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      86.375         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [9]
 CLMS_46_293/COUT                  td                    0.097      86.472 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.472         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [11]
                                                         0.060      86.532 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      86.532         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [13]
 CLMS_46_297/COUT                  td                    0.097      86.629 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.629         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [15]
                                                         0.060      86.689 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      86.689         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [17]
 CLMS_46_301/Y3                    td                    0.380      87.069 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.695      88.764         ISP/judge_single0_inst/feature_inst/_N1385
                                                         0.382      89.146 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      89.146         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt7.co [18]
 CLMA_46_280/Y3                    td                    0.340      89.486 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.600      90.086         _N21             
                                                         0.438      90.524 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      90.524         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [5]
 CLMA_50_288/COUT                  td                    0.097      90.621 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.621         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [7]
                                                         0.060      90.681 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      90.681         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [9]
 CLMA_50_292/COUT                  td                    0.097      90.778 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.778         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [11]
                                                         0.060      90.838 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      90.838         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [13]
 CLMA_50_296/COUT                  td                    0.097      90.935 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.935         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [15]
                                                         0.060      90.995 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      90.995         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [17]
 CLMA_50_300/Y3                    td                    0.380      91.375 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        2.218      93.593         ISP/judge_single0_inst/feature_inst/_N1434
                                                         0.382      93.975 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000      93.975         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [18]
 CLMA_50_280/Y3                    td                    0.340      94.315 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       2.427      96.742         _N20             
                                                         0.382      97.124 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000      97.124         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [5]
 CLMA_90_352/COUT                  td                    0.097      97.221 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.221         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [7]
                                                         0.060      97.281 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000      97.281         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [9]
 CLMA_90_356/COUT                  td                    0.097      97.378 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.378         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [11]
 CLMA_90_360/Y0                    td                    0.198      97.576 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.214      98.790         ISP/judge_single0_inst/feature_inst/_N1476
 CLMS_94_365/COUT                  td                    0.326      99.116 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.116         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [14]
                                                         0.060      99.176 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      99.176         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [18]
 CLMS_94_369/Y3                    td                    0.340      99.516 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.923     100.439         _N19             
                                                         0.382     100.821 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     100.821         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [1]
 CLMS_86_349/COUT                  td                    0.097     100.918 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.918         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [3]
 CLMS_86_353/Y1                    td                    0.381     101.299 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        4.623     105.922         ISP/judge_single0_inst/feature_inst/_N1518
 CLMA_26_360/COUT                  td                    0.429     106.351 r       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.351         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [6]
                                                         0.060     106.411 r       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_4/gateop_A2/Cout
                                                         0.000     106.411         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [10]
 CLMA_26_364/COUT                  td                    0.097     106.508 r       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.508         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [14]
                                                         0.060     106.568 r       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000     106.568         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [18]
 CLMA_26_368/Y3                    td                    0.340     106.908 r       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       3.671     110.579         _N18             
                                                         0.438     111.017 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000     111.017         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub4.co [9]
 CLMA_82_356/COUT                  td                    0.097     111.114 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.114         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub4.co [11]
 CLMA_82_360/Y1                    td                    0.381     111.495 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Y1
                                   net (fanout=5)        4.479     115.974         ISP/judge_single0_inst/feature_inst/_N1575
 CLMA_22_365/COUT                  td                    0.429     116.403 r       ISP/judge_single0_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     116.403         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt3.co [14]
                                                         0.060     116.463 r       ISP/judge_single0_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     116.463         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt3.co [18]
 CLMA_22_369/Y3                    td                    0.340     116.803 r       ISP/judge_single0_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       0.962     117.765         _N17             
 CLMA_18_336/Y0                    td                    0.383     118.148 r       ISP/judge_single0_inst/feature_inst/N34_sel3[0]/gateop_perm/Z
                                   net (fanout=2)        1.123     119.271         ISP/judge_single0_inst/feature_inst/_N1612
                                                         0.438     119.709 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_0/gateop_A2/Cout
                                                         0.000     119.709         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [2]
 CLMA_22_360/COUT                  td                    0.097     119.806 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.806         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [6]
                                                         0.060     119.866 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000     119.866         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [10]
 CLMA_22_364/COUT                  td                    0.097     119.963 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.963         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     120.023 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     120.023         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [18]
 CLMA_22_368/Y3                    td                    0.340     120.363 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       0.936     121.299         _N16             
 CLMA_30_336/Y0                    td                    0.383     121.682 r       ISP/judge_single0_inst/feature_inst/N34_sel2[3]/gateop_perm/Z
                                   net (fanout=4)        1.069     122.751         ISP/judge_single0_inst/feature_inst/_N1664
 CLMS_18_361/COUT                  td                    0.326     123.077 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     123.077         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [6]
                                                         0.060     123.137 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_4/gateop_A2/Cout
                                                         0.000     123.137         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [10]
 CLMS_18_365/COUT                  td                    0.097     123.234 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     123.234         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [14]
                                                         0.060     123.294 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000     123.294         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [18]
 CLMS_18_369/Y3                    td                    0.340     123.634 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.914     124.548         _N15             
 CLMA_26_340/Y0                    td                    0.164     124.712 r       ISP/judge_single0_inst/feature_inst/N34_sel1[4]/gateop_perm/Z
                                   net (fanout=1)        1.078     125.790         ISP/judge_single0_inst/feature_inst/_N1714
 CLMA_26_348/COUT                  td                    0.429     126.219 r       ISP/judge_single0_inst/feature_inst/N34_lt0.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     126.219         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt0.co [6]
                                                         0.060     126.279 r       ISP/judge_single0_inst/feature_inst/N34_lt0.lt_4/gateop_A2/Cout
                                                         0.000     126.279         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt0.co [10]
 CLMA_26_352/COUT                  td                    0.097     126.376 r       ISP/judge_single0_inst/feature_inst/N34_lt0.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     126.376         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt0.co [14]
                                                         0.059     126.435 f       ISP/judge_single0_inst/feature_inst/N34_lt0.lt_8/gateop_A2/Cout
                                                         0.000     126.435         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt0.co [18]
                                                                           f       ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin

 Data arrival time                                                 126.435         Logic Levels: 109
                                                                                   Logic: 41.737ns(35.069%), Route: 77.278ns(64.931%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.585      21.698         video_clk        
 CLMA_26_356/CLK                                                           r       ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.839      22.537                          
 clock uncertainty                                      -0.150      22.387                          

 Setup time                                             -0.357      22.030                          

 Data required time                                                 22.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.030                          
 Data arrival time                                                -126.435                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -104.405                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/a1[1]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I13
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.294
  Launch Clock Delay      :  7.427
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.859       7.427         video_clk        
 CLMA_106_1/CLK                                                            r       ISP/judge_single2_inst/feature_inst/a1[1]/opit_0_inv_A2Q21/CLK

 CLMA_106_1/Q1                     tco                   0.261       7.688 r       ISP/judge_single2_inst/feature_inst/a1[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        2.895      10.583         ISP/judge_single2_inst/feature_inst/a1 [1]
 APM_110_112/P[19]                 td                    2.223      12.806 r       ISP/judge_single2_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        1.851      14.657         ISP/judge_single2_inst/feature_inst/_N19
 CLMS_86_5/Y2                      td                    0.165      14.822 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.070      15.892         ISP/judge_single2_inst/feature_inst/N24 [19]
                                                         0.334      16.226 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      16.226         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [2]
 CLMA_130_1/COUT                   td                    0.097      16.323 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.323         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [4]
                                                         0.060      16.383 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      16.383         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [6]
 CLMA_130_5/COUT                   td                    0.097      16.480 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.480         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [8]
                                                         0.060      16.540 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      16.540         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [10]
 CLMA_130_9/COUT                   td                    0.097      16.637 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.637         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [12]
                                                         0.060      16.697 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_13/gateop_A2/Cout
                                                         0.000      16.697         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [14]
 CLMA_130_13/COUT                  td                    0.097      16.794 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.794         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [16]
                                                         0.060      16.854 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_17/gateop_A2/Cout
                                                         0.000      16.854         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [18]
 CLMA_130_17/Y3                    td                    0.380      17.234 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_19/gateop_A2/Y1
                                   net (fanout=1)        2.422      19.656         ISP/judge_single2_inst/feature_inst/_N627
 CLMS_86_33/Y1                     td                    0.209      19.865 r       ISP/judge_single2_inst/feature_inst/N34_sel23[19]/gateop_perm/Z
                                   net (fanout=3)        2.277      22.142         ISP/judge_single2_inst/feature_inst/_N651
 CLMA_114_32/Y3                    td                    0.404      22.546 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.292      23.838         _N136            
                                                         0.438      24.276 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      24.276         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_130_52/COUT                  td                    0.097      24.373 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.373         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.060      24.433 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      24.433         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_130_56/COUT                  td                    0.097      24.530 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.530         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.060      24.590 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      24.590         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_130_64/COUT                  td                    0.097      24.687 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.687         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
                                                         0.060      24.747 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      24.747         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [17]
 CLMA_130_68/COUT                  td                    0.097      24.844 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.844         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [19]
 CLMA_130_72/Y0                    td                    0.198      25.042 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        3.139      28.181         ISP/judge_single2_inst/feature_inst/_N700
 CLMS_102_65/Y3                    td                    0.404      28.585 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.161      29.746         _N135            
                                                         0.382      30.128 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      30.128         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [1]
 CLMS_126_53/COUT                  td                    0.097      30.225 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.225         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [3]
                                                         0.060      30.285 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      30.285         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMS_126_57/COUT                  td                    0.097      30.382 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.382         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.060      30.442 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      30.442         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMS_126_65/COUT                  td                    0.097      30.539 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.539         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
                                                         0.060      30.599 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      30.599         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [13]
 CLMS_126_69/COUT                  td                    0.097      30.696 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.696         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [15]
 CLMS_126_73/Y0                    td                    0.198      30.894 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Y0
                                   net (fanout=3)        3.173      34.067         ISP/judge_single2_inst/feature_inst/_N745
                                                         0.334      34.401 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      34.401         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_102_77/Y3                    td                    0.340      34.741 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.142      35.883         _N134            
                                                         0.382      36.265 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      36.265         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_126_52/COUT                  td                    0.097      36.362 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.362         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [3]
                                                         0.060      36.422 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      36.422         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [5]
 CLMA_126_56/COUT                  td                    0.097      36.519 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.519         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [7]
                                                         0.060      36.579 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      36.579         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [9]
 CLMA_126_64/Y3                    td                    0.380      36.959 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        2.581      39.540         ISP/judge_single2_inst/feature_inst/_N789
                                                         0.382      39.922 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_4/gateop_A2/Cout
                                                         0.000      39.922         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [10]
 CLMA_106_69/COUT                  td                    0.097      40.019 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.019         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.060      40.079 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      40.079         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMA_106_73/Y3                    td                    0.340      40.419 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.458      41.877         _N133            
                                                         0.438      42.315 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      42.315         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_130_84/COUT                  td                    0.097      42.412 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.412         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.060      42.472 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      42.472         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_130_88/Y3                    td                    0.380      42.852 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        2.032      44.884         ISP/judge_single2_inst/feature_inst/_N842
 CLMA_106_85/COUT                  td                    0.427      45.311 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.311         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [14]
                                                         0.060      45.371 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      45.371         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_106_89/Y3                    td                    0.340      45.711 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.532      47.243         _N132            
                                                         0.438      47.681 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      47.681         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_130_97/COUT                  td                    0.097      47.778 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.778         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
                                                         0.060      47.838 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      47.838         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [9]
 CLMA_130_101/COUT                 td                    0.097      47.935 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.935         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [11]
                                                         0.060      47.995 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Cout
                                                         0.000      47.995         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [13]
 CLMA_130_105/COUT                 td                    0.097      48.092 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.092         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [15]
                                                         0.060      48.152 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_16/gateop_A2/Cout
                                                         0.000      48.152         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [17]
 CLMA_130_109/Y3                   td                    0.380      48.532 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.133      49.665         ISP/judge_single2_inst/feature_inst/_N895
                                                         0.382      50.047 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      50.047         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMA_106_101/Y3                   td                    0.340      50.387 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.924      52.311         _N131            
 CLMA_130_124/COUT                 td                    0.429      52.740 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.740         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
 CLMA_130_128/Y1                   td                    0.381      53.121 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.074      54.195         ISP/judge_single2_inst/feature_inst/_N934
                                                         0.438      54.633 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_4/gateop_A2/Cout
                                                         0.000      54.633         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [10]
 CLMS_126_141/COUT                 td                    0.097      54.730 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.730         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [14]
                                                         0.060      54.790 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      54.790         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMS_126_145/Y3                   td                    0.340      55.130 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.059      56.189         _N130            
                                                         0.438      56.627 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      56.627         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [5]
 CLMS_126_117/COUT                 td                    0.097      56.724 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.724         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [7]
 CLMS_126_121/Y1                   td                    0.381      57.105 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.231      58.336         ISP/judge_single2_inst/feature_inst/_N983
                                                         0.438      58.774 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_4/gateop_A2/Cout
                                                         0.000      58.774         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [10]
 CLMA_126_132/COUT                 td                    0.097      58.871 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.871         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [14]
                                                         0.060      58.931 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      58.931         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMA_126_136/Y3                   td                    0.340      59.271 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.553      60.824         _N129            
                                                         0.438      61.262 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Cout
                                                         0.000      61.262         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [13]
 CLMA_126_116/COUT                 td                    0.097      61.359 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.359         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [15]
                                                         0.060      61.419 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_16/gateop_A2/Cout
                                                         0.000      61.419         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [17]
 CLMA_126_120/COUT                 td                    0.097      61.516 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.516         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [19]
 CLMA_126_124/Y1                   td                    0.381      61.897 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.341      63.238         ISP/judge_single2_inst/feature_inst/_N1044
 CLMA_118_116/Y3                   td                    0.508      63.746 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.998      64.744         _N128            
                                                         0.382      65.126 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      65.126         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMS_126_89/COUT                  td                    0.097      65.223 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.223         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.060      65.283 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      65.283         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMS_126_93/COUT                  td                    0.097      65.380 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.380         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.060      65.440 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      65.440         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMS_126_97/COUT                  td                    0.097      65.537 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.537         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
                                                         0.060      65.597 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Cout
                                                         0.000      65.597         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [13]
 CLMS_126_101/COUT                 td                    0.097      65.694 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.694         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [15]
                                                         0.060      65.754 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_16/gateop_A2/Cout
                                                         0.000      65.754         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [17]
 CLMS_126_105/COUT                 td                    0.097      65.851 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.851         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [19]
 CLMS_126_109/Y0                   td                    0.198      66.049 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        1.779      67.828         ISP/judge_single2_inst/feature_inst/_N1092
 CLMS_114_113/Y3                   td                    0.404      68.232 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.086      69.318         _N127            
                                                         0.438      69.756 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      69.756         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMA_118_101/Y3                   td                    0.380      70.136 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        1.669      71.805         ISP/judge_single2_inst/feature_inst/_N1128
 CLMA_130_117/COUT                 td                    0.427      72.232 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.232         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [6]
                                                         0.060      72.292 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      72.292         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [10]
 CLMA_130_121/COUT                 td                    0.097      72.389 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.389         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [14]
                                                         0.060      72.449 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      72.449         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [18]
 CLMA_130_125/Y3                   td                    0.340      72.789 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.955      73.744         _N126            
                                                         0.382      74.126 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      74.126         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [1]
 CLMA_126_80/COUT                  td                    0.097      74.223 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.223         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [3]
                                                         0.060      74.283 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      74.283         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_126_84/COUT                  td                    0.097      74.380 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.380         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [7]
                                                         0.060      74.440 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      74.440         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [9]
 CLMA_126_88/COUT                  td                    0.097      74.537 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.537         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [11]
                                                         0.060      74.597 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      74.597         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [13]
 CLMA_126_92/COUT                  td                    0.097      74.694 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.694         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [15]
                                                         0.060      74.754 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      74.754         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [17]
 CLMA_126_96/Y3                    td                    0.380      75.134 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.051      76.185         ISP/judge_single2_inst/feature_inst/_N1189
                                                         0.382      76.567 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      76.567         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMA_130_108/Y3                   td                    0.340      76.907 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.435      78.342         _N125            
                                                         0.438      78.780 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_4/gateop_A2/Cout
                                                         0.000      78.780         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [5]
 CLMA_118_88/COUT                  td                    0.097      78.877 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.877         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [7]
                                                         0.060      78.937 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      78.937         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [9]
 CLMA_118_92/COUT                  td                    0.097      79.034 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.034         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [11]
                                                         0.060      79.094 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      79.094         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMA_118_96/Y3                    td                    0.380      79.474 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        1.918      81.392         ISP/judge_single2_inst/feature_inst/_N1234
 CLMA_114_96/COUT                  td                    0.427      81.819 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.819         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [14]
                                                         0.060      81.879 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      81.879         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMA_114_100/Y3                   td                    0.340      82.219 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.121      83.340         _N124            
                                                         0.382      83.722 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      83.722         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [5]
 CLMS_114_81/COUT                  td                    0.097      83.819 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.819         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.060      83.879 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      83.879         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMS_114_85/COUT                  td                    0.097      83.976 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.976         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.060      84.036 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      84.036         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMS_114_89/COUT                  td                    0.097      84.133 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.133         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.060      84.193 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      84.193         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMS_114_93/Y3                    td                    0.380      84.573 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.902      86.475         ISP/judge_single2_inst/feature_inst/_N1287
                                                         0.382      86.857 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      86.857         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMA_114_88/Y3                    td                    0.340      87.197 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.055      88.252         _N123            
                                                         0.382      88.634 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      88.634         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_118_56/COUT                  td                    0.097      88.731 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.731         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
 CLMA_118_64/Y0                    td                    0.198      88.929 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Y0
                                   net (fanout=3)        1.667      90.596         ISP/judge_single2_inst/feature_inst/_N1321
 CLMA_118_77/COUT                  td                    0.326      90.922 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.922         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [6]
                                                         0.060      90.982 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      90.982         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [10]
 CLMA_118_81/COUT                  td                    0.097      91.079 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.079         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.060      91.139 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      91.139         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_118_85/Y3                    td                    0.340      91.479 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.830      93.309         _N122            
 CLMS_126_33/COUT                  td                    0.429      93.738 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.738         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.060      93.798 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      93.798         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMS_126_37/COUT                  td                    0.097      93.895 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.895         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.060      93.955 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      93.955         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMS_126_41/COUT                  td                    0.097      94.052 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      94.052         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [15]
                                                         0.060      94.112 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      94.112         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [17]
 CLMS_126_45/Y3                    td                    0.380      94.492 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.683      96.175         ISP/judge_single2_inst/feature_inst/_N1385
                                                         0.382      96.557 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      96.557         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [18]
 CLMA_114_68/Y3                    td                    0.340      96.897 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.996      97.893         _N121            
 CLMS_114_49/COUT                  td                    0.427      98.320 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.320         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [3]
                                                         0.060      98.380 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      98.380         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [5]
 CLMS_114_53/COUT                  td                    0.097      98.477 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.477         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.060      98.537 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      98.537         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMS_114_57/COUT                  td                    0.097      98.634 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.634         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
 CLMS_114_65/Y1                    td                    0.381      99.015 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.664     100.679         ISP/judge_single2_inst/feature_inst/_N1428
 CLMS_114_41/COUT                  td                    0.429     101.108 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.108         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [14]
                                                         0.060     101.168 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000     101.168         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [18]
 CLMS_114_45/Y3                    td                    0.340     101.508 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.326     102.834         _N120            
                                                         0.438     103.272 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000     103.272         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMA_130_28/COUT                  td                    0.097     103.369 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.369         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [7]
                                                         0.060     103.429 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000     103.429         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMA_130_32/COUT                  td                    0.097     103.526 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.526         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
 CLMA_130_36/Y0                    td                    0.198     103.724 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.580     105.304         ISP/judge_single2_inst/feature_inst/_N1476
 CLMA_118_41/COUT                  td                    0.326     105.630 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.630         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [14]
                                                         0.060     105.690 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     105.690         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_118_45/Y3                    td                    0.340     106.030 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.346     107.376         _N119            
                                                         0.382     107.758 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     107.758         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_130_0/COUT                   td                    0.097     107.855 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     107.855         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.060     107.915 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     107.915         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_130_4/COUT                   td                    0.097     108.012 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.012         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.060     108.072 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     108.072         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMA_130_8/COUT                   td                    0.097     108.169 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.169         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [11]
                                                         0.060     108.229 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000     108.229         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [13]
 CLMA_130_12/Y3                    td                    0.380     108.609 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        1.429     110.038         ISP/judge_single2_inst/feature_inst/_N1528
 CLMA_130_53/COUT                  td                    0.427     110.465 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.465         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [14]
                                                         0.060     110.525 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000     110.525         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMA_130_57/Y3                    td                    0.340     110.865 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.439     112.304         _N118            
                                                         0.382     112.686 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000     112.686         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [1]
 CLMS_126_1/COUT                   td                    0.097     112.783 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     112.783         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [3]
                                                         0.060     112.843 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     112.843         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMS_126_5/Y3                     td                    0.380     113.223 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Y1
                                   net (fanout=5)        1.003     114.226         ISP/judge_single2_inst/feature_inst/_N1569
 CLMA_126_4/COUT                   td                    0.431     114.657 r       ISP/judge_single2_inst/feature_inst/N34_sub3.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.657         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub3.co [8]
                                                         0.060     114.717 r       ISP/judge_single2_inst/feature_inst/N34_sub3.fsub_9/gateop_A2/Cout
                                                         0.000     114.717         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub3.co [10]
 CLMA_126_8/COUT                   td                    0.097     114.814 r       ISP/judge_single2_inst/feature_inst/N34_sub3.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.814         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub3.co [12]
                                                         0.060     114.874 r       ISP/judge_single2_inst/feature_inst/N34_sub3.fsub_13/gateop_A2/Cout
                                                         0.000     114.874         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub3.co [14]
 CLMA_126_12/COUT                  td                    0.097     114.971 r       ISP/judge_single2_inst/feature_inst/N34_sub3.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.971         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub3.co [16]
                                                         0.060     115.031 r       ISP/judge_single2_inst/feature_inst/N34_sub3.fsub_17/gateop_A2/Cout
                                                         0.000     115.031         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub3.co [18]
 CLMA_126_16/COUT                  td                    0.097     115.128 r       ISP/judge_single2_inst/feature_inst/N34_sub3.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.128         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub3.co [20]
                                                         0.060     115.188 r       ISP/judge_single2_inst/feature_inst/N34_sub3.fsub_21/gateop_A2/Cout
                                                         0.000     115.188         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub3.co [22]
 CLMA_126_20/Y2                    td                    0.198     115.386 r       ISP/judge_single2_inst/feature_inst/N34_sub3.fsub_23/gateop_perm/Y
                                   net (fanout=1)        1.924     117.310         ISP/judge_single2_inst/feature_inst/_N1610
 CLMA_90_28/Y0                     td                    0.387     117.697 r       ISP/judge_single2_inst/feature_inst/N34_sel3[22]/gateop_perm/Z
                                   net (fanout=1)        1.551     119.248         ISP/judge_single2_inst/feature_inst/_N1634
 CLMS_114_25/Y3                    td                    0.505     119.753 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       1.009     120.762         _N116            
 CLMA_94_12/Y2                     td                    0.165     120.927 r       ISP/judge_single2_inst/feature_inst/N34_sel2[8]/gateop_perm/Z
                                   net (fanout=4)        1.655     122.582         ISP/judge_single2_inst/feature_inst/_N1669
                                                         0.387     122.969 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_9/gateop_A2/Cout
                                                         0.000     122.969         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [10]
 CLMA_118_8/COUT                   td                    0.097     123.066 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     123.066         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [12]
                                                         0.060     123.126 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_13/gateop_A2/Cout
                                                         0.000     123.126         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [14]
 CLMA_118_12/COUT                  td                    0.097     123.223 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     123.223         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [16]
                                                         0.060     123.283 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_17/gateop_A2/Cout
                                                         0.000     123.283         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [18]
 CLMA_118_16/COUT                  td                    0.097     123.380 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     123.380         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [20]
                                                         0.060     123.440 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_21/gateop_A2/Cout
                                                         0.000     123.440         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [22]
 CLMA_118_20/Y2                    td                    0.198     123.638 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_23/gateop_perm/Y
                                   net (fanout=1)        1.535     125.173         ISP/judge_single2_inst/feature_inst/_N1708
 CLMA_106_21/Y2                    td                    0.284     125.457 r       ISP/judge_single2_inst/feature_inst/N34_sel1[22]/gateop_perm/Z
                                   net (fanout=1)        0.769     126.226         ISP/judge_single2_inst/feature_inst/_N1732
 CLMA_114_8/D3                                                             r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I13

 Data arrival time                                                 126.226         Logic Levels: 116
                                                                                   Logic: 42.084ns(35.425%), Route: 76.715ns(64.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.565      21.678         video_clk        
 CLMA_114_8/CLK                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         1.065      22.743                          
 clock uncertainty                                      -0.150      22.593                          

 Setup time                                             -0.465      22.128                          

 Data required time                                                 22.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.128                          
 Data arrival time                                                -126.226                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -104.098                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s1[13]/opit_0_inv/CLK
Endpoint    : ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s0[13]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.437
  Launch Clock Delay      :  6.301
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.572       6.301         video_clk        
 CLMA_118_244/CLK                                                          r       ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s1[13]/opit_0_inv/CLK

 CLMA_118_244/Q0                   tco                   0.223       6.524 f       ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s1[13]/opit_0_inv/Q
                                   net (fanout=1)        0.161       6.685         ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s1 [13]
 CLMA_118_249/M2                                                           f       ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s0[13]/opit_0_inv/D

 Data arrival time                                                   6.685         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.073%), Route: 0.161ns(41.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.869       7.437         video_clk        
 CLMA_118_249/CLK                                                          r       ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s0[13]/opit_0_inv/CLK
 clock pessimism                                        -0.839       6.598                          
 clock uncertainty                                       0.000       6.598                          

 Hold time                                              -0.016       6.582                          

 Data required time                                                  6.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.582                          
 Data arrival time                                                  -6.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.103                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single3_inst/handle_inst/area_colour_8_inst/s1[9]/opit_0_inv/CLK
Endpoint    : ISP/judge_single3_inst/handle_inst/area_colour_8_inst/s0[9]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.443
  Launch Clock Delay      :  6.302
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.573       6.302         video_clk        
 CLMS_126_241/CLK                                                          r       ISP/judge_single3_inst/handle_inst/area_colour_8_inst/s1[9]/opit_0_inv/CLK

 CLMS_126_241/Q1                   tco                   0.223       6.525 f       ISP/judge_single3_inst/handle_inst/area_colour_8_inst/s1[9]/opit_0_inv/Q
                                   net (fanout=1)        0.258       6.783         ISP/judge_single3_inst/handle_inst/area_colour_8_inst/s1 [9]
 CLMS_126_249/CD                                                           f       ISP/judge_single3_inst/handle_inst/area_colour_8_inst/s0[9]/opit_0_inv/D

 Data arrival time                                                   6.783         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.362%), Route: 0.258ns(53.638%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.875       7.443         video_clk        
 CLMS_126_249/CLK                                                          r       ISP/judge_single3_inst/handle_inst/area_colour_8_inst/s0[9]/opit_0_inv/CLK
 clock pessimism                                        -0.839       6.604                          
 clock uncertainty                                       0.000       6.604                          

 Hold time                                               0.033       6.637                          

 Data required time                                                  6.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.637                          
 Data arrival time                                                  -6.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.146                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/U_Vertical_Projection8/h_nedge_r/opit_0_L5Q_perm/CLK
Endpoint    : ISP/U_Vertical_Projection8/h_nedge_r0/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.439
  Launch Clock Delay      :  6.325
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.596       6.325         video_clk        
 CLMS_86_121/CLK                                                           r       ISP/U_Vertical_Projection8/h_nedge_r/opit_0_L5Q_perm/CLK

 CLMS_86_121/Q2                    tco                   0.223       6.548 f       ISP/U_Vertical_Projection8/h_nedge_r/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.258       6.806         ISP/U_Vertical_Projection8/h_nedge_r
 CLMA_90_125/AD                                                            f       ISP/U_Vertical_Projection8/h_nedge_r0/opit_0/D

 Data arrival time                                                   6.806         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.362%), Route: 0.258ns(53.638%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.871       7.439         video_clk        
 CLMA_90_125/CLK                                                           r       ISP/U_Vertical_Projection8/h_nedge_r0/opit_0/CLK
 clock pessimism                                        -0.839       6.600                          
 clock uncertainty                                       0.000       6.600                          

 Hold time                                               0.033       6.633                          

 Data required time                                                  6.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.633                          
 Data arrival time                                                  -6.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[3]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.588  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.247
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[17]             tco                   1.445   19038.878 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[43]
                                   net (fanout=1)        1.654   19040.532         rd_burst_data[43]
 DRM_34_64/DB0[3]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[3]

 Data arrival time                                               19040.532         Logic Levels: 0  
                                                                                   Logic: 1.445ns(46.628%), Route: 1.654ns(53.372%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.518   19036.255         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.853                          
 clock uncertainty                                      -0.150   19036.703                          

 Setup time                                              0.035   19036.738                          

 Data required time                                              19036.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.738                          
 Data arrival time                                              -19040.532                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.794                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[16]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.588  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.247
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[17]             tco                   1.426   19038.859 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[63]
                                   net (fanout=1)        1.622   19040.481         rd_burst_data[63]
 DRM_34_64/DB0[16]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[16]

 Data arrival time                                               19040.481         Logic Levels: 0  
                                                                                   Logic: 1.426ns(46.785%), Route: 1.622ns(53.215%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.518   19036.255         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.853                          
 clock uncertainty                                      -0.150   19036.703                          

 Setup time                                              0.035   19036.738                          

 Data required time                                              19036.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.738                          
 Data arrival time                                              -19040.481                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.743                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[4]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.588  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.247
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[18]             tco                   1.423   19038.856 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[44]
                                   net (fanout=1)        1.621   19040.477         rd_burst_data[44]
 DRM_34_64/DB0[4]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[4]

 Data arrival time                                               19040.477         Logic Levels: 0  
                                                                                   Logic: 1.423ns(46.748%), Route: 1.621ns(53.252%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.518   19036.255         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.853                          
 clock uncertainty                                      -0.150   19036.703                          

 Setup time                                              0.035   19036.738                          

 Data required time                                              19036.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.738                          
 Data arrival time                                              -19040.477                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.739                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.504  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.379
  Launch Clock Delay      :  6.277
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.543   19236.277         ntclkbufg_1      
 CLMA_14_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_14_205/Q0                    tco                   0.223   19236.500 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.176   19236.676         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [8]
 CLMA_14_196/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/D

 Data arrival time                                               19236.676         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.890%), Route: 0.176ns(44.110%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.811   19237.379         video_clk        
 CLMA_14_196/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.598   19236.781                          
 clock uncertainty                                       0.150   19236.931                          

 Hold time                                              -0.016   19236.915                          

 Data required time                                              19236.915                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.915                          
 Data arrival time                                              -19236.676                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.239                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.507  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.379
  Launch Clock Delay      :  6.274
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.540   19236.274         ntclkbufg_1      
 CLMS_18_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK

 CLMS_18_205/Q2                    tco                   0.223   19236.497 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.291   19236.788         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [7]
 CLMA_14_196/M3                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D

 Data arrival time                                               19236.788         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.385%), Route: 0.291ns(56.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.811   19237.379         video_clk        
 CLMA_14_196/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.598   19236.781                          
 clock uncertainty                                       0.150   19236.931                          

 Hold time                                              -0.016   19236.915                          

 Data required time                                              19236.915                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.915                          
 Data arrival time                                              -19236.788                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.127                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.506  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.365
  Launch Clock Delay      :  6.261
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.527   19236.261         ntclkbufg_1      
 CLMA_22_197/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMA_22_197/Q2                    tco                   0.223   19236.484 f       frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.260   19236.744         read_req_ack     
 CLMA_26_192/A4                                                            f       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                               19236.744         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.170%), Route: 0.260ns(53.830%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.797   19237.365         video_clk        
 CLMA_26_192/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.598   19236.767                          
 clock uncertainty                                       0.150   19236.917                          

 Hold time                                              -0.081   19236.836                          

 Data required time                                              19236.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.836                          
 Data arrival time                                              -19236.744                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.092                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.279
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL39_RX_DATA[1]   tco                   0.784       8.217 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RVALID_1
                                   net (fanout=12)       1.562       9.779         s00_axi_rvalid   
                                                         0.276      10.055 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.055         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9123
 CLMA_18_188/Y2                    td                    0.198      10.253 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.957      11.210         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [2]
 CLMA_14_209/Y3                    td                    0.381      11.591 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[2]/gateop_perm/Z
                                   net (fanout=3)        1.058      12.649         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [2]
                                                         0.238      12.887 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N148.eq_0/gateop_A2/Cout
                                                         0.000      12.887         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N148.co [2]
 CLMS_10_189/Y3                    td                    0.340      13.227 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Y1
                                   net (fanout=1)        1.080      14.307         _N189            
 CLMS_18_209/A4                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  14.307         Logic Levels: 3  
                                                                                   Logic: 2.217ns(32.252%), Route: 4.657ns(67.748%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.545      16.279         ntclkbufg_1      
 CLMS_18_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.065      17.344                          
 clock uncertainty                                      -0.150      17.194                          

 Setup time                                             -0.130      17.064                          

 Data required time                                                 17.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.064                          
 Data arrival time                                                 -14.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.757                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.316
  Launch Clock Delay      :  7.376
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.803       7.376         ntclkbufg_1      
 CLMA_38_80/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_38_80/Q3                     tco                   0.261       7.637 r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.167       8.804         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   8.804         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.277%), Route: 1.167ns(81.723%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.582      16.316         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.839      17.155                          
 clock uncertainty                                      -0.150      17.005                          

 Setup time                                             -4.568      12.437                          

 Data required time                                                 12.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.437                          
 Data arrival time                                                  -8.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.633                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.316
  Launch Clock Delay      :  7.370
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.797       7.370         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q2                     tco                   0.261       7.631 r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.064       8.695         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   8.695         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.698%), Route: 1.064ns(80.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.582      16.316         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.839      17.155                          
 clock uncertainty                                      -0.150      17.005                          

 Setup time                                             -4.557      12.448                          

 Data required time                                                 12.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.448                          
 Data arrival time                                                  -8.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.753                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[26]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.289
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.555       6.289         ntclkbufg_1      
 CLMS_38_105/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_105/Q2                    tco                   0.223       6.512 f       u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.376       6.888         s00_axi_araddr[26]
 HMEMC_16_1/SRB_IOL35_TX_DATA[6]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[26]

 Data arrival time                                                   6.888         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.229%), Route: 0.376ns(62.771%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.127       6.721                          

 Data required time                                                  6.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.721                          
 Data arrival time                                                  -6.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[25]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.579       6.313         ntclkbufg_1      
 CLMS_26_117/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_117/Q1                    tco                   0.223       6.536 f       u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.359       6.895         s00_axi_araddr[25]
 HMEMC_16_1/SRB_IOL35_TX_DATA[7]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[25]

 Data arrival time                                                   6.895         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.316%), Route: 0.359ns(61.684%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.121       6.715                          

 Data required time                                                  6.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.715                          
 Data arrival time                                                  -6.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.180                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[22]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.579       6.313         ntclkbufg_1      
 CLMS_26_117/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_117/Q3                    tco                   0.223       6.536 f       u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.377       6.913         s00_axi_araddr[22]
 HMEMC_16_1/SRB_IOL36_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[22]

 Data arrival time                                                   6.913         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.167%), Route: 0.377ns(62.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.132       6.726                          

 Data required time                                                  6.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.726                          
 Data arrival time                                                  -6.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  3.986
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.850       3.986         cmos_pclk_g      
 CLMA_42_121/CLK                                                           r       cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_121/Q1                    tco                   0.261       4.247 r       cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.815       5.062         write_addr_index[0]
 CLMA_42_117/M2                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/D

 Data arrival time                                                   5.062         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.257%), Route: 0.815ns(75.743%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.567      16.301         ntclkbufg_1      
 CLMA_42_117/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/CLK
 clock pessimism                                         0.000      16.301                          
 clock uncertainty                                      -0.150      16.151                          

 Setup time                                             -0.067      16.084                          

 Data required time                                                 16.084                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.084                          
 Data arrival time                                                  -5.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.022                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.305
  Launch Clock Delay      :  3.986
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.850       3.986         cmos_pclk_g      
 CLMA_42_121/CLK                                                           r       cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_121/Q0                    tco                   0.261       4.247 r       cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.739       4.986         write_addr_index[1]
 CLMA_30_112/M2                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                   4.986         Logic Levels: 0  
                                                                                   Logic: 0.261ns(26.100%), Route: 0.739ns(73.900%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.571      16.305         ntclkbufg_1      
 CLMA_30_112/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                         0.000      16.305                          
 clock uncertainty                                      -0.150      16.155                          

 Setup time                                             -0.067      16.088                          

 Data required time                                                 16.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.088                          
 Data arrival time                                                  -4.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.102                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.277
  Launch Clock Delay      :  3.960
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.824       3.960         cmos_pclk_g      
 CLMA_54_92/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_54_92/Q1                     tco                   0.261       4.221 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.666       4.887         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [2]
 CLMA_50_93/M2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D

 Data arrival time                                                   4.887         Logic Levels: 0  
                                                                                   Logic: 0.261ns(28.155%), Route: 0.666ns(71.845%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.543      16.277         ntclkbufg_1      
 CLMA_50_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      16.277                          
 clock uncertainty                                      -0.150      16.127                          

 Setup time                                             -0.067      16.060                          

 Data required time                                                 16.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.060                          
 Data arrival time                                                  -4.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.173                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.401
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.553       3.377         cmos_pclk_g      
 CLMA_50_100/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_50_100/Q0                    tco                   0.223       3.600 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.236       3.836         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [7]
 CLMS_46_101/M2                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D

 Data arrival time                                                   3.836         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.828       7.401         ntclkbufg_1      
 CLMS_46_101/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000       7.401                          
 clock uncertainty                                       0.150       7.551                          

 Hold time                                              -0.016       7.535                          

 Data required time                                                  7.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.535                          
 Data arrival time                                                  -3.836                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.699                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.394
  Launch Clock Delay      :  3.370
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.546       3.370         cmos_pclk_g      
 CLMA_54_92/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_54_92/Q0                     tco                   0.223       3.593 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.236       3.829         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [3]
 CLMA_50_93/M0                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                                   3.829         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.821       7.394         ntclkbufg_1      
 CLMA_50_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       7.394                          
 clock uncertainty                                       0.150       7.544                          

 Hold time                                              -0.016       7.528                          

 Data required time                                                  7.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.528                          
 Data arrival time                                                  -3.829                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.699                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.422
  Launch Clock Delay      :  3.405
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.581       3.405         cmos_pclk_g      
 CLMA_30_120/CLK                                                           r       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK

 CLMA_30_120/Q0                    tco                   0.223       3.628 f       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/Q
                                   net (fanout=1)        0.253       3.881         read_addr_index[1]
 CLMA_30_112/M1                                                            f       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                   3.881         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.849       7.422         ntclkbufg_1      
 CLMA_30_112/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       7.422                          
 clock uncertainty                                       0.150       7.572                          

 Hold time                                              -0.016       7.556                          

 Data required time                                                  7.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.556                          
 Data arrival time                                                  -3.881                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.675                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.489  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.278
  Launch Clock Delay      :  7.365
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.797     207.357         video_clk        
 CLMA_26_192/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_26_192/Q0                    tco                   0.261     207.618 r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.839     208.457         read_req         
 CLMA_26_156/M2                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                 208.457         Logic Levels: 0  
                                                                                   Logic: 0.261ns(23.727%), Route: 0.839ns(76.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.544     206.278         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.598     206.876                          
 clock uncertainty                                      -0.150     206.726                          

 Setup time                                             -0.067     206.659                          

 Data required time                                                206.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.659                          
 Data arrival time                                                -208.457                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.798                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.525  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.261
  Launch Clock Delay      :  7.384
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.816     207.376         video_clk        
 CLMA_14_201/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_14_201/Q1                    tco                   0.261     207.637 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.523     208.160         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_22_196/M3                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D

 Data arrival time                                                 208.160         Logic Levels: 0  
                                                                                   Logic: 0.261ns(33.291%), Route: 0.523ns(66.709%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.527     206.261         ntclkbufg_1      
 CLMA_22_196/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.598     206.859                          
 clock uncertainty                                      -0.150     206.709                          

 Setup time                                             -0.067     206.642                          

 Data required time                                                206.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.642                          
 Data arrival time                                                -208.160                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.518                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.508  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.254
  Launch Clock Delay      :  7.360
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.792     207.352         video_clk        
 CLMA_26_180/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_26_180/Q0                    tco                   0.261     207.613 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.537     208.150         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMS_18_189/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                 208.150         Logic Levels: 0  
                                                                                   Logic: 0.261ns(32.707%), Route: 0.537ns(67.293%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.520     206.254         ntclkbufg_1      
 CLMS_18_189/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.598     206.852                          
 clock uncertainty                                      -0.150     206.702                          

 Setup time                                             -0.067     206.635                          

 Data required time                                                206.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.635                          
 Data arrival time                                                -208.150                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.515                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.529  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.375
  Launch Clock Delay      :  6.248
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.519       6.248         video_clk        
 CLMA_26_176/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_26_176/Q1                    tco                   0.223       6.471 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.236       6.707         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_26_172/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                   6.707         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.802       7.375         ntclkbufg_1      
 CLMA_26_172/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.598       6.777                          
 clock uncertainty                                       0.150       6.927                          

 Hold time                                              -0.016       6.911                          

 Data required time                                                  6.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.911                          
 Data arrival time                                                  -6.707                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.204                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.530  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.373
  Launch Clock Delay      :  6.245
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.516       6.245         video_clk        
 CLMA_30_192/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_30_192/Q3                    tco                   0.223       6.468 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.254       6.722         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMA_22_193/M1                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D

 Data arrival time                                                   6.722         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.751%), Route: 0.254ns(53.249%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.800       7.373         ntclkbufg_1      
 CLMA_22_193/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.598       6.775                          
 clock uncertainty                                       0.150       6.925                          

 Hold time                                              -0.016       6.909                          

 Data required time                                                  6.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.909                          
 Data arrival time                                                  -6.722                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.187                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.526  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  6.243
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.514       6.243         video_clk        
 CLMA_26_180/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_26_180/Q1                    tco                   0.223       6.466 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.257       6.723         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_30_176/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                   6.723         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.458%), Route: 0.257ns(53.542%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.794       7.367         ntclkbufg_1      
 CLMA_30_176/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.598       6.769                          
 clock uncertainty                                       0.150       6.919                          

 Hold time                                              -0.016       6.903                          

 Data required time                                                  6.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.903                          
 Data arrival time                                                  -6.723                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.180                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.417
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.847       7.417         ntclkbufg_0      
 CLMA_26_12/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_12/Q3                     tco                   0.261       7.678 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.873       8.551         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_42_1/Y1                      td                    0.276       8.827 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.264       9.091         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23500
 CLMA_42_1/Y2                      td                    0.165       9.256 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        1.145      10.401         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_30_36/Y1                     td                    0.169      10.570 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[6]_3/gateop_perm/Z
                                   net (fanout=40)       1.131      11.701         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19816
 CLMA_30_69/Y3                     td                    0.209      11.910 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[6]/gateop_perm/Z
                                   net (fanout=1)        1.126      13.036         u_ipsl_hmic_h_top/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                  13.036         Logic Levels: 4  
                                                                                   Logic: 1.080ns(19.221%), Route: 4.539ns(80.779%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -1.792      25.426                          

 Data required time                                                 25.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.426                          
 Data arrival time                                                 -13.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.390                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.417
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.847       7.417         ntclkbufg_0      
 CLMA_26_12/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_12/Q3                     tco                   0.261       7.678 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.873       8.551         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_42_1/Y1                      td                    0.276       8.827 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.264       9.091         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23500
 CLMA_42_1/Y2                      td                    0.165       9.256 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        1.145      10.401         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_30_36/Y1                     td                    0.169      10.570 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[6]_3/gateop_perm/Z
                                   net (fanout=40)       1.383      11.953         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19816
 CLMS_38_89/Y3                     td                    0.276      12.229 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[0]/gateop_perm/Z
                                   net (fanout=1)        1.517      13.746         u_ipsl_hmic_h_top/ddrc_pwdata [0]
 HMEMC_16_1/SRB_IOL4_CE                                                    r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[0]

 Data arrival time                                                  13.746         Logic Levels: 4  
                                                                                   Logic: 1.147ns(18.123%), Route: 5.182ns(81.877%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -1.078      26.140                          

 Data required time                                                 26.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.140                          
 Data arrival time                                                 -13.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.394                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[29]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.417
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.847       7.417         ntclkbufg_0      
 CLMA_26_12/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_12/Q3                     tco                   0.261       7.678 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.873       8.551         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_42_1/Y1                      td                    0.276       8.827 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.264       9.091         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23500
 CLMA_42_1/Y2                      td                    0.165       9.256 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        1.145      10.401         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_30_36/Y1                     td                    0.169      10.570 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[6]_3/gateop_perm/Z
                                   net (fanout=40)       1.348      11.918         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19816
 CLMA_38_96/Y3                     td                    0.209      12.127 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[29]/gateop_perm/Z
                                   net (fanout=1)        1.993      14.120         u_ipsl_hmic_h_top/ddrc_pwdata [29]
 HMEMC_16_1/SRB_IOL2_TX_DATA[2]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[29]

 Data arrival time                                                  14.120         Logic Levels: 4  
                                                                                   Logic: 1.080ns(16.112%), Route: 5.623ns(83.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -0.565      26.653                          

 Data required time                                                 26.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.653                          
 Data arrival time                                                 -14.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.533                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[1]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[2]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.404
  Launch Clock Delay      :  6.287
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.556       6.287         ntclkbufg_0      
 CLMA_54_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[1]/opit_0_inv/CLK

 CLMA_54_20/Q2                     tco                   0.223       6.510 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[1]/opit_0_inv/Q
                                   net (fanout=5)        0.144       6.654         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [1]
 CLMA_54_20/CD                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[2]/opit_0_inv/D

 Data arrival time                                                   6.654         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.834       7.404         ntclkbufg_0      
 CLMA_54_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[2]/opit_0_inv/CLK
 clock pessimism                                        -1.117       6.287                          
 clock uncertainty                                       0.000       6.287                          

 Hold time                                               0.033       6.320                          

 Data required time                                                  6.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.320                          
 Data arrival time                                                  -6.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.423
  Launch Clock Delay      :  6.306
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.575       6.306         ntclkbufg_0      
 CLMA_66_12/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/CLK

 CLMA_66_12/Q0                     tco                   0.224       6.530 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/Q
                                   net (fanout=3)        0.141       6.671         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [1]
 CLMS_66_13/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/D

 Data arrival time                                                   6.671         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.853       7.423         ntclkbufg_0      
 CLMS_66_13/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.339                          
 clock uncertainty                                       0.000       6.339                          

 Hold time                                              -0.012       6.327                          

 Data required time                                                  6.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.327                          
 Data arrival time                                                  -6.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.395
  Launch Clock Delay      :  6.283
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.552       6.283         ntclkbufg_0      
 CLMA_42_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/CLK

 CLMA_42_16/Q0                     tco                   0.223       6.506 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/Q
                                   net (fanout=3)        0.162       6.668         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1 [0]
 CLMA_42_21/M2                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/D

 Data arrival time                                                   6.668         Logic Levels: 0  
                                                                                   Logic: 0.223ns(57.922%), Route: 0.162ns(42.078%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.825       7.395         ntclkbufg_0      
 CLMA_42_21/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.311                          
 clock uncertainty                                       0.000       6.311                          

 Hold time                                              -0.016       6.295                          

 Data required time                                                  6.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.295                          
 Data arrival time                                                  -6.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.284
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.535      23.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_50_32/Y2                     td                    0.389      24.232 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.533      24.765         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_50_20/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.765         Logic Levels: 1  
                                                                                   Logic: 1.793ns(46.439%), Route: 2.068ns(53.561%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.553      26.284         ntclkbufg_0      
 CLMA_50_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.972                          
 clock uncertainty                                      -0.150      26.822                          

 Setup time                                             -0.277      26.545                          

 Data required time                                                 26.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.545                          
 Data arrival time                                                 -24.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.780                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.284
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.535      23.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_50_32/Y2                     td                    0.389      24.232 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.533      24.765         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_50_20/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.765         Logic Levels: 1  
                                                                                   Logic: 1.793ns(46.439%), Route: 2.068ns(53.561%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.553      26.284         ntclkbufg_0      
 CLMA_50_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.972                          
 clock uncertainty                                      -0.150      26.822                          

 Setup time                                             -0.277      26.545                          

 Data required time                                                 26.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.545                          
 Data arrival time                                                 -24.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.780                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.284
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.535      23.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_50_32/Y2                     td                    0.389      24.232 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.533      24.765         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_50_20/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.765         Logic Levels: 1  
                                                                                   Logic: 1.793ns(46.439%), Route: 2.068ns(53.561%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.553      26.284         ntclkbufg_0      
 CLMA_50_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.972                          
 clock uncertainty                                      -0.150      26.822                          

 Setup time                                             -0.277      26.545                          

 Data required time                                                 26.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.545                          
 Data arrival time                                                 -24.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.780                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.092      26.107 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.789      26.896         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_40/M3                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  26.896         Logic Levels: 0  
                                                                                   Logic: 1.092ns(58.054%), Route: 0.789ns(41.946%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.812      27.382         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.688      26.694                          
 clock uncertainty                                       0.150      26.844                          

 Hold time                                              -0.016      26.828                          

 Data required time                                                 26.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.828                          
 Data arrival time                                                 -26.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.667  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.370
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.045 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.981      27.026         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_42_41/A1                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.026         Logic Levels: 0  
                                                                                   Logic: 1.030ns(51.218%), Route: 0.981ns(48.782%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.800      27.370         ntclkbufg_0      
 CLMA_42_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.682                          
 clock uncertainty                                       0.150      26.832                          

 Hold time                                              -0.166      26.666                          

 Data required time                                                 26.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.666                          
 Data arrival time                                                 -27.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.360                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.401
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.090 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.068      27.158         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_50_20/D4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.158         Logic Levels: 0  
                                                                                   Logic: 1.075ns(50.163%), Route: 1.068ns(49.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.831      27.401         ntclkbufg_0      
 CLMA_50_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.713                          
 clock uncertainty                                       0.150      26.863                          

 Hold time                                              -0.083      26.780                          

 Data required time                                                 26.780                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.780                          
 Data arrival time                                                 -27.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.378
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.808       7.378         ntclkbufg_0      
 CLMA_38_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_38_36/Q0                     tco                   0.261       7.639 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.030       8.669         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_68/Y3                     td                    0.276       8.945 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.576       9.521         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.521         Logic Levels: 1  
                                                                                   Logic: 0.537ns(25.058%), Route: 1.606ns(74.942%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                              0.031      10.584                          

 Data required time                                                 10.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.584                          
 Data arrival time                                                  -9.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.063                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.672  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.375
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.805       7.375         ntclkbufg_0      
 CLMA_42_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_42_36/Q1                     tco                   0.261       7.636 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        1.190       8.826         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.826         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.988%), Route: 1.190ns(82.012%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.568       9.985                          

 Data required time                                                  9.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.985                          
 Data arrival time                                                  -8.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.672  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.375
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.805       7.375         ntclkbufg_0      
 CLMA_42_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_36/Q0                     tco                   0.261       7.636 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.088       8.724         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.724         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.348%), Route: 1.088ns(80.652%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.564       9.989                          

 Data required time                                                  9.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.989                          
 Data arrival time                                                  -8.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.262
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531       6.262         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMA_30_41/Q0                     tco                   0.223       6.485 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.614       7.099         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   7.099         Logic Levels: 0  
                                                                                   Logic: 0.223ns(26.643%), Route: 0.614ns(73.357%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.651       6.017                          

 Data required time                                                  6.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.017                          
 Data arrival time                                                  -7.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.082                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.262
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531       6.262         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_41/Q1                     tco                   0.223       6.485 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.770       7.255         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   7.255         Logic Levels: 0  
                                                                                   Logic: 0.223ns(22.457%), Route: 0.770ns(77.543%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.674       6.040                          

 Data required time                                                  6.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.040                          
 Data arrival time                                                  -7.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.271
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.540       6.271         ntclkbufg_0      
 CLMS_38_29/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_29/Q0                     tco                   0.223       6.494 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.811       7.305         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   7.305         Logic Levels: 0  
                                                                                   Logic: 0.223ns(21.567%), Route: 0.811ns(78.433%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.683       6.049                          

 Data required time                                                  6.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.049                          
 Data arrival time                                                  -7.305                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[7]/opit_0_inv_MUX8TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.801
  Launch Clock Delay      :  7.413
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.843       7.413         ntclkbufg_0      
 CLMA_38_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_8/Q3                      tco                   0.261       7.674 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=69)       6.074      13.748         nt_ddr_init_done 
 CLMA_146_369/RS                                                           r       i2c_config_m0/i2c_master_top_m0/txr[7]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  13.748         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.120%), Route: 6.074ns(95.880%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.609      23.801         sys_clk_g        
 CLMA_146_369/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[7]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.372      24.173                          
 clock uncertainty                                      -0.050      24.123                          

 Recovery time                                          -0.277      23.846                          

 Data required time                                                 23.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.846                          
 Data arrival time                                                 -13.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.098                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_MUX8TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.756
  Launch Clock Delay      :  7.413
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.843       7.413         ntclkbufg_0      
 CLMA_38_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_8/Q3                      tco                   0.261       7.674 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=69)       6.017      13.691         nt_ddr_init_done 
 CLMA_126_344/RS                                                           r       i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  13.691         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.157%), Route: 6.017ns(95.843%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.564      23.756         sys_clk_g        
 CLMA_126_344/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.372      24.128                          
 clock uncertainty                                      -0.050      24.078                          

 Recovery time                                          -0.277      23.801                          

 Data required time                                                 23.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.801                          
 Data arrival time                                                 -13.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[6]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.268  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.773
  Launch Clock Delay      :  7.413
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.843       7.413         ntclkbufg_0      
 CLMA_38_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_8/Q3                      tco                   0.261       7.674 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=69)       5.950      13.624         nt_ddr_init_done 
 CLMS_142_349/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  13.624         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.202%), Route: 5.950ns(95.798%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.581      23.773         sys_clk_g        
 CLMS_142_349/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.372      24.145                          
 clock uncertainty                                      -0.050      24.095                          

 Recovery time                                          -0.277      23.818                          

 Data required time                                                 23.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.818                          
 Data arrival time                                                 -13.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.194                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.395
  Launch Clock Delay      :  6.296
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.565       6.296         ntclkbufg_0      
 CLMA_38_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_8/Q3                      tco                   0.223       6.519 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=69)       3.460       9.979         nt_ddr_init_done 
 CLMA_146_213/RS                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/RS

 Data arrival time                                                   9.979         Logic Levels: 0  
                                                                                   Logic: 0.223ns(6.055%), Route: 3.460ns(93.945%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.831       4.395         sys_clk_g        
 CLMA_146_213/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.023                          
 clock uncertainty                                       0.050       4.073                          

 Removal time                                           -0.211       3.862                          

 Data required time                                                  3.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.862                          
 Data arrival time                                                  -9.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.395
  Launch Clock Delay      :  6.296
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.565       6.296         ntclkbufg_0      
 CLMA_38_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_8/Q3                      tco                   0.223       6.519 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=69)       3.460       9.979         nt_ddr_init_done 
 CLMA_146_212/RS                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/RS

 Data arrival time                                                   9.979         Logic Levels: 0  
                                                                                   Logic: 0.223ns(6.055%), Route: 3.460ns(93.945%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.831       4.395         sys_clk_g        
 CLMA_146_212/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.023                          
 clock uncertainty                                       0.050       4.073                          

 Removal time                                           -0.211       3.862                          

 Data required time                                                  3.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.862                          
 Data arrival time                                                  -9.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.395
  Launch Clock Delay      :  6.296
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.565       6.296         ntclkbufg_0      
 CLMA_38_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_8/Q3                      tco                   0.223       6.519 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=69)       3.460       9.979         nt_ddr_init_done 
 CLMA_146_213/RS                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/RS

 Data arrival time                                                   9.979         Logic Levels: 0  
                                                                                   Logic: 0.223ns(6.055%), Route: 3.460ns(93.945%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.831       4.395         sys_clk_g        
 CLMA_146_213/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.023                          
 clock uncertainty                                       0.050       4.073                          

 Removal time                                           -0.211       3.862                          

 Data required time                                                  3.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.862                          
 Data arrival time                                                  -9.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.117                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.364
  Launch Clock Delay      :  7.424
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.851       7.424         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.261       7.685 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.960       8.645         frame_read_write_m0/write_fifo_aclr
 CLMS_46_93/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.645         Logic Levels: 0  
                                                                                   Logic: 0.261ns(21.376%), Route: 0.960ns(78.624%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.540      13.364         cmos_pclk_g      
 CLMS_46_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      13.364                          
 clock uncertainty                                      -0.050      13.314                          

 Recovery time                                          -0.277      13.037                          

 Data required time                                                 13.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.037                          
 Data arrival time                                                  -8.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.392                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.364
  Launch Clock Delay      :  7.424
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.851       7.424         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.261       7.685 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.960       8.645         frame_read_write_m0/write_fifo_aclr
 CLMS_46_93/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS

 Data arrival time                                                   8.645         Logic Levels: 0  
                                                                                   Logic: 0.261ns(21.376%), Route: 0.960ns(78.624%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.540      13.364         cmos_pclk_g      
 CLMS_46_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
 clock pessimism                                         0.000      13.364                          
 clock uncertainty                                      -0.050      13.314                          

 Recovery time                                          -0.277      13.037                          

 Data required time                                                 13.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.037                          
 Data arrival time                                                  -8.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.392                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.364
  Launch Clock Delay      :  7.424
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.851       7.424         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.261       7.685 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.960       8.645         frame_read_write_m0/write_fifo_aclr
 CLMS_46_93/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/RS

 Data arrival time                                                   8.645         Logic Levels: 0  
                                                                                   Logic: 0.261ns(21.376%), Route: 0.960ns(78.624%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.540      13.364         cmos_pclk_g      
 CLMS_46_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      13.364                          
 clock uncertainty                                      -0.050      13.314                          

 Recovery time                                          -0.277      13.037                          

 Data required time                                                 13.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.037                          
 Data arrival time                                                  -8.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.392                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.967
  Launch Clock Delay      :  6.307
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.573       6.307         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.223       6.530 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.381       6.911         frame_read_write_m0/write_fifo_aclr
 CLMA_50_100/RS                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.911         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.921%), Route: 0.381ns(63.079%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.831       3.967         cmos_pclk_g      
 CLMA_50_100/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.967                          
 clock uncertainty                                       0.050       4.017                          

 Removal time                                           -0.211       3.806                          

 Data required time                                                  3.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.806                          
 Data arrival time                                                  -6.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.105                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.975
  Launch Clock Delay      :  6.307
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.573       6.307         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.223       6.530 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.394       6.924         frame_read_write_m0/write_fifo_aclr
 CLMS_54_105/RS                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.924         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.143%), Route: 0.394ns(63.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.839       3.975         cmos_pclk_g      
 CLMS_54_105/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.975                          
 clock uncertainty                                       0.050       4.025                          

 Removal time                                           -0.211       3.814                          

 Data required time                                                  3.814                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.814                          
 Data arrival time                                                  -6.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.110                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.343  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.964
  Launch Clock Delay      :  6.307
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.573       6.307         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.223       6.530 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.417       6.947         frame_read_write_m0/write_fifo_aclr
 CLMA_46_100/RS                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.947         Logic Levels: 0  
                                                                                   Logic: 0.223ns(34.844%), Route: 0.417ns(65.156%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.828       3.964         cmos_pclk_g      
 CLMA_46_100/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.964                          
 clock uncertainty                                       0.050       4.014                          

 Removal time                                           -0.211       3.803                          

 Data required time                                                  3.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.803                          
 Data arrival time                                                  -6.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.144                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.530  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.267
  Launch Clock Delay      :  7.395
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.822   19037.395         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_156/Q0                    tco                   0.261   19037.656 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       1.116   19038.772         frame_read_write_m0/read_fifo_aclr
 CLMA_14_189/RSCO                  td                    0.118   19038.890 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19038.890         _N209            
 CLMA_14_193/RSCO                  td                    0.089   19038.979 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19038.979         _N208            
 CLMA_14_197/RSCO                  td                    0.089   19039.068 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000   19039.068         _N207            
 CLMA_14_201/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                               19039.068         Logic Levels: 3  
                                                                                   Logic: 0.557ns(33.293%), Route: 1.116ns(66.707%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.538   19036.275         video_clk        
 CLMA_14_201/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.598   19036.873                          
 clock uncertainty                                      -0.150   19036.723                          

 Recovery time                                           0.000   19036.723                          

 Data required time                                              19036.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.723                          
 Data arrival time                                              -19039.068                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.345                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.530  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.267
  Launch Clock Delay      :  7.395
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.822   19037.395         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_156/Q0                    tco                   0.261   19037.656 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       1.116   19038.772         frame_read_write_m0/read_fifo_aclr
 CLMA_14_189/RSCO                  td                    0.118   19038.890 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19038.890         _N209            
 CLMA_14_193/RSCO                  td                    0.089   19038.979 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19038.979         _N208            
 CLMA_14_197/RSCO                  td                    0.089   19039.068 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000   19039.068         _N207            
 CLMA_14_201/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                               19039.068         Logic Levels: 3  
                                                                                   Logic: 0.557ns(33.293%), Route: 1.116ns(66.707%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.538   19036.275         video_clk        
 CLMA_14_201/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.598   19036.873                          
 clock uncertainty                                      -0.150   19036.723                          

 Recovery time                                           0.000   19036.723                          

 Data required time                                              19036.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.723                          
 Data arrival time                                              -19039.068                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.345                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.545  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.252
  Launch Clock Delay      :  7.395
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.822   19037.395         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_156/Q0                    tco                   0.261   19037.656 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       1.116   19038.772         frame_read_write_m0/read_fifo_aclr
 CLMA_14_189/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                               19038.772         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.954%), Route: 1.116ns(81.046%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.523   19036.260         video_clk        
 CLMA_14_189/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.598   19036.858                          
 clock uncertainty                                      -0.150   19036.708                          

 Recovery time                                          -0.277   19036.431                          

 Data required time                                              19036.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.431                          
 Data arrival time                                              -19038.772                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.341                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.489  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.365
  Launch Clock Delay      :  6.278
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.544   19236.278         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_156/Q0                    tco                   0.223   19236.501 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       0.495   19236.996         frame_read_write_m0/read_fifo_aclr
 CLMA_26_168/RSCO                  td                    0.113   19237.109 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=2)        0.000   19237.109         _N213            
 CLMA_26_172/RSCO                  td                    0.078   19237.187 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000   19237.187         _N212            
 CLMA_26_176/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                               19237.187         Logic Levels: 2  
                                                                                   Logic: 0.414ns(45.545%), Route: 0.495ns(54.455%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.797   19237.365         video_clk        
 CLMA_26_176/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.598   19236.767                          
 clock uncertainty                                       0.150   19236.917                          

 Removal time                                            0.000   19236.917                          

 Data required time                                              19236.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.917                          
 Data arrival time                                              -19237.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.489  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.365
  Launch Clock Delay      :  6.278
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.544   19236.278         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_156/Q0                    tco                   0.223   19236.501 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       0.495   19236.996         frame_read_write_m0/read_fifo_aclr
 CLMA_26_168/RSCO                  td                    0.113   19237.109 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=2)        0.000   19237.109         _N213            
 CLMA_26_172/RSCO                  td                    0.078   19237.187 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000   19237.187         _N212            
 CLMA_26_176/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                               19237.187         Logic Levels: 2  
                                                                                   Logic: 0.414ns(45.545%), Route: 0.495ns(54.455%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.797   19237.365         video_clk        
 CLMA_26_176/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.598   19236.767                          
 clock uncertainty                                       0.150   19236.917                          

 Removal time                                            0.000   19236.917                          

 Data required time                                              19236.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.917                          
 Data arrival time                                              -19237.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.499  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.375
  Launch Clock Delay      :  6.278
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.544   19236.278         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_156/Q0                    tco                   0.223   19236.501 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       0.495   19236.996         frame_read_write_m0/read_fifo_aclr
 CLMA_26_168/RS                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/RS

 Data arrival time                                               19236.996         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.058%), Route: 0.495ns(68.942%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.807   19237.375         video_clk        
 CLMA_26_168/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.598   19236.777                          
 clock uncertainty                                       0.150   19236.927                          

 Removal time                                           -0.211   19236.716                          

 Data required time                                              19236.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.716                          
 Data arrival time                                              -19236.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.274
  Launch Clock Delay      :  7.395
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.822       7.395         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_156/Q0                    tco                   0.261       7.656 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       1.287       8.943         frame_read_write_m0/read_fifo_aclr
 CLMS_18_205/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.943         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.860%), Route: 1.287ns(83.140%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.540      16.274         ntclkbufg_1      
 CLMS_18_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.065      17.339                          
 clock uncertainty                                      -0.150      17.189                          

 Recovery time                                          -0.277      16.912                          

 Data required time                                                 16.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.912                          
 Data arrival time                                                  -8.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.969                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.274
  Launch Clock Delay      :  7.395
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.822       7.395         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_156/Q0                    tco                   0.261       7.656 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       1.287       8.943         frame_read_write_m0/read_fifo_aclr
 CLMS_18_205/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.943         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.860%), Route: 1.287ns(83.140%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.540      16.274         ntclkbufg_1      
 CLMS_18_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.065      17.339                          
 clock uncertainty                                      -0.150      17.189                          

 Recovery time                                          -0.277      16.912                          

 Data required time                                                 16.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.912                          
 Data arrival time                                                  -8.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.969                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.277
  Launch Clock Delay      :  7.395
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.822       7.395         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_156/Q0                    tco                   0.261       7.656 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       1.116       8.772         frame_read_write_m0/read_fifo_aclr
 CLMA_14_189/RSCO                  td                    0.118       8.890 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.890         _N209            
 CLMA_14_193/RSCO                  td                    0.089       8.979 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.979         _N208            
 CLMA_14_197/RSCO                  td                    0.089       9.068 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       9.068         _N207            
 CLMA_14_201/RSCO                  td                    0.089       9.157 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.157         _N206            
 CLMA_14_205/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.157         Logic Levels: 4  
                                                                                   Logic: 0.646ns(36.663%), Route: 1.116ns(63.337%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.543      16.277         ntclkbufg_1      
 CLMA_14_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.065      17.342                          
 clock uncertainty                                      -0.150      17.192                          

 Recovery time                                           0.000      17.192                          

 Data required time                                                 17.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.192                          
 Data arrival time                                                  -9.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.035                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.414
  Launch Clock Delay      :  6.307
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.573       6.307         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.223       6.530 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.274       6.804         frame_read_write_m0/write_fifo_aclr
 CLMA_50_109/RS                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS

 Data arrival time                                                   6.804         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.869%), Route: 0.274ns(55.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.841       7.414         ntclkbufg_1      
 CLMA_50_109/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                        -1.084       6.330                          
 clock uncertainty                                       0.000       6.330                          

 Removal time                                           -0.211       6.119                          

 Data required time                                                  6.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.119                          
 Data arrival time                                                  -6.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.685                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.414
  Launch Clock Delay      :  6.307
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.573       6.307         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.223       6.530 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.274       6.804         frame_read_write_m0/write_fifo_aclr
 CLMA_50_109/RS                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/RS

 Data arrival time                                                   6.804         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.869%), Route: 0.274ns(55.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.841       7.414         ntclkbufg_1      
 CLMA_50_109/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/CLK
 clock pessimism                                        -1.084       6.330                          
 clock uncertainty                                       0.000       6.330                          

 Removal time                                           -0.211       6.119                          

 Data required time                                                  6.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.119                          
 Data arrival time                                                  -6.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.685                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.414
  Launch Clock Delay      :  6.307
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.573       6.307         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.223       6.530 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.274       6.804         frame_read_write_m0/write_fifo_aclr
 CLMA_50_109/RS                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS

 Data arrival time                                                   6.804         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.869%), Route: 0.274ns(55.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.841       7.414         ntclkbufg_1      
 CLMA_50_109/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK
 clock pessimism                                        -1.084       6.330                          
 clock uncertainty                                       0.000       6.330                          

 Removal time                                           -0.211       6.119                          

 Data required time                                                  6.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.119                          
 Data arrival time                                                  -6.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[6]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.304
  Launch Clock Delay      :  7.393
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.823       7.393         ntclkbufg_0      
 CLMS_38_25/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q0                     tco                   0.261       7.654 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=78)       1.335       8.989         u_ipsl_hmic_h_top/global_reset_n
 CLMA_70_17/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[6]/opit_0_inv/RS

 Data arrival time                                                   8.989         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.353%), Route: 1.335ns(83.647%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.573      26.304         ntclkbufg_0      
 CLMA_70_17/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[6]/opit_0_inv/CLK
 clock pessimism                                         1.065      27.369                          
 clock uncertainty                                      -0.150      27.219                          

 Recovery time                                          -0.277      26.942                          

 Data required time                                                 26.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.942                          
 Data arrival time                                                  -8.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.953                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.304
  Launch Clock Delay      :  7.393
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.823       7.393         ntclkbufg_0      
 CLMS_38_25/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q0                     tco                   0.261       7.654 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=78)       1.335       8.989         u_ipsl_hmic_h_top/global_reset_n
 CLMA_70_17/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/RS

 Data arrival time                                                   8.989         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.353%), Route: 1.335ns(83.647%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.573      26.304         ntclkbufg_0      
 CLMA_70_17/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/CLK
 clock pessimism                                         1.065      27.369                          
 clock uncertainty                                      -0.150      27.219                          

 Recovery time                                          -0.277      26.942                          

 Data required time                                                 26.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.942                          
 Data arrival time                                                  -8.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.953                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[5]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.299
  Launch Clock Delay      :  7.393
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.823       7.393         ntclkbufg_0      
 CLMS_38_25/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q0                     tco                   0.261       7.654 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=78)       1.174       8.828         u_ipsl_hmic_h_top/global_reset_n
 CLMA_70_20/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[5]/opit_0_inv/RS

 Data arrival time                                                   8.828         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.188%), Route: 1.174ns(81.812%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.568      26.299         ntclkbufg_0      
 CLMA_70_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[5]/opit_0_inv/CLK
 clock pessimism                                         1.065      27.364                          
 clock uncertainty                                      -0.150      27.214                          

 Recovery time                                          -0.277      26.937                          

 Data required time                                                 26.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.937                          
 Data arrival time                                                  -8.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.378
  Launch Clock Delay      :  6.276
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.545       6.276         ntclkbufg_0      
 CLMS_38_25/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q0                     tco                   0.223       6.499 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=78)       0.275       6.774         u_ipsl_hmic_h_top/global_reset_n
 CLMA_38_32/RSCO                   td                    0.104       6.878 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.878         _N446            
 CLMA_38_36/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/RS

 Data arrival time                                                   6.878         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.319%), Route: 0.275ns(45.681%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.808       7.378         ntclkbufg_0      
 CLMA_38_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.294                          
 clock uncertainty                                       0.000       6.294                          

 Removal time                                            0.000       6.294                          

 Data required time                                                  6.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.294                          
 Data arrival time                                                  -6.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.584                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.378
  Launch Clock Delay      :  6.276
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.545       6.276         ntclkbufg_0      
 CLMS_38_25/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q0                     tco                   0.223       6.499 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=78)       0.275       6.774         u_ipsl_hmic_h_top/global_reset_n
 CLMA_38_32/RSCO                   td                    0.104       6.878 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.878         _N446            
 CLMA_38_36/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.878         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.319%), Route: 0.275ns(45.681%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.808       7.378         ntclkbufg_0      
 CLMA_38_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.084       6.294                          
 clock uncertainty                                       0.000       6.294                          

 Removal time                                            0.000       6.294                          

 Data required time                                                  6.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.294                          
 Data arrival time                                                  -6.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.584                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/ddrphy_rst/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.403
  Launch Clock Delay      :  6.276
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.545       6.276         ntclkbufg_0      
 CLMS_38_25/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q0                     tco                   0.223       6.499 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=78)       0.356       6.855         u_ipsl_hmic_h_top/global_reset_n
 CLMS_38_13/RSCO                   td                    0.104       6.959 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.959         _N1137           
 CLMS_38_17/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/ddrphy_rst/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.959         Logic Levels: 1  
                                                                                   Logic: 0.327ns(47.877%), Route: 0.356ns(52.123%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.833       7.403         ntclkbufg_0      
 CLMS_38_17/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/ddrphy_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.084       6.319                          
 clock uncertainty                                       0.000       6.319                          

 Removal time                                            0.000       6.319                          

 Data required time                                                  6.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.319                          
 Data arrival time                                                  -6.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.640                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.843       7.413         ntclkbufg_0      
 CLMA_38_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_8/Q3                      tco                   0.261       7.674 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=69)       5.763      13.437         nt_ddr_init_done 
 IOL_151_334/DO                    td                    0.128      13.565 r       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.565         ddr_init_done_obuf/ntO
 IOBD_152_334/PAD                  td                    2.141      15.706 r       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.090      15.796         ddr_init_done    
 B12                                                                       r       ddr_init_done (port)

 Data arrival time                                                  15.796         Logic Levels: 2  
                                                                                   Logic: 2.530ns(30.180%), Route: 5.853ns(69.820%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.833       7.403         ntclkbufg_0      
 CLMS_38_17/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_38_17/Q0                     tco                   0.261       7.664 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.265       9.929         nt_ddrphy_rst_done
 IOL_151_10/DO                     td                    0.128      10.057 r       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.057         ddrphy_rst_done_obuf/ntO
 IOBD_152_10/PAD                   td                    2.141      12.198 r       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.082      12.280         ddrphy_rst_done  
 P13                                                                       r       ddrphy_rst_done (port)

 Data arrival time                                                  12.280         Logic Levels: 2  
                                                                                   Logic: 2.530ns(51.876%), Route: 2.347ns(48.124%)
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : uart_tx (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.816       4.380         sys_clk_g        
 CLMA_146_201/CLK                                                          r       ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK

 CLMA_146_201/Q0                   tco                   0.258       4.638 f       ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.002       6.640         nt_uart_tx       
 IOL_151_361/DO                    td                    0.122       6.762 f       uart_tx_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.762         uart_tx_obuf/ntO 
 IOBS_152_361/PAD                  td                    2.788       9.550 f       uart_tx_obuf/opit_0/O
                                   net (fanout=1)        0.084       9.634         uart_tx          
 C10                                                                       f       uart_tx (port)   

 Data arrival time                                                   9.634         Logic Levels: 2  
                                                                                   Logic: 3.168ns(60.297%), Route: 2.086ns(39.703%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.151
  Launch Clock Delay      :  3.618
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.551       3.618         sys_clk_g        
 CLMA_146_249/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_146_249/Q0                   tco                   0.209       3.827 r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.469       4.296         ISP/uart_test/uart_tx_inst/cycle_cnt [4]
 CLMA_146_256/Y2                   td                    0.308       4.604 r       ISP/uart_test/uart_tx_inst/N141_13/gateop_perm/Z
                                   net (fanout=1)        0.240       4.844         ISP/uart_test/uart_tx_inst/_N23284
 CLMA_146_256/Y1                   td                    0.135       4.979 r       ISP/uart_test/uart_tx_inst/N141_15/gateop/Z
                                   net (fanout=1)        0.474       5.453         ISP/uart_test/uart_tx_inst/_N23286
 CLMA_146_244/Y3                   td                    0.217       5.670 f       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       0.895       6.565         ISP/uart_test/uart_tx_inst/N141
 CLMA_146_192/Y1                   td                    0.302       6.867 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.357       7.224         ISP/uart_test/uart_tx_inst/_N13476
 CLMA_146_196/Y3                   td                    0.135       7.359 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.363       7.722         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_146_189/Y1                   td                    0.369       8.091 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.488       8.579         ISP/uart_test/uart_tx_inst/N100
 CLMS_142_209/Y0                   td                    0.139       8.718 f       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       0.879       9.597         ISP/uart_test/uart_tx_inst/N102
                                                         0.225       9.822 r       ISP/uart_test/uart_tx_inst/cycle_cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.822         ISP/uart_test/uart_tx_inst/_N8909
 CLMA_146_245/COUT                 td                    0.083       9.905 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.905         ISP/uart_test/uart_tx_inst/_N8911
                                                         0.055       9.960 f       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.960         ISP/uart_test/uart_tx_inst/_N8913
 CLMA_146_249/COUT                 td                    0.083      10.043 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.043         ISP/uart_test/uart_tx_inst/_N8915
                                                         0.055      10.098 f       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.098         ISP/uart_test/uart_tx_inst/_N8917
 CLMA_146_253/COUT                 td                    0.083      10.181 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.181         ISP/uart_test/uart_tx_inst/_N8919
                                                         0.055      10.236 f       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.236         ISP/uart_test/uart_tx_inst/_N8921
                                                                           f       ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.236         Logic Levels: 10 
                                                                                   Logic: 2.453ns(37.066%), Route: 4.165ns(62.934%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.342      23.151         sys_clk_g        
 CLMA_146_257/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.431      23.582                          
 clock uncertainty                                      -0.050      23.532                          

 Setup time                                             -0.110      23.422                          

 Data required time                                                 23.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.422                          
 Data arrival time                                                 -10.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.186                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.151
  Launch Clock Delay      :  3.618
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.551       3.618         sys_clk_g        
 CLMA_146_249/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_146_249/Q0                   tco                   0.209       3.827 r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.469       4.296         ISP/uart_test/uart_tx_inst/cycle_cnt [4]
 CLMA_146_256/Y2                   td                    0.308       4.604 r       ISP/uart_test/uart_tx_inst/N141_13/gateop_perm/Z
                                   net (fanout=1)        0.240       4.844         ISP/uart_test/uart_tx_inst/_N23284
 CLMA_146_256/Y1                   td                    0.135       4.979 r       ISP/uart_test/uart_tx_inst/N141_15/gateop/Z
                                   net (fanout=1)        0.474       5.453         ISP/uart_test/uart_tx_inst/_N23286
 CLMA_146_244/Y3                   td                    0.217       5.670 f       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       0.895       6.565         ISP/uart_test/uart_tx_inst/N141
 CLMA_146_192/Y1                   td                    0.302       6.867 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.357       7.224         ISP/uart_test/uart_tx_inst/_N13476
 CLMA_146_196/Y3                   td                    0.135       7.359 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.363       7.722         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_146_189/Y1                   td                    0.369       8.091 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.488       8.579         ISP/uart_test/uart_tx_inst/N100
 CLMS_142_209/Y0                   td                    0.139       8.718 f       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       0.879       9.597         ISP/uart_test/uart_tx_inst/N102
                                                         0.225       9.822 r       ISP/uart_test/uart_tx_inst/cycle_cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.822         ISP/uart_test/uart_tx_inst/_N8909
 CLMA_146_245/COUT                 td                    0.083       9.905 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.905         ISP/uart_test/uart_tx_inst/_N8911
                                                         0.055       9.960 f       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.960         ISP/uart_test/uart_tx_inst/_N8913
 CLMA_146_249/COUT                 td                    0.083      10.043 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.043         ISP/uart_test/uart_tx_inst/_N8915
                                                         0.055      10.098 f       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.098         ISP/uart_test/uart_tx_inst/_N8917
 CLMA_146_253/COUT                 td                    0.082      10.180 f       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.180         ISP/uart_test/uart_tx_inst/_N8919
 CLMA_146_257/CIN                                                          f       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.180         Logic Levels: 10 
                                                                                   Logic: 2.397ns(36.528%), Route: 4.165ns(63.472%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.342      23.151         sys_clk_g        
 CLMA_146_257/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.431      23.582                          
 clock uncertainty                                      -0.050      23.532                          

 Setup time                                             -0.110      23.422                          

 Data required time                                                 23.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.422                          
 Data arrival time                                                 -10.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.242                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.155
  Launch Clock Delay      :  3.618
  Clock Pessimism Removal :  0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.551       3.618         sys_clk_g        
 CLMA_146_249/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_146_249/Q0                   tco                   0.209       3.827 r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.469       4.296         ISP/uart_test/uart_tx_inst/cycle_cnt [4]
 CLMA_146_256/Y2                   td                    0.308       4.604 r       ISP/uart_test/uart_tx_inst/N141_13/gateop_perm/Z
                                   net (fanout=1)        0.240       4.844         ISP/uart_test/uart_tx_inst/_N23284
 CLMA_146_256/Y1                   td                    0.135       4.979 r       ISP/uart_test/uart_tx_inst/N141_15/gateop/Z
                                   net (fanout=1)        0.474       5.453         ISP/uart_test/uart_tx_inst/_N23286
 CLMA_146_244/Y3                   td                    0.217       5.670 f       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       0.895       6.565         ISP/uart_test/uart_tx_inst/N141
 CLMA_146_192/Y1                   td                    0.302       6.867 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.357       7.224         ISP/uart_test/uart_tx_inst/_N13476
 CLMA_146_196/Y3                   td                    0.135       7.359 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.363       7.722         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_146_189/Y1                   td                    0.369       8.091 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.488       8.579         ISP/uart_test/uart_tx_inst/N100
 CLMS_142_209/Y0                   td                    0.139       8.718 f       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       0.879       9.597         ISP/uart_test/uart_tx_inst/N102
                                                         0.225       9.822 r       ISP/uart_test/uart_tx_inst/cycle_cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.822         ISP/uart_test/uart_tx_inst/_N8909
 CLMA_146_245/COUT                 td                    0.083       9.905 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.905         ISP/uart_test/uart_tx_inst/_N8911
                                                         0.055       9.960 f       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.960         ISP/uart_test/uart_tx_inst/_N8913
 CLMA_146_249/COUT                 td                    0.083      10.043 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.043         ISP/uart_test/uart_tx_inst/_N8915
                                                         0.055      10.098 f       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.098         ISP/uart_test/uart_tx_inst/_N8917
                                                                           f       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.098         Logic Levels: 9  
                                                                                   Logic: 2.315ns(35.725%), Route: 4.165ns(64.275%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.346      23.155         sys_clk_g        
 CLMA_146_253/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.431      23.586                          
 clock uncertainty                                      -0.050      23.536                          

 Setup time                                             -0.110      23.426                          

 Data required time                                                 23.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.426                          
 Data arrival time                                                 -10.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.328                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.618
  Launch Clock Delay      :  3.110
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.301       3.110         sys_clk_g        
 CLMA_146_221/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK

 CLMA_146_221/Q1                   tco                   0.198       3.308 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/Q
                                   net (fanout=1)        0.359       3.667         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 [0]
 CLMA_146_248/M0                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/opit_0_inv/D

 Data arrival time                                                   3.667         Logic Levels: 0  
                                                                                   Logic: 0.198ns(35.548%), Route: 0.359ns(64.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.551       3.618         sys_clk_g        
 CLMA_146_248/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.360                          
 clock uncertainty                                       0.000       3.360                          

 Hold time                                              -0.003       3.357                          

 Data required time                                                  3.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.357                          
 Data arrival time                                                  -3.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.310                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_data[1]/opit_0_inv/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/tx_data_latch[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.530
  Launch Clock Delay      :  3.071
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.262       3.071         sys_clk_g        
 CLMA_138_192/CLK                                                          r       ISP/uart_test/tx_data[1]/opit_0_inv/CLK

 CLMA_138_192/Q0                   tco                   0.198       3.269 r       ISP/uart_test/tx_data[1]/opit_0_inv/Q
                                   net (fanout=1)        0.155       3.424         ISP/uart_test/tx_data [1]
 CLMA_138_197/M2                                                           r       ISP/uart_test/uart_tx_inst/tx_data_latch[1]/opit_0_inv/D

 Data arrival time                                                   3.424         Logic Levels: 0  
                                                                                   Logic: 0.198ns(56.091%), Route: 0.155ns(43.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.463       3.530         sys_clk_g        
 CLMA_138_197/CLK                                                          r       ISP/uart_test/uart_tx_inst/tx_data_latch[1]/opit_0_inv/CLK
 clock pessimism                                        -0.428       3.102                          
 clock uncertainty                                       0.000       3.102                          

 Hold time                                              -0.003       3.099                          

 Data required time                                                  3.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.099                          
 Data arrival time                                                  -3.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.556
  Launch Clock Delay      :  3.101
  Clock Pessimism Removal :  -0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.292       3.101         sys_clk_g        
 CLMA_146_213/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/CLK

 CLMA_146_213/Q3                   tco                   0.198       3.299 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/Q
                                   net (fanout=1)        0.139       3.438         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N254 [1]
 CLMA_146_213/M2                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/D

 Data arrival time                                                   3.438         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.489       3.556         sys_clk_g        
 CLMA_146_213/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/CLK
 clock pessimism                                        -0.454       3.102                          
 clock uncertainty                                       0.000       3.102                          

 Hold time                                              -0.003       3.099                          

 Data required time                                                  3.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.099                          
 Data arrival time                                                  -3.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.601  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  5.972
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.496       5.972         ntclkbufg_0      
 CLMA_38_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_8/Q3                      tco                   0.206       6.178 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=69)       4.702      10.880         nt_ddr_init_done 
 CLMS_134_281/A4                                                           f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.880         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.197%), Route: 4.702ns(95.803%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.304      23.113         sys_clk_g        
 CLMS_134_281/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258      23.371                          
 clock uncertainty                                      -0.050      23.321                          

 Setup time                                             -0.081      23.240                          

 Data required time                                                 23.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.240                          
 Data arrival time                                                 -10.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.360                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.571
  Launch Clock Delay      :  5.192
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.299       5.192         ntclkbufg_0      
 CLMA_38_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_8/Q3                      tco                   0.198       5.390 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=69)       3.732       9.122         nt_ddr_init_done 
 CLMS_134_281/A4                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.122         Logic Levels: 0  
                                                                                   Logic: 0.198ns(5.038%), Route: 3.732ns(94.962%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.504       3.571         sys_clk_g        
 CLMS_134_281/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.313                          
 clock uncertainty                                       0.050       3.363                          

 Hold time                                              -0.044       3.319                          

 Data required time                                                  3.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.319                          
 Data arrival time                                                  -9.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.803                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.796
  Launch Clock Delay      :  3.215
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.486       3.215         cmos_pclk_g      
 CLMA_98_93/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_98_93/Q1                     tco                   0.209       3.424 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.998       4.422         write_en         
                                                         0.221       4.643 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.643         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
 CLMA_42_93/Y3                     td                    0.305       4.948 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.448       5.396         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [3]
 CLMA_50_88/Y0                     td                    0.131       5.527 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[3]/gateop_perm/Z
                                   net (fanout=1)        0.577       6.104         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [3]
                                                         0.310       6.414 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_0/gateop_A2/Cout
                                                         0.000       6.414         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [2]
 CLMA_50_92/COUT                   td                    0.083       6.497 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.497         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_50_96/Y0                     td                    0.104       6.601 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.361       6.962         _N190            
 CLMA_46_100/B4                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.962         Logic Levels: 4  
                                                                                   Logic: 1.363ns(36.376%), Route: 2.384ns(63.624%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.285      12.796         cmos_pclk_g      
 CLMA_46_100/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.218      13.014                          
 clock uncertainty                                      -0.050      12.964                          

 Setup time                                             -0.073      12.891                          

 Data required time                                                 12.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.891                          
 Data arrival time                                                  -6.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.929                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/CLK
Endpoint    : cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/CE
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.816
  Launch Clock Delay      :  3.221
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.492       3.221         cmos_pclk_g      
 CLMS_26_145/CLK                                                           r       cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/CLK

 CLMS_26_145/Q3                    tco                   0.209       3.430 r       cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/Q
                                   net (fanout=2)        0.860       4.290         cmos_write_req_gen_m0/cmos_vsync_d1
 CLMA_10_188/Y3                    td                    0.143       4.433 f       cmos_write_req_gen_m0/N6/gateop_perm/Z
                                   net (fanout=4)        1.339       5.772         cmos_write_req_gen_m0/N6
 CLMA_42_121/CE                                                            f       cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/CE

 Data arrival time                                                   5.772         Logic Levels: 1  
                                                                                   Logic: 0.352ns(13.799%), Route: 2.199ns(86.201%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.305      12.816         cmos_pclk_g      
 CLMA_42_121/CLK                                                           r       cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/CLK
 clock pessimism                                         0.218      13.034                          
 clock uncertainty                                      -0.050      12.984                          

 Setup time                                             -0.212      12.772                          

 Data required time                                                 12.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.772                          
 Data arrival time                                                  -5.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.000                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/CLK
Endpoint    : cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CE
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.816
  Launch Clock Delay      :  3.221
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.492       3.221         cmos_pclk_g      
 CLMS_26_145/CLK                                                           r       cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/CLK

 CLMS_26_145/Q3                    tco                   0.209       3.430 r       cmos_write_req_gen_m0/cmos_vsync_d1/opit_0_inv/Q
                                   net (fanout=2)        0.860       4.290         cmos_write_req_gen_m0/cmos_vsync_d1
 CLMA_10_188/Y3                    td                    0.143       4.433 f       cmos_write_req_gen_m0/N6/gateop_perm/Z
                                   net (fanout=4)        1.339       5.772         cmos_write_req_gen_m0/N6
 CLMA_42_121/CE                                                            f       cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.772         Logic Levels: 1  
                                                                                   Logic: 0.352ns(13.799%), Route: 2.199ns(86.201%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.305      12.816         cmos_pclk_g      
 CLMA_42_121/CLK                                                           r       cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.218      13.034                          
 clock uncertainty                                      -0.050      12.984                          

 Setup time                                             -0.212      12.772                          

 Data required time                                                 12.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.772                          
 Data arrival time                                                  -5.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.000                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  2.770
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.259       2.770         cmos_pclk_g      
 CLMA_42_81/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK

 CLMA_42_81/Q0                     tco                   0.198       2.968 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/Q
                                   net (fanout=1)        0.139       3.107         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [0]
 CLMA_42_81/M2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D

 Data arrival time                                                   3.107         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.455       3.184         cmos_pclk_g      
 CLMA_42_81/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/CLK
 clock pessimism                                        -0.414       2.770                          
 clock uncertainty                                       0.000       2.770                          

 Hold time                                              -0.003       2.767                          

 Data required time                                                  2.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.767                          
 Data arrival time                                                  -3.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.196
  Launch Clock Delay      :  2.781
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.270       2.781         cmos_pclk_g      
 CLMA_50_84/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK

 CLMA_50_84/Q1                     tco                   0.198       2.979 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/Q
                                   net (fanout=1)        0.140       3.119         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [4]
 CLMA_50_84/M0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D

 Data arrival time                                                   3.119         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.467       3.196         cmos_pclk_g      
 CLMA_50_84/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/CLK
 clock pessimism                                        -0.414       2.782                          
 clock uncertainty                                       0.000       2.782                          

 Hold time                                              -0.003       2.779                          

 Data required time                                                  2.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.779                          
 Data arrival time                                                  -3.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.202
  Launch Clock Delay      :  2.787
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.276       2.787         cmos_pclk_g      
 CLMS_46_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK

 CLMS_46_93/Q0                     tco                   0.198       2.985 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/Q
                                   net (fanout=1)        0.141       3.126         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [7]
 CLMS_46_93/M2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/D

 Data arrival time                                                   3.126         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.473       3.202         cmos_pclk_g      
 CLMS_46_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
 clock pessimism                                        -0.414       2.788                          
 clock uncertainty                                       0.000       2.788                          

 Hold time                                              -0.003       2.785                          

 Data required time                                                  2.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.785                          
 Data arrival time                                                  -3.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.782
  Launch Clock Delay      :  5.983
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.504       5.983         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.206       6.189 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.846       7.035         frame_read_write_m0/write_fifo_aclr
 DRM_62_64/RSTA[0]                                                         f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.035         Logic Levels: 0  
                                                                                   Logic: 0.206ns(19.582%), Route: 0.846ns(80.418%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.271      12.782         cmos_pclk_g      
 DRM_62_64/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      12.782                          
 clock uncertainty                                      -0.050      12.732                          

 Setup time                                             -0.006      12.726                          

 Data required time                                                 12.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.726                          
 Data arrival time                                                  -7.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.691                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.805
  Launch Clock Delay      :  5.983
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.504       5.983         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.209       6.192 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.664       6.856         frame_read_write_m0/write_fifo_aclr
 DRM_62_84/RSTA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.856         Logic Levels: 0  
                                                                                   Logic: 0.209ns(23.940%), Route: 0.664ns(76.060%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.294      12.805         cmos_pclk_g      
 DRM_62_84/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      12.805                          
 clock uncertainty                                      -0.050      12.755                          

 Setup time                                             -0.013      12.742                          

 Data required time                                                 12.742                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.742                          
 Data arrival time                                                  -6.856                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.886                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.789
  Launch Clock Delay      :  5.956
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.477       5.956         ntclkbufg_1      
 CLMS_38_149/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMS_38_149/Q0                    tco                   0.209       6.165 r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.507       6.672         write_req_ack    
 CLMA_30_156/A4                                                            r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.672         Logic Levels: 0  
                                                                                   Logic: 0.209ns(29.190%), Route: 0.507ns(70.810%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.278      12.789         cmos_pclk_g      
 CLMA_30_156/CLK                                                           r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      12.789                          
 clock uncertainty                                      -0.050      12.739                          

 Setup time                                             -0.071      12.668                          

 Data required time                                                 12.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.668                          
 Data arrival time                                                  -6.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.996                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.966  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.191
  Launch Clock Delay      :  5.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.262       5.157         ntclkbufg_1      
 CLMS_46_81/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_46_81/Q1                     tco                   0.197       5.354 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.234       5.588         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [3]
 CLMA_50_81/AD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                   5.588         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.708%), Route: 0.234ns(54.292%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.462       3.191         cmos_pclk_g      
 CLMA_50_81/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       3.191                          
 clock uncertainty                                       0.050       3.241                          

 Hold time                                               0.028       3.269                          

 Data required time                                                  3.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.269                          
 Data arrival time                                                  -5.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.319                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.970  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.196
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.271       5.166         ntclkbufg_1      
 CLMA_46_88/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_46_88/Q0                     tco                   0.197       5.363 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.249       5.612         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [5]
 CLMA_50_84/CD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                   5.612         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.170%), Route: 0.249ns(55.830%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.467       3.196         cmos_pclk_g      
 CLMA_50_84/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000       3.196                          
 clock uncertainty                                       0.050       3.246                          

 Hold time                                               0.027       3.273                          

 Data required time                                                  3.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.273                          
 Data arrival time                                                  -5.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.339                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.966  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.191
  Launch Clock Delay      :  5.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.262       5.157         ntclkbufg_1      
 CLMS_46_81/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_46_81/Q3                     tco                   0.198       5.355 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.239       5.594         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [1]
 CLMA_50_81/M3                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/D

 Data arrival time                                                   5.594         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.309%), Route: 0.239ns(54.691%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.462       3.191         cmos_pclk_g      
 CLMA_50_81/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000       3.191                          
 clock uncertainty                                       0.050       3.241                          

 Hold time                                              -0.003       3.238                          

 Data required time                                                  3.238                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.238                          
 Data arrival time                                                  -5.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.356                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single0_inst/feature_inst/a1[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.219
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.515       5.990         video_clk        
 CLMS_94_341/CLK                                                           r       ISP/judge_single0_inst/feature_inst/a1[11]/opit_0_inv_A2Q21/CLK

 CLMS_94_341/Q3                    tco                   0.206       6.196 f       ISP/judge_single0_inst/feature_inst/a1[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        2.621       8.817         ISP/judge_single0_inst/feature_inst/a1 [11]
 APM_110_212/P[19]                 td                    2.074      10.891 f       ISP/judge_single0_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        2.439      13.330         ISP/judge_single0_inst/feature_inst/_N51
 CLMA_82_333/Y3                    td                    0.167      13.497 r       ISP/judge_single0_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.589      14.086         ISP/judge_single0_inst/feature_inst/N24 [19]
                                                         0.267      14.353 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      14.353         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [2]
 CLMA_78_348/COUT                  td                    0.083      14.436 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.436         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [4]
                                                         0.055      14.491 f       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      14.491         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [6]
 CLMA_78_352/COUT                  td                    0.083      14.574 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.574         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [8]
                                                         0.055      14.629 f       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      14.629         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [10]
 CLMA_78_356/COUT                  td                    0.083      14.712 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.712         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [12]
 CLMA_78_360/Y1                    td                    0.305      15.017 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_13/gateop_A2/Y1
                                   net (fanout=1)        0.614      15.631         ISP/judge_single0_inst/feature_inst/_N621
 CLMS_78_345/Y0                    td                    0.139      15.770 f       ISP/judge_single0_inst/feature_inst/N34_sel23[13]/gateop_perm/Z
                                   net (fanout=3)        1.114      16.884         ISP/judge_single0_inst/feature_inst/_N645
 CLMA_78_340/COUT                  td                    0.262      17.146 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.146         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt22.co [14]
                                                         0.055      17.201 f       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      17.201         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt22.co [18]
 CLMA_78_344/Y3                    td                    0.272      17.473 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.856      18.329         _N36             
                                                         0.307      18.636 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      18.636         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [1]
 CLMS_78_349/COUT                  td                    0.083      18.719 f       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.719         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [3]
 CLMS_78_353/Y1                    td                    0.318      19.037 f       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        1.173      20.210         ISP/judge_single0_inst/feature_inst/_N685
 CLMA_90_361/COUT                  td                    0.345      20.555 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.555         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [6]
                                                         0.055      20.610 f       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_4/gateop_A2/Cout
                                                         0.000      20.610         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [10]
 CLMA_90_365/COUT                  td                    0.083      20.693 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.693         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [14]
                                                         0.055      20.748 f       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      20.748         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [18]
 CLMA_90_369/Y3                    td                    0.272      21.020 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.615      21.635         _N35             
                                                         0.307      21.942 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      21.942         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [1]
 CLMA_86_348/COUT                  td                    0.083      22.025 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.025         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [3]
                                                         0.055      22.080 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      22.080         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [5]
 CLMA_86_352/COUT                  td                    0.083      22.163 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.163         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [7]
                                                         0.055      22.218 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      22.218         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [9]
 CLMA_86_356/COUT                  td                    0.083      22.301 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.301         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [11]
                                                         0.055      22.356 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      22.356         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [13]
 CLMA_86_360/COUT                  td                    0.083      22.439 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.439         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [15]
                                                         0.055      22.494 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      22.494         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [17]
 CLMA_86_364/COUT                  td                    0.083      22.577 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.577         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [19]
 CLMA_86_368/Y0                    td                    0.173      22.750 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        1.387      24.137         ISP/judge_single0_inst/feature_inst/_N749
 CLMA_82_345/Y3                    td                    0.324      24.461 r       ISP/judge_single0_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.113      25.574         _N34             
                                                         0.351      25.925 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      25.925         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [9]
 CLMA_82_357/COUT                  td                    0.083      26.008 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.008         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [11]
                                                         0.055      26.063 f       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      26.063         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [13]
 CLMA_82_361/Y3                    td                    0.305      26.368 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        1.163      27.531         ISP/judge_single0_inst/feature_inst/_N793
 CLMA_82_336/COUT                  td                    0.342      27.873 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.873         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt19.co [14]
                                                         0.055      27.928 f       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      27.928         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt19.co [18]
 CLMA_82_340/Y3                    td                    0.272      28.200 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.148      29.348         _N33             
                                                         0.351      29.699 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      29.699         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [17]
 CLMS_78_337/Y2                    td                    0.173      29.872 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.214      31.086         ISP/judge_single0_inst/feature_inst/_N845
                                                         0.225      31.311 r       ISP/judge_single0_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      31.311         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt18.co [18]
 CLMA_86_324/Y3                    td                    0.264      31.575 f       ISP/judge_single0_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.109      33.684         _N32             
 CLMS_78_297/COUT                  td                    0.345      34.029 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.029         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [7]
 CLMS_78_301/Y1                    td                    0.305      34.334 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.352      35.686         ISP/judge_single0_inst/feature_inst/_N885
                                                         0.351      36.037 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      36.037         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt17.co [10]
 CLMA_78_296/COUT                  td                    0.083      36.120 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.120         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt17.co [14]
                                                         0.055      36.175 f       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      36.175         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt17.co [18]
 CLMA_78_300/Y3                    td                    0.272      36.447 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.644      37.091         _N31             
                                                         0.307      37.398 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      37.398         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [1]
 CLMS_86_289/COUT                  td                    0.083      37.481 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.481         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [3]
                                                         0.057      37.538 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      37.538         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [5]
 CLMS_86_293/COUT                  td                    0.083      37.621 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.621         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [7]
                                                         0.057      37.678 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      37.678         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [9]
 CLMS_86_297/COUT                  td                    0.083      37.761 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.761         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [11]
                                                         0.057      37.818 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      37.818         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [13]
 CLMS_86_301/Y2                    td                    0.173      37.991 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Y0
                                   net (fanout=3)        1.866      39.857         ISP/judge_single0_inst/feature_inst/_N939
 CLMA_78_284/COUT                  td                    0.262      40.119 r       ISP/judge_single0_inst/feature_inst/N34_lt16.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.119         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt16.co [14]
                                                         0.055      40.174 f       ISP/judge_single0_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      40.174         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt16.co [18]
 CLMA_78_288/Y3                    td                    0.272      40.446 r       ISP/judge_single0_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.333      41.779         _N30             
                                                         0.351      42.130 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      42.130         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [9]
 CLMA_70_293/Y3                    td                    0.315      42.445 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.120      43.565         ISP/judge_single0_inst/feature_inst/_N985
                                                         0.307      43.872 r       ISP/judge_single0_inst/feature_inst/N34_lt15.lt_4/gateop_A2/Cout
                                                         0.000      43.872         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt15.co [10]
 CLMS_78_285/COUT                  td                    0.083      43.955 f       ISP/judge_single0_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.955         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt15.co [14]
                                                         0.057      44.012 f       ISP/judge_single0_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      44.012         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt15.co [18]
 CLMS_78_289/Y3                    td                    0.272      44.284 r       ISP/judge_single0_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.544      44.828         _N29             
                                                         0.307      45.135 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      45.135         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [1]
 CLMA_70_284/COUT                  td                    0.083      45.218 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.218         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [3]
                                                         0.055      45.273 f       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      45.273         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [5]
 CLMA_70_288/COUT                  td                    0.083      45.356 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.356         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [7]
                                                         0.055      45.411 f       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      45.411         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [9]
 CLMA_70_292/Y3                    td                    0.315      45.726 f       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.654      47.380         ISP/judge_single0_inst/feature_inst/_N1034
                                                         0.307      47.687 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_4/gateop_A2/Cout
                                                         0.000      47.687         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [10]
 CLMS_66_273/COUT                  td                    0.083      47.770 f       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.770         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [14]
                                                         0.057      47.827 f       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      47.827         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [18]
 CLMS_66_277/Y3                    td                    0.272      48.099 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.693      48.792         _N28             
                                                         0.307      49.099 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      49.099         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [1]
 CLMA_66_280/COUT                  td                    0.083      49.182 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.182         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [3]
                                                         0.055      49.237 f       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      49.237         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [5]
 CLMA_66_284/COUT                  td                    0.083      49.320 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.320         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [7]
                                                         0.055      49.375 f       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      49.375         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [9]
 CLMA_66_288/COUT                  td                    0.083      49.458 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.458         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [11]
                                                         0.055      49.513 f       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Cout
                                                         0.000      49.513         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [13]
 CLMA_66_292/COUT                  td                    0.083      49.596 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.596         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [15]
                                                         0.055      49.651 f       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_16/gateop_A2/Cout
                                                         0.000      49.651         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [17]
 CLMA_66_296/COUT                  td                    0.083      49.734 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.734         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [19]
 CLMA_66_300/Y1                    td                    0.318      50.052 f       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.179      51.231         ISP/judge_single0_inst/feature_inst/_N1093
 CLMA_70_280/Y3                    td                    0.408      51.639 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.709      52.348         _N27             
                                                         0.307      52.655 r       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_0/gateop_A2/Cout
                                                         0.000      52.655         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [1]
 CLMS_66_281/COUT                  td                    0.083      52.738 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.738         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [3]
                                                         0.057      52.795 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      52.795         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [5]
 CLMS_66_285/COUT                  td                    0.083      52.878 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.878         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [7]
                                                         0.057      52.935 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      52.935         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [9]
 CLMS_66_289/COUT                  td                    0.083      53.018 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.018         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [11]
                                                         0.057      53.075 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_12/gateop_A2/Cout
                                                         0.000      53.075         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [13]
 CLMS_66_293/COUT                  td                    0.083      53.158 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.158         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [15]
                                                         0.057      53.215 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_16/gateop_A2/Cout
                                                         0.000      53.215         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [17]
 CLMS_66_297/COUT                  td                    0.083      53.298 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.298         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [19]
 CLMS_66_301/Y1                    td                    0.305      53.603 r       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.098      54.701         ISP/judge_single0_inst/feature_inst/_N1142
 CLMA_54_284/Y3                    td                    0.358      55.059 f       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.870      55.929         _N26             
                                                         0.351      56.280 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      56.280         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [9]
 CLMA_58_288/COUT                  td                    0.083      56.363 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.363         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [11]
                                                         0.055      56.418 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      56.418         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [13]
 CLMA_58_292/Y3                    td                    0.315      56.733 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        2.068      58.801         ISP/judge_single0_inst/feature_inst/_N1185
 CLMA_58_272/COUT                  td                    0.342      59.143 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.143         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [14]
                                                         0.055      59.198 f       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      59.198         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [18]
 CLMA_58_276/Y3                    td                    0.272      59.470 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.490      59.960         _N25             
                                                         0.351      60.311 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_4/gateop_A2/Cout
                                                         0.000      60.311         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [5]
 CLMA_58_285/COUT                  td                    0.083      60.394 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.394         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [7]
                                                         0.055      60.449 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      60.449         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [9]
 CLMA_58_289/COUT                  td                    0.083      60.532 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.532         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [11]
                                                         0.055      60.587 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      60.587         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [13]
 CLMA_58_293/COUT                  td                    0.083      60.670 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.670         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [15]
                                                         0.055      60.725 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Cout
                                                         0.000      60.725         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [17]
 CLMA_58_297/Y2                    td                    0.173      60.898 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.795      62.693         ISP/judge_single0_inst/feature_inst/_N1237
                                                         0.225      62.918 r       ISP/judge_single0_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      62.918         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt10.co [18]
 CLMS_54_277/Y3                    td                    0.272      63.190 r       ISP/judge_single0_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.517      63.707         _N24             
                                                         0.351      64.058 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      64.058         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [5]
 CLMS_54_285/COUT                  td                    0.083      64.141 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.141         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [7]
                                                         0.057      64.198 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      64.198         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [9]
 CLMS_54_289/COUT                  td                    0.083      64.281 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.281         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [11]
                                                         0.057      64.338 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      64.338         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [13]
 CLMS_54_293/COUT                  td                    0.083      64.421 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.421         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [15]
                                                         0.057      64.478 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      64.478         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [17]
 CLMS_54_297/Y3                    td                    0.315      64.793 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.249      66.042         ISP/judge_single0_inst/feature_inst/_N1287
                                                         0.307      66.349 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      66.349         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt9.co [18]
 CLMA_50_281/Y3                    td                    0.272      66.621 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.485      67.106         _N23             
                                                         0.307      67.413 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      67.413         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [1]
 CLMA_46_284/COUT                  td                    0.083      67.496 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.496         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [3]
                                                         0.055      67.551 f       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      67.551         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [5]
 CLMA_46_288/COUT                  td                    0.083      67.634 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.634         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [7]
                                                         0.055      67.689 f       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      67.689         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [9]
 CLMA_46_292/COUT                  td                    0.083      67.772 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.772         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [11]
                                                         0.055      67.827 f       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_12/gateop_A2/Cout
                                                         0.000      67.827         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [13]
 CLMA_46_296/COUT                  td                    0.083      67.910 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.910         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [15]
                                                         0.055      67.965 f       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_16/gateop_A2/Cout
                                                         0.000      67.965         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [17]
 CLMA_46_300/Y3                    td                    0.315      68.280 f       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.122      69.402         ISP/judge_single0_inst/feature_inst/_N1336
                                                         0.307      69.709 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      69.709         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [18]
 CLMS_46_281/Y3                    td                    0.272      69.981 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.364      70.345         _N22             
                                                         0.307      70.652 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      70.652         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [1]
 CLMS_46_285/COUT                  td                    0.083      70.735 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.735         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [3]
                                                         0.057      70.792 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      70.792         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [5]
 CLMS_46_289/COUT                  td                    0.083      70.875 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.875         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [7]
                                                         0.057      70.932 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      70.932         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [9]
 CLMS_46_293/COUT                  td                    0.083      71.015 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.015         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [11]
                                                         0.057      71.072 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      71.072         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [13]
 CLMS_46_297/COUT                  td                    0.083      71.155 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.155         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [15]
                                                         0.057      71.212 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      71.212         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [17]
 CLMS_46_301/Y3                    td                    0.315      71.527 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.274      72.801         ISP/judge_single0_inst/feature_inst/_N1385
                                                         0.307      73.108 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      73.108         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt7.co [18]
 CLMA_46_280/Y3                    td                    0.272      73.380 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.470      73.850         _N21             
                                                         0.351      74.201 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      74.201         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [5]
 CLMA_50_288/COUT                  td                    0.083      74.284 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.284         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [7]
                                                         0.055      74.339 f       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      74.339         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [9]
 CLMA_50_292/COUT                  td                    0.083      74.422 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.422         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [11]
                                                         0.055      74.477 f       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      74.477         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [13]
 CLMA_50_296/COUT                  td                    0.083      74.560 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.560         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [15]
                                                         0.055      74.615 f       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      74.615         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [17]
 CLMA_50_300/Y3                    td                    0.315      74.930 f       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.951      76.881         ISP/judge_single0_inst/feature_inst/_N1434
                                                         0.307      77.188 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000      77.188         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [18]
 CLMA_50_280/Y3                    td                    0.264      77.452 f       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.962      79.414         _N20             
                                                         0.307      79.721 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000      79.721         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [5]
 CLMA_90_352/COUT                  td                    0.083      79.804 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.804         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [7]
                                                         0.055      79.859 f       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000      79.859         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [9]
 CLMA_90_356/COUT                  td                    0.083      79.942 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.942         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [11]
 CLMA_90_360/Y0                    td                    0.158      80.100 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        0.945      81.045         ISP/judge_single0_inst/feature_inst/_N1476
 CLMS_94_365/COUT                  td                    0.262      81.307 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.307         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [14]
                                                         0.057      81.364 f       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      81.364         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [18]
 CLMS_94_369/Y3                    td                    0.272      81.636 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.732      82.368         _N19             
                                                         0.307      82.675 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000      82.675         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [1]
 CLMS_86_349/COUT                  td                    0.083      82.758 f       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.758         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [3]
 CLMS_86_353/Y1                    td                    0.318      83.076 f       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        4.563      87.639         ISP/judge_single0_inst/feature_inst/_N1518
 CLMA_26_360/COUT                  td                    0.345      87.984 r       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.984         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [6]
                                                         0.055      88.039 f       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_4/gateop_A2/Cout
                                                         0.000      88.039         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [10]
 CLMA_26_364/COUT                  td                    0.083      88.122 r       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.122         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [14]
                                                         0.055      88.177 f       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000      88.177         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [18]
 CLMA_26_368/Y3                    td                    0.264      88.441 f       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       3.179      91.620         _N18             
                                                         0.351      91.971 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000      91.971         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub4.co [9]
 CLMA_82_356/COUT                  td                    0.083      92.054 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.054         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub4.co [11]
 CLMA_82_360/Y1                    td                    0.318      92.372 f       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Y1
                                   net (fanout=5)        4.502      96.874         ISP/judge_single0_inst/feature_inst/_N1575
 CLMA_22_365/COUT                  td                    0.345      97.219 r       ISP/judge_single0_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.219         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt3.co [14]
                                                         0.055      97.274 f       ISP/judge_single0_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000      97.274         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt3.co [18]
 CLMA_22_369/Y3                    td                    0.272      97.546 r       ISP/judge_single0_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       0.766      98.312         _N17             
 CLMA_18_336/Y0                    td                    0.281      98.593 f       ISP/judge_single0_inst/feature_inst/N34_sel3[0]/gateop_perm/Z
                                   net (fanout=2)        0.882      99.475         ISP/judge_single0_inst/feature_inst/_N1612
                                                         0.351      99.826 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_0/gateop_A2/Cout
                                                         0.000      99.826         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [2]
 CLMA_22_360/COUT                  td                    0.083      99.909 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.909         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [6]
                                                         0.055      99.964 f       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000      99.964         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [10]
 CLMA_22_364/COUT                  td                    0.083     100.047 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.047         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [14]
                                                         0.055     100.102 f       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     100.102         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [18]
 CLMA_22_368/Y3                    td                    0.272     100.374 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       0.638     101.012         _N16             
 CLMA_14_340/Y0                    td                    0.308     101.320 r       ISP/judge_single0_inst/feature_inst/N34_sel2[6]/gateop_perm/Z
                                   net (fanout=4)        0.848     102.168         ISP/judge_single0_inst/feature_inst/_N1667
 CLMS_18_361/COUT                  td                    0.342     102.510 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.510         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [6]
                                                         0.057     102.567 f       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_4/gateop_A2/Cout
                                                         0.000     102.567         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [10]
 CLMS_18_365/COUT                  td                    0.083     102.650 f       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.650         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [14]
                                                         0.057     102.707 f       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000     102.707         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [18]
 CLMS_18_369/Y3                    td                    0.272     102.979 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.702     103.681         _N15             
 CLMA_26_340/Y0                    td                    0.139     103.820 f       ISP/judge_single0_inst/feature_inst/N34_sel1[4]/gateop_perm/Z
                                   net (fanout=1)        0.792     104.612         ISP/judge_single0_inst/feature_inst/_N1714
 CLMA_26_348/COUT                  td                    0.345     104.957 r       ISP/judge_single0_inst/feature_inst/N34_lt0.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.957         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt0.co [6]
                                                         0.055     105.012 f       ISP/judge_single0_inst/feature_inst/N34_lt0.lt_4/gateop_A2/Cout
                                                         0.000     105.012         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt0.co [10]
 CLMA_26_352/COUT                  td                    0.083     105.095 r       ISP/judge_single0_inst/feature_inst/N34_lt0.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.095         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt0.co [14]
                                                         0.055     105.150 f       ISP/judge_single0_inst/feature_inst/N34_lt0.lt_8/gateop_A2/Cout
                                                         0.000     105.150         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt0.co [18]
                                                                           f       ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin

 Data arrival time                                                 105.150         Logic Levels: 115
                                                                                   Logic: 35.647ns(35.949%), Route: 63.513ns(64.051%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.327      20.603         video_clk        
 CLMA_26_356/CLK                                                           r       ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.583      21.186                          
 clock uncertainty                                      -0.150      21.036                          

 Setup time                                             -0.250      20.786                          

 Data required time                                                 20.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.786                          
 Data arrival time                                                -105.150                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -84.364                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/a1[1]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.191
  Launch Clock Delay      :  5.987
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.512       5.987         video_clk        
 CLMA_106_1/CLK                                                            r       ISP/judge_single2_inst/feature_inst/a1[1]/opit_0_inv_A2Q21/CLK

 CLMA_106_1/Q1                     tco                   0.206       6.193 f       ISP/judge_single2_inst/feature_inst/a1[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        2.519       8.712         ISP/judge_single2_inst/feature_inst/a1 [1]
 APM_110_112/P[19]                 td                    2.044      10.756 f       ISP/judge_single2_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        1.502      12.258         ISP/judge_single2_inst/feature_inst/_N19
 CLMS_86_5/Y2                      td                    0.132      12.390 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.840      13.230         ISP/judge_single2_inst/feature_inst/N24 [19]
                                                         0.267      13.497 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      13.497         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [2]
 CLMA_130_1/COUT                   td                    0.083      13.580 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.580         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [4]
                                                         0.055      13.635 f       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      13.635         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [6]
 CLMA_130_5/COUT                   td                    0.083      13.718 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.718         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [8]
                                                         0.055      13.773 f       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      13.773         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [10]
 CLMA_130_9/COUT                   td                    0.083      13.856 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.856         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [12]
                                                         0.055      13.911 f       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_13/gateop_A2/Cout
                                                         0.000      13.911         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [14]
 CLMA_130_13/COUT                  td                    0.083      13.994 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.994         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [16]
                                                         0.055      14.049 f       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_17/gateop_A2/Cout
                                                         0.000      14.049         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [18]
 CLMA_130_17/Y3                    td                    0.315      14.364 f       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_19/gateop_A2/Y1
                                   net (fanout=1)        2.375      16.739         ISP/judge_single2_inst/feature_inst/_N627
 CLMS_86_33/Y1                     td                    0.185      16.924 f       ISP/judge_single2_inst/feature_inst/N34_sel23[19]/gateop_perm/Z
                                   net (fanout=3)        1.732      18.656         ISP/judge_single2_inst/feature_inst/_N651
 CLMA_114_32/Y3                    td                    0.324      18.980 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.974      19.954         _N136            
                                                         0.351      20.305 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      20.305         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_130_52/COUT                  td                    0.083      20.388 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.388         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.055      20.443 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      20.443         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_130_56/COUT                  td                    0.083      20.526 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.526         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.055      20.581 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      20.581         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_130_64/COUT                  td                    0.083      20.664 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.664         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
                                                         0.055      20.719 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      20.719         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [17]
 CLMA_130_68/COUT                  td                    0.083      20.802 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.802         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [19]
 CLMA_130_72/Y0                    td                    0.173      20.975 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        2.899      23.874         ISP/judge_single2_inst/feature_inst/_N700
 CLMS_102_65/Y3                    td                    0.324      24.198 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.976      25.174         _N135            
                                                         0.307      25.481 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      25.481         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [1]
 CLMS_126_53/COUT                  td                    0.083      25.564 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.564         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [3]
                                                         0.057      25.621 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      25.621         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMS_126_57/COUT                  td                    0.083      25.704 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.704         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.057      25.761 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      25.761         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMS_126_65/COUT                  td                    0.083      25.844 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.844         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
                                                         0.057      25.901 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      25.901         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [13]
 CLMS_126_69/COUT                  td                    0.083      25.984 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.984         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [15]
 CLMS_126_73/Y0                    td                    0.173      26.157 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Y0
                                   net (fanout=3)        2.849      29.006         ISP/judge_single2_inst/feature_inst/_N745
                                                         0.267      29.273 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      29.273         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_102_77/Y3                    td                    0.272      29.545 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.932      30.477         _N134            
                                                         0.307      30.784 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      30.784         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_126_52/COUT                  td                    0.083      30.867 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.867         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [3]
                                                         0.055      30.922 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      30.922         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [5]
 CLMA_126_56/COUT                  td                    0.083      31.005 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.005         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [7]
                                                         0.055      31.060 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      31.060         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [9]
 CLMA_126_64/Y3                    td                    0.315      31.375 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        2.051      33.426         ISP/judge_single2_inst/feature_inst/_N789
                                                         0.307      33.733 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_4/gateop_A2/Cout
                                                         0.000      33.733         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [10]
 CLMA_106_69/COUT                  td                    0.083      33.816 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.816         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.055      33.871 f       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      33.871         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMA_106_73/Y3                    td                    0.272      34.143 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.191      35.334         _N133            
                                                         0.351      35.685 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      35.685         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_130_84/COUT                  td                    0.083      35.768 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.768         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.055      35.823 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      35.823         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_130_88/Y3                    td                    0.315      36.138 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        1.850      37.988         ISP/judge_single2_inst/feature_inst/_N842
 CLMA_106_85/COUT                  td                    0.342      38.330 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.330         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [14]
                                                         0.055      38.385 f       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      38.385         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_106_89/Y3                    td                    0.272      38.657 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.953      39.610         _N132            
                                                         0.307      39.917 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      39.917         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_130_93/Y3                    td                    0.315      40.232 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Y1
                                   net (fanout=3)        1.531      41.763         ISP/judge_single2_inst/feature_inst/_N879
                                                         0.307      42.070 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_0/gateop_A2/Cout
                                                         0.000      42.070         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [2]
 CLMA_106_93/COUT                  td                    0.083      42.153 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.153         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [6]
                                                         0.055      42.208 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      42.208         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [10]
 CLMA_106_97/COUT                  td                    0.083      42.291 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.291         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.055      42.346 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      42.346         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMA_106_101/Y3                   td                    0.272      42.618 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.520      44.138         _N131            
 CLMA_130_124/COUT                 td                    0.345      44.483 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.483         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
 CLMA_130_128/Y1                   td                    0.318      44.801 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        0.806      45.607         ISP/judge_single2_inst/feature_inst/_N934
                                                         0.351      45.958 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_4/gateop_A2/Cout
                                                         0.000      45.958         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [10]
 CLMS_126_141/COUT                 td                    0.083      46.041 f       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.041         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [14]
                                                         0.057      46.098 f       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      46.098         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMS_126_145/Y3                   td                    0.272      46.370 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.736      47.106         _N130            
                                                         0.307      47.413 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_0/gateop_A2/Cout
                                                         0.000      47.413         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [1]
 CLMS_126_113/COUT                 td                    0.083      47.496 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.496         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [3]
                                                         0.057      47.553 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      47.553         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [5]
 CLMS_126_117/COUT                 td                    0.083      47.636 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.636         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [7]
 CLMS_126_121/Y1                   td                    0.318      47.954 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        0.922      48.876         ISP/judge_single2_inst/feature_inst/_N983
                                                         0.351      49.227 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_4/gateop_A2/Cout
                                                         0.000      49.227         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [10]
 CLMA_126_132/COUT                 td                    0.083      49.310 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.310         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [14]
                                                         0.055      49.365 f       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      49.365         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMA_126_136/Y3                   td                    0.272      49.637 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.903      50.540         _N129            
                                                         0.307      50.847 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      50.847         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMA_126_104/COUT                 td                    0.083      50.930 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.930         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.055      50.985 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      50.985         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_126_108/COUT                 td                    0.083      51.068 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.068         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.055      51.123 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      51.123         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_126_112/COUT                 td                    0.083      51.206 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.206         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
                                                         0.055      51.261 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Cout
                                                         0.000      51.261         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [13]
 CLMA_126_116/COUT                 td                    0.083      51.344 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.344         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [15]
                                                         0.055      51.399 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_16/gateop_A2/Cout
                                                         0.000      51.399         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [17]
 CLMA_126_120/COUT                 td                    0.083      51.482 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.482         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [19]
 CLMA_126_124/Y1                   td                    0.305      51.787 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.104      52.891         ISP/judge_single2_inst/feature_inst/_N1044
 CLMA_118_116/Y3                   td                    0.408      53.299 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.781      54.080         _N128            
                                                         0.307      54.387 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      54.387         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMS_126_89/COUT                  td                    0.083      54.470 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.470         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.057      54.527 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      54.527         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMS_126_93/COUT                  td                    0.083      54.610 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.610         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.057      54.667 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      54.667         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMS_126_97/COUT                  td                    0.083      54.750 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.750         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
                                                         0.057      54.807 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Cout
                                                         0.000      54.807         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [13]
 CLMS_126_101/COUT                 td                    0.083      54.890 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.890         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [15]
                                                         0.057      54.947 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_16/gateop_A2/Cout
                                                         0.000      54.947         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [17]
 CLMS_126_105/COUT                 td                    0.083      55.030 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.030         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [19]
 CLMS_126_109/Y0                   td                    0.158      55.188 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        1.352      56.540         ISP/judge_single2_inst/feature_inst/_N1092
 CLMS_114_113/Y3                   td                    0.324      56.864 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.852      57.716         _N127            
                                                         0.351      58.067 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      58.067         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMA_118_101/Y3                   td                    0.315      58.382 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        1.454      59.836         ISP/judge_single2_inst/feature_inst/_N1128
 CLMA_130_117/COUT                 td                    0.342      60.178 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.178         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [6]
                                                         0.055      60.233 f       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      60.233         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [10]
 CLMA_130_121/COUT                 td                    0.083      60.316 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.316         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [14]
                                                         0.055      60.371 f       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      60.371         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [18]
 CLMA_130_125/Y3                   td                    0.272      60.643 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.753      61.396         _N126            
                                                         0.307      61.703 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      61.703         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [1]
 CLMA_126_80/COUT                  td                    0.083      61.786 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.786         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [3]
                                                         0.055      61.841 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      61.841         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_126_84/COUT                  td                    0.083      61.924 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.924         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [7]
                                                         0.055      61.979 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      61.979         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [9]
 CLMA_126_88/COUT                  td                    0.083      62.062 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.062         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [11]
                                                         0.055      62.117 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      62.117         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [13]
 CLMA_126_92/COUT                  td                    0.083      62.200 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.200         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [15]
                                                         0.055      62.255 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      62.255         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [17]
 CLMA_126_96/Y3                    td                    0.305      62.560 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        0.796      63.356         ISP/judge_single2_inst/feature_inst/_N1189
                                                         0.307      63.663 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      63.663         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMA_130_108/Y3                   td                    0.272      63.935 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.105      65.040         _N125            
                                                         0.351      65.391 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_4/gateop_A2/Cout
                                                         0.000      65.391         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [5]
 CLMA_118_88/COUT                  td                    0.083      65.474 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.474         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [7]
                                                         0.055      65.529 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      65.529         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [9]
 CLMA_118_92/COUT                  td                    0.083      65.612 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.612         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [11]
                                                         0.055      65.667 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      65.667         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMA_118_96/Y3                    td                    0.315      65.982 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        1.457      67.439         ISP/judge_single2_inst/feature_inst/_N1234
 CLMA_114_96/COUT                  td                    0.342      67.781 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.781         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [14]
                                                         0.055      67.836 f       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      67.836         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMA_114_100/Y3                   td                    0.272      68.108 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.875      68.983         _N124            
                                                         0.307      69.290 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      69.290         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [5]
 CLMS_114_81/COUT                  td                    0.083      69.373 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.373         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.057      69.430 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      69.430         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMS_114_85/COUT                  td                    0.083      69.513 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.513         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.057      69.570 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      69.570         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMS_114_89/COUT                  td                    0.083      69.653 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.653         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.057      69.710 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      69.710         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMS_114_93/Y3                    td                    0.315      70.025 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.727      71.752         ISP/judge_single2_inst/feature_inst/_N1287
                                                         0.307      72.059 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      72.059         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMA_114_88/Y3                    td                    0.272      72.331 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.828      73.159         _N123            
                                                         0.307      73.466 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      73.466         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_118_56/COUT                  td                    0.083      73.549 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.549         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
 CLMA_118_64/Y0                    td                    0.173      73.722 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Y0
                                   net (fanout=3)        1.396      75.118         ISP/judge_single2_inst/feature_inst/_N1321
 CLMA_118_77/COUT                  td                    0.262      75.380 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      75.380         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [6]
                                                         0.055      75.435 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      75.435         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [10]
 CLMA_118_81/COUT                  td                    0.083      75.518 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      75.518         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.055      75.573 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      75.573         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_118_85/Y3                    td                    0.272      75.845 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.434      77.279         _N122            
 CLMS_126_33/COUT                  td                    0.345      77.624 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.624         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.057      77.681 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      77.681         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMS_126_37/Y3                    td                    0.315      77.996 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        3.500      81.496         ISP/judge_single2_inst/feature_inst/_N1377
 CLMS_114_65/Y1                    td                    0.445      81.941 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.360      83.301         ISP/judge_single2_inst/feature_inst/_N1428
 CLMS_114_41/COUT                  td                    0.345      83.646 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.646         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [14]
                                                         0.057      83.703 f       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000      83.703         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [18]
 CLMS_114_45/Y3                    td                    0.272      83.975 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.025      85.000         _N120            
                                                         0.351      85.351 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000      85.351         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMA_130_28/COUT                  td                    0.083      85.434 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.434         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [7]
                                                         0.055      85.489 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000      85.489         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMA_130_32/COUT                  td                    0.083      85.572 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.572         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
 CLMA_130_36/Y0                    td                    0.173      85.745 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.367      87.112         ISP/judge_single2_inst/feature_inst/_N1476
 CLMA_118_41/COUT                  td                    0.262      87.374 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.374         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [14]
                                                         0.055      87.429 f       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      87.429         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_118_45/Y3                    td                    0.272      87.701 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.039      88.740         _N119            
                                                         0.307      89.047 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000      89.047         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_130_0/COUT                   td                    0.083      89.130 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.130         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.055      89.185 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000      89.185         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_130_4/COUT                   td                    0.083      89.268 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.268         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.055      89.323 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000      89.323         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMA_130_8/COUT                   td                    0.083      89.406 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.406         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [11]
                                                         0.055      89.461 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000      89.461         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [13]
 CLMA_130_12/Y3                    td                    0.315      89.776 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        1.260      91.036         ISP/judge_single2_inst/feature_inst/_N1528
 CLMA_130_53/COUT                  td                    0.342      91.378 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.378         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [14]
                                                         0.055      91.433 f       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000      91.433         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMA_130_57/Y3                    td                    0.272      91.705 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.109      92.814         _N118            
                                                         0.307      93.121 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000      93.121         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [1]
 CLMS_126_1/COUT                   td                    0.083      93.204 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.204         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [3]
                                                         0.057      93.261 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000      93.261         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMS_126_5/COUT                   td                    0.083      93.344 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.344         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
                                                         0.057      93.401 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000      93.401         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [9]
 CLMS_126_9/COUT                   td                    0.083      93.484 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.484         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [11]
                                                         0.057      93.541 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Cout
                                                         0.000      93.541         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [13]
 CLMS_126_13/COUT                  td                    0.083      93.624 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.624         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [15]
                                                         0.057      93.681 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_16/gateop_A2/Cout
                                                         0.000      93.681         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [17]
 CLMS_126_17/Y3                    td                    0.305      93.986 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_18/gateop_A2/Y1
                                   net (fanout=5)        0.794      94.780         ISP/judge_single2_inst/feature_inst/_N1581
                                                         0.307      95.087 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000      95.087         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [18]
 CLMA_118_33/Y3                    td                    0.272      95.359 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       0.783      96.142         _N117            
 CLMS_126_25/Y1                    td                    0.143      96.285 f       ISP/judge_single2_inst/feature_inst/N34_sel3[1]/gateop_perm/Z
                                   net (fanout=3)        1.255      97.540         ISP/judge_single2_inst/feature_inst/_N1613
 CLMA_118_1/COUT                   td                    0.348      97.888 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.888         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [4]
                                                         0.055      97.943 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_5/gateop_A2/Cout
                                                         0.000      97.943         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [6]
 CLMA_118_5/COUT                   td                    0.083      98.026 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.026         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [8]
                                                         0.055      98.081 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_9/gateop_A2/Cout
                                                         0.000      98.081         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [10]
 CLMA_118_9/COUT                   td                    0.083      98.164 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.164         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [12]
                                                         0.055      98.219 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_13/gateop_A2/Cout
                                                         0.000      98.219         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [14]
 CLMA_118_13/COUT                  td                    0.083      98.302 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.302         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [16]
 CLMA_118_17/Y0                    td                    0.173      98.475 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_17/gateop_A2/Y0
                                   net (fanout=1)        1.215      99.690         ISP/judge_single2_inst/feature_inst/_N1653
 CLMS_94_21/Y3                     td                    0.302      99.992 r       ISP/judge_single2_inst/feature_inst/N34_sel2[16]/gateop_perm/Z
                                   net (fanout=4)        1.366     101.358         ISP/judge_single2_inst/feature_inst/_N1677
                                                         0.351     101.709 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000     101.709         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [18]
 CLMA_114_20/Y3                    td                    0.272     101.981 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.030     103.011         _N115            
 CLMA_90_8/Y3                      td                    0.167     103.178 r       ISP/judge_single2_inst/feature_inst/N34_sel1[0]/gateop_perm/Z
                                   net (fanout=1)        0.901     104.079         ISP/judge_single2_inst/feature_inst/_N1710
                                                         0.351     104.430 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_0/gateop_A2/Cout
                                                         0.000     104.430         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [2]
 CLMA_114_0/COUT                   td                    0.083     104.513 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.513         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [6]
                                                         0.055     104.568 f       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_4/gateop_A2/Cout
                                                         0.000     104.568         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [10]
 CLMA_114_4/COUT                   td                    0.083     104.651 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.651         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [14]
                                                         0.055     104.706 f       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_8/gateop_A2/Cout
                                                         0.000     104.706         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [18]
                                                                           f       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin

 Data arrival time                                                 104.706         Logic Levels: 115
                                                                                   Logic: 34.740ns(35.191%), Route: 63.979ns(64.809%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.299      20.575         video_clk        
 CLMA_114_8/CLK                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.741      21.316                          
 clock uncertainty                                      -0.150      21.166                          

 Setup time                                             -0.250      20.916                          

 Data required time                                                 20.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.916                          
 Data arrival time                                                -104.706                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -83.790                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single0_inst/feature_inst/a1[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I11
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.219
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.515       5.990         video_clk        
 CLMS_94_341/CLK                                                           r       ISP/judge_single0_inst/feature_inst/a1[11]/opit_0_inv_A2Q21/CLK

 CLMS_94_341/Q3                    tco                   0.206       6.196 f       ISP/judge_single0_inst/feature_inst/a1[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        2.621       8.817         ISP/judge_single0_inst/feature_inst/a1 [11]
 APM_110_212/P[19]                 td                    2.074      10.891 f       ISP/judge_single0_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        2.439      13.330         ISP/judge_single0_inst/feature_inst/_N51
 CLMA_82_333/Y3                    td                    0.167      13.497 r       ISP/judge_single0_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.589      14.086         ISP/judge_single0_inst/feature_inst/N24 [19]
                                                         0.267      14.353 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      14.353         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [2]
 CLMA_78_348/COUT                  td                    0.083      14.436 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.436         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [4]
                                                         0.055      14.491 f       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      14.491         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [6]
 CLMA_78_352/COUT                  td                    0.083      14.574 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.574         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [8]
                                                         0.055      14.629 f       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      14.629         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [10]
 CLMA_78_356/COUT                  td                    0.083      14.712 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.712         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [12]
 CLMA_78_360/Y1                    td                    0.305      15.017 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_13/gateop_A2/Y1
                                   net (fanout=1)        0.614      15.631         ISP/judge_single0_inst/feature_inst/_N621
 CLMS_78_345/Y0                    td                    0.139      15.770 f       ISP/judge_single0_inst/feature_inst/N34_sel23[13]/gateop_perm/Z
                                   net (fanout=3)        1.114      16.884         ISP/judge_single0_inst/feature_inst/_N645
 CLMA_78_340/COUT                  td                    0.262      17.146 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.146         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt22.co [14]
                                                         0.055      17.201 f       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      17.201         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt22.co [18]
 CLMA_78_344/Y3                    td                    0.272      17.473 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.856      18.329         _N36             
                                                         0.307      18.636 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      18.636         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [1]
 CLMS_78_349/COUT                  td                    0.083      18.719 f       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.719         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [3]
 CLMS_78_353/Y1                    td                    0.318      19.037 f       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        1.173      20.210         ISP/judge_single0_inst/feature_inst/_N685
 CLMA_90_361/COUT                  td                    0.345      20.555 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.555         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [6]
                                                         0.055      20.610 f       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_4/gateop_A2/Cout
                                                         0.000      20.610         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [10]
 CLMA_90_365/COUT                  td                    0.083      20.693 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.693         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [14]
                                                         0.055      20.748 f       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      20.748         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [18]
 CLMA_90_369/Y3                    td                    0.272      21.020 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.615      21.635         _N35             
                                                         0.307      21.942 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      21.942         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [1]
 CLMA_86_348/COUT                  td                    0.083      22.025 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.025         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [3]
                                                         0.055      22.080 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      22.080         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [5]
 CLMA_86_352/COUT                  td                    0.083      22.163 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.163         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [7]
                                                         0.055      22.218 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      22.218         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [9]
 CLMA_86_356/COUT                  td                    0.083      22.301 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.301         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [11]
                                                         0.055      22.356 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      22.356         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [13]
 CLMA_86_360/COUT                  td                    0.083      22.439 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.439         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [15]
                                                         0.055      22.494 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      22.494         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [17]
 CLMA_86_364/COUT                  td                    0.083      22.577 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.577         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [19]
 CLMA_86_368/Y0                    td                    0.173      22.750 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        1.387      24.137         ISP/judge_single0_inst/feature_inst/_N749
 CLMA_82_345/Y3                    td                    0.324      24.461 r       ISP/judge_single0_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.113      25.574         _N34             
                                                         0.351      25.925 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      25.925         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [9]
 CLMA_82_357/COUT                  td                    0.083      26.008 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.008         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [11]
                                                         0.055      26.063 f       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      26.063         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [13]
 CLMA_82_361/Y3                    td                    0.305      26.368 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        1.163      27.531         ISP/judge_single0_inst/feature_inst/_N793
 CLMA_82_336/COUT                  td                    0.342      27.873 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.873         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt19.co [14]
                                                         0.055      27.928 f       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      27.928         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt19.co [18]
 CLMA_82_340/Y3                    td                    0.272      28.200 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.148      29.348         _N33             
                                                         0.351      29.699 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      29.699         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [17]
 CLMS_78_337/Y2                    td                    0.173      29.872 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.214      31.086         ISP/judge_single0_inst/feature_inst/_N845
                                                         0.225      31.311 r       ISP/judge_single0_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      31.311         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt18.co [18]
 CLMA_86_324/Y3                    td                    0.264      31.575 f       ISP/judge_single0_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.109      33.684         _N32             
 CLMS_78_297/COUT                  td                    0.345      34.029 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.029         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [7]
 CLMS_78_301/Y1                    td                    0.305      34.334 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.352      35.686         ISP/judge_single0_inst/feature_inst/_N885
                                                         0.351      36.037 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      36.037         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt17.co [10]
 CLMA_78_296/COUT                  td                    0.083      36.120 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.120         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt17.co [14]
                                                         0.055      36.175 f       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      36.175         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt17.co [18]
 CLMA_78_300/Y3                    td                    0.272      36.447 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.644      37.091         _N31             
                                                         0.307      37.398 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      37.398         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [1]
 CLMS_86_289/COUT                  td                    0.083      37.481 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.481         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [3]
                                                         0.057      37.538 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      37.538         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [5]
 CLMS_86_293/COUT                  td                    0.083      37.621 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.621         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [7]
                                                         0.057      37.678 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      37.678         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [9]
 CLMS_86_297/COUT                  td                    0.083      37.761 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.761         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [11]
                                                         0.057      37.818 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      37.818         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [13]
 CLMS_86_301/Y2                    td                    0.173      37.991 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Y0
                                   net (fanout=3)        1.866      39.857         ISP/judge_single0_inst/feature_inst/_N939
 CLMA_78_284/COUT                  td                    0.262      40.119 r       ISP/judge_single0_inst/feature_inst/N34_lt16.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.119         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt16.co [14]
                                                         0.055      40.174 f       ISP/judge_single0_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      40.174         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt16.co [18]
 CLMA_78_288/Y3                    td                    0.272      40.446 r       ISP/judge_single0_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.333      41.779         _N30             
                                                         0.351      42.130 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      42.130         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [9]
 CLMA_70_293/Y3                    td                    0.315      42.445 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.120      43.565         ISP/judge_single0_inst/feature_inst/_N985
                                                         0.307      43.872 r       ISP/judge_single0_inst/feature_inst/N34_lt15.lt_4/gateop_A2/Cout
                                                         0.000      43.872         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt15.co [10]
 CLMS_78_285/COUT                  td                    0.083      43.955 f       ISP/judge_single0_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.955         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt15.co [14]
                                                         0.057      44.012 f       ISP/judge_single0_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      44.012         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt15.co [18]
 CLMS_78_289/Y3                    td                    0.272      44.284 r       ISP/judge_single0_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.544      44.828         _N29             
                                                         0.307      45.135 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      45.135         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [1]
 CLMA_70_284/COUT                  td                    0.083      45.218 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.218         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [3]
                                                         0.055      45.273 f       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      45.273         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [5]
 CLMA_70_288/COUT                  td                    0.083      45.356 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.356         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [7]
                                                         0.055      45.411 f       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      45.411         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [9]
 CLMA_70_292/Y3                    td                    0.315      45.726 f       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.654      47.380         ISP/judge_single0_inst/feature_inst/_N1034
                                                         0.307      47.687 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_4/gateop_A2/Cout
                                                         0.000      47.687         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [10]
 CLMS_66_273/COUT                  td                    0.083      47.770 f       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.770         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [14]
                                                         0.057      47.827 f       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      47.827         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [18]
 CLMS_66_277/Y3                    td                    0.272      48.099 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.693      48.792         _N28             
                                                         0.307      49.099 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      49.099         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [1]
 CLMA_66_280/COUT                  td                    0.083      49.182 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.182         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [3]
                                                         0.055      49.237 f       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      49.237         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [5]
 CLMA_66_284/COUT                  td                    0.083      49.320 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.320         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [7]
                                                         0.055      49.375 f       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      49.375         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [9]
 CLMA_66_288/COUT                  td                    0.083      49.458 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.458         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [11]
                                                         0.055      49.513 f       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Cout
                                                         0.000      49.513         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [13]
 CLMA_66_292/COUT                  td                    0.083      49.596 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.596         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [15]
                                                         0.055      49.651 f       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_16/gateop_A2/Cout
                                                         0.000      49.651         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [17]
 CLMA_66_296/COUT                  td                    0.083      49.734 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.734         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [19]
 CLMA_66_300/Y1                    td                    0.318      50.052 f       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.179      51.231         ISP/judge_single0_inst/feature_inst/_N1093
 CLMA_70_280/Y3                    td                    0.408      51.639 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.709      52.348         _N27             
                                                         0.307      52.655 r       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_0/gateop_A2/Cout
                                                         0.000      52.655         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [1]
 CLMS_66_281/COUT                  td                    0.083      52.738 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.738         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [3]
                                                         0.057      52.795 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      52.795         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [5]
 CLMS_66_285/COUT                  td                    0.083      52.878 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.878         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [7]
                                                         0.057      52.935 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      52.935         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [9]
 CLMS_66_289/COUT                  td                    0.083      53.018 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.018         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [11]
                                                         0.057      53.075 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_12/gateop_A2/Cout
                                                         0.000      53.075         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [13]
 CLMS_66_293/COUT                  td                    0.083      53.158 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.158         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [15]
                                                         0.057      53.215 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_16/gateop_A2/Cout
                                                         0.000      53.215         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [17]
 CLMS_66_297/COUT                  td                    0.083      53.298 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.298         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub13.co [19]
 CLMS_66_301/Y1                    td                    0.305      53.603 r       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.098      54.701         ISP/judge_single0_inst/feature_inst/_N1142
 CLMA_54_284/Y3                    td                    0.358      55.059 f       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.870      55.929         _N26             
                                                         0.351      56.280 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      56.280         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [9]
 CLMA_58_288/COUT                  td                    0.083      56.363 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.363         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [11]
                                                         0.055      56.418 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      56.418         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [13]
 CLMA_58_292/Y3                    td                    0.315      56.733 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Y1
                                   net (fanout=3)        2.068      58.801         ISP/judge_single0_inst/feature_inst/_N1185
 CLMA_58_272/COUT                  td                    0.342      59.143 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.143         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [14]
                                                         0.055      59.198 f       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      59.198         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [18]
 CLMA_58_276/Y3                    td                    0.272      59.470 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.490      59.960         _N25             
                                                         0.351      60.311 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_4/gateop_A2/Cout
                                                         0.000      60.311         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [5]
 CLMA_58_285/COUT                  td                    0.083      60.394 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.394         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [7]
                                                         0.055      60.449 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      60.449         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [9]
 CLMA_58_289/COUT                  td                    0.083      60.532 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.532         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [11]
                                                         0.055      60.587 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      60.587         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [13]
 CLMA_58_293/COUT                  td                    0.083      60.670 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.670         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [15]
                                                         0.055      60.725 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Cout
                                                         0.000      60.725         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [17]
 CLMA_58_297/Y2                    td                    0.173      60.898 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.795      62.693         ISP/judge_single0_inst/feature_inst/_N1237
                                                         0.225      62.918 r       ISP/judge_single0_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      62.918         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt10.co [18]
 CLMS_54_277/Y3                    td                    0.272      63.190 r       ISP/judge_single0_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.517      63.707         _N24             
                                                         0.351      64.058 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      64.058         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [5]
 CLMS_54_285/COUT                  td                    0.083      64.141 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.141         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [7]
                                                         0.057      64.198 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      64.198         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [9]
 CLMS_54_289/COUT                  td                    0.083      64.281 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.281         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [11]
                                                         0.057      64.338 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      64.338         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [13]
 CLMS_54_293/COUT                  td                    0.083      64.421 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.421         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [15]
                                                         0.057      64.478 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      64.478         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [17]
 CLMS_54_297/Y3                    td                    0.315      64.793 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.249      66.042         ISP/judge_single0_inst/feature_inst/_N1287
                                                         0.307      66.349 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      66.349         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt9.co [18]
 CLMA_50_281/Y3                    td                    0.272      66.621 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.485      67.106         _N23             
                                                         0.307      67.413 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      67.413         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [1]
 CLMA_46_284/COUT                  td                    0.083      67.496 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.496         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [3]
                                                         0.055      67.551 f       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      67.551         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [5]
 CLMA_46_288/COUT                  td                    0.083      67.634 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.634         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [7]
                                                         0.055      67.689 f       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      67.689         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [9]
 CLMA_46_292/COUT                  td                    0.083      67.772 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.772         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [11]
                                                         0.055      67.827 f       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_12/gateop_A2/Cout
                                                         0.000      67.827         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [13]
 CLMA_46_296/COUT                  td                    0.083      67.910 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.910         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [15]
                                                         0.055      67.965 f       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_16/gateop_A2/Cout
                                                         0.000      67.965         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [17]
 CLMA_46_300/Y3                    td                    0.315      68.280 f       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.122      69.402         ISP/judge_single0_inst/feature_inst/_N1336
                                                         0.307      69.709 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      69.709         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [18]
 CLMS_46_281/Y3                    td                    0.272      69.981 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.364      70.345         _N22             
                                                         0.307      70.652 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      70.652         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [1]
 CLMS_46_285/COUT                  td                    0.083      70.735 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.735         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [3]
                                                         0.057      70.792 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      70.792         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [5]
 CLMS_46_289/COUT                  td                    0.083      70.875 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.875         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [7]
                                                         0.057      70.932 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      70.932         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [9]
 CLMS_46_293/COUT                  td                    0.083      71.015 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.015         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [11]
                                                         0.057      71.072 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      71.072         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [13]
 CLMS_46_297/COUT                  td                    0.083      71.155 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.155         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [15]
                                                         0.057      71.212 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      71.212         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [17]
 CLMS_46_301/Y3                    td                    0.315      71.527 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.274      72.801         ISP/judge_single0_inst/feature_inst/_N1385
                                                         0.307      73.108 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      73.108         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt7.co [18]
 CLMA_46_280/Y3                    td                    0.272      73.380 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.470      73.850         _N21             
                                                         0.351      74.201 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      74.201         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [5]
 CLMA_50_288/COUT                  td                    0.083      74.284 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.284         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [7]
                                                         0.055      74.339 f       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      74.339         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [9]
 CLMA_50_292/COUT                  td                    0.083      74.422 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.422         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [11]
                                                         0.055      74.477 f       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      74.477         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [13]
 CLMA_50_296/COUT                  td                    0.083      74.560 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.560         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [15]
                                                         0.055      74.615 f       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      74.615         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [17]
 CLMA_50_300/Y3                    td                    0.315      74.930 f       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.951      76.881         ISP/judge_single0_inst/feature_inst/_N1434
                                                         0.307      77.188 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000      77.188         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [18]
 CLMA_50_280/Y3                    td                    0.264      77.452 f       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.962      79.414         _N20             
                                                         0.307      79.721 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000      79.721         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [5]
 CLMA_90_352/COUT                  td                    0.083      79.804 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.804         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [7]
                                                         0.055      79.859 f       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000      79.859         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [9]
 CLMA_90_356/COUT                  td                    0.083      79.942 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.942         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [11]
 CLMA_90_360/Y0                    td                    0.158      80.100 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        0.945      81.045         ISP/judge_single0_inst/feature_inst/_N1476
 CLMS_94_365/COUT                  td                    0.262      81.307 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.307         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [14]
                                                         0.057      81.364 f       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      81.364         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [18]
 CLMS_94_369/Y3                    td                    0.272      81.636 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.732      82.368         _N19             
                                                         0.307      82.675 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000      82.675         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [1]
 CLMS_86_349/COUT                  td                    0.083      82.758 f       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.758         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [3]
 CLMS_86_353/Y1                    td                    0.318      83.076 f       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        4.563      87.639         ISP/judge_single0_inst/feature_inst/_N1518
 CLMA_26_360/COUT                  td                    0.345      87.984 r       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.984         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [6]
                                                         0.055      88.039 f       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_4/gateop_A2/Cout
                                                         0.000      88.039         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [10]
 CLMA_26_364/COUT                  td                    0.083      88.122 r       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.122         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [14]
                                                         0.055      88.177 f       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000      88.177         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [18]
 CLMA_26_368/Y3                    td                    0.264      88.441 f       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       3.179      91.620         _N18             
                                                         0.351      91.971 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000      91.971         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub4.co [9]
 CLMA_82_356/COUT                  td                    0.083      92.054 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.054         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub4.co [11]
 CLMA_82_360/Y1                    td                    0.318      92.372 f       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Y1
                                   net (fanout=5)        4.502      96.874         ISP/judge_single0_inst/feature_inst/_N1575
 CLMA_22_365/COUT                  td                    0.345      97.219 r       ISP/judge_single0_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.219         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt3.co [14]
                                                         0.055      97.274 f       ISP/judge_single0_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000      97.274         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt3.co [18]
 CLMA_22_369/Y3                    td                    0.272      97.546 r       ISP/judge_single0_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       0.766      98.312         _N17             
 CLMA_18_336/Y0                    td                    0.281      98.593 f       ISP/judge_single0_inst/feature_inst/N34_sel3[0]/gateop_perm/Z
                                   net (fanout=2)        0.882      99.475         ISP/judge_single0_inst/feature_inst/_N1612
                                                         0.351      99.826 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_0/gateop_A2/Cout
                                                         0.000      99.826         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [2]
 CLMA_22_360/COUT                  td                    0.083      99.909 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.909         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [6]
                                                         0.055      99.964 f       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000      99.964         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [10]
 CLMA_22_364/COUT                  td                    0.083     100.047 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.047         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [14]
                                                         0.055     100.102 f       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     100.102         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [18]
 CLMA_22_368/Y3                    td                    0.272     100.374 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       0.641     101.015         _N16             
 CLMA_18_336/Y1                    td                    0.167     101.182 r       ISP/judge_single0_inst/feature_inst/N34_sel2[1]/gateop_perm/Z
                                   net (fanout=3)        0.917     102.099         ISP/judge_single0_inst/feature_inst/_N1662
 CLMA_30_349/COUT                  td                    0.348     102.447 r       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.447         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [4]
                                                         0.055     102.502 f       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_5/gateop_A2/Cout
                                                         0.000     102.502         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [6]
 CLMA_30_353/COUT                  td                    0.083     102.585 r       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.585         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [8]
                                                         0.055     102.640 f       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_9/gateop_A2/Cout
                                                         0.000     102.640         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [10]
 CLMA_30_357/COUT                  td                    0.083     102.723 r       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.723         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [12]
                                                         0.055     102.778 f       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_13/gateop_A2/Cout
                                                         0.000     102.778         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [14]
 CLMA_30_361/COUT                  td                    0.083     102.861 r       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.861         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [16]
                                                         0.055     102.916 f       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_17/gateop_A2/Cout
                                                         0.000     102.916         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [18]
 CLMA_30_365/COUT                  td                    0.083     102.999 r       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.999         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [20]
 CLMA_30_369/Y1                    td                    0.305     103.304 r       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_21/gateop_A2/Y1
                                   net (fanout=1)        0.595     103.899         ISP/judge_single0_inst/feature_inst/_N1707
 CLMA_22_357/Y0                    td                    0.131     104.030 r       ISP/judge_single0_inst/feature_inst/N34_sel1[21]/gateop_perm/Z
                                   net (fanout=1)        0.357     104.387         ISP/judge_single0_inst/feature_inst/_N1731
 CLMA_26_356/D1                                                            r       ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I11

 Data arrival time                                                 104.387         Logic Levels: 116
                                                                                   Logic: 35.354ns(35.930%), Route: 63.043ns(64.070%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.327      20.603         video_clk        
 CLMA_26_356/CLK                                                           r       ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.583      21.186                          
 clock uncertainty                                      -0.150      21.036                          

 Setup time                                             -0.241      20.795                          

 Data required time                                                 20.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.795                          
 Data arrival time                                                -104.387                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -83.592                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s1[13]/opit_0_inv/CLK
Endpoint    : ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s0[13]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.002
  Launch Clock Delay      :  5.197
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.305       5.197         video_clk        
 CLMA_118_244/CLK                                                          r       ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s1[13]/opit_0_inv/CLK

 CLMA_118_244/Q0                   tco                   0.198       5.395 r       ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s1[13]/opit_0_inv/Q
                                   net (fanout=1)        0.154       5.549         ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s1 [13]
 CLMA_118_249/M2                                                           r       ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s0[13]/opit_0_inv/D

 Data arrival time                                                   5.549         Logic Levels: 0  
                                                                                   Logic: 0.198ns(56.250%), Route: 0.154ns(43.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.527       6.002         video_clk        
 CLMA_118_249/CLK                                                          r       ISP/judge_single3_inst/handle_inst/area_colour_3_inst/s0[13]/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.419                          
 clock uncertainty                                       0.000       5.419                          

 Hold time                                              -0.003       5.416                          

 Data required time                                                  5.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.416                          
 Data arrival time                                                  -5.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.133                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single3_inst/handle_inst/area_colour_8_inst/s1[9]/opit_0_inv/CLK
Endpoint    : ISP/judge_single3_inst/handle_inst/area_colour_8_inst/s0[9]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.227  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.009
  Launch Clock Delay      :  5.199
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.307       5.199         video_clk        
 CLMS_126_241/CLK                                                          r       ISP/judge_single3_inst/handle_inst/area_colour_8_inst/s1[9]/opit_0_inv/CLK

 CLMS_126_241/Q1                   tco                   0.197       5.396 f       ISP/judge_single3_inst/handle_inst/area_colour_8_inst/s1[9]/opit_0_inv/Q
                                   net (fanout=1)        0.247       5.643         ISP/judge_single3_inst/handle_inst/area_colour_8_inst/s1 [9]
 CLMS_126_249/CD                                                           f       ISP/judge_single3_inst/handle_inst/area_colour_8_inst/s0[9]/opit_0_inv/D

 Data arrival time                                                   5.643         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.369%), Route: 0.247ns(55.631%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.534       6.009         video_clk        
 CLMS_126_249/CLK                                                          r       ISP/judge_single3_inst/handle_inst/area_colour_8_inst/s0[9]/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.426                          
 clock uncertainty                                       0.000       5.426                          

 Hold time                                               0.027       5.453                          

 Data required time                                                  5.453                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.453                          
 Data arrival time                                                  -5.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.190                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/HVcount/vcount_r[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/U_Vertical_Projection8/v_waddr[5]/opit_0_inv_L6Q_perm/B4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.987
  Launch Clock Delay      :  5.202
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.310       5.202         video_clk        
 CLMA_106_129/CLK                                                          r       ISP/HVcount/vcount_r[5]/opit_0_inv_A2Q21/CLK

 CLMA_106_129/Q1                   tco                   0.197       5.399 f       ISP/HVcount/vcount_r[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.109       5.508         ISP/vcount [5]   
 CLMA_106_121/B4                                                           f       ISP/U_Vertical_Projection8/v_waddr[5]/opit_0_inv_L6Q_perm/B4

 Data arrival time                                                   5.508         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.379%), Route: 0.109ns(35.621%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.512       5.987         video_clk        
 CLMA_106_121/CLK                                                          r       ISP/U_Vertical_Projection8/v_waddr[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.583       5.404                          
 clock uncertainty                                       0.000       5.404                          

 Hold time                                              -0.092       5.312                          

 Data required time                                                  5.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.312                          
 Data arrival time                                                  -5.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[2]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.148
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[16]             tco                   1.319   19037.312 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[42]
                                   net (fanout=1)        1.431   19038.743         rd_burst_data[42]
 DRM_34_64/DB0[2]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[2]

 Data arrival time                                               19038.743         Logic Levels: 0  
                                                                                   Logic: 1.319ns(47.964%), Route: 1.431ns(52.036%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.256   19035.156         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.572                          
 clock uncertainty                                      -0.150   19035.422                          

 Setup time                                             -0.054   19035.368                          

 Data required time                                              19035.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.368                          
 Data arrival time                                              -19038.743                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[3]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.148
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[17]             tco                   1.329   19037.322 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[43]
                                   net (fanout=1)        1.263   19038.585         rd_burst_data[43]
 DRM_34_64/DB0[3]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[3]

 Data arrival time                                               19038.585         Logic Levels: 0  
                                                                                   Logic: 1.329ns(51.273%), Route: 1.263ns(48.727%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.256   19035.156         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.572                          
 clock uncertainty                                      -0.150   19035.422                          

 Setup time                                             -0.054   19035.368                          

 Data required time                                              19035.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.368                          
 Data arrival time                                              -19038.585                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.217                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[16]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.148
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[17]             tco                   1.311   19037.304 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[63]
                                   net (fanout=1)        1.263   19038.567         rd_burst_data[63]
 DRM_34_64/DB0[16]                                                         f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[16]

 Data arrival time                                               19038.567         Logic Levels: 0  
                                                                                   Logic: 1.311ns(50.932%), Route: 1.263ns(49.068%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.256   19035.156         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.572                          
 clock uncertainty                                      -0.150   19035.422                          

 Setup time                                             -0.054   19035.368                          

 Data required time                                              19035.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.368                          
 Data arrival time                                              -19038.567                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.199                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.945
  Launch Clock Delay      :  5.178
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.283   19235.178         ntclkbufg_1      
 CLMA_14_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_14_205/Q0                    tco                   0.198   19235.376 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.159   19235.535         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [8]
 CLMA_14_196/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/D

 Data arrival time                                               19235.535         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.462%), Route: 0.159ns(44.538%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.470   19235.945         video_clk        
 CLMA_14_196/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.416   19235.529                          
 clock uncertainty                                       0.150   19235.679                          

 Hold time                                              -0.003   19235.676                          

 Data required time                                              19235.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.676                          
 Data arrival time                                              -19235.535                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.141                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.355  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.945
  Launch Clock Delay      :  5.174
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.279   19235.174         ntclkbufg_1      
 CLMS_18_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK

 CLMS_18_205/Q2                    tco                   0.198   19235.372 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.259   19235.631         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [7]
 CLMA_14_196/M3                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D

 Data arrival time                                               19235.631         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.326%), Route: 0.259ns(56.674%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.470   19235.945         video_clk        
 CLMA_14_196/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.416   19235.529                          
 clock uncertainty                                       0.150   19235.679                          

 Hold time                                              -0.003   19235.676                          

 Data required time                                              19235.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.676                          
 Data arrival time                                              -19235.631                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.045                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.352  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.930
  Launch Clock Delay      :  5.162
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.267   19235.162         ntclkbufg_1      
 CLMA_22_197/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMA_22_197/Q2                    tco                   0.197   19235.359 f       frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.251   19235.610         read_req_ack     
 CLMA_26_192/A4                                                            f       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                               19235.610         Logic Levels: 0  
                                                                                   Logic: 0.197ns(43.973%), Route: 0.251ns(56.027%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.455   19235.930         video_clk        
 CLMA_26_192/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416   19235.514                          
 clock uncertainty                                       0.150   19235.664                          

 Hold time                                              -0.055   19235.609                          

 Data required time                                              19235.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.609                          
 Data arrival time                                              -19235.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.938
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.459       5.938         ntclkbufg_1      
 CLMA_38_80/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_38_80/Q3                     tco                   0.209       6.147 r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.903       7.050         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   7.050         Logic Levels: 0  
                                                                                   Logic: 0.209ns(18.795%), Route: 0.903ns(81.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.212         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.584      15.796                          
 clock uncertainty                                      -0.150      15.646                          

 Setup time                                             -5.135      10.511                          

 Data required time                                                 10.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.511                          
 Data arrival time                                                  -7.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.934
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.455       5.934         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q2                     tco                   0.206       6.140 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.902       7.042         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   7.042         Logic Levels: 0  
                                                                                   Logic: 0.206ns(18.592%), Route: 0.902ns(81.408%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.212         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.584      15.796                          
 clock uncertainty                                      -0.150      15.646                          

 Setup time                                             -5.134      10.512                          

 Data required time                                                 10.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.512                          
 Data arrival time                                                  -7.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.470                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.179
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL39_RX_DATA[1]   tco                   0.721       6.714 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RVALID_1
                                   net (fanout=12)       1.239       7.953         s00_axi_rvalid   
                                                         0.221       8.174 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.174         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9123
 CLMA_18_188/Y2                    td                    0.158       8.332 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.731       9.063         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [2]
 CLMA_14_209/Y3                    td                    0.305       9.368 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[2]/gateop_perm/Z
                                   net (fanout=3)        0.802      10.170         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [2]
                                                         0.190      10.360 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N148.eq_0/gateop_A2/Cout
                                                         0.000      10.360         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N148.co [2]
 CLMS_10_189/Y3                    td                    0.272      10.632 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Y1
                                   net (fanout=1)        0.837      11.469         _N189            
 CLMS_18_209/A4                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.469         Logic Levels: 3  
                                                                                   Logic: 1.867ns(34.094%), Route: 3.609ns(65.906%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.284      15.179         ntclkbufg_1      
 CLMS_18_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.742      15.921                          
 clock uncertainty                                      -0.150      15.771                          

 Setup time                                             -0.071      15.700                          

 Data required time                                                 15.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.700                          
 Data arrival time                                                 -11.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[26]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.185
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.290       5.185         ntclkbufg_1      
 CLMS_38_105/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_105/Q2                    tco                   0.197       5.382 f       u_aq_axi_master/reg_rd_adrs[26]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.359       5.741         s00_axi_araddr[26]
 HMEMC_16_1/SRB_IOL35_TX_DATA[6]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[26]

 Data arrival time                                                   5.741         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.432%), Route: 0.359ns(64.568%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.114       5.523                          

 Data required time                                                  5.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.523                          
 Data arrival time                                                  -5.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.218                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[22]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.209
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.314       5.209         ntclkbufg_1      
 CLMS_26_117/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_117/Q3                    tco                   0.198       5.407 r       u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.347       5.754         s00_axi_araddr[22]
 HMEMC_16_1/SRB_IOL36_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[22]

 Data arrival time                                                   5.754         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.330%), Route: 0.347ns(63.670%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.117       5.526                          

 Data required time                                                  5.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.526                          
 Data arrival time                                                  -5.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[25]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.209
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.314       5.209         ntclkbufg_1      
 CLMS_26_117/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_117/Q1                    tco                   0.197       5.406 f       u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.346       5.752         s00_axi_araddr[25]
 HMEMC_16_1/SRB_IOL35_TX_DATA[7]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[25]

 Data arrival time                                                   5.752         Logic Levels: 0  
                                                                                   Logic: 0.197ns(36.280%), Route: 0.346ns(63.720%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.110       5.519                          

 Data required time                                                  5.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.519                          
 Data arrival time                                                  -5.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.965  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.195
  Launch Clock Delay      :  3.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.501       3.230         cmos_pclk_g      
 CLMA_42_121/CLK                                                           r       cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_121/Q1                    tco                   0.206       3.436 f       cmos_write_req_gen_m0/write_addr_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.640       4.076         write_addr_index[0]
 CLMA_42_117/M2                                                            f       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/D

 Data arrival time                                                   4.076         Logic Levels: 0  
                                                                                   Logic: 0.206ns(24.350%), Route: 0.640ns(75.650%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.300      15.195         ntclkbufg_1      
 CLMA_42_117/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/opit_0_inv/CLK
 clock pessimism                                         0.000      15.195                          
 clock uncertainty                                      -0.150      15.045                          

 Setup time                                             -0.035      15.010                          

 Data required time                                                 15.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.010                          
 Data arrival time                                                  -4.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.934                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.971  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  3.230
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.501       3.230         cmos_pclk_g      
 CLMA_42_121/CLK                                                           r       cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_121/Q0                    tco                   0.209       3.439 r       cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.585       4.024         write_addr_index[1]
 CLMA_30_112/M2                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                   4.024         Logic Levels: 0  
                                                                                   Logic: 0.209ns(26.322%), Route: 0.585ns(73.678%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.306      15.201         ntclkbufg_1      
 CLMA_30_112/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                         0.000      15.201                          
 clock uncertainty                                      -0.150      15.051                          

 Setup time                                             -0.027      15.024                          

 Data required time                                                 15.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.024                          
 Data arrival time                                                  -4.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.000                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.965  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.174
  Launch Clock Delay      :  3.209
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.480       3.209         cmos_pclk_g      
 CLMA_54_92/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_54_92/Q1                     tco                   0.206       3.415 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.554       3.969         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [2]
 CLMA_50_93/M2                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D

 Data arrival time                                                   3.969         Logic Levels: 0  
                                                                                   Logic: 0.206ns(27.105%), Route: 0.554ns(72.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.279      15.174         ntclkbufg_1      
 CLMA_50_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      15.174                          
 clock uncertainty                                      -0.150      15.024                          

 Setup time                                             -0.035      14.989                          

 Data required time                                                 14.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.989                          
 Data arrival time                                                  -3.969                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.020                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.961
  Launch Clock Delay      :  2.800
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.289       2.800         cmos_pclk_g      
 CLMA_50_100/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_50_100/Q0                    tco                   0.198       2.998 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.239       3.237         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [7]
 CLMS_46_101/M2                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D

 Data arrival time                                                   3.237         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.309%), Route: 0.239ns(54.691%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.482       5.961         ntclkbufg_1      
 CLMS_46_101/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000       5.961                          
 clock uncertainty                                       0.150       6.111                          

 Hold time                                              -0.003       6.108                          

 Data required time                                                  6.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.108                          
 Data arrival time                                                  -3.237                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.871                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.955
  Launch Clock Delay      :  2.794
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.283       2.794         cmos_pclk_g      
 CLMA_54_92/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_54_92/Q0                     tco                   0.198       2.992 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.239       3.231         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [3]
 CLMA_50_93/M0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                                   3.231         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.309%), Route: 0.239ns(54.691%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.476       5.955         ntclkbufg_1      
 CLMA_50_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       5.955                          
 clock uncertainty                                       0.150       6.105                          

 Hold time                                              -0.003       6.102                          

 Data required time                                                  6.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.102                          
 Data arrival time                                                  -3.231                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.871                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.976
  Launch Clock Delay      :  2.816
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.305       2.816         cmos_pclk_g      
 CLMA_42_121/CLK                                                           r       cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/CLK

 CLMA_42_121/Q2                    tco                   0.198       3.014 r       cmos_write_req_gen_m0/read_addr_index[0]/opit_0_inv/Q
                                   net (fanout=1)        0.244       3.258         read_addr_index[0]
 CLMA_42_117/M1                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/opit_0_inv/D

 Data arrival time                                                   3.258         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.796%), Route: 0.244ns(55.204%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.497       5.976         ntclkbufg_1      
 CLMA_42_117/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.976                          
 clock uncertainty                                       0.150       6.126                          

 Hold time                                              -0.003       6.123                          

 Data required time                                                  6.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.123                          
 Data arrival time                                                  -3.258                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.865                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.177
  Launch Clock Delay      :  5.930
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.455     205.922         video_clk        
 CLMA_26_192/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_26_192/Q0                    tco                   0.206     206.128 f       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.658     206.786         read_req         
 CLMA_26_156/M2                                                            f       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                 206.786         Logic Levels: 0  
                                                                                   Logic: 0.206ns(23.843%), Route: 0.658ns(76.157%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.282     205.177         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.416     205.593                          
 clock uncertainty                                      -0.150     205.443                          

 Setup time                                             -0.035     205.408                          

 Data required time                                                205.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.408                          
 Data arrival time                                                -206.786                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.378                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.372  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.162
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.475     205.942         video_clk        
 CLMA_14_201/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_14_201/Q1                    tco                   0.206     206.148 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.430     206.578         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_22_196/M3                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D

 Data arrival time                                                 206.578         Logic Levels: 0  
                                                                                   Logic: 0.206ns(32.390%), Route: 0.430ns(67.610%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.267     205.162         ntclkbufg_1      
 CLMA_22_196/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.416     205.578                          
 clock uncertainty                                      -0.150     205.428                          

 Setup time                                             -0.035     205.393                          

 Data required time                                                205.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.393                          
 Data arrival time                                                -206.578                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.185                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.375  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.159
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.475     205.942         video_clk        
 CLMA_14_201/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_14_201/Q0                    tco                   0.209     206.151 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.416     206.567         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_14_188/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D

 Data arrival time                                                 206.567         Logic Levels: 0  
                                                                                   Logic: 0.209ns(33.440%), Route: 0.416ns(66.560%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.264     205.159         ntclkbufg_1      
 CLMA_14_188/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.416     205.575                          
 clock uncertainty                                      -0.150     205.425                          

 Setup time                                             -0.027     205.398                          

 Data required time                                                205.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.398                          
 Data arrival time                                                -206.567                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.169                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.372  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.939
  Launch Clock Delay      :  5.151
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.259       5.151         video_clk        
 CLMA_26_176/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_26_176/Q1                    tco                   0.198       5.349 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.239       5.588         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_26_172/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                   5.588         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.309%), Route: 0.239ns(54.691%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.460       5.939         ntclkbufg_1      
 CLMA_26_172/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.416       5.523                          
 clock uncertainty                                       0.150       5.673                          

 Hold time                                              -0.003       5.670                          

 Data required time                                                  5.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.670                          
 Data arrival time                                                  -5.588                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.082                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.375  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.938
  Launch Clock Delay      :  5.147
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.255       5.147         video_clk        
 CLMA_30_192/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_30_192/Q3                    tco                   0.198       5.345 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.249       5.594         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMA_22_193/M1                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D

 Data arrival time                                                   5.594         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.295%), Route: 0.249ns(55.705%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.459       5.938         ntclkbufg_1      
 CLMA_22_193/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.416       5.522                          
 clock uncertainty                                       0.150       5.672                          

 Hold time                                              -0.003       5.669                          

 Data required time                                                  5.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.669                          
 Data arrival time                                                  -5.594                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.075                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.369  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.931
  Launch Clock Delay      :  5.146
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.254       5.146         video_clk        
 CLMA_26_180/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_26_180/Q1                    tco                   0.198       5.344 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.245       5.589         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_30_176/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                   5.589         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.695%), Route: 0.245ns(55.305%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.452       5.931         ntclkbufg_1      
 CLMA_30_176/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.416       5.515                          
 clock uncertainty                                       0.150       5.665                          

 Hold time                                              -0.003       5.662                          

 Data required time                                                  5.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.662                          
 Data arrival time                                                  -5.589                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.073                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[29]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.977
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.501       5.977         ntclkbufg_0      
 CLMA_26_12/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_12/Q3                     tco                   0.209       6.186 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.695       6.881         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_42_1/Y1                      td                    0.221       7.102 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.243       7.345         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23500
 CLMA_42_1/Y2                      td                    0.132       7.477 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.865       8.342         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_30_36/Y1                     td                    0.135       8.477 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[6]_3/gateop_perm/Z
                                   net (fanout=40)       1.045       9.522         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19816
 CLMA_38_96/Y3                     td                    0.185       9.707 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[29]/gateop_perm/Z
                                   net (fanout=1)        1.819      11.526         u_ipsl_hmic_h_top/ddrc_pwdata [29]
 HMEMC_16_1/SRB_IOL2_TX_DATA[2]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[29]

 Data arrival time                                                  11.526         Logic Levels: 4  
                                                                                   Logic: 0.882ns(15.895%), Route: 4.667ns(84.105%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -0.494      25.298                          

 Data required time                                                 25.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.298                          
 Data arrival time                                                 -11.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.977
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.501       5.977         ntclkbufg_0      
 CLMA_26_12/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_12/Q3                     tco                   0.209       6.186 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.695       6.881         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_42_1/Y1                      td                    0.221       7.102 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.243       7.345         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23500
 CLMA_42_1/Y2                      td                    0.132       7.477 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.865       8.342         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_30_36/Y1                     td                    0.135       8.477 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[6]_3/gateop_perm/Z
                                   net (fanout=40)       1.074       9.551         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19816
 CLMS_38_89/Y3                     td                    0.217       9.768 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[0]/gateop_perm/Z
                                   net (fanout=1)        1.252      11.020         u_ipsl_hmic_h_top/ddrc_pwdata [0]
 HMEMC_16_1/SRB_IOL4_CE                                                    f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[0]

 Data arrival time                                                  11.020         Logic Levels: 4  
                                                                                   Logic: 0.914ns(18.124%), Route: 4.129ns(81.876%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -0.770      25.022                          

 Data required time                                                 25.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.022                          
 Data arrival time                                                 -11.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.002                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.977
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.501       5.977         ntclkbufg_0      
 CLMA_26_12/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_12/Q3                     tco                   0.209       6.186 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.695       6.881         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_42_1/Y1                      td                    0.221       7.102 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.243       7.345         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23500
 CLMA_42_1/Y2                      td                    0.132       7.477 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.865       8.342         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_30_36/Y1                     td                    0.135       8.477 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[6]_3/gateop_perm/Z
                                   net (fanout=40)       0.884       9.361         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19816
 CLMA_30_69/Y3                     td                    0.185       9.546 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[6]/gateop_perm/Z
                                   net (fanout=1)        0.870      10.416         u_ipsl_hmic_h_top/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                  10.416         Logic Levels: 4  
                                                                                   Logic: 0.882ns(19.869%), Route: 3.557ns(80.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.248      24.544                          

 Data required time                                                 24.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.544                          
 Data arrival time                                                 -10.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[1]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[2]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.965
  Launch Clock Delay      :  5.185
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.292       5.185         ntclkbufg_0      
 CLMA_54_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[1]/opit_0_inv/CLK

 CLMA_54_20/Q2                     tco                   0.197       5.382 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[1]/opit_0_inv/Q
                                   net (fanout=5)        0.139       5.521         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [1]
 CLMA_54_20/CD                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[2]/opit_0_inv/D

 Data arrival time                                                   5.521         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.489       5.965         ntclkbufg_0      
 CLMA_54_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[2]/opit_0_inv/CLK
 clock pessimism                                        -0.779       5.186                          
 clock uncertainty                                       0.000       5.186                          

 Hold time                                               0.027       5.213                          

 Data required time                                                  5.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.213                          
 Data arrival time                                                  -5.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.984
  Launch Clock Delay      :  5.205
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.312       5.205         ntclkbufg_0      
 CLMA_66_12/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/CLK

 CLMA_66_12/Q0                     tco                   0.198       5.403 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/Q
                                   net (fanout=3)        0.143       5.546         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [1]
 CLMS_66_13/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/D

 Data arrival time                                                   5.546         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.508       5.984         ntclkbufg_0      
 CLMS_66_13/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.231                          
 clock uncertainty                                       0.000       5.231                          

 Hold time                                              -0.003       5.228                          

 Data required time                                                  5.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.228                          
 Data arrival time                                                  -5.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.976
  Launch Clock Delay      :  5.187
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.294       5.187         ntclkbufg_0      
 CLMS_38_13/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_13/Q0                     tco                   0.197       5.384 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.110       5.494         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt [1]
 CLMS_38_5/A4                                                              f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.494         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.169%), Route: 0.110ns(35.831%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.500       5.976         ntclkbufg_0      
 CLMS_38_5/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.753       5.223                          
 clock uncertainty                                       0.000       5.223                          

 Hold time                                              -0.055       5.168                          

 Data required time                                                  5.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.168                          
 Data arrival time                                                  -5.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.882  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.225      22.300         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_50_32/Y2                     td                    0.312      22.612 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.436      23.048         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_50_20/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.048         Logic Levels: 1  
                                                                                   Logic: 1.603ns(49.112%), Route: 1.661ns(50.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.289      25.182         ntclkbufg_0      
 CLMA_50_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.666                          
 clock uncertainty                                      -0.150      25.516                          

 Setup time                                             -0.223      25.293                          

 Data required time                                                 25.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.293                          
 Data arrival time                                                 -23.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.882  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.225      22.300         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_50_32/Y2                     td                    0.312      22.612 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.436      23.048         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_50_20/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.048         Logic Levels: 1  
                                                                                   Logic: 1.603ns(49.112%), Route: 1.661ns(50.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.289      25.182         ntclkbufg_0      
 CLMA_50_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.666                          
 clock uncertainty                                      -0.150      25.516                          

 Setup time                                             -0.223      25.293                          

 Data required time                                                 25.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.293                          
 Data arrival time                                                 -23.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.882  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.225      22.300         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_50_32/Y2                     td                    0.312      22.612 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.436      23.048         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_50_20/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.048         Logic Levels: 1  
                                                                                   Logic: 1.603ns(49.112%), Route: 1.661ns(50.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.289      25.182         ntclkbufg_0      
 CLMA_50_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.666                          
 clock uncertainty                                      -0.150      25.516                          

 Setup time                                             -0.223      25.293                          

 Data required time                                                 25.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.293                          
 Data arrival time                                                 -23.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.945
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.046      25.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.718      25.925         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_40/M3                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  25.925         Logic Levels: 0  
                                                                                   Logic: 1.046ns(59.297%), Route: 0.718ns(40.703%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.469      25.945         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.484      25.461                          
 clock uncertainty                                       0.150      25.611                          

 Hold time                                              -0.003      25.608                          

 Data required time                                                 25.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.608                          
 Data arrival time                                                 -25.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.931
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.148 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.918      26.066         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_42_41/A1                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  26.066         Logic Levels: 0  
                                                                                   Logic: 0.987ns(51.811%), Route: 0.918ns(48.189%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.455      25.931         ntclkbufg_0      
 CLMA_42_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.447                          
 clock uncertainty                                       0.150      25.597                          

 Hold time                                              -0.110      25.487                          

 Data required time                                                 25.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.487                          
 Data arrival time                                                 -26.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.944
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.148 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        1.022      26.170         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_46_32/A4                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.170         Logic Levels: 0  
                                                                                   Logic: 0.987ns(49.129%), Route: 1.022ns(50.871%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.468      25.944         ntclkbufg_0      
 CLMA_46_32/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.460                          
 clock uncertainty                                       0.150      25.610                          

 Hold time                                              -0.044      25.566                          

 Data required time                                                 25.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.566                          
 Data arrival time                                                 -26.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.936
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.460       5.936         ntclkbufg_0      
 CLMA_42_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_42_36/Q1                     tco                   0.209       6.145 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.923       7.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.068         Logic Levels: 0  
                                                                                   Logic: 0.209ns(18.463%), Route: 0.923ns(81.537%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.588       8.907                          

 Data required time                                                  8.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.907                          
 Data arrival time                                                  -7.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.839                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.939
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.463       5.939         ntclkbufg_0      
 CLMA_38_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_38_36/Q0                     tco                   0.209       6.148 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.782       6.930         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_68/Y3                     td                    0.221       7.151 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.451       7.602         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.602         Logic Levels: 1  
                                                                                   Logic: 0.430ns(25.857%), Route: 1.233ns(74.143%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.051       9.444                          

 Data required time                                                  9.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.444                          
 Data arrival time                                                  -7.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.936
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.460       5.936         ntclkbufg_0      
 CLMA_42_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_36/Q0                     tco                   0.206       6.142 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.836       6.978         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.978         Logic Levels: 0  
                                                                                   Logic: 0.206ns(19.770%), Route: 0.836ns(80.230%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.541       8.954                          

 Data required time                                                  8.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.954                          
 Data arrival time                                                  -6.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.976                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.862  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.162
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.269       5.162         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMA_30_41/Q0                     tco                   0.197       5.359 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.585       5.944         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   5.944         Logic Levels: 0  
                                                                                   Logic: 0.197ns(25.192%), Route: 0.585ns(74.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.509       4.959                          

 Data required time                                                  4.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.959                          
 Data arrival time                                                  -5.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.985                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.862  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.162
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.269       5.162         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_41/Q1                     tco                   0.198       5.360 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.671       6.031         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   6.031         Logic Levels: 0  
                                                                                   Logic: 0.198ns(22.785%), Route: 0.671ns(77.215%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.526       4.976                          

 Data required time                                                  4.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.976                          
 Data arrival time                                                  -6.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.869  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.169
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.276       5.169         ntclkbufg_0      
 CLMS_38_29/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMS_38_29/Q1                     tco                   0.198       5.367 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.763       6.130         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   6.130         Logic Levels: 0  
                                                                                   Logic: 0.198ns(20.604%), Route: 0.763ns(79.396%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.529       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                  -6.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[7]/opit_0_inv_MUX8TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.160
  Launch Clock Delay      :  5.972
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.496       5.972         ntclkbufg_0      
 CLMA_38_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_8/Q3                      tco                   0.206       6.178 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=69)       5.379      11.557         nt_ddr_init_done 
 CLMA_146_369/RS                                                           f       i2c_config_m0/i2c_master_top_m0/txr[7]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  11.557         Logic Levels: 0  
                                                                                   Logic: 0.206ns(3.688%), Route: 5.379ns(96.312%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.351      23.160         sys_clk_g        
 CLMA_146_369/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[7]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.258      23.418                          
 clock uncertainty                                      -0.050      23.368                          

 Recovery time                                          -0.212      23.156                          

 Data required time                                                 23.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.156                          
 Data arrival time                                                 -11.557                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.599                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_MUX8TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.599  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.115
  Launch Clock Delay      :  5.972
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.496       5.972         ntclkbufg_0      
 CLMA_38_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_8/Q3                      tco                   0.206       6.178 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=69)       5.300      11.478         nt_ddr_init_done 
 CLMA_126_344/RS                                                           f       i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  11.478         Logic Levels: 0  
                                                                                   Logic: 0.206ns(3.741%), Route: 5.300ns(96.259%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.306      23.115         sys_clk_g        
 CLMA_126_344/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.258      23.373                          
 clock uncertainty                                      -0.050      23.323                          

 Recovery time                                          -0.212      23.111                          

 Data required time                                                 23.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.111                          
 Data arrival time                                                 -11.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.633                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.573  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.141
  Launch Clock Delay      :  5.972
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.496       5.972         ntclkbufg_0      
 CLMA_38_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_8/Q3                      tco                   0.206       6.178 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=69)       5.303      11.481         nt_ddr_init_done 
 CLMA_146_352/RS                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.481         Logic Levels: 0  
                                                                                   Logic: 0.206ns(3.739%), Route: 5.303ns(96.261%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.332      23.141         sys_clk_g        
 CLMA_146_352/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.258      23.399                          
 clock uncertainty                                      -0.050      23.349                          

 Recovery time                                          -0.212      23.137                          

 Data required time                                                 23.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.137                          
 Data arrival time                                                 -11.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.894  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.556
  Launch Clock Delay      :  5.192
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.299       5.192         ntclkbufg_0      
 CLMA_38_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_8/Q3                      tco                   0.198       5.390 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=69)       3.090       8.480         nt_ddr_init_done 
 CLMA_146_213/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/RS

 Data arrival time                                                   8.480         Logic Levels: 0  
                                                                                   Logic: 0.198ns(6.022%), Route: 3.090ns(93.978%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.489       3.556         sys_clk_g        
 CLMA_146_213/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.298                          
 clock uncertainty                                       0.050       3.348                          

 Removal time                                           -0.195       3.153                          

 Data required time                                                  3.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.153                          
 Data arrival time                                                  -8.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.894  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.556
  Launch Clock Delay      :  5.192
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.299       5.192         ntclkbufg_0      
 CLMA_38_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_8/Q3                      tco                   0.198       5.390 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=69)       3.090       8.480         nt_ddr_init_done 
 CLMA_146_212/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/RS

 Data arrival time                                                   8.480         Logic Levels: 0  
                                                                                   Logic: 0.198ns(6.022%), Route: 3.090ns(93.978%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.489       3.556         sys_clk_g        
 CLMA_146_212/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.298                          
 clock uncertainty                                       0.050       3.348                          

 Removal time                                           -0.195       3.153                          

 Data required time                                                  3.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.153                          
 Data arrival time                                                  -8.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.894  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.556
  Launch Clock Delay      :  5.192
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.299       5.192         ntclkbufg_0      
 CLMA_38_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_8/Q3                      tco                   0.198       5.390 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=69)       3.090       8.480         nt_ddr_init_done 
 CLMA_146_213/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/RS

 Data arrival time                                                   8.480         Logic Levels: 0  
                                                                                   Logic: 0.198ns(6.022%), Route: 3.090ns(93.978%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.489       3.556         sys_clk_g        
 CLMA_146_213/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.298                          
 clock uncertainty                                       0.050       3.348                          

 Removal time                                           -0.195       3.153                          

 Data required time                                                  3.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.153                          
 Data arrival time                                                  -8.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.327                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.777
  Launch Clock Delay      :  5.983
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.504       5.983         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.209       6.192 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.730       6.922         frame_read_write_m0/write_fifo_aclr
 CLMA_50_81/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/RS

 Data arrival time                                                   6.922         Logic Levels: 0  
                                                                                   Logic: 0.209ns(22.258%), Route: 0.730ns(77.742%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.266      12.777         cmos_pclk_g      
 CLMA_50_81/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      12.777                          
 clock uncertainty                                      -0.050      12.727                          

 Recovery time                                          -0.223      12.504                          

 Data required time                                                 12.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.504                          
 Data arrival time                                                  -6.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.582                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.777
  Launch Clock Delay      :  5.983
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.504       5.983         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.209       6.192 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.730       6.922         frame_read_write_m0/write_fifo_aclr
 CLMA_50_81/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/RS

 Data arrival time                                                   6.922         Logic Levels: 0  
                                                                                   Logic: 0.209ns(22.258%), Route: 0.730ns(77.742%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.266      12.777         cmos_pclk_g      
 CLMA_50_81/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      12.777                          
 clock uncertainty                                      -0.050      12.727                          

 Recovery time                                          -0.223      12.504                          

 Data required time                                                 12.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.504                          
 Data arrival time                                                  -6.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.582                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.777
  Launch Clock Delay      :  5.983
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.504       5.983         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.209       6.192 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.730       6.922         frame_read_write_m0/write_fifo_aclr
 CLMA_50_81/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS

 Data arrival time                                                   6.922         Logic Levels: 0  
                                                                                   Logic: 0.209ns(22.258%), Route: 0.730ns(77.742%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.266      12.777         cmos_pclk_g      
 CLMA_50_81/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                         0.000      12.777                          
 clock uncertainty                                      -0.050      12.727                          

 Recovery time                                          -0.223      12.504                          

 Data required time                                                 12.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.504                          
 Data arrival time                                                  -6.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.582                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.980  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.222
  Launch Clock Delay      :  5.202
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.307       5.202         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.198       5.400 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.359       5.759         frame_read_write_m0/write_fifo_aclr
 CLMS_54_105/RS                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.759         Logic Levels: 0  
                                                                                   Logic: 0.198ns(35.548%), Route: 0.359ns(64.452%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.493       3.222         cmos_pclk_g      
 CLMS_54_105/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.222                          
 clock uncertainty                                       0.050       3.272                          

 Removal time                                           -0.195       3.077                          

 Data required time                                                  3.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.077                          
 Data arrival time                                                  -5.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.682                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.988  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.214
  Launch Clock Delay      :  5.202
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.307       5.202         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.197       5.399 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.363       5.762         frame_read_write_m0/write_fifo_aclr
 CLMA_50_100/RS                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.762         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.179%), Route: 0.363ns(64.821%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.485       3.214         cmos_pclk_g      
 CLMA_50_100/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.214                          
 clock uncertainty                                       0.050       3.264                          

 Removal time                                           -0.186       3.078                          

 Data required time                                                  3.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.078                          
 Data arrival time                                                  -5.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.684                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.995  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.207
  Launch Clock Delay      :  5.202
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.307       5.202         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.198       5.400 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.460       5.860         frame_read_write_m0/write_fifo_aclr
 CLMA_42_96/RSCO                   td                    0.092       5.952 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.952         _N275            
 CLMA_42_100/RSCI                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RS

 Data arrival time                                                   5.952         Logic Levels: 1  
                                                                                   Logic: 0.290ns(38.667%), Route: 0.460ns(61.333%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.478       3.207         cmos_pclk_g      
 CLMA_42_100/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
 clock pessimism                                         0.000       3.207                          
 clock uncertainty                                       0.050       3.257                          

 Removal time                                            0.000       3.257                          

 Data required time                                                  3.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.257                          
 Data arrival time                                                  -5.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.695                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.371  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.170
  Launch Clock Delay      :  5.957
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.478   19035.957         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_156/Q0                    tco                   0.209   19036.166 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       0.865   19037.031         frame_read_write_m0/read_fifo_aclr
 CLMA_14_189/RSCO                  td                    0.094   19037.125 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19037.125         _N209            
 CLMA_14_193/RSCO                  td                    0.078   19037.203 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19037.203         _N208            
 CLMA_14_197/RSCO                  td                    0.078   19037.281 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000   19037.281         _N207            
 CLMA_14_201/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                               19037.281         Logic Levels: 3  
                                                                                   Logic: 0.459ns(34.668%), Route: 0.865ns(65.332%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.278   19035.178         video_clk        
 CLMA_14_201/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.416   19035.594                          
 clock uncertainty                                      -0.150   19035.444                          

 Recovery time                                           0.000   19035.444                          

 Data required time                                              19035.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.444                          
 Data arrival time                                              -19037.281                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.837                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.371  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.170
  Launch Clock Delay      :  5.957
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.478   19035.957         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_156/Q0                    tco                   0.209   19036.166 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       0.865   19037.031         frame_read_write_m0/read_fifo_aclr
 CLMA_14_189/RSCO                  td                    0.094   19037.125 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19037.125         _N209            
 CLMA_14_193/RSCO                  td                    0.078   19037.203 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19037.203         _N208            
 CLMA_14_197/RSCO                  td                    0.078   19037.281 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000   19037.281         _N207            
 CLMA_14_201/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                               19037.281         Logic Levels: 3  
                                                                                   Logic: 0.459ns(34.668%), Route: 0.865ns(65.332%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.278   19035.178         video_clk        
 CLMA_14_201/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.416   19035.594                          
 clock uncertainty                                      -0.150   19035.444                          

 Recovery time                                           0.000   19035.444                          

 Data required time                                              19035.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.444                          
 Data arrival time                                              -19037.281                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.837                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.156
  Launch Clock Delay      :  5.957
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.478   19035.957         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_156/Q0                    tco                   0.209   19036.166 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       0.865   19037.031         frame_read_write_m0/read_fifo_aclr
 CLMA_14_189/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                               19037.031         Logic Levels: 0  
                                                                                   Logic: 0.209ns(19.460%), Route: 0.865ns(80.540%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.264   19035.164         video_clk        
 CLMA_14_189/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.416   19035.580                          
 clock uncertainty                                      -0.150   19035.430                          

 Recovery time                                          -0.223   19035.207                          

 Data required time                                              19035.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.207                          
 Data arrival time                                              -19037.031                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.824                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.930
  Launch Clock Delay      :  5.177
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.282   19235.177         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_156/Q0                    tco                   0.198   19235.375 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       0.455   19235.830         frame_read_write_m0/read_fifo_aclr
 CLMA_26_168/RSCO                  td                    0.092   19235.922 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=2)        0.000   19235.922         _N213            
 CLMA_26_172/RSCO                  td                    0.071   19235.993 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000   19235.993         _N212            
 CLMA_26_176/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                               19235.993         Logic Levels: 2  
                                                                                   Logic: 0.361ns(44.240%), Route: 0.455ns(55.760%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.455   19235.930         video_clk        
 CLMA_26_176/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.416   19235.514                          
 clock uncertainty                                       0.150   19235.664                          

 Removal time                                            0.000   19235.664                          

 Data required time                                              19235.664                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.664                          
 Data arrival time                                              -19235.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.930
  Launch Clock Delay      :  5.177
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.282   19235.177         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_156/Q0                    tco                   0.198   19235.375 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       0.455   19235.830         frame_read_write_m0/read_fifo_aclr
 CLMA_26_168/RSCO                  td                    0.092   19235.922 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=2)        0.000   19235.922         _N213            
 CLMA_26_172/RSCO                  td                    0.071   19235.993 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000   19235.993         _N212            
 CLMA_26_176/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                               19235.993         Logic Levels: 2  
                                                                                   Logic: 0.361ns(44.240%), Route: 0.455ns(55.760%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.455   19235.930         video_clk        
 CLMA_26_176/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.416   19235.514                          
 clock uncertainty                                       0.150   19235.664                          

 Removal time                                            0.000   19235.664                          

 Data required time                                              19235.664                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.664                          
 Data arrival time                                              -19235.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.940
  Launch Clock Delay      :  5.177
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.282   19235.177         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_156/Q0                    tco                   0.198   19235.375 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       0.455   19235.830         frame_read_write_m0/read_fifo_aclr
 CLMA_26_168/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS

 Data arrival time                                               19235.830         Logic Levels: 0  
                                                                                   Logic: 0.198ns(30.322%), Route: 0.455ns(69.678%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5081)     1.465   19235.940         video_clk        
 CLMA_26_168/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                        -0.416   19235.524                          
 clock uncertainty                                       0.150   19235.674                          

 Removal time                                           -0.195   19235.479                          

 Data required time                                              19235.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.479                          
 Data arrival time                                              -19235.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.174
  Launch Clock Delay      :  5.957
  Clock Pessimism Removal :  0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.478       5.957         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_156/Q0                    tco                   0.209       6.166 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       0.992       7.158         frame_read_write_m0/read_fifo_aclr
 CLMS_18_205/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.158         Logic Levels: 0  
                                                                                   Logic: 0.209ns(17.402%), Route: 0.992ns(82.598%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.279      15.174         ntclkbufg_1      
 CLMS_18_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.742      15.916                          
 clock uncertainty                                      -0.150      15.766                          

 Recovery time                                          -0.223      15.543                          

 Data required time                                                 15.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.543                          
 Data arrival time                                                  -7.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.385                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.174
  Launch Clock Delay      :  5.957
  Clock Pessimism Removal :  0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.478       5.957         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_156/Q0                    tco                   0.209       6.166 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       0.992       7.158         frame_read_write_m0/read_fifo_aclr
 CLMS_18_205/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.158         Logic Levels: 0  
                                                                                   Logic: 0.209ns(17.402%), Route: 0.992ns(82.598%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.279      15.174         ntclkbufg_1      
 CLMS_18_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.742      15.916                          
 clock uncertainty                                      -0.150      15.766                          

 Recovery time                                          -0.223      15.543                          

 Data required time                                                 15.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.543                          
 Data arrival time                                                  -7.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.385                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.178
  Launch Clock Delay      :  5.957
  Clock Pessimism Removal :  0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.478       5.957         ntclkbufg_1      
 CLMA_26_156/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_156/Q0                    tco                   0.209       6.166 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=36)       0.865       7.031         frame_read_write_m0/read_fifo_aclr
 CLMA_14_189/RSCO                  td                    0.094       7.125 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.125         _N209            
 CLMA_14_193/RSCO                  td                    0.078       7.203 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.203         _N208            
 CLMA_14_197/RSCO                  td                    0.078       7.281 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       7.281         _N207            
 CLMA_14_201/RSCO                  td                    0.078       7.359 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.359         _N206            
 CLMA_14_205/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.359         Logic Levels: 4  
                                                                                   Logic: 0.537ns(38.302%), Route: 0.865ns(61.698%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.283      15.178         ntclkbufg_1      
 CLMA_14_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.742      15.920                          
 clock uncertainty                                      -0.150      15.770                          

 Recovery time                                           0.000      15.770                          

 Data required time                                                 15.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.770                          
 Data arrival time                                                  -7.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.411                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.973
  Launch Clock Delay      :  5.202
  Clock Pessimism Removal :  -0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.307       5.202         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.197       5.399 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.262       5.661         frame_read_write_m0/write_fifo_aclr
 CLMA_50_109/RS                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS

 Data arrival time                                                   5.661         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.919%), Route: 0.262ns(57.081%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.494       5.973         ntclkbufg_1      
 CLMA_50_109/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                        -0.754       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Removal time                                           -0.186       5.033                          

 Data required time                                                  5.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.033                          
 Data arrival time                                                  -5.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.628                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.973
  Launch Clock Delay      :  5.202
  Clock Pessimism Removal :  -0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.307       5.202         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.197       5.399 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.262       5.661         frame_read_write_m0/write_fifo_aclr
 CLMA_50_109/RS                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/RS

 Data arrival time                                                   5.661         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.919%), Route: 0.262ns(57.081%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.494       5.973         ntclkbufg_1      
 CLMA_50_109/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.754       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Removal time                                           -0.186       5.033                          

 Data required time                                                  5.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.033                          
 Data arrival time                                                  -5.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.628                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.973
  Launch Clock Delay      :  5.202
  Clock Pessimism Removal :  -0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.307       5.202         ntclkbufg_1      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_116/Q0                    tco                   0.197       5.399 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.262       5.661         frame_read_write_m0/write_fifo_aclr
 CLMA_50_109/RS                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/RS

 Data arrival time                                                   5.661         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.919%), Route: 0.262ns(57.081%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.494       5.973         ntclkbufg_1      
 CLMA_50_109/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/CLK
 clock pessimism                                        -0.754       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Removal time                                           -0.186       5.033                          

 Data required time                                                  5.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.033                          
 Data arrival time                                                  -5.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.628                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.203
  Launch Clock Delay      :  5.953
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.477       5.953         ntclkbufg_0      
 CLMS_38_25/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q0                     tco                   0.209       6.162 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=78)       1.075       7.237         u_ipsl_hmic_h_top/global_reset_n
 CLMA_70_17/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/RS

 Data arrival time                                                   7.237         Logic Levels: 0  
                                                                                   Logic: 0.209ns(16.277%), Route: 1.075ns(83.723%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.310      25.203         ntclkbufg_0      
 CLMA_70_17/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/CLK
 clock pessimism                                         0.741      25.944                          
 clock uncertainty                                      -0.150      25.794                          

 Recovery time                                          -0.223      25.571                          

 Data required time                                                 25.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.571                          
 Data arrival time                                                  -7.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[6]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.203
  Launch Clock Delay      :  5.953
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.477       5.953         ntclkbufg_0      
 CLMS_38_25/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q0                     tco                   0.209       6.162 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=78)       1.075       7.237         u_ipsl_hmic_h_top/global_reset_n
 CLMA_70_17/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[6]/opit_0_inv/RS

 Data arrival time                                                   7.237         Logic Levels: 0  
                                                                                   Logic: 0.209ns(16.277%), Route: 1.075ns(83.723%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.310      25.203         ntclkbufg_0      
 CLMA_70_17/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[6]/opit_0_inv/CLK
 clock pessimism                                         0.741      25.944                          
 clock uncertainty                                      -0.150      25.794                          

 Recovery time                                          -0.223      25.571                          

 Data required time                                                 25.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.571                          
 Data arrival time                                                  -7.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[4]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.199
  Launch Clock Delay      :  5.953
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.477       5.953         ntclkbufg_0      
 CLMS_38_25/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q0                     tco                   0.209       6.162 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=78)       0.983       7.145         u_ipsl_hmic_h_top/global_reset_n
 CLMA_70_20/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[4]/opit_0_inv/RS

 Data arrival time                                                   7.145         Logic Levels: 0  
                                                                                   Logic: 0.209ns(17.534%), Route: 0.983ns(82.466%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.306      25.199         ntclkbufg_0      
 CLMA_70_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[4]/opit_0_inv/CLK
 clock pessimism                                         0.741      25.940                          
 clock uncertainty                                      -0.150      25.790                          

 Recovery time                                          -0.223      25.567                          

 Data required time                                                 25.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.567                          
 Data arrival time                                                  -7.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.939
  Launch Clock Delay      :  5.174
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.281       5.174         ntclkbufg_0      
 CLMS_38_25/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q0                     tco                   0.197       5.371 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=78)       0.265       5.636         u_ipsl_hmic_h_top/global_reset_n
 CLMA_38_32/RSCO                   td                    0.092       5.728 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.728         _N446            
 CLMA_38_36/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/RS

 Data arrival time                                                   5.728         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.166%), Route: 0.265ns(47.834%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.463       5.939         ntclkbufg_0      
 CLMA_38_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.186                          
 clock uncertainty                                       0.000       5.186                          

 Removal time                                            0.000       5.186                          

 Data required time                                                  5.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.186                          
 Data arrival time                                                  -5.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.939
  Launch Clock Delay      :  5.174
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.281       5.174         ntclkbufg_0      
 CLMS_38_25/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q0                     tco                   0.197       5.371 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=78)       0.265       5.636         u_ipsl_hmic_h_top/global_reset_n
 CLMA_38_32/RSCO                   td                    0.092       5.728 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.728         _N446            
 CLMA_38_36/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.728         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.166%), Route: 0.265ns(47.834%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.463       5.939         ntclkbufg_0      
 CLMA_38_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.753       5.186                          
 clock uncertainty                                       0.000       5.186                          

 Removal time                                            0.000       5.186                          

 Data required time                                                  5.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.186                          
 Data arrival time                                                  -5.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.962
  Launch Clock Delay      :  5.174
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.281       5.174         ntclkbufg_0      
 CLMS_38_25/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q0                     tco                   0.197       5.371 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=78)       0.345       5.716         u_ipsl_hmic_h_top/global_reset_n
 CLMS_38_13/RSCO                   td                    0.092       5.808 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.808         _N1137           
 CLMS_38_17/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.808         Logic Levels: 1  
                                                                                   Logic: 0.289ns(45.584%), Route: 0.345ns(54.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.486       5.962         ntclkbufg_0      
 CLMS_38_17/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.753       5.209                          
 clock uncertainty                                       0.000       5.209                          

 Removal time                                            0.000       5.209                          

 Data required time                                                  5.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.209                          
 Data arrival time                                                  -5.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.599                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.496       5.972         ntclkbufg_0      
 CLMA_38_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_8/Q3                      tco                   0.206       6.178 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=69)       5.077      11.255         nt_ddr_init_done 
 IOL_151_334/DO                    td                    0.081      11.336 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.336         ddr_init_done_obuf/ntO
 IOBD_152_334/PAD                  td                    1.972      13.308 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.090      13.398         ddr_init_done    
 B12                                                                       f       ddr_init_done (port)

 Data arrival time                                                  13.398         Logic Levels: 2  
                                                                                   Logic: 2.259ns(30.420%), Route: 5.167ns(69.580%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.486       5.962         ntclkbufg_0      
 CLMS_38_17/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_38_17/Q0                     tco                   0.206       6.168 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.840       8.008         nt_ddrphy_rst_done
 IOL_151_10/DO                     td                    0.081       8.089 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.089         ddrphy_rst_done_obuf/ntO
 IOBD_152_10/PAD                   td                    1.972      10.061 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.082      10.143         ddrphy_rst_done  
 P13                                                                       f       ddrphy_rst_done (port)

 Data arrival time                                                  10.143         Logic Levels: 2  
                                                                                   Logic: 2.259ns(54.030%), Route: 1.922ns(45.970%)
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : uart_tx (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.475       3.542         sys_clk_g        
 CLMA_146_201/CLK                                                          r       ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK

 CLMA_146_201/Q0                   tco                   0.206       3.748 f       ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.841       5.589         nt_uart_tx       
 IOL_151_361/DO                    td                    0.081       5.670 f       uart_tx_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.670         uart_tx_obuf/ntO 
 IOBS_152_361/PAD                  td                    2.049       7.719 f       uart_tx_obuf/opit_0/O
                                   net (fanout=1)        0.084       7.803         uart_tx          
 C10                                                                       f       uart_tx (port)   

 Data arrival time                                                   7.803         Logic Levels: 2  
                                                                                   Logic: 2.336ns(54.823%), Route: 1.925ns(45.177%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 15.000 sec
Action report_timing: CPU time elapsed is 13.922 sec
Current time: Wed Jul 20 18:25:55 2022
Action report_timing: Peak memory pool usage is 627,597,312 bytes
Report timing is finished successfully.
