Drill report for panel.kicad_pcb
Created on Mon Apr  3 23:49:23 2023

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'panel.drl' contains
    plated through holes:
    =============================================================
    T1  0.300mm  0.0118"  (774 holes)

    Total plated holes count 774


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T2  1.500mm  0.0591"  (3 holes)

    Total unplated holes count 3
