
Ejercicios2/ejer2-template/out/ejer2-template.elf:     file format elf32-littlearm
Ejercicios2/ejer2-template/out/ejer2-template.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a002259

Program Header:
0x70000001 off    0x0000ab6c vaddr 0x1a002b6c paddr 0x1a002b6c align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00008048 vaddr 0x10000048 paddr 0x10000048 align 2**15
         filesz 0x00000000 memsz 0x0000003c flags rw-
    LOAD off    0x00008000 vaddr 0x1a000000 paddr 0x1a000000 align 2**15
         filesz 0x00002b74 memsz 0x00002b74 flags r-x
    LOAD off    0x00010000 vaddr 0x10000000 paddr 0x1a002b74 align 2**15
         filesz 0x00000044 memsz 0x00000044 flags rw-
private flags = 5000402: [Version5 EABI] [hard-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002b6c  1a000000  1a000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000044  10000000  1a002b74  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00010044  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00010044  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00010044  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00010044  2**2
                  CONTENTS
  6 .bss          0000003c  10000048  10000048  00008048  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00010044  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00010044  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00010044  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00010044  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a002b6c  1a002b6c  0000ab6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  00010044  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  00010044  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  00010044  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  00010044  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  00010044  2**2
                  CONTENTS
 17 .noinit       00000000  10000084  10000084  00010044  2**2
                  CONTENTS
 18 .debug_info   0000d018  00000000  00000000  00010044  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 0000262c  00000000  00000000  0001d05c  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    00004688  00000000  00000000  0001f688  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00000300  00000000  00000000  00023d10  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_macro  0000921a  00000000  00000000  00024010  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_line   000087ef  00000000  00000000  0002d22a  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_str    0001be5d  00000000  00000000  00035a19  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .comment      00000070  00000000  00000000  00051876  2**0
                  CONTENTS, READONLY
 26 .ARM.attributes 00000039  00000000  00000000  000518e6  2**0
                  CONTENTS, READONLY
 27 .debug_frame  00000f70  00000000  00000000  00051920  2**2
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_ranges 000000a0  00000000  00000000  00052890  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000048 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a002b6c l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000084 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 sapi_uart.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 sAPI_program.c
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_datatypes.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a00062c l     F .text	0000002c gpioObtainPinConfig
00000000 l    df *ABS*	00000000 sapi_tick.c
00000000 l    df *ABS*	00000000 sapi_timer.c
1a000970 l     F .text	00000002 errorOcurred
1a000974 l     F .text	00000002 doNothing
1a0029d0 l     O .text	00000030 timer_sd
10000004 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 board.c
1a000e10 l     F .text	00000040 Board_LED_Init
1a002a00 l     O .text	0000000c gpioLEDBits
00000000 l    df *ABS*	00000000 board_sysinit.c
1a002a1c l     O .text	00000060 pinmuxing
1a002a7c l     O .text	0000000c InitClkStates
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
1a0010e8 l     F .text	00000034 Chip_USB_PllSetup
1a002a88 l     O .text	00000014 usbPLLSetup
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a0011ac l     F .text	000000a8 pll_calc_divs
1a001254 l     F .text	00000104 pll_get_frac
1a001358 l     F .text	00000024 Chip_Clock_TestMainPLLMultiplier
1a00137c l     F .text	00000048 Chip_Clock_FindBaseClock
1a0017a4 l     F .text	00000022 Chip_Clock_GetDivRate
1a002a9c l     O .text	0000006c periph_to_base
1000004c l     O .bss	00000008 audio_usb_pll_freq
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 ring_buffer.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a002b14 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 timer_18xx_43xx.c
1a001df8 l     F .text	0000002c Chip_TIMER_GetClockIndex
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a001e7c l     F .text	0000002c Chip_UART_GetIndex
1a001ea8 l     F .text	00000048 Chip_UART_ABIntHandler
1a002b5c l     O .text	00000008 UART_PClock
1a002b64 l     O .text	00000008 UART_BClock
10000054 l     O .bss	00000001 ABsyncSts
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 
1a080000 l       *ABS*	00000000 __top_MFlashA512
1a002b74 l       .ARM.exidx	00000000 __exidx_end
1a002b74 l       .ARM.exidx	00000000 _etext
20008000 l       *ABS*	00000000 __top_RamAHB32
1a002b6c l       .text	00000000 __exidx_start
20010000 l       *ABS*	00000000 __top_RamAHB_ETB16
10008000 l       *ABS*	00000000 __top_RamLoc32
2000c000 l       *ABS*	00000000 __top_RamAHB16
1008a000 l       *ABS*	00000000 __top_RamLoc40
10000084 l       .bss	00000000 _pvHeapStart
1b080000 l       *ABS*	00000000 __top_MFlashB512
1a001474 g     F .text	0000001c Chip_Clock_GetDividerSource
1a002334 g     F .text	0000002e .hidden __gnu_uldivmod_helper
1a000bd8 g     F .text	00000040 TIMER2_IRQHandler
1a000194  w    F .text	00000002 DebugMon_Handler
1a0001a0  w    F .text	00000002 RIT_IRQHandler
1a000a84 g     F .text	00000040 Timer_DeInit
1a0001a0  w    F .text	00000002 ADCHS_IRQHandler
1a002368 g     F .text	0000029c .hidden __divdi3
1a000114 g       .text	00000000 __section_table_start
1a0001a0  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a0001a0  w    F .text	00000002 I2C0_IRQHandler
1a000cbc g     F .text	00000044 uartReadByte
1a00111c g     F .text	00000034 Chip_USB0_Init
1a001f80 g     F .text	00000010 Chip_UART_CheckBusy
1a0005d0 g     F .text	0000003e delayRead
1a000180  w    F .text	00000002 HardFault_Handler
1a002214 g     F .text	0000000c Chip_UART_GetABEOStatus
1a000000 g       *ABS*	00000000 __vectors_start__
1a001bc4 g     F .text	00000030 RingBuffer_Pop
1a000ebc g     F .text	00000014 Board_UARTPutSTR
1a001858 g     F .text	00000018 Chip_Clock_DisableBaseClock
1a00094c g     F .text	00000024 SysTick_Handler
1a001ffc g     F .text	00000044 Chip_UART_SetBaud
1a0015e4 g     F .text	0000009c Chip_Clock_SetupMainPLLMult
1a0001a0  w    F .text	00000002 SDIO_IRQHandler
1a000ea0 g     F .text	0000001c Board_UARTGetChar
1a0001a0  w    F .text	00000002 ATIMER_IRQHandler
1a000198  w    F .text	00000002 PendSV_Handler
1a00017c  w    F .text	00000002 NMI_Handler
1a000150 g       .text	00000000 __data_section_table_end
1a0001a0  w    F .text	00000002 I2C1_IRQHandler
1a0001a0  w    F .text	00000002 UART1_IRQHandler
1a0001a0  w    F .text	00000002 GPIO5_IRQHandler
1a0001a0  w    F .text	00000002 CAN1_IRQHandler
1a001a60 g     F .text	00000014 Chip_Clock_EnablePLL
53ff560e g       *ABS*	00000000 __valid_user_code_checksum
1a000fdc g     F .text	00000028 Board_SSP_Init
1a0001a0  w    F .text	00000002 USB1_IRQHandler
1a0001a0  w    F .text	00000002 I2S0_IRQHandler
1a000d30 g     F .text	00000084 waitForReceiveStringOrTimeout
1a000c18 g     F .text	00000040 TIMER3_IRQHandler
1a0018b4 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a000178 g     F .text	00000002 UART0_IRQHandler
1a0001c0 g     F .text	00000012 bss_init
1a001e54 g     F .text	00000028 Chip_TIMER_ExtMatchControlSet
1a0020e4 g     F .text	0000000e Chip_UART_ReadRB
1a001e3c g     F .text	00000018 Chip_TIMER_Reset
1a002870 g     F .text	00000016 memcpy
1a0001a0  w    F .text	00000002 SGPIO_IRQHandler
1a001e30 g     F .text	0000000c Chip_TIMER_DeInit
1a001a20 g     F .text	00000040 Chip_Clock_SetupPLL
1a0022d4 g     F .text	00000000 .hidden __aeabi_uldivmod
10000084 g       .noinit	00000000 _noinit
1a000df0 g     F .text	00000018 uartWriteString
10000080 g     O .bss	00000004 SystemCoreClock
1a001ef0 g     F .text	00000050 Chip_UART_Init
1a0001a0  w    F .text	00000002 ADC0_IRQHandler
1a001b34 g     F .text	00000090 RingBuffer_InsertMult
1a0005b0 g     F .text	00000020 delayConfig
1a00018c  w    F .text	00000002 UsageFault_Handler
1a0019a4 g     F .text	0000004c Chip_Clock_GetRate
1a0001a0  w    F .text	00000002 GPIO6_IRQHandler
10000070 g     O .bss	00000008 tickCounter
1a00104c g     F .text	00000074 Board_SetupClocking
1a001df0 g     F .text	00000008 Chip_SystemInit
1a002a18 g     O .text	00000004 ExtRateIn
1a0001a0  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000940 g     F .text	0000000c tickWrite
1a001af0 g     F .text	00000002 Chip_GPIO_DeInit
1a0001a0  w    F .text	00000002 GPIO1_IRQHandler
1a0008bc g     F .text	00000078 tickConfig
1a001150 g     F .text	00000048 Chip_USB1_Init
1a0001a0  w    F .text	00000002 SSP0_IRQHandler
1a000658 g     F .text	0000019c gpioConfig
1a0002fc g     O .text	00000004 CRP_WORD
1a001ddc g     F .text	00000014 Chip_SetupIrcClocking
1a002604 g     F .text	0000026a .hidden __udivdi3
1a0001a0  w    F .text	00000002 ADC1_IRQHandler
1a001b04 g     F .text	00000030 RingBuffer_Insert
1a000f64 g     F .text	00000028 Board_Init
10000048 g     O .bss	00000001 state
1a000114 g       .text	00000000 __data_section_table
1a0001a0  w    F .text	00000002 RTC_IRQHandler
10000084 g       .bss	00000000 _ebss
1a000b60 g     F .text	0000003c TIMER0_IRQHandler
1a0001a0  w    F .text	00000002 SPI_IRQHandler
1a0001a0  w    F .text	00000002 LCD_IRQHandler
1a0013c4 g     F .text	0000004c Chip_Clock_EnableCrystal
1a0003d4 g     F .text	000000ee boardConfig
1a0001a4 g     F .text	0000001a data_init
1a000b9c g     F .text	0000003c TIMER1_IRQHandler
1a001420 g     F .text	00000054 Chip_Clock_SetDivider
1a000e08 g     F .text	00000002 UART2_IRQHandler
1a00173c g     F .text	00000068 Chip_Clock_GetMainPLLHz
1a001f40 g     F .text	0000001c Chip_UART_DeInit
1a0004c4 g     F .text	00000004 sAPI_NullFuncPtr
1a000d00 g     F .text	00000030 uartWriteByte
1a0008a4 g     F .text	00000016 gpioToggle
1a0001a0  w    F .text	00000002 GPIO2_IRQHandler
1a001410 g     F .text	00000010 Chip_Clock_DisableCrystal
1a00197c g     F .text	00000014 Chip_Clock_StartPowerDown
1a000978 g     F .text	0000010c Timer_Init
1a000ac4 g     F .text	00000008 Timer_microsecondsToTicks
1a001890 g     F .text	00000024 Chip_Clock_GetBaseClock
1a001a88 g     F .text	0000000c Chip_Clock_GetPLLStatus
1a002040 g     F .text	00000024 Chip_UART_RXIntHandlerRB
1a0020a0 g     F .text	00000042 Chip_UART_SendRB
10000048 g       .bss	00000000 _bss
1a0001a0  w    F .text	00000002 I2S1_IRQHandler
1a001680 g     F .text	000000bc Chip_Clock_SetupMainPLLHz
1a001aec g     F .text	00000002 Chip_GPIO_Init
1a002a14 g     O .text	00000004 OscRateIn
1a000f8c g     F .text	00000024 Board_I2C_Init
10000084 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a000f40 g     F .text	00000024 Board_ENET_GetMacADDR
1a0004c8 g     F .text	00000052 delayInaccurate
1a0001a0  w    F .text	00000002 SSP1_IRQHandler
1a001e24 g     F .text	0000000c Chip_TIMER_Init
1a001870 g     F .text	00000020 Chip_Clock_IsBaseClockEnabled
1a000178 g       .text	00000000 __bss_section_table_end
1a00180c g     F .text	00000034 Chip_Clock_GetBaseClockOpts
10000058 g     O .bss	00000018 blinkyDelay
1a002364  w    F .text	00000002 .hidden __aeabi_ldiv0
1a001bf4 g     F .text	00000082 RingBuffer_PopMult
1a0001a0  w    F .text	00000002 USB0_IRQHandler
1a001948 g     F .text	00000034 Chip_Clock_Disable
1a0001a0  w    F .text	00000002 GPIO3_IRQHandler
1a000b04 g     F .text	00000044 Timer_DisableCompareMatch
1a000e8c g     F .text	00000014 Board_UARTPutChar
1a001f5c g     F .text	00000022 Chip_UART_Send
1a0001a0  w    F .text	00000002 SCT_IRQHandler
1a0019f0 g     F .text	00000030 Chip_Clock_GetEMCRate
1a0020f4 g     F .text	00000036 Chip_UART_IRQRBHandler
1a001490 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a002886 g     F .text	00000010 memset
1a000184  w    F .text	00000002 MemManage_Handler
1a000380 g     F .text	00000054 main
1a001fb4 g     F .text	00000022 Chip_UART_Read
1a0001a0  w    F .text	00000002 WDT_IRQHandler
1a000190  w    F .text	00000002 SVC_Handler
1a000acc g     F .text	00000038 Timer_EnableCompareMatch
1a001dc8 g     F .text	00000014 Chip_SetupXtalClocking
1a000f28 g     F .text	00000016 Board_LED_Toggle
1a0001a0  w    F .text	00000002 GPIO7_IRQHandler
1a0018c0 g     F .text	0000003c Chip_Clock_EnableOpts
1a002898 g     O .text	00000136 gpioPinsConfig
1a0014ac g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a001a94 g     F .text	00000058 fpuInit
1a000ef8 g     F .text	00000030 Board_LED_Test
1a001564 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a0010cc g     F .text	0000001c SystemInit
1a0001a0  w    F .text	00000002 SPIFI_IRQHandler
1a000578 g     F .text	00000038 delay
1a0001a0  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a001930 g     F .text	00000018 Chip_Clock_RTCEnable
1a0007f4 g     F .text	00000058 gpioWrite
1a001f90 g     F .text	00000024 Chip_UART_SendBlocking
1a001018 g     F .text	00000034 Board_SetupMuxing
1a00212c g     F .text	000000e8 Chip_UART_SetBaudFDR
1a000934 g     F .text	0000000c tickRead
10000078 g     O .bss	00000008 tickRateMS
1a0001a0  w    F .text	00000002 ETH_IRQHandler
10000000 g     O .data	00000004 tickHookFunction
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a000db4 g     F .text	0000003a waitForReceiveStringOrTimeoutBlocking
1a0001a0  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a000178 g       .text	00000000 __section_table_end
1a000c58 g     F .text	00000064 uartConfig
1a0001a0  w    F .text	00000002 GINT0_IRQHandler
1a0001a0  w    F .text	00000002 DAC_IRQHandler
1a000e64 g     F .text	00000028 Board_Debug_Init
10000044 g       .data	00000000 _edata
1a0001a0  w    F .text	00000002 M0SUB_IRQHandler
1a002220 g     F .text	00000038 Chip_UART_ABCmd
1a000300 g     F .text	00000080 fsmBlinky
1a001c78 g     F .text	00000150 Chip_SetupCoreClock
1a0001a0  w    F .text	00000002 GPIO0_IRQHandler
1a000fb0 g     F .text	0000002c Board_SDMMC_Init
1a000000 g     O .text	00000114 g_pfnVectors
1a002258 g     F .text	0000007c ResetISR
1a001198 g     F .text	00000014 SystemCoreClockUpdate
1a001004 g     F .text	00000014 Board_DAC_Init
1a0001a0  w    F .text	00000002 DMA_IRQHandler
1a0001a0  w    F .text	00000002 EVRT_IRQHandler
1a001af4 g     F .text	00000010 RingBuffer_Init
1a00051c g     F .text	0000005a delayInaccurateUs
1a002364  w    F .text	00000002 .hidden __aeabi_idiv0
1a001a74 g     F .text	00000014 Chip_Clock_DisablePLL
1a001990 g     F .text	00000014 Chip_Clock_ClearPowerDown
1a002064 g     F .text	0000003a Chip_UART_TXIntHandlerRB
1a000188  w    F .text	00000002 BusFault_Handler
1a0018fc g     F .text	00000034 Chip_Clock_Enable
1a000e0c g     F .text	00000002 UART3_IRQHandler
1a000610 g     F .text	0000001c delayWrite
1a0001a0  w    F .text	00000002 MCPWM_IRQHandler
1a002304 g     F .text	0000002e .hidden __gnu_ldivmod_helper
1a000ed0 g     F .text	00000028 Board_LED_Set
1a0001a0  w    F .text	00000002 M0APP_IRQHandler
1a00084c g     F .text	00000058 gpioRead
1a0001a0  w    F .text	00000002 GINT1_IRQHandler
1a000b48 g     F .text	00000018 Timer_SetCompareMatch
1a001fd8 g     F .text	00000024 Chip_UART_ReadBlocking
1a000e50 g     F .text	00000014 Board_UART_Init
1a001840 g     F .text	00000018 Chip_Clock_EnableBaseClock
1a0017c8 g     F .text	00000044 Chip_Clock_SetBaseClock
1a0001a0  w    F .text	00000002 GPIO4_IRQHandler
1a0010c0 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 59 22 00 1a 7d 01 00 1a 81 01 00 1a     ....Y"..}.......
1a000010:	85 01 00 1a 89 01 00 1a 8d 01 00 1a 0e 56 ff 53     .............V.S
	...
1a00002c:	91 01 00 1a 95 01 00 1a 00 00 00 00 99 01 00 1a     ................
1a00003c:	4d 09 00 1a a1 01 00 1a a1 01 00 1a a1 01 00 1a     M...............
1a00004c:	00 00 00 00 a1 01 00 1a a1 01 00 1a a1 01 00 1a     ................
1a00005c:	a1 01 00 1a a1 01 00 1a a1 01 00 1a a1 01 00 1a     ................
1a00006c:	a1 01 00 1a 61 0b 00 1a 9d 0b 00 1a d9 0b 00 1a     ....a...........
1a00007c:	19 0c 00 1a a1 01 00 1a a1 01 00 1a a1 01 00 1a     ................
1a00008c:	a1 01 00 1a a1 01 00 1a a1 01 00 1a a1 01 00 1a     ................
1a00009c:	a1 01 00 1a 79 01 00 1a a1 01 00 1a 09 0e 00 1a     ....y...........
1a0000ac:	0d 0e 00 1a a1 01 00 1a a1 01 00 1a a1 01 00 1a     ................
1a0000bc:	a1 01 00 1a a1 01 00 1a a1 01 00 1a a1 01 00 1a     ................
1a0000cc:	a1 01 00 1a a1 01 00 1a a1 01 00 1a a1 01 00 1a     ................
1a0000dc:	a1 01 00 1a a1 01 00 1a a1 01 00 1a a1 01 00 1a     ................
1a0000ec:	a1 01 00 1a 00 00 00 00 a1 01 00 1a a1 01 00 1a     ................
1a0000fc:	a1 01 00 1a 00 00 00 00 a1 01 00 1a a1 01 00 1a     ................
1a00010c:	a1 01 00 1a a1 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a002b74 	.word	0x1a002b74
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000044 	.word	0x00000044
1a000120:	1a002b74 	.word	0x1a002b74
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a002b74 	.word	0x1a002b74
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a002b74 	.word	0x1a002b74
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a002b74 	.word	0x1a002b74
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000048 	.word	0x10000048
1a000154:	0000003c 	.word	0x0000003c
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <UART0_IRQHandler>:
/*==================[ISR external functions definition]======================*/

__attribute__ ((section(".after_vectors")))

/* 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24) */
void UART0_IRQHandler(void){
1a000178:	4770      	bx	lr
1a00017a:	bf00      	nop

1a00017c <NMI_Handler>:
// handler routines in your application code.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <NMI_Handler>
1a00017e:	bf00      	nop

1a000180 <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <HardFault_Handler>
1a000182:	bf00      	nop

1a000184 <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <MemManage_Handler>
1a000186:	bf00      	nop

1a000188 <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <BusFault_Handler>
1a00018a:	bf00      	nop

1a00018c <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a00018c:	e7fe      	b.n	1a00018c <UsageFault_Handler>
1a00018e:	bf00      	nop

1a000190 <SVC_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000190:	e7fe      	b.n	1a000190 <SVC_Handler>
1a000192:	bf00      	nop

1a000194 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000194:	e7fe      	b.n	1a000194 <DebugMon_Handler>
1a000196:	bf00      	nop

1a000198 <PendSV_Handler>:
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000198:	e7fe      	b.n	1a000198 <PendSV_Handler>
1a00019a:	bf00      	nop
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a00019c:	e7fe      	b.n	1a00019c <PendSV_Handler+0x4>
1a00019e:	bf00      	nop

1a0001a0 <ADC0_IRQHandler>:
//
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a0001a0:	e7fe      	b.n	1a0001a0 <ADC0_IRQHandler>
1a0001a2:	bf00      	nop

1a0001a4 <data_init>:
// ResetISR() function in order to cope with MCUs with multiple banks of
// memory.
//*****************************************************************************
        __attribute__((section(".after_vectors"
)))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a0001a4:	b410      	push	{r4}
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a6:	2300      	movs	r3, #0
1a0001a8:	e004      	b.n	1a0001b4 <data_init+0x10>
        *pulDest++ = *pulSrc++;
1a0001aa:	6804      	ldr	r4, [r0, #0]
1a0001ac:	600c      	str	r4, [r1, #0]
)))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001ae:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a0001b0:	3004      	adds	r0, #4
1a0001b2:	3104      	adds	r1, #4
)))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	4293      	cmp	r3, r2
1a0001b6:	d3f8      	bcc.n	1a0001aa <data_init+0x6>
        *pulDest++ = *pulSrc++;
}
1a0001b8:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001bc:	4770      	bx	lr
1a0001be:	bf00      	nop

1a0001c0 <bss_init>:

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001c0:	2300      	movs	r3, #0
1a0001c2:	e003      	b.n	1a0001cc <bss_init+0xc>
        *pulDest++ = 0;
1a0001c4:	2200      	movs	r2, #0
1a0001c6:	6002      	str	r2, [r0, #0]

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001c8:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001ca:	3004      	adds	r0, #4

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001cc:	428b      	cmp	r3, r1
1a0001ce:	d3f9      	bcc.n	1a0001c4 <bss_init+0x4>
        *pulDest++ = 0;
}
1a0001d0:	4770      	bx	lr
1a0001d2:	bf00      	nop
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <fsmBlinky>:



/*==================[definiciones de funciones internas]=====================*/

void fsmBlinky(void){
1a000300:	b510      	push	{r4, lr}

	switch(state){
1a000302:	4b1d      	ldr	r3, [pc, #116]	; (1a000378 <fsmBlinky+0x78>)
1a000304:	781b      	ldrb	r3, [r3, #0]
1a000306:	b113      	cbz	r3, 1a00030e <fsmBlinky+0xe>
1a000308:	2b01      	cmp	r3, #1
1a00030a:	d018      	beq.n	1a00033e <fsmBlinky+0x3e>
1a00030c:	e02f      	b.n	1a00036e <fsmBlinky+0x6e>

	case LED_ON:
		/* Si el delay no está corriendo, lo configuro y cambio el estado del led*/
		if (!blinkyDelay.running){
1a00030e:	4b1b      	ldr	r3, [pc, #108]	; (1a00037c <fsmBlinky+0x7c>)
1a000310:	7c1b      	ldrb	r3, [r3, #16]
1a000312:	b963      	cbnz	r3, 1a00032e <fsmBlinky+0x2e>
			delayConfig(&blinkyDelay, DELAY_DURATION);
1a000314:	4c19      	ldr	r4, [pc, #100]	; (1a00037c <fsmBlinky+0x7c>)
1a000316:	4620      	mov	r0, r4
1a000318:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a00031c:	2300      	movs	r3, #0
1a00031e:	f000 f947 	bl	1a0005b0 <delayConfig>
			/* para que el delay arranque hay que leerlo*/
			delayRead(&blinkyDelay);
1a000322:	4620      	mov	r0, r4
1a000324:	f000 f954 	bl	1a0005d0 <delayRead>
			gpioToggle( LEDB );
1a000328:	202a      	movs	r0, #42	; 0x2a
1a00032a:	f000 fabb 	bl	1a0008a4 <gpioToggle>
		}
		/* Si el tiempo del delay expiró, cambio el estado de la FSM*/
		if (delayRead(&blinkyDelay))
1a00032e:	4813      	ldr	r0, [pc, #76]	; (1a00037c <fsmBlinky+0x7c>)
1a000330:	f000 f94e 	bl	1a0005d0 <delayRead>
1a000334:	b1f0      	cbz	r0, 1a000374 <fsmBlinky+0x74>
			state = LED_OFF;
1a000336:	2201      	movs	r2, #1
1a000338:	4b0f      	ldr	r3, [pc, #60]	; (1a000378 <fsmBlinky+0x78>)
1a00033a:	701a      	strb	r2, [r3, #0]
1a00033c:	bd10      	pop	{r4, pc}
		break;

	case LED_OFF:
		/* Si el delay no está corriendo, lo configuro y cambio el estado del led*/
		if (!blinkyDelay.running){
1a00033e:	4b0f      	ldr	r3, [pc, #60]	; (1a00037c <fsmBlinky+0x7c>)
1a000340:	7c1b      	ldrb	r3, [r3, #16]
1a000342:	b963      	cbnz	r3, 1a00035e <fsmBlinky+0x5e>
			delayConfig(&blinkyDelay, DELAY_DURATION);
1a000344:	4c0d      	ldr	r4, [pc, #52]	; (1a00037c <fsmBlinky+0x7c>)
1a000346:	4620      	mov	r0, r4
1a000348:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a00034c:	2300      	movs	r3, #0
1a00034e:	f000 f92f 	bl	1a0005b0 <delayConfig>
			/* para que el delay arranque hay que leerlo*/
			delayRead(&blinkyDelay);
1a000352:	4620      	mov	r0, r4
1a000354:	f000 f93c 	bl	1a0005d0 <delayRead>
			gpioToggle( LEDB );
1a000358:	202a      	movs	r0, #42	; 0x2a
1a00035a:	f000 faa3 	bl	1a0008a4 <gpioToggle>
		}
		/* Si el tiempo del delay expiró, cambio el estado de la FSM*/
		if (delayRead(&blinkyDelay))
1a00035e:	4807      	ldr	r0, [pc, #28]	; (1a00037c <fsmBlinky+0x7c>)
1a000360:	f000 f936 	bl	1a0005d0 <delayRead>
1a000364:	b130      	cbz	r0, 1a000374 <fsmBlinky+0x74>
			state = LED_ON;
1a000366:	2200      	movs	r2, #0
1a000368:	4b03      	ldr	r3, [pc, #12]	; (1a000378 <fsmBlinky+0x78>)
1a00036a:	701a      	strb	r2, [r3, #0]
1a00036c:	bd10      	pop	{r4, pc}
		break;

	/* Condición de error, reinicio la máquina de estados*/
	default:
		state = LED_ON;
1a00036e:	2200      	movs	r2, #0
1a000370:	4b01      	ldr	r3, [pc, #4]	; (1a000378 <fsmBlinky+0x78>)
1a000372:	701a      	strb	r2, [r3, #0]
1a000374:	bd10      	pop	{r4, pc}
1a000376:	bf00      	nop
1a000378:	10000048 	.word	0x10000048
1a00037c:	10000058 	.word	0x10000058

1a000380 <main>:
/*==================[declaraciones de funciones externas]====================*/

/*==================[funcion principal]======================================*/

// FUNCION PRINCIPAL, PUNTO DE ENTRADA AL PROGRAMA LUEGO DE ENCENDIDO O RESET.
int main( void ){
1a000380:	b508      	push	{r3, lr}

	// ---------- CONFIGURACIONES ------------------------------

	// Inicializar y configurar la plataforma
	boardConfig();
1a000382:	f000 f827 	bl	1a0003d4 <boardConfig>
	bool_t tec4Value = OFF;

	// ---------- REPETIR POR SIEMPRE --------------------------
	while( TRUE )
	{
		fsmBlinky();
1a000386:	f7ff ffbb 	bl	1a000300 <fsmBlinky>

		/* Si se presiona TEC1, enciende el LEDR */

		// Leer pin conectado a la tecla.
		tec1Value = gpioRead( TEC1 );
1a00038a:	2024      	movs	r0, #36	; 0x24
1a00038c:	f000 fa5e 	bl	1a00084c <gpioRead>
		// Invertir el valor leido, pues lee un 0 (OFF) con tecla
		// presionada y 1 (ON) al liberarla.
		tec1Value = !tec1Value;
1a000390:	fab0 f180 	clz	r1, r0
1a000394:	0949      	lsrs	r1, r1, #5
		// Escribir el valor leido en el LED correspondiente.
		gpioWrite( LEDR, tec1Value );
1a000396:	2028      	movs	r0, #40	; 0x28
1a000398:	f000 fa2c 	bl	1a0007f4 <gpioWrite>


		/* Si se presiona TEC2, enciende el LED1 */

		// Leer pin conectado a la tecla.
		tec2Value = gpioRead( TEC2 );
1a00039c:	2025      	movs	r0, #37	; 0x25
1a00039e:	f000 fa55 	bl	1a00084c <gpioRead>
		// Invertir el valor leido, pues lee un 0 (OFF) con tecla
		// presionada y 1 (ON) al liberarla.
		tec2Value = !tec2Value;
1a0003a2:	fab0 f180 	clz	r1, r0
1a0003a6:	0949      	lsrs	r1, r1, #5
		// Escribir el valor leido en el LED correspondiente.
		gpioWrite( LED1, tec2Value );
1a0003a8:	202b      	movs	r0, #43	; 0x2b
1a0003aa:	f000 fa23 	bl	1a0007f4 <gpioWrite>


		/* Si se presiona TEC3, enciende el LED2 */

		// Leer pin conectado a la tecla.
		tec3Value = gpioRead( TEC3 );
1a0003ae:	2026      	movs	r0, #38	; 0x26
1a0003b0:	f000 fa4c 	bl	1a00084c <gpioRead>
		// Invertir el valor leido, pues lee un 0 (OFF) con tecla
		// presionada y 1 (ON) al liberarla.
		tec3Value = !tec3Value;
1a0003b4:	fab0 f180 	clz	r1, r0
1a0003b8:	0949      	lsrs	r1, r1, #5
		// Escribir el valor leido en el LED correspondiente.
		gpioWrite( LED2, tec3Value );
1a0003ba:	202c      	movs	r0, #44	; 0x2c
1a0003bc:	f000 fa1a 	bl	1a0007f4 <gpioWrite>


		/* Si se presiona TEC4, enciende el LED3 */

		// Leer pin conectado a la tecla.
		tec4Value = gpioRead( TEC4 );
1a0003c0:	2027      	movs	r0, #39	; 0x27
1a0003c2:	f000 fa43 	bl	1a00084c <gpioRead>
		// Invertir el valor leido, pues lee un 0 (OFF) con tecla
		// presionada y 1 (ON) al liberarla.
		tec4Value = !tec4Value;
1a0003c6:	fab0 f180 	clz	r1, r0
1a0003ca:	0949      	lsrs	r1, r1, #5
		// Escribir el valor leido en el LED correspondiente.
		gpioWrite( LED3, tec4Value );
1a0003cc:	202d      	movs	r0, #45	; 0x2d
1a0003ce:	f000 fa11 	bl	1a0007f4 <gpioWrite>

		//delay(100);


	}
1a0003d2:	e7d8      	b.n	1a000386 <main+0x6>

1a0003d4 <boardConfig>:
/*==================[internal functions definition]==========================*/

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardConfig(void) {
1a0003d4:	b508      	push	{r3, lr}

   /* Read clock settings and update SystemCoreClock variable */
   SystemCoreClockUpdate();
1a0003d6:	f000 fedf 	bl	1a001198 <SystemCoreClockUpdate>

   Board_Init(); // From Board module (modules/lpc4337_m4/board)
1a0003da:	f000 fdc3 	bl	1a000f64 <Board_Init>

   /* Inicializar el conteo de Ticks con resolución de 1ms, sin tickHook */
   tickConfig( 1, 0 );
1a0003de:	2001      	movs	r0, #1
1a0003e0:	2100      	movs	r1, #0
1a0003e2:	2200      	movs	r2, #0
1a0003e4:	f000 fa6a 	bl	1a0008bc <tickConfig>

   /* Inicializar GPIOs */
   gpioConfig( 0, GPIO_ENABLE );
1a0003e8:	2000      	movs	r0, #0
1a0003ea:	2105      	movs	r1, #5
1a0003ec:	f000 f934 	bl	1a000658 <gpioConfig>

   /* Configuración de pines de entrada para Teclas de la EDU-CIAA-NXP */
   gpioConfig( TEC1, GPIO_INPUT );
1a0003f0:	2024      	movs	r0, #36	; 0x24
1a0003f2:	2100      	movs	r1, #0
1a0003f4:	f000 f930 	bl	1a000658 <gpioConfig>
   gpioConfig( TEC2, GPIO_INPUT );
1a0003f8:	2025      	movs	r0, #37	; 0x25
1a0003fa:	2100      	movs	r1, #0
1a0003fc:	f000 f92c 	bl	1a000658 <gpioConfig>
   gpioConfig( TEC3, GPIO_INPUT );
1a000400:	2026      	movs	r0, #38	; 0x26
1a000402:	2100      	movs	r1, #0
1a000404:	f000 f928 	bl	1a000658 <gpioConfig>
   gpioConfig( TEC4, GPIO_INPUT );
1a000408:	2027      	movs	r0, #39	; 0x27
1a00040a:	2100      	movs	r1, #0
1a00040c:	f000 f924 	bl	1a000658 <gpioConfig>

   /* Configuración de pines de salida para Leds de la EDU-CIAA-NXP */
   gpioConfig( LEDR, GPIO_OUTPUT );
1a000410:	2028      	movs	r0, #40	; 0x28
1a000412:	2101      	movs	r1, #1
1a000414:	f000 f920 	bl	1a000658 <gpioConfig>
   gpioConfig( LEDG, GPIO_OUTPUT );
1a000418:	2029      	movs	r0, #41	; 0x29
1a00041a:	2101      	movs	r1, #1
1a00041c:	f000 f91c 	bl	1a000658 <gpioConfig>
   gpioConfig( LEDB, GPIO_OUTPUT );
1a000420:	202a      	movs	r0, #42	; 0x2a
1a000422:	2101      	movs	r1, #1
1a000424:	f000 f918 	bl	1a000658 <gpioConfig>
   gpioConfig( LED1, GPIO_OUTPUT );
1a000428:	202b      	movs	r0, #43	; 0x2b
1a00042a:	2101      	movs	r1, #1
1a00042c:	f000 f914 	bl	1a000658 <gpioConfig>
   gpioConfig( LED2, GPIO_OUTPUT );
1a000430:	202c      	movs	r0, #44	; 0x2c
1a000432:	2101      	movs	r1, #1
1a000434:	f000 f910 	bl	1a000658 <gpioConfig>
   gpioConfig( LED3, GPIO_OUTPUT );
1a000438:	202d      	movs	r0, #45	; 0x2d
1a00043a:	2101      	movs	r1, #1
1a00043c:	f000 f90c 	bl	1a000658 <gpioConfig>


   /* Configuración de pines de entrada de la CIAA-NXP */
   gpioConfig( DI0, GPIO_INPUT );
1a000440:	202e      	movs	r0, #46	; 0x2e
1a000442:	2100      	movs	r1, #0
1a000444:	f000 f908 	bl	1a000658 <gpioConfig>
   gpioConfig( DI1, GPIO_INPUT );
1a000448:	202f      	movs	r0, #47	; 0x2f
1a00044a:	2100      	movs	r1, #0
1a00044c:	f000 f904 	bl	1a000658 <gpioConfig>
   gpioConfig( DI2, GPIO_INPUT );
1a000450:	2030      	movs	r0, #48	; 0x30
1a000452:	2100      	movs	r1, #0
1a000454:	f000 f900 	bl	1a000658 <gpioConfig>
   gpioConfig( DI3, GPIO_INPUT );
1a000458:	2031      	movs	r0, #49	; 0x31
1a00045a:	2100      	movs	r1, #0
1a00045c:	f000 f8fc 	bl	1a000658 <gpioConfig>
   gpioConfig( DI4, GPIO_INPUT );
1a000460:	2032      	movs	r0, #50	; 0x32
1a000462:	2100      	movs	r1, #0
1a000464:	f000 f8f8 	bl	1a000658 <gpioConfig>
   gpioConfig( DI5, GPIO_INPUT );
1a000468:	2033      	movs	r0, #51	; 0x33
1a00046a:	2100      	movs	r1, #0
1a00046c:	f000 f8f4 	bl	1a000658 <gpioConfig>
   gpioConfig( DI6, GPIO_INPUT );
1a000470:	2034      	movs	r0, #52	; 0x34
1a000472:	2100      	movs	r1, #0
1a000474:	f000 f8f0 	bl	1a000658 <gpioConfig>
   gpioConfig( DI7, GPIO_INPUT );
1a000478:	2035      	movs	r0, #53	; 0x35
1a00047a:	2100      	movs	r1, #0
1a00047c:	f000 f8ec 	bl	1a000658 <gpioConfig>

   /* Configuración de pines de salida de la CIAA-NXP */
   gpioConfig( DO0, GPIO_OUTPUT );
1a000480:	2036      	movs	r0, #54	; 0x36
1a000482:	2101      	movs	r1, #1
1a000484:	f000 f8e8 	bl	1a000658 <gpioConfig>
   gpioConfig( DO1, GPIO_OUTPUT );
1a000488:	2037      	movs	r0, #55	; 0x37
1a00048a:	2101      	movs	r1, #1
1a00048c:	f000 f8e4 	bl	1a000658 <gpioConfig>
   gpioConfig( DO2, GPIO_OUTPUT );
1a000490:	2038      	movs	r0, #56	; 0x38
1a000492:	2101      	movs	r1, #1
1a000494:	f000 f8e0 	bl	1a000658 <gpioConfig>
   gpioConfig( DO3, GPIO_OUTPUT );
1a000498:	2039      	movs	r0, #57	; 0x39
1a00049a:	2101      	movs	r1, #1
1a00049c:	f000 f8dc 	bl	1a000658 <gpioConfig>
   gpioConfig( DO4, GPIO_OUTPUT );
1a0004a0:	203a      	movs	r0, #58	; 0x3a
1a0004a2:	2101      	movs	r1, #1
1a0004a4:	f000 f8d8 	bl	1a000658 <gpioConfig>
   gpioConfig( DO5, GPIO_OUTPUT );
1a0004a8:	203b      	movs	r0, #59	; 0x3b
1a0004aa:	2101      	movs	r1, #1
1a0004ac:	f000 f8d4 	bl	1a000658 <gpioConfig>
   gpioConfig( DO6, GPIO_OUTPUT );
1a0004b0:	203c      	movs	r0, #60	; 0x3c
1a0004b2:	2101      	movs	r1, #1
1a0004b4:	f000 f8d0 	bl	1a000658 <gpioConfig>
   gpioConfig( DO7, GPIO_OUTPUT );
1a0004b8:	203d      	movs	r0, #61	; 0x3d
1a0004ba:	2101      	movs	r1, #1
1a0004bc:	f000 f8cc 	bl	1a000658 <gpioConfig>
1a0004c0:	bd08      	pop	{r3, pc}
1a0004c2:	bf00      	nop

1a0004c4 <sAPI_NullFuncPtr>:
 * param:  void * - Not used
 * return: bool_t - Return always true
 */
bool_t sAPI_NullFuncPtr(void *ptr){
   return 1;
}
1a0004c4:	2001      	movs	r0, #1
1a0004c6:	4770      	bx	lr

1a0004c8 <delayInaccurate>:

/*==================[external functions definition]==========================*/

/* ---- Inaccurate Blocking Delay ---- */

void delayInaccurate(tick_t delay_ms) {
1a0004c8:	b430      	push	{r4, r5}
1a0004ca:	b084      	sub	sp, #16
   volatile tick_t i;
   volatile tick_t delay;

   delay = INACCURATE_TO_MS * delay_ms;
1a0004cc:	0109      	lsls	r1, r1, #4
1a0004ce:	0104      	lsls	r4, r0, #4
1a0004d0:	ea41 7510 	orr.w	r5, r1, r0, lsr #28
1a0004d4:	00ab      	lsls	r3, r5, #2
1a0004d6:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
1a0004da:	00a2      	lsls	r2, r4, #2
1a0004dc:	1912      	adds	r2, r2, r4
1a0004de:	416b      	adcs	r3, r5
1a0004e0:	0219      	lsls	r1, r3, #8
1a0004e2:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
1a0004e6:	0210      	lsls	r0, r2, #8
1a0004e8:	1a82      	subs	r2, r0, r2
1a0004ea:	eb61 0303 	sbc.w	r3, r1, r3
1a0004ee:	e9cd 2300 	strd	r2, r3, [sp]

   for( i=delay; i>0; i-- );
1a0004f2:	e9dd 2300 	ldrd	r2, r3, [sp]
1a0004f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
1a0004fa:	e007      	b.n	1a00050c <delayInaccurate+0x44>
1a0004fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a000500:	f112 32ff 	adds.w	r2, r2, #4294967295	; 0xffffffff
1a000504:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
1a000508:	e9cd 2302 	strd	r2, r3, [sp, #8]
1a00050c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a000510:	4313      	orrs	r3, r2
1a000512:	d1f3      	bne.n	1a0004fc <delayInaccurate+0x34>
}
1a000514:	b004      	add	sp, #16
1a000516:	bc30      	pop	{r4, r5}
1a000518:	4770      	bx	lr
1a00051a:	bf00      	nop

1a00051c <delayInaccurateUs>:

void delayInaccurateUs(tick_t delay_us) {
1a00051c:	b500      	push	{lr}
1a00051e:	b085      	sub	sp, #20
   volatile tick_t i;
   volatile tick_t delay;

   delay = (INACCURATE_TO_US_x10 * delay_us) / 10;
1a000520:	1802      	adds	r2, r0, r0
1a000522:	eb41 0301 	adc.w	r3, r1, r1
1a000526:	1880      	adds	r0, r0, r2
1a000528:	4159      	adcs	r1, r3
1a00052a:	010b      	lsls	r3, r1, #4
1a00052c:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
1a000530:	0102      	lsls	r2, r0, #4
1a000532:	1880      	adds	r0, r0, r2
1a000534:	4159      	adcs	r1, r3
1a000536:	008b      	lsls	r3, r1, #2
1a000538:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
1a00053c:	0082      	lsls	r2, r0, #2
1a00053e:	4610      	mov	r0, r2
1a000540:	4619      	mov	r1, r3
1a000542:	220a      	movs	r2, #10
1a000544:	2300      	movs	r3, #0
1a000546:	f001 fec5 	bl	1a0022d4 <__aeabi_uldivmod>
1a00054a:	e9cd 0100 	strd	r0, r1, [sp]

   for( i=delay; i>0; i-- );
1a00054e:	e9dd 2300 	ldrd	r2, r3, [sp]
1a000552:	e9cd 2302 	strd	r2, r3, [sp, #8]
1a000556:	e007      	b.n	1a000568 <delayInaccurateUs+0x4c>
1a000558:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a00055c:	f112 32ff 	adds.w	r2, r2, #4294967295	; 0xffffffff
1a000560:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
1a000564:	e9cd 2302 	strd	r2, r3, [sp, #8]
1a000568:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a00056c:	4313      	orrs	r3, r2
1a00056e:	d1f3      	bne.n	1a000558 <delayInaccurateUs+0x3c>
}
1a000570:	b005      	add	sp, #20
1a000572:	f85d fb04 	ldr.w	pc, [sp], #4
1a000576:	bf00      	nop

1a000578 <delay>:

/* ---- Blocking Delay ---- */

// delay( 1, DELAY_US );

void delay(tick_t duration){
1a000578:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a00057c:	4680      	mov	r8, r0
1a00057e:	4689      	mov	r9, r1
    tick_t startTime = tickRead();
1a000580:	f000 f9d8 	bl	1a000934 <tickRead>
1a000584:	4606      	mov	r6, r0
1a000586:	460f      	mov	r7, r1
    while ( (tick_t)(tickRead() - startTime) < duration/tickRateMS );
1a000588:	f000 f9d4 	bl	1a000934 <tickRead>
1a00058c:	1b84      	subs	r4, r0, r6
1a00058e:	eb61 0507 	sbc.w	r5, r1, r7
1a000592:	4640      	mov	r0, r8
1a000594:	4649      	mov	r1, r9
1a000596:	4b05      	ldr	r3, [pc, #20]	; (1a0005ac <delay+0x34>)
1a000598:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00059c:	f001 fe9a 	bl	1a0022d4 <__aeabi_uldivmod>
1a0005a0:	428d      	cmp	r5, r1
1a0005a2:	bf08      	it	eq
1a0005a4:	4284      	cmpeq	r4, r0
1a0005a6:	d3ef      	bcc.n	1a000588 <delay+0x10>
 }
1a0005a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a0005ac:	10000078 	.word	0x10000078

1a0005b0 <delayConfig>:


/* ---- Non Blocking Delay ---- */

void delayConfig( delay_t * delay, tick_t duration ){
1a0005b0:	b510      	push	{r4, lr}
1a0005b2:	4604      	mov	r4, r0
   delay->duration = duration/tickRateMS;
1a0005b4:	4610      	mov	r0, r2
1a0005b6:	4619      	mov	r1, r3
1a0005b8:	4b04      	ldr	r3, [pc, #16]	; (1a0005cc <delayConfig+0x1c>)
1a0005ba:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0005be:	f001 fe89 	bl	1a0022d4 <__aeabi_uldivmod>
1a0005c2:	e9c4 0102 	strd	r0, r1, [r4, #8]
   delay->running = 0;
1a0005c6:	2300      	movs	r3, #0
1a0005c8:	7423      	strb	r3, [r4, #16]
1a0005ca:	bd10      	pop	{r4, pc}
1a0005cc:	10000078 	.word	0x10000078

1a0005d0 <delayRead>:
}

bool_t delayRead( delay_t * delay ){
1a0005d0:	b510      	push	{r4, lr}
1a0005d2:	4604      	mov	r4, r0

   bool_t timeArrived = 0;

   if( !delay->running ){
1a0005d4:	7c03      	ldrb	r3, [r0, #16]
1a0005d6:	b93b      	cbnz	r3, 1a0005e8 <delayRead+0x18>
      delay->startTime = tickRead();
1a0005d8:	f000 f9ac 	bl	1a000934 <tickRead>
1a0005dc:	e9c4 0100 	strd	r0, r1, [r4]
      delay->running = 1;
1a0005e0:	2301      	movs	r3, #1
1a0005e2:	7423      	strb	r3, [r4, #16]
   delay->running = 0;
}

bool_t delayRead( delay_t * delay ){

   bool_t timeArrived = 0;
1a0005e4:	2000      	movs	r0, #0
1a0005e6:	bd10      	pop	{r4, pc}
   if( !delay->running ){
      delay->startTime = tickRead();
      delay->running = 1;
   }
   else{
      if ( (tick_t)(tickRead() - delay->startTime) >= delay->duration ){
1a0005e8:	f000 f9a4 	bl	1a000934 <tickRead>
1a0005ec:	e9d4 2300 	ldrd	r2, r3, [r4]
1a0005f0:	1a80      	subs	r0, r0, r2
1a0005f2:	eb61 0103 	sbc.w	r1, r1, r3
1a0005f6:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
1a0005fa:	4299      	cmp	r1, r3
1a0005fc:	bf08      	it	eq
1a0005fe:	4290      	cmpeq	r0, r2
1a000600:	d303      	bcc.n	1a00060a <delayRead+0x3a>
         timeArrived = 1;
         delay->running = 0;
1a000602:	2300      	movs	r3, #0
1a000604:	7423      	strb	r3, [r4, #16]
      delay->startTime = tickRead();
      delay->running = 1;
   }
   else{
      if ( (tick_t)(tickRead() - delay->startTime) >= delay->duration ){
         timeArrived = 1;
1a000606:	2001      	movs	r0, #1
1a000608:	bd10      	pop	{r4, pc}
   delay->running = 0;
}

bool_t delayRead( delay_t * delay ){

   bool_t timeArrived = 0;
1a00060a:	2000      	movs	r0, #0
         delay->running = 0;
      }
   }

   return timeArrived;
}
1a00060c:	bd10      	pop	{r4, pc}
1a00060e:	bf00      	nop

1a000610 <delayWrite>:

void delayWrite( delay_t * delay, tick_t duration ){
1a000610:	b510      	push	{r4, lr}
1a000612:	4604      	mov	r4, r0
   delay->duration = duration/tickRateMS;
1a000614:	4610      	mov	r0, r2
1a000616:	4619      	mov	r1, r3
1a000618:	4b03      	ldr	r3, [pc, #12]	; (1a000628 <delayWrite+0x18>)
1a00061a:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00061e:	f001 fe59 	bl	1a0022d4 <__aeabi_uldivmod>
1a000622:	e9c4 0102 	strd	r0, r1, [r4, #8]
1a000626:	bd10      	pop	{r4, pc}
1a000628:	10000078 	.word	0x10000078

1a00062c <gpioObtainPinConfig>:
/*==================[internal functions definition]==========================*/

static void gpioObtainPinConfig( gpioMap_t pin,
                                int8_t *pinNamePort, int8_t *pinNamePin,
																int8_t *func, int8_t *gpioPort,
																int8_t *gpioPin ){
1a00062c:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsConfig[pin].pinName.port;
1a00062e:	4d09      	ldr	r5, [pc, #36]	; (1a000654 <gpioObtainPinConfig+0x28>)
1a000630:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a000634:	182c      	adds	r4, r5, r0
1a000636:	5c28      	ldrb	r0, [r5, r0]
1a000638:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsConfig[pin].pinName.pin;
1a00063a:	7861      	ldrb	r1, [r4, #1]
1a00063c:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsConfig[pin].func;
1a00063e:	78a2      	ldrb	r2, [r4, #2]
1a000640:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsConfig[pin].gpio.port;
1a000642:	78e2      	ldrb	r2, [r4, #3]
1a000644:	9b02      	ldr	r3, [sp, #8]
1a000646:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsConfig[pin].gpio.pin;
1a000648:	7922      	ldrb	r2, [r4, #4]
1a00064a:	9b03      	ldr	r3, [sp, #12]
1a00064c:	701a      	strb	r2, [r3, #0]
}
1a00064e:	bc30      	pop	{r4, r5}
1a000650:	4770      	bx	lr
1a000652:	bf00      	nop
1a000654:	1a002898 	.word	0x1a002898

1a000658 <gpioConfig>:

/*==================[external functions definition]==========================*/

bool_t gpioConfig( gpioMap_t pin, gpioConfig_t config ){
1a000658:	b570      	push	{r4, r5, r6, lr}
1a00065a:	b084      	sub	sp, #16
1a00065c:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00065e:	2300      	movs	r3, #0
1a000660:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000664:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a000668:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00066c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a000670:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinConfig( pin, &pinNamePort, &pinNamePin, &func,
1a000674:	ab03      	add	r3, sp, #12
1a000676:	9300      	str	r3, [sp, #0]
1a000678:	f10d 030b 	add.w	r3, sp, #11
1a00067c:	9301      	str	r3, [sp, #4]
1a00067e:	f10d 010f 	add.w	r1, sp, #15
1a000682:	f10d 020e 	add.w	r2, sp, #14
1a000686:	f10d 030d 	add.w	r3, sp, #13
1a00068a:	f7ff ffcf 	bl	1a00062c <gpioObtainPinConfig>
                           &gpioPort, &gpioPin );

   switch(config){
1a00068e:	2c05      	cmp	r4, #5
1a000690:	f200 80a8 	bhi.w	1a0007e4 <gpioConfig+0x18c>
1a000694:	e8df f004 	tbb	[pc, r4]
1a000698:	46278408 	.word	0x46278408
1a00069c:	0365      	.short	0x0365

      case GPIO_ENABLE:
		   /* Initializes GPIO */
		   Chip_GPIO_Init(LPC_GPIO_PORT);
1a00069e:	4853      	ldr	r0, [pc, #332]	; (1a0007ec <gpioConfig+0x194>)
1a0006a0:	f001 fa24 	bl	1a001aec <Chip_GPIO_Init>

/*==================[external functions definition]==========================*/

bool_t gpioConfig( gpioMap_t pin, gpioConfig_t config ){

   bool_t ret_val     = 1;
1a0006a4:	2001      	movs	r0, #1
   switch(config){

      case GPIO_ENABLE:
		   /* Initializes GPIO */
		   Chip_GPIO_Init(LPC_GPIO_PORT);
	   break;
1a0006a6:	e09e      	b.n	1a0007e6 <gpioConfig+0x18e>

      case GPIO_INPUT:
         Chip_SCU_PinMux(
1a0006a8:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0006ac:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0006b0:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a0006b4:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0006b8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0006bc:	494c      	ldr	r1, [pc, #304]	; (1a0007f0 <gpioConfig+0x198>)
1a0006be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            pinNamePort,
            pinNamePin,
            SCU_MODE_INACT | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
            func
         );
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0006c2:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0006c6:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0006ca:	2001      	movs	r0, #1
1a0006cc:	fa00 f402 	lsl.w	r4, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a0006d0:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a0006d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0006d8:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a0006dc:	ea22 0204 	bic.w	r2, r2, r4
1a0006e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0006e4:	e07f      	b.n	1a0007e6 <gpioConfig+0x18e>
      break;

      case GPIO_INPUT_PULLUP:
         Chip_SCU_PinMux(
1a0006e6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0006ea:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0006ee:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a0006f2:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0006f6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0006fa:	493d      	ldr	r1, [pc, #244]	; (1a0007f0 <gpioConfig+0x198>)
1a0006fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            pinNamePort,
            pinNamePin,
            SCU_MODE_PULLUP | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
            func
         );
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000700:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000704:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000708:	2001      	movs	r0, #1
1a00070a:	fa00 f402 	lsl.w	r4, r0, r2
1a00070e:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a000712:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000716:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a00071a:	ea22 0204 	bic.w	r2, r2, r4
1a00071e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a000722:	e060      	b.n	1a0007e6 <gpioConfig+0x18e>
      break;

      case GPIO_INPUT_PULLDOWN:
         Chip_SCU_PinMux(
1a000724:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000728:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00072c:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a000730:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000734:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000738:	492d      	ldr	r1, [pc, #180]	; (1a0007f0 <gpioConfig+0x198>)
1a00073a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            pinNamePort,
            pinNamePin,
            SCU_MODE_PULLDOWN | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
            func
         );
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00073e:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000742:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000746:	2001      	movs	r0, #1
1a000748:	fa00 f402 	lsl.w	r4, r0, r2
1a00074c:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a000750:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000754:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a000758:	ea22 0204 	bic.w	r2, r2, r4
1a00075c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a000760:	e041      	b.n	1a0007e6 <gpioConfig+0x18e>
      break;
      case GPIO_INPUT_PULLUP_PULLDOWN:
         Chip_SCU_PinMux(
1a000762:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000766:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00076a:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a00076e:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000772:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000776:	491e      	ldr	r1, [pc, #120]	; (1a0007f0 <gpioConfig+0x198>)
1a000778:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            pinNamePort,
            pinNamePin,
            SCU_MODE_REPEATER | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
            func
         );
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00077c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000780:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000784:	2001      	movs	r0, #1
1a000786:	fa00 f402 	lsl.w	r4, r0, r2
1a00078a:	f501 21dc 	add.w	r1, r1, #450560	; 0x6e000
1a00078e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000792:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a000796:	ea22 0204 	bic.w	r2, r2, r4
1a00079a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a00079e:	e022      	b.n	1a0007e6 <gpioConfig+0x18e>
      break;

      case GPIO_OUTPUT:
         Chip_SCU_PinMux(
1a0007a0:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0007a4:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0007a8:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)
{
	Chip_SCU_PinMuxSet(port, pin, (mode | (uint16_t) func));
1a0007ac:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0007b0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0007b4:	490e      	ldr	r1, [pc, #56]	; (1a0007f0 <gpioConfig+0x198>)
1a0007b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            pinNamePort,
            pinNamePin,
            SCU_MODE_INACT | SCU_MODE_ZIF_DIS | SCU_MODE_INBUFF_EN,
            func
         );
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a0007ba:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a0007be:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a0007c2:	b25a      	sxtb	r2, r3
1a0007c4:	2001      	movs	r0, #1
1a0007c6:	fa00 f602 	lsl.w	r6, r0, r2
 * Chip_GPIO_SetPortDIR() function instead.
 */
STATIC INLINE void Chip_GPIO_SetDir(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue, uint8_t out)
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
1a0007ca:	4a08      	ldr	r2, [pc, #32]	; (1a0007ec <gpioConfig+0x194>)
1a0007cc:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a0007d0:	f852 1025 	ldr.w	r1, [r2, r5, lsl #2]
1a0007d4:	4331      	orrs	r1, r6
1a0007d6:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
 * @return	Nothing
 * @note	This function replaces Chip_GPIO_WritePortBit()
 */
STATIC INLINE void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)
{
	pGPIO->B[port][pin] = setting;
1a0007da:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a0007de:	2100      	movs	r1, #0
1a0007e0:	54d1      	strb	r1, [r2, r3]
1a0007e2:	e000      	b.n	1a0007e6 <gpioConfig+0x18e>
         Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
      break;

      default:
         ret_val = 0;
1a0007e4:	2000      	movs	r0, #0
      break;
   }

   return ret_val;

}
1a0007e6:	b004      	add	sp, #16
1a0007e8:	bd70      	pop	{r4, r5, r6, pc}
1a0007ea:	bf00      	nop
1a0007ec:	400f4000 	.word	0x400f4000
1a0007f0:	40086000 	.word	0x40086000

1a0007f4 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value ){
1a0007f4:	b510      	push	{r4, lr}
1a0007f6:	b084      	sub	sp, #16
1a0007f8:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0007fa:	2300      	movs	r3, #0
1a0007fc:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000800:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a000804:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a000808:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a00080c:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinConfig( pin, &pinNamePort, &pinNamePin, &func,
1a000810:	ab03      	add	r3, sp, #12
1a000812:	9300      	str	r3, [sp, #0]
1a000814:	f10d 030b 	add.w	r3, sp, #11
1a000818:	9301      	str	r3, [sp, #4]
1a00081a:	f10d 010f 	add.w	r1, sp, #15
1a00081e:	f10d 020e 	add.w	r2, sp, #14
1a000822:	f10d 030d 	add.w	r3, sp, #13
1a000826:	f7ff ff01 	bl	1a00062c <gpioObtainPinConfig>
                           &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a00082a:	f89d 200c 	ldrb.w	r2, [sp, #12]
1a00082e:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a000832:	3400      	adds	r4, #0
1a000834:	bf18      	it	ne
1a000836:	2401      	movne	r4, #1
1a000838:	eb03 1342 	add.w	r3, r3, r2, lsl #5
1a00083c:	4a02      	ldr	r2, [pc, #8]	; (1a000848 <gpioWrite+0x54>)
1a00083e:	54d4      	strb	r4, [r2, r3]

   return ret_val;
}
1a000840:	2001      	movs	r0, #1
1a000842:	b004      	add	sp, #16
1a000844:	bd10      	pop	{r4, pc}
1a000846:	bf00      	nop
1a000848:	400f4000 	.word	0x400f4000

1a00084c <gpioRead>:

   return gpioWrite( pin, !gpioRead(pin) );
}


bool_t gpioRead( gpioMap_t pin ){
1a00084c:	b500      	push	{lr}
1a00084e:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a000850:	2300      	movs	r3, #0
1a000852:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000856:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a00085a:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00085e:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a000862:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinConfig( pin, &pinNamePort, &pinNamePin, &func,
1a000866:	ab03      	add	r3, sp, #12
1a000868:	9300      	str	r3, [sp, #0]
1a00086a:	f10d 030b 	add.w	r3, sp, #11
1a00086e:	9301      	str	r3, [sp, #4]
1a000870:	f10d 010f 	add.w	r1, sp, #15
1a000874:	f10d 020e 	add.w	r2, sp, #14
1a000878:	f10d 030d 	add.w	r3, sp, #13
1a00087c:	f7ff fed6 	bl	1a00062c <gpioObtainPinConfig>
                           &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a000880:	f99d 200c 	ldrsb.w	r2, [sp, #12]
1a000884:	f89d 300b 	ldrb.w	r3, [sp, #11]
 * @return	true of the GPIO is high, false if low
 * @note	It is recommended to use the Chip_GPIO_GetPinState() function instead.
 */
STATIC INLINE bool Chip_GPIO_ReadPortBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t pin)
{
	return (bool) pGPIO->B[port][pin];
1a000888:	eb03 1342 	add.w	r3, r3, r2, lsl #5
1a00088c:	4a04      	ldr	r2, [pc, #16]	; (1a0008a0 <gpioRead+0x54>)
1a00088e:	5cd3      	ldrb	r3, [r2, r3]
1a000890:	f013 0fff 	tst.w	r3, #255	; 0xff

   return ret_val;
}
1a000894:	bf14      	ite	ne
1a000896:	2001      	movne	r0, #1
1a000898:	2000      	moveq	r0, #0
1a00089a:	b005      	add	sp, #20
1a00089c:	f85d fb04 	ldr.w	pc, [sp], #4
1a0008a0:	400f4000 	.word	0x400f4000

1a0008a4 <gpioToggle>:

   return ret_val;
}


bool_t gpioToggle( gpioMap_t pin ){
1a0008a4:	b510      	push	{r4, lr}
1a0008a6:	4604      	mov	r4, r0

   return gpioWrite( pin, !gpioRead(pin) );
1a0008a8:	f7ff ffd0 	bl	1a00084c <gpioRead>
1a0008ac:	fab0 f180 	clz	r1, r0
1a0008b0:	0949      	lsrs	r1, r1, #5
1a0008b2:	4620      	mov	r0, r4
1a0008b4:	f7ff ff9e 	bl	1a0007f4 <gpioWrite>
}
1a0008b8:	bd10      	pop	{r4, pc}
1a0008ba:	bf00      	nop

1a0008bc <tickConfig>:

void tickerCallback(void);

/* Tick rate configuration 1 to 50 ms */
bool_t tickConfig( tick_t tickRateMSvalue, sAPI_FuncPtr_t tickHook )
{
1a0008bc:	b508      	push	{r3, lr}
#ifndef TICK_OVER_RTOS
   bool_t ret_val = 1;
   tick_t tickRateHz = 0;

   if( tickHook ) {
1a0008be:	b112      	cbz	r2, 1a0008c6 <tickConfig+0xa>
1a0008c0:	4613      	mov	r3, r2
      tickHookFunction = tickHook;
1a0008c2:	4a17      	ldr	r2, [pc, #92]	; (1a000920 <tickConfig+0x64>)
1a0008c4:	6013      	str	r3, [r2, #0]
   }

   if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a0008c6:	f110 32ff 	adds.w	r2, r0, #4294967295	; 0xffffffff
1a0008ca:	f141 33ff 	adc.w	r3, r1, #4294967295	; 0xffffffff
1a0008ce:	2b00      	cmp	r3, #0
1a0008d0:	bf08      	it	eq
1a0008d2:	2a32      	cmpeq	r2, #50	; 0x32
1a0008d4:	d220      	bcs.n	1a000918 <tickConfig+0x5c>
1a0008d6:	4602      	mov	r2, r0
1a0008d8:	460b      	mov	r3, r1

      tickRateMS = tickRateMSvalue;
1a0008da:	4912      	ldr	r1, [pc, #72]	; (1a000924 <tickConfig+0x68>)
1a0008dc:	e9c1 2300 	strd	r2, r3, [r1]
      tickRateHz = 1000 => 1000 ticks per second =>  1 ms tick
      tickRateHz =  200 =>  200 ticks per second =>  5 ms tick
      tickRateHz =  100 =>  100 ticks per second => 10 ms tick
      tickRateHz =   20 =>   20 ticks per second => 50 ms tick
      */
      tickRateHz = 1000 / tickRateMSvalue;
1a0008e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a0008e4:	2100      	movs	r1, #0
1a0008e6:	f001 fcf5 	bl	1a0022d4 <__aeabi_uldivmod>
1a0008ea:	4602      	mov	r2, r0
1a0008ec:	460b      	mov	r3, r1

      /* Init SysTick interrupt, tickRateHz ticks per second */
      SysTick_Config( SystemCoreClock / tickRateHz);
1a0008ee:	490e      	ldr	r1, [pc, #56]	; (1a000928 <tickConfig+0x6c>)
1a0008f0:	6808      	ldr	r0, [r1, #0]
1a0008f2:	2100      	movs	r1, #0
1a0008f4:	f001 fcee 	bl	1a0022d4 <__aeabi_uldivmod>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
1a0008f8:	3801      	subs	r0, #1
1a0008fa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a0008fe:	d20d      	bcs.n	1a00091c <tickConfig+0x60>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
1a000900:	4b0a      	ldr	r3, [pc, #40]	; (1a00092c <tickConfig+0x70>)
1a000902:	6058      	str	r0, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a000904:	21e0      	movs	r1, #224	; 0xe0
1a000906:	4a0a      	ldr	r2, [pc, #40]	; (1a000930 <tickConfig+0x74>)
1a000908:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
1a00090c:	2200      	movs	r2, #0
1a00090e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a000910:	2207      	movs	r2, #7
1a000912:	601a      	str	r2, [r3, #0]

/* Tick rate configuration 1 to 50 ms */
bool_t tickConfig( tick_t tickRateMSvalue, sAPI_FuncPtr_t tickHook )
{
#ifndef TICK_OVER_RTOS
   bool_t ret_val = 1;
1a000914:	2001      	movs	r0, #1
1a000916:	bd08      	pop	{r3, pc}

      /* Init SysTick interrupt, tickRateHz ticks per second */
      SysTick_Config( SystemCoreClock / tickRateHz);
   } else {
      /* Error, tickRateMS variable not in range (1 <= tickRateMS <= 50) */
      ret_val = 0;
1a000918:	2000      	movs	r0, #0
1a00091a:	bd08      	pop	{r3, pc}

/* Tick rate configuration 1 to 50 ms */
bool_t tickConfig( tick_t tickRateMSvalue, sAPI_FuncPtr_t tickHook )
{
#ifndef TICK_OVER_RTOS
   bool_t ret_val = 1;
1a00091c:	2001      	movs	r0, #1
#else
#warning "Unknown RTOS. Ticker disabled"
   return 0;
#endif
#endif
}
1a00091e:	bd08      	pop	{r3, pc}
1a000920:	10000000 	.word	0x10000000
1a000924:	10000078 	.word	0x10000078
1a000928:	10000080 	.word	0x10000080
1a00092c:	e000e010 	.word	0xe000e010
1a000930:	e000ed00 	.word	0xe000ed00

1a000934 <tickRead>:

/* Read Tick Counter */
tick_t tickRead( void )
{
   return tickCounter;
}
1a000934:	4b01      	ldr	r3, [pc, #4]	; (1a00093c <tickRead+0x8>)
1a000936:	e9d3 0100 	ldrd	r0, r1, [r3]
1a00093a:	4770      	bx	lr
1a00093c:	10000070 	.word	0x10000070

1a000940 <tickWrite>:


/* Write Tick Counter */
void tickWrite( tick_t ticks )
{
   tickCounter = ticks;
1a000940:	4b01      	ldr	r3, [pc, #4]	; (1a000948 <tickWrite+0x8>)
1a000942:	e9c3 0100 	strd	r0, r1, [r3]
1a000946:	4770      	bx	lr
1a000948:	10000070 	.word	0x10000070

1a00094c <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

/* SysTick Timer ISR Handler */
void tickerCallback(void)
{
1a00094c:	b508      	push	{r3, lr}
   tickCounter++;
1a00094e:	4906      	ldr	r1, [pc, #24]	; (1a000968 <SysTick_Handler+0x1c>)
1a000950:	e9d1 2300 	ldrd	r2, r3, [r1]
1a000954:	3201      	adds	r2, #1
1a000956:	f143 0300 	adc.w	r3, r3, #0
1a00095a:	e9c1 2300 	strd	r2, r3, [r1]

   /* Execute Tick Hook function */
   (* tickHookFunction )( 0 );
1a00095e:	4b03      	ldr	r3, [pc, #12]	; (1a00096c <SysTick_Handler+0x20>)
1a000960:	681b      	ldr	r3, [r3, #0]
1a000962:	2000      	movs	r0, #0
1a000964:	4798      	blx	r3
1a000966:	bd08      	pop	{r3, pc}
1a000968:	10000070 	.word	0x10000070
1a00096c:	10000000 	.word	0x10000000

1a000970 <errorOcurred>:

/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred(void){
   while(1);
1a000970:	e7fe      	b.n	1a000970 <errorOcurred>
1a000972:	bf00      	nop

1a000974 <doNothing>:
}

static void doNothing(void){
1a000974:	4770      	bx	lr
1a000976:	bf00      	nop

1a000978 <Timer_Init>:
 * @param   voidFunctionPointer:   function to be executed at the end of the timer cycle
 * @return   nothing
 * @note   For the 'ticks' parameter, see function Timer_microsecondsToTicks
 */
void Timer_Init( uint8_t timerNumber, uint32_t ticks,
                 voidFunctionPointer_t voidFunctionPointer){
1a000978:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   /* Source:
   http://docs.lpcware.com/lpcopen/v1.03/lpc18xx__43xx_2examples_2periph_2periph__blinky_2blinky_8c_source.html */

   /*If timer period = CompareMatch0 Period = 0 => ERROR*/
   if (ticks==0){
1a00097c:	b909      	cbnz	r1, 1a000982 <Timer_Init+0xa>
      errorOcurred();
1a00097e:	f7ff fff7 	bl	1a000970 <errorOcurred>
1a000982:	4605      	mov	r5, r0
1a000984:	4617      	mov	r7, r2
1a000986:	460e      	mov	r6, r1
   }

   /* Enable timer clock and reset it */
   Chip_TIMER_Init(timer_sd[timerNumber].name);
1a000988:	4604      	mov	r4, r0
1a00098a:	4a39      	ldr	r2, [pc, #228]	; (1a000a70 <Timer_Init+0xf8>)
1a00098c:	0043      	lsls	r3, r0, #1
1a00098e:	4403      	add	r3, r0
1a000990:	009b      	lsls	r3, r3, #2
1a000992:	eb02 0803 	add.w	r8, r2, r3
1a000996:	58d0      	ldr	r0, [r2, r3]
1a000998:	f001 fa44 	bl	1a001e24 <Chip_TIMER_Init>
   Chip_RGU_TriggerReset(timer_sd[timerNumber].RGU);
1a00099c:	f898 3004 	ldrb.w	r3, [r8, #4]
 * @param	ResetNumber	: Peripheral reset number to trigger
 * @return	Nothing
 */
STATIC INLINE void Chip_RGU_TriggerReset(CHIP_RGU_RST_T ResetNumber)
{
	LPC_RGU->RESET_CTRL[ResetNumber >> 5] = 1 << (ResetNumber & 31);
1a0009a0:	095a      	lsrs	r2, r3, #5
1a0009a2:	f003 031f 	and.w	r3, r3, #31
1a0009a6:	2101      	movs	r1, #1
1a0009a8:	4099      	lsls	r1, r3
1a0009aa:	f102 0340 	add.w	r3, r2, #64	; 0x40
1a0009ae:	4a31      	ldr	r2, [pc, #196]	; (1a000a74 <Timer_Init+0xfc>)
1a0009b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   while (Chip_RGU_InReset(timer_sd[timerNumber].RGU)) {}
1a0009b4:	eb04 0344 	add.w	r3, r4, r4, lsl #1
1a0009b8:	009b      	lsls	r3, r3, #2
1a0009ba:	4a2d      	ldr	r2, [pc, #180]	; (1a000a70 <Timer_Init+0xf8>)
1a0009bc:	4413      	add	r3, r2
1a0009be:	791b      	ldrb	r3, [r3, #4]
 * @param	ResetNumber	: Peripheral reset number to trigger
 * @return	true if the periperal is still being reset
 */
STATIC INLINE bool Chip_RGU_InReset(CHIP_RGU_RST_T ResetNumber)
{
	return !(LPC_RGU->RESET_ACTIVE_STATUS[ResetNumber >> 5] & (1 << (ResetNumber & 31)));
1a0009c0:	095a      	lsrs	r2, r3, #5
1a0009c2:	3254      	adds	r2, #84	; 0x54
1a0009c4:	492b      	ldr	r1, [pc, #172]	; (1a000a74 <Timer_Init+0xfc>)
1a0009c6:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
1a0009ca:	f003 031f 	and.w	r3, r3, #31
1a0009ce:	2201      	movs	r2, #1
1a0009d0:	fa02 f303 	lsl.w	r3, r2, r3
1a0009d4:	4219      	tst	r1, r3
1a0009d6:	d0ed      	beq.n	1a0009b4 <Timer_Init+0x3c>
   Chip_TIMER_Reset(timer_sd[timerNumber].name);
1a0009d8:	4a25      	ldr	r2, [pc, #148]	; (1a000a70 <Timer_Init+0xf8>)
1a0009da:	006b      	lsls	r3, r5, #1
1a0009dc:	442b      	add	r3, r5
1a0009de:	009b      	lsls	r3, r3, #2
1a0009e0:	eb02 0803 	add.w	r8, r2, r3
1a0009e4:	58d4      	ldr	r4, [r2, r3]
1a0009e6:	4620      	mov	r0, r4
1a0009e8:	f001 fa28 	bl	1a001e3c <Chip_TIMER_Reset>

   /* Update the defalut function pointer name of the Compare match 0*/
   timer_dd[timerNumber].timerCompareMatchFunctionPointer[TIMERCOMPAREMATCH0] = voidFunctionPointer;
1a0009ec:	012b      	lsls	r3, r5, #4
1a0009ee:	4a22      	ldr	r2, [pc, #136]	; (1a000a78 <Timer_Init+0x100>)
1a0009f0:	50d7      	str	r7, [r2, r3]
 * @param	matchnum	: Match timer, 0 to 3
 * @return	Nothing
 */
STATIC INLINE void Chip_TIMER_MatchEnableInt(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->MCR |= TIMER_INT_ON_MATCH(matchnum);
1a0009f2:	6963      	ldr	r3, [r4, #20]
1a0009f4:	f043 0301 	orr.w	r3, r3, #1
1a0009f8:	6163      	str	r3, [r4, #20]
 * @return	Nothing
 * @note	Sets one of the timer match values.
 */
STATIC INLINE void Chip_TIMER_SetMatch(LPC_TIMER_T *pTMR, int8_t matchnum, uint32_t matchval)
{
	pTMR->MR[matchnum] = matchval;
1a0009fa:	61a6      	str	r6, [r4, #24]
 * @param	matchnum	: Match timer, 0 to 3
 * @return	Nothing
 */
STATIC INLINE void Chip_TIMER_ResetOnMatchEnable(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->MCR |= TIMER_RESET_ON_MATCH(matchnum);
1a0009fc:	6963      	ldr	r3, [r4, #20]
1a0009fe:	f043 0302 	orr.w	r3, r3, #2
1a000a02:	6163      	str	r3, [r4, #20]
 * @return	Nothing
 * @note	Enables the timer to start counting.
 */
STATIC INLINE void Chip_TIMER_Enable(LPC_TIMER_T *pTMR)
{
	pTMR->TCR |= TIMER_ENABLE;
1a000a04:	6863      	ldr	r3, [r4, #4]
1a000a06:	f043 0301 	orr.w	r3, r3, #1
1a000a0a:	6063      	str	r3, [r4, #4]

   /*Enable timer*/
   Chip_TIMER_Enable(timer_sd[timerNumber].name);

   /* Enable timer interrupt */
   NVIC_SetPriority(timer_sd[timerNumber].IRQn, MAX_SYSCALL_INTERRUPT_PRIORITY+1);
1a000a0c:	f8d8 2008 	ldr.w	r2, [r8, #8]
1a000a10:	b2d3      	uxtb	r3, r2
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
1a000a12:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000a16:	d006      	beq.n	1a000a26 <Timer_Init+0xae>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a000a18:	f002 020f 	and.w	r2, r2, #15
1a000a1c:	4b17      	ldr	r3, [pc, #92]	; (1a000a7c <Timer_Init+0x104>)
1a000a1e:	4413      	add	r3, r2
1a000a20:	22c0      	movs	r2, #192	; 0xc0
1a000a22:	761a      	strb	r2, [r3, #24]
1a000a24:	e005      	b.n	1a000a32 <Timer_Init+0xba>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
1a000a26:	4a16      	ldr	r2, [pc, #88]	; (1a000a80 <Timer_Init+0x108>)
1a000a28:	fa42 f383 	sxtab	r3, r2, r3
1a000a2c:	22c0      	movs	r2, #192	; 0xc0
1a000a2e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
   NVIC_EnableIRQ(timer_sd[timerNumber].IRQn);
1a000a32:	4c0f      	ldr	r4, [pc, #60]	; (1a000a70 <Timer_Init+0xf8>)
1a000a34:	006e      	lsls	r6, r5, #1
1a000a36:	1973      	adds	r3, r6, r5
1a000a38:	009b      	lsls	r3, r3, #2
1a000a3a:	4423      	add	r3, r4
1a000a3c:	689b      	ldr	r3, [r3, #8]
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
1a000a3e:	b259      	sxtb	r1, r3
1a000a40:	0949      	lsrs	r1, r1, #5
1a000a42:	f003 031f 	and.w	r3, r3, #31
1a000a46:	2201      	movs	r2, #1
1a000a48:	fa02 f303 	lsl.w	r3, r2, r3
1a000a4c:	480c      	ldr	r0, [pc, #48]	; (1a000a80 <Timer_Init+0x108>)
1a000a4e:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
   NVIC_ClearPendingIRQ(timer_sd[timerNumber].IRQn);
1a000a52:	4435      	add	r5, r6
1a000a54:	00ad      	lsls	r5, r5, #2
1a000a56:	4425      	add	r5, r4
1a000a58:	68a9      	ldr	r1, [r5, #8]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1a000a5a:	b24b      	sxtb	r3, r1
1a000a5c:	095b      	lsrs	r3, r3, #5
1a000a5e:	f001 011f 	and.w	r1, r1, #31
1a000a62:	408a      	lsls	r2, r1
1a000a64:	3360      	adds	r3, #96	; 0x60
1a000a66:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
1a000a6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a000a6e:	bf00      	nop
1a000a70:	1a0029d0 	.word	0x1a0029d0
1a000a74:	40053000 	.word	0x40053000
1a000a78:	10000004 	.word	0x10000004
1a000a7c:	e000ecfc 	.word	0xe000ecfc
1a000a80:	e000e100 	.word	0xe000e100

1a000a84 <Timer_DeInit>:
/*
 * @Brief   Disables timer peripheral
 * @param   timerNumber:   Timer number, 0 to 3
 * @return   nothing
 */
void Timer_DeInit(uint8_t timerNumber){
1a000a84:	b538      	push	{r3, r4, r5, lr}
   NVIC_DisableIRQ(timer_sd[timerNumber].IRQn);
1a000a86:	4c0d      	ldr	r4, [pc, #52]	; (1a000abc <Timer_DeInit+0x38>)
1a000a88:	0045      	lsls	r5, r0, #1
1a000a8a:	182b      	adds	r3, r5, r0
1a000a8c:	009b      	lsls	r3, r3, #2
1a000a8e:	4423      	add	r3, r4
1a000a90:	689a      	ldr	r2, [r3, #8]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1a000a92:	b253      	sxtb	r3, r2
1a000a94:	095b      	lsrs	r3, r3, #5
1a000a96:	f002 021f 	and.w	r2, r2, #31
1a000a9a:	2101      	movs	r1, #1
1a000a9c:	fa01 f202 	lsl.w	r2, r1, r2
1a000aa0:	3320      	adds	r3, #32
1a000aa2:	4907      	ldr	r1, [pc, #28]	; (1a000ac0 <Timer_DeInit+0x3c>)
1a000aa4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   Chip_TIMER_Disable(timer_sd[timerNumber].name);
1a000aa8:	4428      	add	r0, r5
1a000aaa:	0080      	lsls	r0, r0, #2
1a000aac:	5820      	ldr	r0, [r4, r0]
 * @return	Nothing
 * @note	Disables the timer to stop counting.
 */
STATIC INLINE void Chip_TIMER_Disable(LPC_TIMER_T *pTMR)
{
	pTMR->TCR &= ~TIMER_ENABLE;
1a000aae:	6843      	ldr	r3, [r0, #4]
1a000ab0:	f023 0301 	bic.w	r3, r3, #1
1a000ab4:	6043      	str	r3, [r0, #4]
   Chip_TIMER_DeInit(timer_sd[timerNumber].name);
1a000ab6:	f001 f9bb 	bl	1a001e30 <Chip_TIMER_DeInit>
1a000aba:	bd38      	pop	{r3, r4, r5, pc}
1a000abc:	1a0029d0 	.word	0x1a0029d0
1a000ac0:	e000e100 	.word	0xe000e100

1a000ac4 <Timer_microsecondsToTicks>:
 * @return   Equivalent in Ticks for the LPC4337
 * @note   Can be used for the second parameter in the Timer_init
 */
uint32_t Timer_microsecondsToTicks(uint32_t uS){
   return (uS*(LPC4337_MAX_FREC/1000000));
}
1a000ac4:	23cc      	movs	r3, #204	; 0xcc
1a000ac6:	fb03 f000 	mul.w	r0, r3, r0
1a000aca:	4770      	bx	lr

1a000acc <Timer_EnableCompareMatch>:
 * @return   None
 * @note   For the 'ticks' parameter, see function Timer_microsecondsToTicks
 */
void Timer_EnableCompareMatch( uint8_t timerNumber, uint8_t compareMatchNumber,
                               uint32_t ticks,
                               voidFunctionPointer_t voidFunctionPointer){
1a000acc:	b430      	push	{r4, r5}

   timer_dd[timerNumber].timerCompareMatchFunctionPointer[compareMatchNumber] = voidFunctionPointer;
1a000ace:	eb01 0580 	add.w	r5, r1, r0, lsl #2
1a000ad2:	4c0a      	ldr	r4, [pc, #40]	; (1a000afc <Timer_EnableCompareMatch+0x30>)
1a000ad4:	f844 3025 	str.w	r3, [r4, r5, lsl #2]

   Chip_TIMER_MatchEnableInt(timer_sd[timerNumber].name, compareMatchNumber);
1a000ad8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a000adc:	0080      	lsls	r0, r0, #2
1a000ade:	4b08      	ldr	r3, [pc, #32]	; (1a000b00 <Timer_EnableCompareMatch+0x34>)
1a000ae0:	5818      	ldr	r0, [r3, r0]
 * @param	matchnum	: Match timer, 0 to 3
 * @return	Nothing
 */
STATIC INLINE void Chip_TIMER_MatchEnableInt(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->MCR |= TIMER_INT_ON_MATCH(matchnum);
1a000ae2:	6944      	ldr	r4, [r0, #20]
1a000ae4:	b249      	sxtb	r1, r1
1a000ae6:	eb01 0541 	add.w	r5, r1, r1, lsl #1
1a000aea:	2301      	movs	r3, #1
1a000aec:	40ab      	lsls	r3, r5
1a000aee:	4323      	orrs	r3, r4
1a000af0:	6143      	str	r3, [r0, #20]
 * @return	Nothing
 * @note	Sets one of the timer match values.
 */
STATIC INLINE void Chip_TIMER_SetMatch(LPC_TIMER_T *pTMR, int8_t matchnum, uint32_t matchval)
{
	pTMR->MR[matchnum] = matchval;
1a000af2:	3106      	adds	r1, #6
1a000af4:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   Chip_TIMER_SetMatch(timer_sd[timerNumber].name, compareMatchNumber, ticks);
}
1a000af8:	bc30      	pop	{r4, r5}
1a000afa:	4770      	bx	lr
1a000afc:	10000004 	.word	0x10000004
1a000b00:	1a0029d0 	.word	0x1a0029d0

1a000b04 <Timer_DisableCompareMatch>:
 * @param   timerNumber:   Timer number, 0 to 3
 * @param   compareMatchNumber:   Compare match number, 1 to 3
 * @return   None
 */
void Timer_DisableCompareMatch( uint8_t timerNumber,
                                uint8_t compareMatchNumber ){
1a000b04:	b410      	push	{r4}

   timer_dd[timerNumber].timerCompareMatchFunctionPointer[compareMatchNumber] = errorOcurred;
1a000b06:	eb01 0280 	add.w	r2, r1, r0, lsl #2
1a000b0a:	4c0c      	ldr	r4, [pc, #48]	; (1a000b3c <Timer_DisableCompareMatch+0x38>)
1a000b0c:	4b0c      	ldr	r3, [pc, #48]	; (1a000b40 <Timer_DisableCompareMatch+0x3c>)
1a000b0e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]

   Chip_TIMER_ClearMatch(timer_sd[timerNumber].name, compareMatchNumber);
1a000b12:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a000b16:	0080      	lsls	r0, r0, #2
1a000b18:	4b0a      	ldr	r3, [pc, #40]	; (1a000b44 <Timer_DisableCompareMatch+0x40>)
1a000b1a:	581a      	ldr	r2, [r3, r0]
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a000b1c:	b249      	sxtb	r1, r1
1a000b1e:	2301      	movs	r3, #1
1a000b20:	fa03 f001 	lsl.w	r0, r3, r1
1a000b24:	6010      	str	r0, [r2, #0]
 * @param	matchnum	: Match timer, 0 to 3
 * @return	Nothing
 */
STATIC INLINE void Chip_TIMER_MatchDisableInt(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->MCR &= ~TIMER_INT_ON_MATCH(matchnum);
1a000b26:	6950      	ldr	r0, [r2, #20]
1a000b28:	eb01 0141 	add.w	r1, r1, r1, lsl #1
1a000b2c:	408b      	lsls	r3, r1
1a000b2e:	ea20 0303 	bic.w	r3, r0, r3
1a000b32:	6153      	str	r3, [r2, #20]
   Chip_TIMER_MatchDisableInt(timer_sd[timerNumber].name, compareMatchNumber);
}
1a000b34:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000b38:	4770      	bx	lr
1a000b3a:	bf00      	nop
1a000b3c:	1a000971 	.word	0x1a000971
1a000b40:	10000004 	.word	0x10000004
1a000b44:	1a0029d0 	.word	0x1a0029d0

1a000b48 <Timer_SetCompareMatch>:
 *    interruption
 */
void Timer_SetCompareMatch( uint8_t timerNumber,
                            uint8_t compareMatchNumber,
                            uint32_t ticks){
   Chip_TIMER_SetMatch(timer_sd[timerNumber].name, compareMatchNumber,ticks);
1a000b48:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a000b4c:	0080      	lsls	r0, r0, #2
1a000b4e:	4b03      	ldr	r3, [pc, #12]	; (1a000b5c <Timer_SetCompareMatch+0x14>)
1a000b50:	581b      	ldr	r3, [r3, r0]
 * @return	Nothing
 * @note	Sets one of the timer match values.
 */
STATIC INLINE void Chip_TIMER_SetMatch(LPC_TIMER_T *pTMR, int8_t matchnum, uint32_t matchval)
{
	pTMR->MR[matchnum] = matchval;
1a000b52:	b249      	sxtb	r1, r1
1a000b54:	3106      	adds	r1, #6
1a000b56:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
1a000b5a:	4770      	bx	lr
1a000b5c:	1a0029d0 	.word	0x1a0029d0

1a000b60 <TIMER0_IRQHandler>:
/*==================[ISR external functions definition]======================*/
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void){
1a000b60:	b510      	push	{r4, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000b62:	2400      	movs	r4, #0
1a000b64:	e012      	b.n	1a000b8c <TIMER0_IRQHandler+0x2c>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a000b66:	4b0b      	ldr	r3, [pc, #44]	; (1a000b94 <TIMER0_IRQHandler+0x34>)
1a000b68:	681a      	ldr	r2, [r3, #0]
1a000b6a:	f004 010f 	and.w	r1, r4, #15
1a000b6e:	2301      	movs	r3, #1
1a000b70:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ){
1a000b72:	421a      	tst	r2, r3
1a000b74:	d008      	beq.n	1a000b88 <TIMER0_IRQHandler+0x28>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a000b76:	4b08      	ldr	r3, [pc, #32]	; (1a000b98 <TIMER0_IRQHandler+0x38>)
1a000b78:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a000b7c:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a000b7e:	b262      	sxtb	r2, r4
1a000b80:	2301      	movs	r3, #1
1a000b82:	4093      	lsls	r3, r2
1a000b84:	4a03      	ldr	r2, [pc, #12]	; (1a000b94 <TIMER0_IRQHandler+0x34>)
1a000b86:	6013      	str	r3, [r2, #0]

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a000b88:	3401      	adds	r4, #1
1a000b8a:	b2e4      	uxtb	r4, r4
 */
void TIMER0_IRQHandler(void){

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000b8c:	2c03      	cmp	r4, #3
1a000b8e:	d9ea      	bls.n	1a000b66 <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])();
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a000b90:	bd10      	pop	{r4, pc}
1a000b92:	bf00      	nop
1a000b94:	40084000 	.word	0x40084000
1a000b98:	10000004 	.word	0x10000004

1a000b9c <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void ){
1a000b9c:	b510      	push	{r4, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000b9e:	2400      	movs	r4, #0
1a000ba0:	e013      	b.n	1a000bca <TIMER1_IRQHandler+0x2e>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a000ba2:	4b0b      	ldr	r3, [pc, #44]	; (1a000bd0 <TIMER1_IRQHandler+0x34>)
1a000ba4:	681a      	ldr	r2, [r3, #0]
1a000ba6:	f004 010f 	and.w	r1, r4, #15
1a000baa:	2301      	movs	r3, #1
1a000bac:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ){
1a000bae:	421a      	tst	r2, r3
1a000bb0:	d009      	beq.n	1a000bc6 <TIMER1_IRQHandler+0x2a>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a000bb2:	1d23      	adds	r3, r4, #4
1a000bb4:	4a07      	ldr	r2, [pc, #28]	; (1a000bd4 <TIMER1_IRQHandler+0x38>)
1a000bb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a000bba:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a000bbc:	b262      	sxtb	r2, r4
1a000bbe:	2301      	movs	r3, #1
1a000bc0:	4093      	lsls	r3, r2
1a000bc2:	4a03      	ldr	r2, [pc, #12]	; (1a000bd0 <TIMER1_IRQHandler+0x34>)
1a000bc4:	6013      	str	r3, [r2, #0]

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a000bc6:	3401      	adds	r4, #1
1a000bc8:	b2e4      	uxtb	r4, r4

void TIMER1_IRQHandler( void ){

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000bca:	2c03      	cmp	r4, #3
1a000bcc:	d9e9      	bls.n	1a000ba2 <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])();
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a000bce:	bd10      	pop	{r4, pc}
1a000bd0:	40085000 	.word	0x40085000
1a000bd4:	10000004 	.word	0x10000004

1a000bd8 <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void ){
1a000bd8:	b510      	push	{r4, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000bda:	2400      	movs	r4, #0
1a000bdc:	e014      	b.n	1a000c08 <TIMER2_IRQHandler+0x30>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a000bde:	4b0c      	ldr	r3, [pc, #48]	; (1a000c10 <TIMER2_IRQHandler+0x38>)
1a000be0:	681a      	ldr	r2, [r3, #0]
1a000be2:	f004 010f 	and.w	r1, r4, #15
1a000be6:	2301      	movs	r3, #1
1a000be8:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ){
1a000bea:	421a      	tst	r2, r3
1a000bec:	d00a      	beq.n	1a000c04 <TIMER2_IRQHandler+0x2c>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a000bee:	f104 0308 	add.w	r3, r4, #8
1a000bf2:	4a08      	ldr	r2, [pc, #32]	; (1a000c14 <TIMER2_IRQHandler+0x3c>)
1a000bf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a000bf8:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a000bfa:	b262      	sxtb	r2, r4
1a000bfc:	2301      	movs	r3, #1
1a000bfe:	4093      	lsls	r3, r2
1a000c00:	4a03      	ldr	r2, [pc, #12]	; (1a000c10 <TIMER2_IRQHandler+0x38>)
1a000c02:	6013      	str	r3, [r2, #0]
void TIMER2_IRQHandler( void ){
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a000c04:	3401      	adds	r4, #1
1a000c06:	b2e4      	uxtb	r4, r4
}

void TIMER2_IRQHandler( void ){
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000c08:	2c03      	cmp	r4, #3
1a000c0a:	d9e8      	bls.n	1a000bde <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])();
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a000c0c:	bd10      	pop	{r4, pc}
1a000c0e:	bf00      	nop
1a000c10:	400c3000 	.word	0x400c3000
1a000c14:	10000004 	.word	0x10000004

1a000c18 <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void ){
1a000c18:	b510      	push	{r4, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000c1a:	2400      	movs	r4, #0
1a000c1c:	e014      	b.n	1a000c48 <TIMER3_IRQHandler+0x30>
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a000c1e:	4b0c      	ldr	r3, [pc, #48]	; (1a000c50 <TIMER3_IRQHandler+0x38>)
1a000c20:	681a      	ldr	r2, [r3, #0]
1a000c22:	f004 010f 	and.w	r1, r4, #15
1a000c26:	2301      	movs	r3, #1
1a000c28:	408b      	lsls	r3, r1
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)){
1a000c2a:	421a      	tst	r2, r3
1a000c2c:	d00a      	beq.n	1a000c44 <TIMER3_IRQHandler+0x2c>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a000c2e:	f104 030c 	add.w	r3, r4, #12
1a000c32:	4a08      	ldr	r2, [pc, #32]	; (1a000c54 <TIMER3_IRQHandler+0x3c>)
1a000c34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a000c38:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a000c3a:	b262      	sxtb	r2, r4
1a000c3c:	2301      	movs	r3, #1
1a000c3e:	4093      	lsls	r3, r2
1a000c40:	4a03      	ldr	r2, [pc, #12]	; (1a000c50 <TIMER3_IRQHandler+0x38>)
1a000c42:	6013      	str	r3, [r2, #0]

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a000c44:	3401      	adds	r4, #1
1a000c46:	b2e4      	uxtb	r4, r4
/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void ){

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000c48:	2c03      	cmp	r4, #3
1a000c4a:	d9e8      	bls.n	1a000c1e <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])();
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a000c4c:	bd10      	pop	{r4, pc}
1a000c4e:	bf00      	nop
1a000c50:	400c4000 	.word	0x400c4000
1a000c54:	10000004 	.word	0x10000004

1a000c58 <uartConfig>:

   return retVal;
}


void uartConfig( uartMap_t uart, uint32_t baudRate ){
1a000c58:	b538      	push	{r3, r4, r5, lr}
1a000c5a:	460c      	mov	r4, r1
   switch(uart){
1a000c5c:	b110      	cbz	r0, 1a000c64 <uartConfig+0xc>
1a000c5e:	2801      	cmp	r0, #1
1a000c60:	d013      	beq.n	1a000c8a <uartConfig+0x32>
1a000c62:	bd38      	pop	{r3, r4, r5, pc}
   case UART_USB:
      Chip_UART_Init(UART_USB_LPC);
1a000c64:	4d12      	ldr	r5, [pc, #72]	; (1a000cb0 <uartConfig+0x58>)
1a000c66:	4628      	mov	r0, r5
1a000c68:	f001 f942 	bl	1a001ef0 <Chip_UART_Init>
      Chip_UART_SetBaud(UART_USB_LPC, baudRate);  /* Set Baud rate */
1a000c6c:	4628      	mov	r0, r5
1a000c6e:	4621      	mov	r1, r4
1a000c70:	f001 f9c4 	bl	1a001ffc <Chip_UART_SetBaud>
 *			with a RX trip level of 8 characters, use something like
 *			(UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
	pUART->FCR = fcr;
1a000c74:	2301      	movs	r3, #1
1a000c76:	60ab      	str	r3, [r5, #8]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
    pUART->TER2 = UART_TER2_TXEN;
1a000c78:	65eb      	str	r3, [r5, #92]	; 0x5c
1a000c7a:	4b0e      	ldr	r3, [pc, #56]	; (1a000cb4 <uartConfig+0x5c>)
1a000c7c:	221e      	movs	r2, #30
1a000c7e:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
1a000c82:	22d6      	movs	r2, #214	; 0xd6
1a000c84:	f8c3 2388 	str.w	r2, [r3, #904]	; 0x388
1a000c88:	bd38      	pop	{r3, r4, r5, pc}
      //   NVIC_SetPriority(USART2_IRQn, 6);
      // Enable Interrupt for UART channel
      //   NVIC_EnableIRQ(USART2_IRQn);
   break;
   case UART_232:
      Chip_UART_Init(UART_232_LPC);
1a000c8a:	4d0b      	ldr	r5, [pc, #44]	; (1a000cb8 <uartConfig+0x60>)
1a000c8c:	4628      	mov	r0, r5
1a000c8e:	f001 f92f 	bl	1a001ef0 <Chip_UART_Init>
      Chip_UART_SetBaud(UART_232_LPC, baudRate);  /* Set Baud rate */
1a000c92:	4628      	mov	r0, r5
1a000c94:	4621      	mov	r1, r4
1a000c96:	f001 f9b1 	bl	1a001ffc <Chip_UART_SetBaud>
 *			with a RX trip level of 8 characters, use something like
 *			(UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
	pUART->FCR = fcr;
1a000c9a:	2301      	movs	r3, #1
1a000c9c:	60ab      	str	r3, [r5, #8]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
    pUART->TER2 = UART_TER2_TXEN;
1a000c9e:	65eb      	str	r3, [r5, #92]	; 0x5c
1a000ca0:	4b04      	ldr	r3, [pc, #16]	; (1a000cb4 <uartConfig+0x5c>)
1a000ca2:	221a      	movs	r2, #26
1a000ca4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
1a000ca8:	22d2      	movs	r2, #210	; 0xd2
1a000caa:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
1a000cae:	bd38      	pop	{r3, r4, r5, pc}
1a000cb0:	400c1000 	.word	0x400c1000
1a000cb4:	40086000 	.word	0x40086000
1a000cb8:	400c2000 	.word	0x400c2000

1a000cbc <uartReadByte>:

bool_t uartReadByte( uartMap_t uart, uint8_t* receivedByte ){

   bool_t retVal = TRUE;

   switch(uart){
1a000cbc:	b110      	cbz	r0, 1a000cc4 <uartReadByte+0x8>
1a000cbe:	2801      	cmp	r0, #1
1a000cc0:	d00a      	beq.n	1a000cd8 <uartReadByte+0x1c>
1a000cc2:	e013      	b.n	1a000cec <uartReadByte+0x30>
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a000cc4:	4b0c      	ldr	r3, [pc, #48]	; (1a000cf8 <uartReadByte+0x3c>)
1a000cc6:	695b      	ldr	r3, [r3, #20]
   case UART_USB:
      if ( Chip_UART_ReadLineStatus(UART_USB_LPC) & UART_LSR_RDR ) {
1a000cc8:	f013 0f01 	tst.w	r3, #1
1a000ccc:	d010      	beq.n	1a000cf0 <uartReadByte+0x34>
 *			receive hold register regard regardless of UART state. The
 *			FIFO status should be read first prior to using this function
 */
STATIC INLINE uint8_t Chip_UART_ReadByte(LPC_USART_T *pUART)
{
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a000cce:	4b0a      	ldr	r3, [pc, #40]	; (1a000cf8 <uartReadByte+0x3c>)
1a000cd0:	681b      	ldr	r3, [r3, #0]
         *receivedByte = Chip_UART_ReadByte(UART_USB_LPC);
1a000cd2:	700b      	strb	r3, [r1, #0]
}


bool_t uartReadByte( uartMap_t uart, uint8_t* receivedByte ){

   bool_t retVal = TRUE;
1a000cd4:	2001      	movs	r0, #1
1a000cd6:	4770      	bx	lr
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a000cd8:	4b08      	ldr	r3, [pc, #32]	; (1a000cfc <uartReadByte+0x40>)
1a000cda:	695b      	ldr	r3, [r3, #20]
      } else{
         retVal = FALSE;
      }
   break;
   case UART_232:
      if ( Chip_UART_ReadLineStatus(UART_232_LPC) & UART_LSR_RDR ) {
1a000cdc:	f013 0f01 	tst.w	r3, #1
1a000ce0:	d008      	beq.n	1a000cf4 <uartReadByte+0x38>
 *			receive hold register regard regardless of UART state. The
 *			FIFO status should be read first prior to using this function
 */
STATIC INLINE uint8_t Chip_UART_ReadByte(LPC_USART_T *pUART)
{
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a000ce2:	4b06      	ldr	r3, [pc, #24]	; (1a000cfc <uartReadByte+0x40>)
1a000ce4:	681b      	ldr	r3, [r3, #0]
         *receivedByte = Chip_UART_ReadByte(UART_232_LPC);
1a000ce6:	700b      	strb	r3, [r1, #0]
}


bool_t uartReadByte( uartMap_t uart, uint8_t* receivedByte ){

   bool_t retVal = TRUE;
1a000ce8:	2001      	movs	r0, #1
1a000cea:	4770      	bx	lr
1a000cec:	2001      	movs	r0, #1
1a000cee:	4770      	bx	lr
   switch(uart){
   case UART_USB:
      if ( Chip_UART_ReadLineStatus(UART_USB_LPC) & UART_LSR_RDR ) {
         *receivedByte = Chip_UART_ReadByte(UART_USB_LPC);
      } else{
         retVal = FALSE;
1a000cf0:	2000      	movs	r0, #0
1a000cf2:	4770      	bx	lr
   break;
   case UART_232:
      if ( Chip_UART_ReadLineStatus(UART_232_LPC) & UART_LSR_RDR ) {
         *receivedByte = Chip_UART_ReadByte(UART_232_LPC);
      } else{
         retVal = FALSE;
1a000cf4:	2000      	movs	r0, #0
   case UART_485:
   break;
   }

   return retVal;
}
1a000cf6:	4770      	bx	lr
1a000cf8:	400c1000 	.word	0x400c1000
1a000cfc:	400c2000 	.word	0x400c2000

1a000d00 <uartWriteByte>:


void uartWriteByte( uartMap_t uart, uint8_t byte ){

   switch(uart){
1a000d00:	b110      	cbz	r0, 1a000d08 <uartWriteByte+0x8>
1a000d02:	2801      	cmp	r0, #1
1a000d04:	d008      	beq.n	1a000d18 <uartWriteByte+0x18>
1a000d06:	4770      	bx	lr
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a000d08:	4b07      	ldr	r3, [pc, #28]	; (1a000d28 <uartWriteByte+0x28>)
1a000d0a:	695b      	ldr	r3, [r3, #20]
   case UART_USB:
      while ((Chip_UART_ReadLineStatus(UART_USB_LPC) & UART_LSR_THRE) == 0) {}   // Wait for space in FIFO
1a000d0c:	f013 0f20 	tst.w	r3, #32
1a000d10:	d0fa      	beq.n	1a000d08 <uartWriteByte+0x8>
 * @note	This function attempts to place a byte into the UART transmit
 *			FIFO or transmit hold register regard regardless of UART state
 */
STATIC INLINE void Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)
{
	pUART->THR = (uint32_t) data;
1a000d12:	4b05      	ldr	r3, [pc, #20]	; (1a000d28 <uartWriteByte+0x28>)
1a000d14:	6019      	str	r1, [r3, #0]
1a000d16:	4770      	bx	lr
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a000d18:	4b04      	ldr	r3, [pc, #16]	; (1a000d2c <uartWriteByte+0x2c>)
1a000d1a:	695b      	ldr	r3, [r3, #20]
      Chip_UART_SendByte(UART_USB_LPC, byte);
   break;
   case UART_232:
      while ((Chip_UART_ReadLineStatus(UART_232_LPC) & UART_LSR_THRE) == 0) {}   // Wait for space in FIFO
1a000d1c:	f013 0f20 	tst.w	r3, #32
1a000d20:	d0fa      	beq.n	1a000d18 <uartWriteByte+0x18>
 * @note	This function attempts to place a byte into the UART transmit
 *			FIFO or transmit hold register regard regardless of UART state
 */
STATIC INLINE void Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)
{
	pUART->THR = (uint32_t) data;
1a000d22:	4b02      	ldr	r3, [pc, #8]	; (1a000d2c <uartWriteByte+0x2c>)
1a000d24:	6019      	str	r1, [r3, #0]
1a000d26:	4770      	bx	lr
1a000d28:	400c1000 	.word	0x400c1000
1a000d2c:	400c2000 	.word	0x400c2000

1a000d30 <waitForReceiveStringOrTimeout>:
/*==================[external data declaration]==============================*/

/*==================[external functions declaration]=========================*/

waitForReceiveStringOrTimeoutState_t waitForReceiveStringOrTimeout(
   uartMap_t uart, waitForReceiveStringOrTimeout_t* instance ){
1a000d30:	b510      	push	{r4, lr}
1a000d32:	b082      	sub	sp, #8
1a000d34:	460c      	mov	r4, r1

   uint8_t receiveByte;

   switch( instance->state ){
1a000d36:	780b      	ldrb	r3, [r1, #0]
1a000d38:	2b03      	cmp	r3, #3
1a000d3a:	d836      	bhi.n	1a000daa <waitForReceiveStringOrTimeout+0x7a>
1a000d3c:	e8df f003 	tbb	[pc, r3]
1a000d40:	322f0d02 	.word	0x322f0d02

      case UART_RECEIVE_STRING_CONFIG:

         delayConfig( &(instance->delay), instance->timeout );
1a000d44:	f101 0018 	add.w	r0, r1, #24
1a000d48:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
1a000d4c:	f7ff fc30 	bl	1a0005b0 <delayConfig>

         instance->stringIndex = 0;
1a000d50:	2300      	movs	r3, #0
1a000d52:	8163      	strh	r3, [r4, #10]

         instance->state = UART_RECEIVE_STRING_RECEIVING;
1a000d54:	2301      	movs	r3, #1
1a000d56:	7023      	strb	r3, [r4, #0]

      break;
1a000d58:	e029      	b.n	1a000dae <waitForReceiveStringOrTimeout+0x7e>

      case UART_RECEIVE_STRING_RECEIVING:

         if( uartReadByte( uart, &receiveByte ) ){
1a000d5a:	f10d 0107 	add.w	r1, sp, #7
1a000d5e:	f7ff ffad 	bl	1a000cbc <uartReadByte>
1a000d62:	b1a0      	cbz	r0, 1a000d8e <waitForReceiveStringOrTimeout+0x5e>

            // TODO: DEBUG
            uartWriteByte( UART_USB, receiveByte );
1a000d64:	2000      	movs	r0, #0
1a000d66:	f89d 1007 	ldrb.w	r1, [sp, #7]
1a000d6a:	f7ff ffc9 	bl	1a000d00 <uartWriteByte>

            if( (instance->string)[(instance->stringIndex)] == receiveByte ){
1a000d6e:	6862      	ldr	r2, [r4, #4]
1a000d70:	8963      	ldrh	r3, [r4, #10]
1a000d72:	5cd1      	ldrb	r1, [r2, r3]
1a000d74:	f89d 2007 	ldrb.w	r2, [sp, #7]
1a000d78:	4291      	cmp	r1, r2
1a000d7a:	d108      	bne.n	1a000d8e <waitForReceiveStringOrTimeout+0x5e>

               (instance->stringIndex)++;
1a000d7c:	3301      	adds	r3, #1
1a000d7e:	b29b      	uxth	r3, r3
1a000d80:	8163      	strh	r3, [r4, #10]

               if( (instance->stringIndex) == (instance->stringSize - 1) ){
1a000d82:	8922      	ldrh	r2, [r4, #8]
1a000d84:	3a01      	subs	r2, #1
1a000d86:	4293      	cmp	r3, r2
1a000d88:	d101      	bne.n	1a000d8e <waitForReceiveStringOrTimeout+0x5e>
                  instance->state = UART_RECEIVE_STRING_RECEIVED_OK;
1a000d8a:	2302      	movs	r3, #2
1a000d8c:	7023      	strb	r3, [r4, #0]

            }

         }

         if( delayRead( &(instance->delay) ) ){
1a000d8e:	f104 0018 	add.w	r0, r4, #24
1a000d92:	f7ff fc1d 	bl	1a0005d0 <delayRead>
1a000d96:	b150      	cbz	r0, 1a000dae <waitForReceiveStringOrTimeout+0x7e>
            instance->state = UART_RECEIVE_STRING_TIMEOUT;
1a000d98:	2303      	movs	r3, #3
1a000d9a:	7023      	strb	r3, [r4, #0]
1a000d9c:	e007      	b.n	1a000dae <waitForReceiveStringOrTimeout+0x7e>
         }

      break;

      case UART_RECEIVE_STRING_RECEIVED_OK:
         instance->state = UART_RECEIVE_STRING_CONFIG;
1a000d9e:	2300      	movs	r3, #0
1a000da0:	700b      	strb	r3, [r1, #0]
      break;
1a000da2:	e004      	b.n	1a000dae <waitForReceiveStringOrTimeout+0x7e>

      case UART_RECEIVE_STRING_TIMEOUT:
         instance->state = UART_RECEIVE_STRING_CONFIG;
1a000da4:	2300      	movs	r3, #0
1a000da6:	700b      	strb	r3, [r1, #0]
      break;
1a000da8:	e001      	b.n	1a000dae <waitForReceiveStringOrTimeout+0x7e>

      default:
         instance->state = UART_RECEIVE_STRING_CONFIG;
1a000daa:	2300      	movs	r3, #0
1a000dac:	700b      	strb	r3, [r1, #0]
      break;
   }

   return instance->state;
}
1a000dae:	7820      	ldrb	r0, [r4, #0]
1a000db0:	b002      	add	sp, #8
1a000db2:	bd10      	pop	{r4, pc}

1a000db4 <waitForReceiveStringOrTimeoutBlocking>:



bool_t waitForReceiveStringOrTimeoutBlocking(
   uartMap_t uart, char* string, uint16_t stringSize, tick_t timeout ){
1a000db4:	b510      	push	{r4, lr}
1a000db6:	b08c      	sub	sp, #48	; 0x30
1a000db8:	4604      	mov	r4, r0
   waitForReceiveStringOrTimeout_t waitText;
   waitForReceiveStringOrTimeoutState_t waitTextState;

   waitTextState = UART_RECEIVE_STRING_CONFIG;

   waitText.state = UART_RECEIVE_STRING_CONFIG;
1a000dba:	2000      	movs	r0, #0
1a000dbc:	f88d 0000 	strb.w	r0, [sp]
   waitText.string =  string;
1a000dc0:	9101      	str	r1, [sp, #4]
   waitText.stringSize = stringSize;
1a000dc2:	f8ad 2008 	strh.w	r2, [sp, #8]
   waitText.timeout = timeout;
1a000dc6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
1a000dca:	e9cd 2304 	strd	r2, r3, [sp, #16]

   while( waitTextState != UART_RECEIVE_STRING_RECEIVED_OK &&
1a000dce:	e003      	b.n	1a000dd8 <waitForReceiveStringOrTimeoutBlocking+0x24>
          waitTextState != UART_RECEIVE_STRING_TIMEOUT ){
      waitTextState = waitForReceiveStringOrTimeout( uart, &waitText );
1a000dd0:	4620      	mov	r0, r4
1a000dd2:	4669      	mov	r1, sp
1a000dd4:	f7ff ffac 	bl	1a000d30 <waitForReceiveStringOrTimeout>
   waitText.state = UART_RECEIVE_STRING_CONFIG;
   waitText.string =  string;
   waitText.stringSize = stringSize;
   waitText.timeout = timeout;

   while( waitTextState != UART_RECEIVE_STRING_RECEIVED_OK &&
1a000dd8:	1e83      	subs	r3, r0, #2
1a000dda:	b2db      	uxtb	r3, r3
1a000ddc:	2b01      	cmp	r3, #1
1a000dde:	d8f7      	bhi.n	1a000dd0 <waitForReceiveStringOrTimeoutBlocking+0x1c>
          waitTextState != UART_RECEIVE_STRING_TIMEOUT ){
      waitTextState = waitForReceiveStringOrTimeout( uart, &waitText );
   }

   if( waitTextState == UART_RECEIVE_STRING_TIMEOUT ){
1a000de0:	2803      	cmp	r0, #3
1a000de2:	d001      	beq.n	1a000de8 <waitForReceiveStringOrTimeoutBlocking+0x34>


bool_t waitForReceiveStringOrTimeoutBlocking(
   uartMap_t uart, char* string, uint16_t stringSize, tick_t timeout ){

   bool_t retVal = TRUE; // True if OK
1a000de4:	2001      	movs	r0, #1
1a000de6:	e000      	b.n	1a000dea <waitForReceiveStringOrTimeoutBlocking+0x36>
          waitTextState != UART_RECEIVE_STRING_TIMEOUT ){
      waitTextState = waitForReceiveStringOrTimeout( uart, &waitText );
   }

   if( waitTextState == UART_RECEIVE_STRING_TIMEOUT ){
      retVal = FALSE;
1a000de8:	2000      	movs	r0, #0
   }

   return retVal;
}
1a000dea:	b00c      	add	sp, #48	; 0x30
1a000dec:	bd10      	pop	{r4, pc}
1a000dee:	bf00      	nop

1a000df0 <uartWriteString>:
   break;
   }
}


void uartWriteString( uartMap_t uart, char* str ){
1a000df0:	b538      	push	{r3, r4, r5, lr}
1a000df2:	4605      	mov	r5, r0
1a000df4:	460c      	mov	r4, r1
   while(*str != 0){
1a000df6:	e003      	b.n	1a000e00 <uartWriteString+0x10>
	  uartWriteByte( uart, (uint8_t)*str );
1a000df8:	4628      	mov	r0, r5
1a000dfa:	f7ff ff81 	bl	1a000d00 <uartWriteByte>
	  str++;
1a000dfe:	3401      	adds	r4, #1
   }
}


void uartWriteString( uartMap_t uart, char* str ){
   while(*str != 0){
1a000e00:	7821      	ldrb	r1, [r4, #0]
1a000e02:	2900      	cmp	r1, #0
1a000e04:	d1f8      	bne.n	1a000df8 <uartWriteString+0x8>
	  uartWriteByte( uart, (uint8_t)*str );
	  str++;
   }
}
1a000e06:	bd38      	pop	{r3, r4, r5, pc}

1a000e08 <UART2_IRQHandler>:
/* 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24) */
void UART0_IRQHandler(void){
}

/* 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26) */
void UART2_IRQHandler(void){
1a000e08:	4770      	bx	lr
1a000e0a:	bf00      	nop

1a000e0c <UART3_IRQHandler>:
}

/* 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27) */
void UART3_IRQHandler(void){
1a000e0c:	4770      	bx	lr
1a000e0e:	bf00      	nop

1a000e10 <Board_LED_Init>:
   }
#endif
}

static void Board_LED_Init()
{
1a000e10:	b470      	push	{r4, r5, r6}
   uint32_t idx;

   for (idx = 0; idx < (sizeof(gpioLEDBits) / sizeof(io_port_t)); ++idx) {
1a000e12:	2200      	movs	r2, #0
1a000e14:	e014      	b.n	1a000e40 <Board_LED_Init+0x30>
       /* Set pin direction and init to off */
       Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin);
1a000e16:	4b0c      	ldr	r3, [pc, #48]	; (1a000e48 <Board_LED_Init+0x38>)
1a000e18:	f813 4012 	ldrb.w	r4, [r3, r2, lsl #1]
1a000e1c:	eb03 0342 	add.w	r3, r3, r2, lsl #1
1a000e20:	7859      	ldrb	r1, [r3, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a000e22:	480a      	ldr	r0, [pc, #40]	; (1a000e4c <Board_LED_Init+0x3c>)
1a000e24:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a000e28:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
1a000e2c:	2301      	movs	r3, #1
1a000e2e:	408b      	lsls	r3, r1
1a000e30:	4333      	orrs	r3, r6
1a000e32:	f840 3025 	str.w	r3, [r0, r5, lsl #2]
 * @return	Nothing
 * @note	This function replaces Chip_GPIO_WritePortBit()
 */
STATIC INLINE void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)
{
	pGPIO->B[port][pin] = setting;
1a000e36:	eb01 1144 	add.w	r1, r1, r4, lsl #5
1a000e3a:	2300      	movs	r3, #0
1a000e3c:	5443      	strb	r3, [r0, r1]

static void Board_LED_Init()
{
   uint32_t idx;

   for (idx = 0; idx < (sizeof(gpioLEDBits) / sizeof(io_port_t)); ++idx) {
1a000e3e:	3201      	adds	r2, #1
1a000e40:	2a05      	cmp	r2, #5
1a000e42:	d9e8      	bls.n	1a000e16 <Board_LED_Init+0x6>
       /* Set pin direction and init to off */
       Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin);
       Chip_GPIO_SetPinState(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin, (bool) false);
   }
}
1a000e44:	bc70      	pop	{r4, r5, r6}
1a000e46:	4770      	bx	lr
1a000e48:	1a002a00 	.word	0x1a002a00
1a000e4c:	400f4000 	.word	0x400f4000

1a000e50 <Board_UART_Init>:
1a000e50:	4b03      	ldr	r3, [pc, #12]	; (1a000e60 <Board_UART_Init+0x10>)
1a000e52:	2212      	movs	r2, #18
1a000e54:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
1a000e58:	22d1      	movs	r2, #209	; 0xd1
1a000e5a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
1a000e5e:	4770      	bx	lr
1a000e60:	40086000 	.word	0x40086000

1a000e64 <Board_Debug_Init>:
   Chip_SCU_PinMuxSet(0x2, 1, (SCU_MODE_INACT | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS | SCU_MODE_FUNC1));/* P2.1 : UART0_RXD */
}

/* Initialize debug output via UART for board */
void Board_Debug_Init(void)
{
1a000e64:	b510      	push	{r4, lr}
#if defined(DEBUG_UART)
   Board_UART_Init(DEBUG_UART);
1a000e66:	4c08      	ldr	r4, [pc, #32]	; (1a000e88 <Board_Debug_Init+0x24>)
1a000e68:	4620      	mov	r0, r4
1a000e6a:	f7ff fff1 	bl	1a000e50 <Board_UART_Init>

   Chip_UART_Init(DEBUG_UART);
1a000e6e:	4620      	mov	r0, r4
1a000e70:	f001 f83e 	bl	1a001ef0 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, 115200);
1a000e74:	4620      	mov	r0, r4
1a000e76:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000e7a:	f001 f957 	bl	1a00212c <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a000e7e:	2303      	movs	r3, #3
1a000e80:	60e3      	str	r3, [r4, #12]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
    pUART->TER2 = UART_TER2_TXEN;
1a000e82:	2301      	movs	r3, #1
1a000e84:	65e3      	str	r3, [r4, #92]	; 0x5c
1a000e86:	bd10      	pop	{r4, pc}
1a000e88:	400c1000 	.word	0x400c1000

1a000e8c <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a000e8c:	4b03      	ldr	r3, [pc, #12]	; (1a000e9c <Board_UARTPutChar+0x10>)
1a000e8e:	695b      	ldr	r3, [r3, #20]
/* Sends a character on the UART */
void Board_UARTPutChar(char ch)
{
#if defined(DEBUG_UART)
   /* Wait for space in FIFO */
   while ((Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE) == 0) {}
1a000e90:	f013 0f20 	tst.w	r3, #32
1a000e94:	d0fa      	beq.n	1a000e8c <Board_UARTPutChar>
 * @note	This function attempts to place a byte into the UART transmit
 *			FIFO or transmit hold register regard regardless of UART state
 */
STATIC INLINE void Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)
{
	pUART->THR = (uint32_t) data;
1a000e96:	4b01      	ldr	r3, [pc, #4]	; (1a000e9c <Board_UARTPutChar+0x10>)
1a000e98:	6018      	str	r0, [r3, #0]
1a000e9a:	4770      	bx	lr
1a000e9c:	400c1000 	.word	0x400c1000

1a000ea0 <Board_UARTGetChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a000ea0:	4b05      	ldr	r3, [pc, #20]	; (1a000eb8 <Board_UARTGetChar+0x18>)
1a000ea2:	695b      	ldr	r3, [r3, #20]

/* Gets a character from the UART, returns EOF if no character is ready */
int Board_UARTGetChar(void)
{
#if defined(DEBUG_UART)
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a000ea4:	f013 0f01 	tst.w	r3, #1
1a000ea8:	d003      	beq.n	1a000eb2 <Board_UARTGetChar+0x12>
 *			receive hold register regard regardless of UART state. The
 *			FIFO status should be read first prior to using this function
 */
STATIC INLINE uint8_t Chip_UART_ReadByte(LPC_USART_T *pUART)
{
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a000eaa:	4b03      	ldr	r3, [pc, #12]	; (1a000eb8 <Board_UARTGetChar+0x18>)
1a000eac:	6818      	ldr	r0, [r3, #0]
1a000eae:	b2c0      	uxtb	r0, r0
       return (int) Chip_UART_ReadByte(DEBUG_UART);
1a000eb0:	4770      	bx	lr
   }
#endif
   return EOF;
1a000eb2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a000eb6:	4770      	bx	lr
1a000eb8:	400c1000 	.word	0x400c1000

1a000ebc <Board_UARTPutSTR>:

/* Outputs a string on the debug UART */
void Board_UARTPutSTR(const char *str)
{
1a000ebc:	b510      	push	{r4, lr}
1a000ebe:	4604      	mov	r4, r0
#if defined(DEBUG_UART)
   while (*str != '\0') {
1a000ec0:	e002      	b.n	1a000ec8 <Board_UARTPutSTR+0xc>
       Board_UARTPutChar(*str++);
1a000ec2:	3401      	adds	r4, #1
1a000ec4:	f7ff ffe2 	bl	1a000e8c <Board_UARTPutChar>

/* Outputs a string on the debug UART */
void Board_UARTPutSTR(const char *str)
{
#if defined(DEBUG_UART)
   while (*str != '\0') {
1a000ec8:	7820      	ldrb	r0, [r4, #0]
1a000eca:	2800      	cmp	r0, #0
1a000ecc:	d1f9      	bne.n	1a000ec2 <Board_UARTPutSTR+0x6>
       Board_UARTPutChar(*str++);
   }
#endif
}
1a000ece:	bd10      	pop	{r4, pc}

1a000ed0 <Board_LED_Set>:
   }
}

void Board_LED_Set(uint8_t LEDNumber, bool On)
{
   if (LEDNumber < (sizeof(gpioLEDBits) / sizeof(io_port_t)))
1a000ed0:	2805      	cmp	r0, #5
1a000ed2:	d80b      	bhi.n	1a000eec <Board_LED_Set+0x1c>
        Chip_GPIO_SetPinState(LPC_GPIO_PORT, gpioLEDBits[LEDNumber].port, gpioLEDBits[LEDNumber].pin, (bool) !On);
1a000ed4:	4b06      	ldr	r3, [pc, #24]	; (1a000ef0 <Board_LED_Set+0x20>)
1a000ed6:	f813 2010 	ldrb.w	r2, [r3, r0, lsl #1]
1a000eda:	eb03 0040 	add.w	r0, r3, r0, lsl #1
1a000ede:	7843      	ldrb	r3, [r0, #1]
1a000ee0:	f081 0101 	eor.w	r1, r1, #1
1a000ee4:	eb03 1342 	add.w	r3, r3, r2, lsl #5
1a000ee8:	4a02      	ldr	r2, [pc, #8]	; (1a000ef4 <Board_LED_Set+0x24>)
1a000eea:	54d1      	strb	r1, [r2, r3]
1a000eec:	4770      	bx	lr
1a000eee:	bf00      	nop
1a000ef0:	1a002a00 	.word	0x1a002a00
1a000ef4:	400f4000 	.word	0x400f4000

1a000ef8 <Board_LED_Test>:
}

bool Board_LED_Test(uint8_t LEDNumber)
{
   if (LEDNumber < (sizeof(gpioLEDBits) / sizeof(io_port_t)))
1a000ef8:	2805      	cmp	r0, #5
1a000efa:	d80f      	bhi.n	1a000f1c <Board_LED_Test+0x24>
       return (bool) !Chip_GPIO_GetPinState(LPC_GPIO_PORT, gpioLEDBits[LEDNumber].port, gpioLEDBits[LEDNumber].pin);
1a000efc:	4b08      	ldr	r3, [pc, #32]	; (1a000f20 <Board_LED_Test+0x28>)
1a000efe:	f813 2010 	ldrb.w	r2, [r3, r0, lsl #1]
1a000f02:	eb03 0040 	add.w	r0, r3, r0, lsl #1
1a000f06:	7843      	ldrb	r3, [r0, #1]
 * @return	true if the GPIO is high, false if low
 * @note	This function replaces Chip_GPIO_ReadPortBit()
 */
STATIC INLINE bool Chip_GPIO_GetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	return (bool) pGPIO->B[port][pin];
1a000f08:	eb03 1342 	add.w	r3, r3, r2, lsl #5
1a000f0c:	4a05      	ldr	r2, [pc, #20]	; (1a000f24 <Board_LED_Test+0x2c>)
1a000f0e:	5cd3      	ldrb	r3, [r2, r3]
1a000f10:	f013 0fff 	tst.w	r3, #255	; 0xff
1a000f14:	bf0c      	ite	eq
1a000f16:	2001      	moveq	r0, #1
1a000f18:	2000      	movne	r0, #0
1a000f1a:	4770      	bx	lr

   return false;
1a000f1c:	2000      	movs	r0, #0
}
1a000f1e:	4770      	bx	lr
1a000f20:	1a002a00 	.word	0x1a002a00
1a000f24:	400f4000 	.word	0x400f4000

1a000f28 <Board_LED_Toggle>:

void Board_LED_Toggle(uint8_t LEDNumber)
{
1a000f28:	b510      	push	{r4, lr}
1a000f2a:	4604      	mov	r4, r0
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
1a000f2c:	f7ff ffe4 	bl	1a000ef8 <Board_LED_Test>
1a000f30:	f080 0101 	eor.w	r1, r0, #1
1a000f34:	4620      	mov	r0, r4
1a000f36:	b2c9      	uxtb	r1, r1
1a000f38:	f7ff ffca 	bl	1a000ed0 <Board_LED_Set>
1a000f3c:	bd10      	pop	{r4, pc}
1a000f3e:	bf00      	nop

1a000f40 <Board_ENET_GetMacADDR>:
}

/* Returns the MAC address assigned to this board */
void Board_ENET_GetMacADDR(uint8_t *mcaddr)
{
1a000f40:	b082      	sub	sp, #8
1a000f42:	4602      	mov	r2, r0
   uint8_t boardmac[] = {0x00, 0x60, 0x37, 0x12, 0x34, 0x56};
1a000f44:	4b06      	ldr	r3, [pc, #24]	; (1a000f60 <Board_ENET_GetMacADDR+0x20>)
1a000f46:	f853 0f0c 	ldr.w	r0, [r3, #12]!
1a000f4a:	9000      	str	r0, [sp, #0]
1a000f4c:	889b      	ldrh	r3, [r3, #4]
1a000f4e:	f8ad 3004 	strh.w	r3, [sp, #4]

   memcpy(mcaddr, boardmac, 6);
1a000f52:	9800      	ldr	r0, [sp, #0]
1a000f54:	6010      	str	r0, [r2, #0]
1a000f56:	f8bd 3004 	ldrh.w	r3, [sp, #4]
1a000f5a:	8093      	strh	r3, [r2, #4]
}
1a000f5c:	b002      	add	sp, #8
1a000f5e:	4770      	bx	lr
1a000f60:	1a002a00 	.word	0x1a002a00

1a000f64 <Board_Init>:

/* Set up and initialize all required blocks and functions related to the
   board hardware */
void Board_Init(void)
{
1a000f64:	b508      	push	{r3, lr}
   /* Sets up DEBUG UART */
   DEBUGINIT();
1a000f66:	f7ff ff7d 	bl	1a000e64 <Board_Debug_Init>

   /* Initializes GPIO */
   Chip_GPIO_Init(LPC_GPIO_PORT);
1a000f6a:	4806      	ldr	r0, [pc, #24]	; (1a000f84 <Board_Init+0x20>)
1a000f6c:	f000 fdbe 	bl	1a001aec <Chip_GPIO_Init>

   /* Initialize LEDs */
   Board_LED_Init();
1a000f70:	f7ff ff4e 	bl	1a000e10 <Board_LED_Init>
 * RMII PHY, and must be called before calling any Ethernet
 * functions.
 */
STATIC INLINE void Chip_ENET_RMIIEnable(LPC_ENET_T *pENET)
{
	LPC_CREG->CREG6 |= 0x4;
1a000f74:	4a04      	ldr	r2, [pc, #16]	; (1a000f88 <Board_Init+0x24>)
1a000f76:	f8d2 312c 	ldr.w	r3, [r2, #300]	; 0x12c
1a000f7a:	f043 0304 	orr.w	r3, r3, #4
1a000f7e:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
1a000f82:	bd08      	pop	{r3, pc}
1a000f84:	400f4000 	.word	0x400f4000
1a000f88:	40043000 	.word	0x40043000

1a000f8c <Board_I2C_Init>:
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
}

void Board_I2C_Init(I2C_ID_T id)
{
   if (id == I2C1) {
1a000f8c:	2801      	cmp	r0, #1
1a000f8e:	d106      	bne.n	1a000f9e <Board_I2C_Init+0x12>
1a000f90:	4b06      	ldr	r3, [pc, #24]	; (1a000fac <Board_I2C_Init+0x20>)
1a000f92:	22c1      	movs	r2, #193	; 0xc1
1a000f94:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
1a000f98:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
1a000f9c:	4770      	bx	lr
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a000f9e:	f640 0208 	movw	r2, #2056	; 0x808
1a000fa2:	4b02      	ldr	r3, [pc, #8]	; (1a000fac <Board_I2C_Init+0x20>)
1a000fa4:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
1a000fa8:	4770      	bx	lr
1a000faa:	bf00      	nop
1a000fac:	40086000 	.word	0x40086000

1a000fb0 <Board_SDMMC_Init>:
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000fb0:	4b09      	ldr	r3, [pc, #36]	; (1a000fd8 <Board_SDMMC_Init+0x28>)
1a000fb2:	22e7      	movs	r2, #231	; 0xe7
1a000fb4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
1a000fb8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
1a000fbc:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
1a000fc0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 * @param	modefunc	: OR'ed values or type SCU_MODE_*
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_ClockPinMuxSet(uint8_t clknum, uint16_t modefunc)
{
	LPC_SCU->SFSCLK[clknum] = (uint32_t) modefunc;
1a000fc4:	2154      	movs	r1, #84	; 0x54
1a000fc6:	f8c3 1c08 	str.w	r1, [r3, #3080]	; 0xc08
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000fca:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
1a000fce:	2247      	movs	r2, #71	; 0x47
1a000fd0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
1a000fd4:	4770      	bx	lr
1a000fd6:	bf00      	nop
1a000fd8:	40086000 	.word	0x40086000

1a000fdc <Board_SSP_Init>:
   Chip_SCU_PinMuxSet(0x1, 13, (SCU_MODE_INBUFF_EN | SCU_MODE_FUNC7)); /* P1.13 connected to SDIO_CD */
}

void Board_SSP_Init(LPC_SSP_T *pSSP)
{
   if (pSSP == LPC_SSP1) {
1a000fdc:	4b08      	ldr	r3, [pc, #32]	; (1a001000 <Board_SSP_Init+0x24>)
1a000fde:	4298      	cmp	r0, r3
1a000fe0:	d10c      	bne.n	1a000ffc <Board_SSP_Init+0x20>
1a000fe2:	f5a3 337c 	sub.w	r3, r3, #258048	; 0x3f000
1a000fe6:	22f5      	movs	r2, #245	; 0xf5
1a000fe8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
1a000fec:	22f0      	movs	r2, #240	; 0xf0
1a000fee:	f8c3 2790 	str.w	r2, [r3, #1936]	; 0x790
1a000ff2:	22d5      	movs	r2, #213	; 0xd5
1a000ff4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
1a000ff8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
1a000ffc:	4770      	bx	lr
1a000ffe:	bf00      	nop
1a001000:	400c5000 	.word	0x400c5000

1a001004 <Board_DAC_Init>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_DAC_Analog_Config(void)
{
	/*Enable analog function DAC on pin P4_4*/
	LPC_SCU->ENAIO[2] |= 1;
1a001004:	4a03      	ldr	r2, [pc, #12]	; (1a001014 <Board_DAC_Init+0x10>)
1a001006:	f8d2 3c90 	ldr.w	r3, [r2, #3216]	; 0xc90
1a00100a:	f043 0301 	orr.w	r3, r3, #1
1a00100e:	f8c2 3c90 	str.w	r3, [r2, #3216]	; 0xc90
1a001012:	4770      	bx	lr
1a001014:	40086000 	.word	0x40086000

1a001018 <Board_SetupMuxing>:
 * Public functions
 ****************************************************************************/

/* Sets up system pin muxing */
void Board_SetupMuxing(void)
{
1a001018:	b410      	push	{r4}
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a00101a:	2300      	movs	r3, #0
1a00101c:	e00c      	b.n	1a001038 <Board_SetupMuxing+0x20>
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a00101e:	4a09      	ldr	r2, [pc, #36]	; (1a001044 <Board_SetupMuxing+0x2c>)
1a001020:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a001024:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a001028:	784a      	ldrb	r2, [r1, #1]
1a00102a:	8848      	ldrh	r0, [r1, #2]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00102c:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a001030:	4905      	ldr	r1, [pc, #20]	; (1a001048 <Board_SetupMuxing+0x30>)
1a001032:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a001036:	3301      	adds	r3, #1
1a001038:	2b17      	cmp	r3, #23
1a00103a:	d9f0      	bls.n	1a00101e <Board_SetupMuxing+0x6>
   /* Setup system level pin muxing */
   Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a00103c:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001040:	4770      	bx	lr
1a001042:	bf00      	nop
1a001044:	1a002a1c 	.word	0x1a002a1c
1a001048:	40086000 	.word	0x40086000

1a00104c <Board_SetupClocking>:

/* Set up and initialize clocking prior to call to main */
void Board_SetupClocking(void)
{
1a00104c:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a00104e:	4a19      	ldr	r2, [pc, #100]	; (1a0010b4 <Board_SetupClocking+0x68>)
1a001050:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a001054:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a001058:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a00105c:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a001060:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a001064:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a001068:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a00106c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124

   /* Enable Flash acceleration and setup wait states */
   Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);

   /* Setup System core frequency to MAX_CLOCK_FREQ */
   Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a001070:	2006      	movs	r0, #6
1a001072:	4911      	ldr	r1, [pc, #68]	; (1a0010b8 <Board_SetupClocking+0x6c>)
1a001074:	2201      	movs	r2, #1
1a001076:	f000 fdff 	bl	1a001c78 <Chip_SetupCoreClock>

   /* Setup system base clocks and initial states. This won't enable and
      disable individual clocks, but sets up the base clock sources for
      each individual peripheral clock. */
   for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a00107a:	2400      	movs	r4, #0
1a00107c:	e00d      	b.n	1a00109a <Board_SetupClocking+0x4e>
       Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a00107e:	4b0f      	ldr	r3, [pc, #60]	; (1a0010bc <Board_SetupClocking+0x70>)
1a001080:	eb03 0384 	add.w	r3, r3, r4, lsl #2
1a001084:	f893 0060 	ldrb.w	r0, [r3, #96]	; 0x60
1a001088:	f893 1061 	ldrb.w	r1, [r3, #97]	; 0x61
1a00108c:	f893 2062 	ldrb.w	r2, [r3, #98]	; 0x62
1a001090:	f893 3063 	ldrb.w	r3, [r3, #99]	; 0x63
1a001094:	f000 fb98 	bl	1a0017c8 <Chip_Clock_SetBaseClock>
   Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);

   /* Setup system base clocks and initial states. This won't enable and
      disable individual clocks, but sets up the base clock sources for
      each individual peripheral clock. */
   for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a001098:	3401      	adds	r4, #1
1a00109a:	2c02      	cmp	r4, #2
1a00109c:	d9ef      	bls.n	1a00107e <Board_SetupClocking+0x32>
       Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
                               InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
   }

   /* Reset and enable 32Khz oscillator */
   LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a00109e:	4b05      	ldr	r3, [pc, #20]	; (1a0010b4 <Board_SetupClocking+0x68>)
1a0010a0:	685a      	ldr	r2, [r3, #4]
1a0010a2:	f022 020c 	bic.w	r2, r2, #12
1a0010a6:	605a      	str	r2, [r3, #4]
   LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a0010a8:	685a      	ldr	r2, [r3, #4]
1a0010aa:	f042 0203 	orr.w	r2, r2, #3
1a0010ae:	605a      	str	r2, [r3, #4]
1a0010b0:	bd10      	pop	{r4, pc}
1a0010b2:	bf00      	nop
1a0010b4:	40043000 	.word	0x40043000
1a0010b8:	0c28cb00 	.word	0x0c28cb00
1a0010bc:	1a002a1c 	.word	0x1a002a1c

1a0010c0 <Board_SystemInit>:
}

/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a0010c0:	b508      	push	{r3, lr}
   /* Setup system clocking and memory. This is done early to allow the
      application and tools to clear memory and use scatter loading to
      external memory. */
   Board_SetupMuxing();
1a0010c2:	f7ff ffa9 	bl	1a001018 <Board_SetupMuxing>
   Board_SetupClocking();
1a0010c6:	f7ff ffc1 	bl	1a00104c <Board_SetupClocking>
1a0010ca:	bd08      	pop	{r3, pc}

1a0010cc <SystemInit>:
 * Public functions
 ****************************************************************************/

/* Set up and initialize hardware prior to call to main */
void SystemInit(void)
{
1a0010cc:	b508      	push	{r3, lr}
   unsigned int *pSCB_VTOR = (unsigned int *) 0xE000ED08;

   extern void *g_pfnVectors;

   *pSCB_VTOR = (unsigned int) &g_pfnVectors;
1a0010ce:	4b04      	ldr	r3, [pc, #16]	; (1a0010e0 <SystemInit+0x14>)
1a0010d0:	4a04      	ldr	r2, [pc, #16]	; (1a0010e4 <SystemInit+0x18>)
1a0010d2:	601a      	str	r2, [r3, #0]

#if defined(__FPU_PRESENT) && __FPU_PRESENT == 1
   fpuInit();
1a0010d4:	f000 fcde 	bl	1a001a94 <fpuInit>
#endif

   /* Board specific SystemInit */
   Board_SystemInit();
1a0010d8:	f7ff fff2 	bl	1a0010c0 <Board_SystemInit>
1a0010dc:	bd08      	pop	{r3, pc}
1a0010de:	bf00      	nop
1a0010e0:	e000ed08 	.word	0xe000ed08
1a0010e4:	1a000000 	.word	0x1a000000

1a0010e8 <Chip_USB_PllSetup>:
/*****************************************************************************
 * Private functions
 ****************************************************************************/

static void Chip_USB_PllSetup(void)
{
1a0010e8:	b508      	push	{r3, lr}
	/* No need to setup anything if PLL is already setup for the frequency */
	if (Chip_Clock_GetClockInputHz(CLKIN_USBPLL) == usbPLLSetup.freq)
1a0010ea:	2007      	movs	r0, #7
1a0010ec:	f000 f9de 	bl	1a0014ac <Chip_Clock_GetClockInputHz>
1a0010f0:	4b08      	ldr	r3, [pc, #32]	; (1a001114 <Chip_USB_PllSetup+0x2c>)
1a0010f2:	4298      	cmp	r0, r3
1a0010f4:	d00d      	beq.n	1a001112 <Chip_USB_PllSetup+0x2a>
		return ;

	/* Setup default USB PLL state for a 480MHz output and attach */
	Chip_Clock_SetupPLL(CLKIN_CRYSTAL, CGU_USB_PLL, &usbPLLSetup);
1a0010f6:	2006      	movs	r0, #6
1a0010f8:	2100      	movs	r1, #0
1a0010fa:	4a07      	ldr	r2, [pc, #28]	; (1a001118 <Chip_USB_PllSetup+0x30>)
1a0010fc:	f000 fc90 	bl	1a001a20 <Chip_Clock_SetupPLL>

	/* enable USB PLL */
	Chip_Clock_EnablePLL(CGU_USB_PLL);
1a001100:	2000      	movs	r0, #0
1a001102:	f000 fcad 	bl	1a001a60 <Chip_Clock_EnablePLL>

	/* Wait for PLL lock */
	while (!(Chip_Clock_GetPLLStatus(CGU_USB_PLL) & CGU_PLL_LOCKED)) {}
1a001106:	2000      	movs	r0, #0
1a001108:	f000 fcbe 	bl	1a001a88 <Chip_Clock_GetPLLStatus>
1a00110c:	f010 0f01 	tst.w	r0, #1
1a001110:	d0f9      	beq.n	1a001106 <Chip_USB_PllSetup+0x1e>
1a001112:	bd08      	pop	{r3, pc}
1a001114:	1c9c3800 	.word	0x1c9c3800
1a001118:	1a002a88 	.word	0x1a002a88

1a00111c <Chip_USB0_Init>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/

void Chip_USB0_Init(void)
{
1a00111c:	b508      	push	{r3, lr}
	/* Set up USB PLL */
	Chip_USB_PllSetup();
1a00111e:	f7ff ffe3 	bl	1a0010e8 <Chip_USB_PllSetup>

	/* Setup USB0 base clock as clock out from USB PLL */
	Chip_Clock_SetBaseClock( CLK_BASE_USB0, CLKIN_USBPLL, true, true);
1a001122:	2001      	movs	r0, #1
1a001124:	2107      	movs	r1, #7
1a001126:	4602      	mov	r2, r0
1a001128:	4603      	mov	r3, r0
1a00112a:	f000 fb4d 	bl	1a0017c8 <Chip_Clock_SetBaseClock>

	/* enable USB main clock */
	Chip_Clock_EnableBaseClock(CLK_BASE_USB0);
1a00112e:	2001      	movs	r0, #1
1a001130:	f000 fb86 	bl	1a001840 <Chip_Clock_EnableBaseClock>
	Chip_Clock_EnableOpts(CLK_MX_USB0, true, true, 1);
1a001134:	2065      	movs	r0, #101	; 0x65
1a001136:	2101      	movs	r1, #1
1a001138:	460a      	mov	r2, r1
1a00113a:	460b      	mov	r3, r1
1a00113c:	f000 fbc0 	bl	1a0018c0 <Chip_Clock_EnableOpts>
 * @note	The USB0 PLL & clock should be configured before calling this function. This function
 * should be called before the USB0 registers are accessed.
 */
STATIC INLINE void Chip_CREG_EnableUSB0Phy(void)
{
	LPC_CREG->CREG0 &= ~(1 << 5);
1a001140:	4a02      	ldr	r2, [pc, #8]	; (1a00114c <Chip_USB0_Init+0x30>)
1a001142:	6853      	ldr	r3, [r2, #4]
1a001144:	f023 0320 	bic.w	r3, r3, #32
1a001148:	6053      	str	r3, [r2, #4]
1a00114a:	bd08      	pop	{r3, pc}
1a00114c:	40043000 	.word	0x40043000

1a001150 <Chip_USB1_Init>:
	/* enable USB0 phy */
	Chip_CREG_EnableUSB0Phy();
}

void Chip_USB1_Init(void)
{
1a001150:	b508      	push	{r3, lr}
	/* Setup and enable the PLL */
	Chip_USB_PllSetup();
1a001152:	f7ff ffc9 	bl	1a0010e8 <Chip_USB_PllSetup>

	/* USB1 needs a 60MHz clock. To get it, a divider of 4 and then 2 are
	   chained to make a divide by 8 function. Connect the output of
	   divider D to the USB1 base clock. */
	Chip_Clock_SetDivider(CLK_IDIV_A, CLKIN_USBPLL, 4);
1a001156:	2000      	movs	r0, #0
1a001158:	2107      	movs	r1, #7
1a00115a:	2204      	movs	r2, #4
1a00115c:	f000 f960 	bl	1a001420 <Chip_Clock_SetDivider>
	Chip_Clock_SetDivider(CLK_IDIV_D, CLKIN_IDIVA, 2);
1a001160:	2003      	movs	r0, #3
1a001162:	210c      	movs	r1, #12
1a001164:	2202      	movs	r2, #2
1a001166:	f000 f95b 	bl	1a001420 <Chip_Clock_SetDivider>
	Chip_Clock_SetBaseClock(CLK_BASE_USB1, CLKIN_IDIVD, true, true);
1a00116a:	2003      	movs	r0, #3
1a00116c:	210f      	movs	r1, #15
1a00116e:	2201      	movs	r2, #1
1a001170:	4613      	mov	r3, r2
1a001172:	f000 fb29 	bl	1a0017c8 <Chip_Clock_SetBaseClock>

	/* enable USB main clock */
	Chip_Clock_EnableBaseClock(CLK_BASE_USB1);
1a001176:	2003      	movs	r0, #3
1a001178:	f000 fb62 	bl	1a001840 <Chip_Clock_EnableBaseClock>
	Chip_Clock_EnableOpts(CLK_MX_USB1, true, true, 1);
1a00117c:	206e      	movs	r0, #110	; 0x6e
1a00117e:	2101      	movs	r1, #1
1a001180:	460a      	mov	r2, r1
1a001182:	460b      	mov	r3, r1
1a001184:	f000 fb9c 	bl	1a0018c0 <Chip_Clock_EnableOpts>
	/* enable USB1_DP and USB1_DN on chip FS phy.*/
	LPC_SCU->SFSUSB = 0x12;
1a001188:	2212      	movs	r2, #18
1a00118a:	4b02      	ldr	r3, [pc, #8]	; (1a001194 <Chip_USB1_Init+0x44>)
1a00118c:	f8c3 2c80 	str.w	r2, [r3, #3200]	; 0xc80
1a001190:	bd08      	pop	{r3, pc}
1a001192:	bf00      	nop
1a001194:	40086000 	.word	0x40086000

1a001198 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a001198:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a00119a:	2069      	movs	r0, #105	; 0x69
1a00119c:	f000 fc02 	bl	1a0019a4 <Chip_Clock_GetRate>
1a0011a0:	4b01      	ldr	r3, [pc, #4]	; (1a0011a8 <SystemCoreClockUpdate+0x10>)
1a0011a2:	6018      	str	r0, [r3, #0]
1a0011a4:	bd08      	pop	{r3, pc}
1a0011a6:	bf00      	nop
1a0011a8:	10000080 	.word	0x10000080

1a0011ac <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0011ac:	b5f0      	push	{r4, r5, r6, r7, lr}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a0011ae:	680b      	ldr	r3, [r1, #0]
1a0011b0:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0011b4:	d002      	beq.n	1a0011bc <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a0011b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0011ba:	600b      	str	r3, [r1, #0]
1a0011bc:	4686      	mov	lr, r0
1a0011be:	2601      	movs	r6, #1
1a0011c0:	e041      	b.n	1a001246 <pll_calc_divs+0x9a>
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
1a0011c2:	680d      	ldr	r5, [r1, #0]
1a0011c4:	f015 0f40 	tst.w	r5, #64	; 0x40
1a0011c8:	d008      	beq.n	1a0011dc <pll_calc_divs+0x30>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a0011ca:	1c7b      	adds	r3, r7, #1
1a0011cc:	fa04 f203 	lsl.w	r2, r4, r3
1a0011d0:	694b      	ldr	r3, [r1, #20]
1a0011d2:	fb03 f302 	mul.w	r3, r3, r2
1a0011d6:	fbb3 f3f6 	udiv	r3, r3, r6
1a0011da:	e004      	b.n	1a0011e6 <pll_calc_divs+0x3a>
				} else {
					fcco = (m * ppll->fin) / n;
1a0011dc:	694b      	ldr	r3, [r1, #20]
1a0011de:	fb04 f303 	mul.w	r3, r4, r3
1a0011e2:	fbb3 f3f6 	udiv	r3, r3, r6
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a0011e6:	4a19      	ldr	r2, [pc, #100]	; (1a00124c <pll_calc_divs+0xa0>)
1a0011e8:	4293      	cmp	r3, r2
1a0011ea:	d920      	bls.n	1a00122e <pll_calc_divs+0x82>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a0011ec:	4a18      	ldr	r2, [pc, #96]	; (1a001250 <pll_calc_divs+0xa4>)
1a0011ee:	4293      	cmp	r3, r2
1a0011f0:	d823      	bhi.n	1a00123a <pll_calc_divs+0x8e>
				if (ppll->ctrl & (1 << 7)) {
1a0011f2:	f015 0f80 	tst.w	r5, #128	; 0x80
1a0011f6:	d103      	bne.n	1a001200 <pll_calc_divs+0x54>
					fout = fcco;
				} else {
					fout = fcco >> (p + 1);
1a0011f8:	1c7a      	adds	r2, r7, #1
1a0011fa:	fa23 f202 	lsr.w	r2, r3, r2
1a0011fe:	e000      	b.n	1a001202 <pll_calc_divs+0x56>
					fcco = (m * ppll->fin) / n;
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a001200:	461a      	mov	r2, r3
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a001202:	1a85      	subs	r5, r0, r2
1a001204:	d502      	bpl.n	1a00120c <pll_calc_divs+0x60>
		return -val;
1a001206:	f1c5 0c00 	rsb	ip, r5, #0
1a00120a:	e000      	b.n	1a00120e <pll_calc_divs+0x62>
	return val;
1a00120c:	46ac      	mov	ip, r5
					fout = fcco;
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a00120e:	45e6      	cmp	lr, ip
1a001210:	d90d      	bls.n	1a00122e <pll_calc_divs+0x82>
					ppll->nsel = n;
1a001212:	608e      	str	r6, [r1, #8]
					ppll->psel = p + 1;
1a001214:	f107 0e01 	add.w	lr, r7, #1
1a001218:	f8c1 e00c 	str.w	lr, [r1, #12]
					ppll->msel = m;
1a00121c:	610c      	str	r4, [r1, #16]
					ppll->fout = fout;
1a00121e:	618a      	str	r2, [r1, #24]
					ppll->fcco = fcco;
1a001220:	61cb      	str	r3, [r1, #28]
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a001222:	2d00      	cmp	r5, #0
1a001224:	da02      	bge.n	1a00122c <pll_calc_divs+0x80>
		return -val;
1a001226:	f1c5 0e00 	rsb	lr, r5, #0
1a00122a:	e000      	b.n	1a00122e <pll_calc_divs+0x82>
	return val;
1a00122c:	46ae      	mov	lr, r5
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
			for (m = 1; m <= 256; m++) {
1a00122e:	3401      	adds	r4, #1
1a001230:	e000      	b.n	1a001234 <pll_calc_divs+0x88>
1a001232:	2401      	movs	r4, #1
1a001234:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
1a001238:	ddc3      	ble.n	1a0011c2 <pll_calc_divs+0x16>
	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a00123a:	3701      	adds	r7, #1
1a00123c:	e000      	b.n	1a001240 <pll_calc_divs+0x94>
1a00123e:	2700      	movs	r7, #0
1a001240:	2f03      	cmp	r7, #3
1a001242:	ddf6      	ble.n	1a001232 <pll_calc_divs+0x86>

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
1a001244:	3601      	adds	r6, #1
1a001246:	2e04      	cmp	r6, #4
1a001248:	ddf9      	ble.n	1a00123e <pll_calc_divs+0x92>
					prev = ABS(freq - fout);
				}
			}
		}
	}
}
1a00124a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a00124c:	094c5eff 	.word	0x094c5eff
1a001250:	1312d000 	.word	0x1312d000

1a001254 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a001254:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001256:	b099      	sub	sp, #100	; 0x64
1a001258:	4605      	mov	r5, r0
1a00125a:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a00125c:	4668      	mov	r0, sp
1a00125e:	2100      	movs	r1, #0
1a001260:	2260      	movs	r2, #96	; 0x60
1a001262:	f001 fb10 	bl	1a002886 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a001266:	2380      	movs	r3, #128	; 0x80
1a001268:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a00126a:	6963      	ldr	r3, [r4, #20]
1a00126c:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a00126e:	7923      	ldrb	r3, [r4, #4]
1a001270:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a001274:	4628      	mov	r0, r5
1a001276:	4669      	mov	r1, sp
1a001278:	f7ff ff98 	bl	1a0011ac <pll_calc_divs>
	if (pll[0].fout == freq) {
1a00127c:	9b06      	ldr	r3, [sp, #24]
1a00127e:	42ab      	cmp	r3, r5
1a001280:	d107      	bne.n	1a001292 <pll_get_frac+0x3e>
		*ppll = pll[0];
1a001282:	466d      	mov	r5, sp
1a001284:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001286:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001288:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00128c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a001290:	e05e      	b.n	1a001350 <pll_get_frac+0xfc>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a001292:	1aeb      	subs	r3, r5, r3
1a001294:	d500      	bpl.n	1a001298 <pll_get_frac+0x44>
		return -val;
1a001296:	425b      	negs	r3, r3
	pll_calc_divs(freq, &pll[0]);
	if (pll[0].fout == freq) {
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a001298:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a00129a:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a00129c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0012a0:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a0012a2:	6963      	ldr	r3, [r4, #20]
1a0012a4:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a0012a6:	7923      	ldrb	r3, [r4, #4]
1a0012a8:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a0012ac:	4628      	mov	r0, r5
1a0012ae:	a910      	add	r1, sp, #64	; 0x40
1a0012b0:	f7ff ff7c 	bl	1a0011ac <pll_calc_divs>
	if (pll[2].fout == freq) {
1a0012b4:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a0012b6:	42ab      	cmp	r3, r5
1a0012b8:	d107      	bne.n	1a0012ca <pll_get_frac+0x76>
		*ppll = pll[2];
1a0012ba:	ad10      	add	r5, sp, #64	; 0x40
1a0012bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0012be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0012c0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0012c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a0012c8:	e042      	b.n	1a001350 <pll_get_frac+0xfc>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a0012ca:	1aeb      	subs	r3, r5, r3
1a0012cc:	d500      	bpl.n	1a0012d0 <pll_get_frac+0x7c>
		return -val;
1a0012ce:	425b      	negs	r3, r3
	pll_calc_divs(freq, &pll[2]);
	if (pll[2].fout == freq) {
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a0012d0:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a0012d2:	4b20      	ldr	r3, [pc, #128]	; (1a001354 <pll_get_frac+0x100>)
1a0012d4:	429d      	cmp	r5, r3
1a0012d6:	d812      	bhi.n	1a0012fe <pll_get_frac+0xaa>
		/* Try integer mode */
		pll[1].ctrl = (1 << 6);
1a0012d8:	2340      	movs	r3, #64	; 0x40
1a0012da:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a0012dc:	6963      	ldr	r3, [r4, #20]
1a0012de:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a0012e0:	4628      	mov	r0, r5
1a0012e2:	a908      	add	r1, sp, #32
1a0012e4:	f7ff ff62 	bl	1a0011ac <pll_calc_divs>
		if (pll[1].fout == freq) {
1a0012e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a0012ea:	42ab      	cmp	r3, r5
1a0012ec:	d107      	bne.n	1a0012fe <pll_get_frac+0xaa>
			*ppll = pll[1];
1a0012ee:	ad08      	add	r5, sp, #32
1a0012f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0012f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0012f4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0012f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a0012fc:	e028      	b.n	1a001350 <pll_get_frac+0xfc>
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a0012fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a001300:	1aed      	subs	r5, r5, r3
1a001302:	d500      	bpl.n	1a001306 <pll_get_frac+0xb2>
		return -val;
1a001304:	426d      	negs	r5, r5
		}
	}
	diff[1] = ABS(freq - pll[1].fout);

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a001306:	42ae      	cmp	r6, r5
1a001308:	dc11      	bgt.n	1a00132e <pll_get_frac+0xda>
		if (diff[0] <= diff[2]) {
1a00130a:	42be      	cmp	r6, r7
1a00130c:	dc07      	bgt.n	1a00131e <pll_get_frac+0xca>
			*ppll = pll[0];
1a00130e:	466d      	mov	r5, sp
1a001310:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001312:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001314:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001318:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00131c:	e018      	b.n	1a001350 <pll_get_frac+0xfc>
		} else {
			*ppll = pll[2];
1a00131e:	ad10      	add	r5, sp, #64	; 0x40
1a001320:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001322:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001324:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001328:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00132c:	e010      	b.n	1a001350 <pll_get_frac+0xfc>
		}
	} else {
		if (diff[1] <= diff[2]) {
1a00132e:	42af      	cmp	r7, r5
1a001330:	db07      	blt.n	1a001342 <pll_get_frac+0xee>
			*ppll = pll[1];
1a001332:	ad08      	add	r5, sp, #32
1a001334:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001336:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001338:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00133c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001340:	e006      	b.n	1a001350 <pll_get_frac+0xfc>
		} else {
			*ppll = pll[2];
1a001342:	ad10      	add	r5, sp, #64	; 0x40
1a001344:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001346:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001348:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00134c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		}
	}
}
1a001350:	b019      	add	sp, #100	; 0x64
1a001352:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a001354:	068e7780 	.word	0x068e7780

1a001358 <Chip_Clock_TestMainPLLMultiplier>:

/* Test PLL input values for a specific frequency range */
static uint32_t Chip_Clock_TestMainPLLMultiplier(uint32_t InputHz, uint32_t TestMult, uint32_t MinHz, uint32_t MaxHz)
{
	uint32_t TestHz = TestMult * InputHz;
1a001358:	fb00 f001 	mul.w	r0, r0, r1

	if ((TestHz < MinHz) || (TestHz > MAX_CLOCK_FREQ) || (TestHz > MaxHz)) {
1a00135c:	4290      	cmp	r0, r2
1a00135e:	d305      	bcc.n	1a00136c <Chip_Clock_TestMainPLLMultiplier+0x14>
1a001360:	4a05      	ldr	r2, [pc, #20]	; (1a001378 <Chip_Clock_TestMainPLLMultiplier+0x20>)
1a001362:	4290      	cmp	r0, r2
1a001364:	d804      	bhi.n	1a001370 <Chip_Clock_TestMainPLLMultiplier+0x18>
1a001366:	4298      	cmp	r0, r3
1a001368:	d804      	bhi.n	1a001374 <Chip_Clock_TestMainPLLMultiplier+0x1c>
1a00136a:	4770      	bx	lr
		TestHz = 0;
1a00136c:	2000      	movs	r0, #0
1a00136e:	4770      	bx	lr
1a001370:	2000      	movs	r0, #0
1a001372:	4770      	bx	lr
1a001374:	2000      	movs	r0, #0
	}

	return TestHz;
}
1a001376:	4770      	bx	lr
1a001378:	0c28cb00 	.word	0x0c28cb00

1a00137c <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a00137c:	b430      	push	{r4, r5}
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a00137e:	2300      	movs	r3, #0
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a001380:	211c      	movs	r1, #28
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a001382:	e010      	b.n	1a0013a6 <Chip_Clock_FindBaseClock+0x2a>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a001384:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a001388:	0052      	lsls	r2, r2, #1
1a00138a:	4d0d      	ldr	r5, [pc, #52]	; (1a0013c0 <Chip_Clock_FindBaseClock+0x44>)
1a00138c:	5aaa      	ldrh	r2, [r5, r2]
1a00138e:	4282      	cmp	r2, r0
1a001390:	d806      	bhi.n	1a0013a0 <Chip_Clock_FindBaseClock+0x24>
1a001392:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a001396:	0052      	lsls	r2, r2, #1
1a001398:	442a      	add	r2, r5
1a00139a:	8852      	ldrh	r2, [r2, #2]
1a00139c:	4282      	cmp	r2, r0
1a00139e:	d201      	bcs.n	1a0013a4 <Chip_Clock_FindBaseClock+0x28>
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a0013a0:	3301      	adds	r3, #1
1a0013a2:	e000      	b.n	1a0013a6 <Chip_Clock_FindBaseClock+0x2a>
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
1a0013a4:	4621      	mov	r1, r4
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0013a6:	291c      	cmp	r1, #28
1a0013a8:	d107      	bne.n	1a0013ba <Chip_Clock_FindBaseClock+0x3e>
1a0013aa:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0013ae:	0052      	lsls	r2, r2, #1
1a0013b0:	4c03      	ldr	r4, [pc, #12]	; (1a0013c0 <Chip_Clock_FindBaseClock+0x44>)
1a0013b2:	4422      	add	r2, r4
1a0013b4:	7914      	ldrb	r4, [r2, #4]
1a0013b6:	428c      	cmp	r4, r1
1a0013b8:	d1e4      	bne.n	1a001384 <Chip_Clock_FindBaseClock+0x8>
			i++;
		}
	}

	return baseclk;
}
1a0013ba:	4608      	mov	r0, r1
1a0013bc:	bc30      	pop	{r4, r5}
1a0013be:	4770      	bx	lr
1a0013c0:	1a002a9c 	.word	0x1a002a9c

1a0013c4 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a0013c4:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a0013c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a0013ca:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a0013cc:	4a0d      	ldr	r2, [pc, #52]	; (1a001404 <Chip_Clock_EnableCrystal+0x40>)
1a0013ce:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a0013d0:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a0013d4:	6992      	ldr	r2, [r2, #24]
1a0013d6:	428a      	cmp	r2, r1
1a0013d8:	d001      	beq.n	1a0013de <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0013da:	4a0a      	ldr	r2, [pc, #40]	; (1a001404 <Chip_Clock_EnableCrystal+0x40>)
1a0013dc:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a0013de:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a0013e2:	4a09      	ldr	r2, [pc, #36]	; (1a001408 <Chip_Clock_EnableCrystal+0x44>)
1a0013e4:	6811      	ldr	r1, [r2, #0]
1a0013e6:	4a09      	ldr	r2, [pc, #36]	; (1a00140c <Chip_Clock_EnableCrystal+0x48>)
1a0013e8:	4291      	cmp	r1, r2
1a0013ea:	d901      	bls.n	1a0013f0 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a0013ec:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0013f0:	4a04      	ldr	r2, [pc, #16]	; (1a001404 <Chip_Clock_EnableCrystal+0x40>)
1a0013f2:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a0013f4:	9b01      	ldr	r3, [sp, #4]
1a0013f6:	1e5a      	subs	r2, r3, #1
1a0013f8:	9201      	str	r2, [sp, #4]
1a0013fa:	2b00      	cmp	r3, #0
1a0013fc:	d1fa      	bne.n	1a0013f4 <Chip_Clock_EnableCrystal+0x30>
}
1a0013fe:	b002      	add	sp, #8
1a001400:	4770      	bx	lr
1a001402:	bf00      	nop
1a001404:	40050000 	.word	0x40050000
1a001408:	1a002a14 	.word	0x1a002a14
1a00140c:	01312cff 	.word	0x01312cff

1a001410 <Chip_Clock_DisableCrystal>:

/* Disables the crystal oscillator */
void Chip_Clock_DisableCrystal(void)
{
	/* Disable crystal oscillator */
	LPC_CGU->XTAL_OSC_CTRL |= 1;
1a001410:	4a02      	ldr	r2, [pc, #8]	; (1a00141c <Chip_Clock_DisableCrystal+0xc>)
1a001412:	6993      	ldr	r3, [r2, #24]
1a001414:	f043 0301 	orr.w	r3, r3, #1
1a001418:	6193      	str	r3, [r2, #24]
1a00141a:	4770      	bx	lr
1a00141c:	40050000 	.word	0x40050000

1a001420 <Chip_Clock_SetDivider>:
	return (m / (2 * p)) * (freq / n);
}

/* Sets up a CGU clock divider and it's input clock */
void Chip_Clock_SetDivider(CHIP_CGU_IDIV_T Divider, CHIP_CGU_CLKIN_T Input, uint32_t Divisor)
{
1a001420:	b410      	push	{r4}
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a001422:	f100 0412 	add.w	r4, r0, #18
1a001426:	4b11      	ldr	r3, [pc, #68]	; (1a00146c <Chip_Clock_SetDivider+0x4c>)
1a001428:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]

	Divisor--;
1a00142c:	3a01      	subs	r2, #1

	if (Input != CLKINPUT_PD) {
1a00142e:	2911      	cmp	r1, #17
1a001430:	d013      	beq.n	1a00145a <Chip_Clock_SetDivider+0x3a>
		/* Mask off bits that need to changes */
		reg &= ~((0x1F << 24) | 1 | (CHIP_CGU_IDIV_MASK(Divider) << 2));
1a001432:	4c0f      	ldr	r4, [pc, #60]	; (1a001470 <Chip_Clock_SetDivider+0x50>)
1a001434:	5c24      	ldrb	r4, [r4, r0]
1a001436:	00a4      	lsls	r4, r4, #2
1a001438:	f044 54f8 	orr.w	r4, r4, #520093696	; 0x1f000000
1a00143c:	f044 0401 	orr.w	r4, r4, #1
1a001440:	ea23 0304 	bic.w	r3, r3, r4

		/* Enable autoblocking, clear PD, and set clock source & divisor */
		LPC_CGU->IDIV_CTRL[Divider] = reg | (1 << 11) | (Input << 24) | (Divisor << 2);
1a001444:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
1a001448:	ea41 0282 	orr.w	r2, r1, r2, lsl #2
1a00144c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
1a001450:	3012      	adds	r0, #18
1a001452:	4b06      	ldr	r3, [pc, #24]	; (1a00146c <Chip_Clock_SetDivider+0x4c>)
1a001454:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
1a001458:	e005      	b.n	1a001466 <Chip_Clock_SetDivider+0x46>
	}
	else {
		LPC_CGU->IDIV_CTRL[Divider] = reg | 1;	/* Power down this divider */
1a00145a:	f043 0301 	orr.w	r3, r3, #1
1a00145e:	3012      	adds	r0, #18
1a001460:	4a02      	ldr	r2, [pc, #8]	; (1a00146c <Chip_Clock_SetDivider+0x4c>)
1a001462:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
	}
}
1a001466:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00146a:	4770      	bx	lr
1a00146c:	40050000 	.word	0x40050000
1a001470:	1a002b0c 	.word	0x1a002b0c

1a001474 <Chip_Clock_GetDividerSource>:

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a001474:	3012      	adds	r0, #18
1a001476:	4b05      	ldr	r3, [pc, #20]	; (1a00148c <Chip_Clock_GetDividerSource+0x18>)
1a001478:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a00147c:	f010 0f01 	tst.w	r0, #1
1a001480:	d102      	bne.n	1a001488 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a001482:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001486:	4770      	bx	lr
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];

	if (reg & 1) {	/* divider is powered down */
		return CLKINPUT_PD;
1a001488:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a00148a:	4770      	bx	lr
1a00148c:	40050000 	.word	0x40050000

1a001490 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a001490:	f100 0212 	add.w	r2, r0, #18
1a001494:	4b03      	ldr	r3, [pc, #12]	; (1a0014a4 <Chip_Clock_GetDividerDivisor+0x14>)
1a001496:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a00149a:	4b03      	ldr	r3, [pc, #12]	; (1a0014a8 <Chip_Clock_GetDividerDivisor+0x18>)
1a00149c:	5c18      	ldrb	r0, [r3, r0]
}
1a00149e:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a0014a2:	4770      	bx	lr
1a0014a4:	40050000 	.word	0x40050000
1a0014a8:	1a002b0c 	.word	0x1a002b0c

1a0014ac <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a0014ac:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a0014ae:	2810      	cmp	r0, #16
1a0014b0:	d80a      	bhi.n	1a0014c8 <Chip_Clock_GetClockInputHz+0x1c>
1a0014b2:	e8df f000 	tbb	[pc, r0]
1a0014b6:	0b42      	.short	0x0b42
1a0014b8:	091f160d 	.word	0x091f160d
1a0014bc:	2b282522 	.word	0x2b282522
1a0014c0:	322e0909 	.word	0x322e0909
1a0014c4:	3a36      	.short	0x3a36
1a0014c6:	3e          	.byte	0x3e
1a0014c7:	00          	.byte	0x00
}

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
	uint32_t rate = 0;
1a0014c8:	2000      	movs	r0, #0
1a0014ca:	bd08      	pop	{r3, pc}
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a0014cc:	481e      	ldr	r0, [pc, #120]	; (1a001548 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a0014ce:	bd08      	pop	{r3, pc}

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0014d0:	4b1e      	ldr	r3, [pc, #120]	; (1a00154c <Chip_Clock_GetClockInputHz+0xa0>)
1a0014d2:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0014d6:	f003 0307 	and.w	r3, r3, #7
1a0014da:	2b04      	cmp	r3, #4
1a0014dc:	d130      	bne.n	1a001540 <Chip_Clock_GetClockInputHz+0x94>
}

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
	uint32_t rate = 0;
1a0014de:	2000      	movs	r0, #0
1a0014e0:	bd08      	pop	{r3, pc}
			rate = 25000000;
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0014e2:	4b1a      	ldr	r3, [pc, #104]	; (1a00154c <Chip_Clock_GetClockInputHz+0xa0>)
1a0014e4:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0014e8:	f003 0307 	and.w	r3, r3, #7
1a0014ec:	2b04      	cmp	r3, #4
1a0014ee:	d029      	beq.n	1a001544 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a0014f0:	4817      	ldr	r0, [pc, #92]	; (1a001550 <Chip_Clock_GetClockInputHz+0xa4>)
1a0014f2:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a0014f4:	4b17      	ldr	r3, [pc, #92]	; (1a001554 <Chip_Clock_GetClockInputHz+0xa8>)
1a0014f6:	6818      	ldr	r0, [r3, #0]
		break;
1a0014f8:	bd08      	pop	{r3, pc}

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a0014fa:	4b17      	ldr	r3, [pc, #92]	; (1a001558 <Chip_Clock_GetClockInputHz+0xac>)
1a0014fc:	6818      	ldr	r0, [r3, #0]
		break;
1a0014fe:	bd08      	pop	{r3, pc}

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a001500:	4b16      	ldr	r3, [pc, #88]	; (1a00155c <Chip_Clock_GetClockInputHz+0xb0>)
1a001502:	6818      	ldr	r0, [r3, #0]
		break;
1a001504:	bd08      	pop	{r3, pc}

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a001506:	4b15      	ldr	r3, [pc, #84]	; (1a00155c <Chip_Clock_GetClockInputHz+0xb0>)
1a001508:	6858      	ldr	r0, [r3, #4]
		break;
1a00150a:	bd08      	pop	{r3, pc}

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a00150c:	f000 f916 	bl	1a00173c <Chip_Clock_GetMainPLLHz>
		break;
1a001510:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a001512:	2100      	movs	r1, #0
1a001514:	f000 f946 	bl	1a0017a4 <Chip_Clock_GetDivRate>
		break;
1a001518:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a00151a:	2101      	movs	r1, #1
1a00151c:	f000 f942 	bl	1a0017a4 <Chip_Clock_GetDivRate>
		break;
1a001520:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a001522:	2102      	movs	r1, #2
1a001524:	f000 f93e 	bl	1a0017a4 <Chip_Clock_GetDivRate>
		break;
1a001528:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a00152a:	2103      	movs	r1, #3
1a00152c:	f000 f93a 	bl	1a0017a4 <Chip_Clock_GetDivRate>
		break;
1a001530:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a001532:	2104      	movs	r1, #4
1a001534:	f000 f936 	bl	1a0017a4 <Chip_Clock_GetDivRate>
		break;
1a001538:	bd08      	pop	{r3, pc}
{
	uint32_t rate = 0;

	switch (input) {
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
1a00153a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a00153e:	bd08      	pop	{r3, pc}
		break;

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a001540:	4803      	ldr	r0, [pc, #12]	; (1a001550 <Chip_Clock_GetClockInputHz+0xa4>)
1a001542:	bd08      	pop	{r3, pc}

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
			rate = 25000000; /* MII uses 25 MHz */
		} else {
			rate = 50000000; /* RMII uses 50 MHz */
1a001544:	4806      	ldr	r0, [pc, #24]	; (1a001560 <Chip_Clock_GetClockInputHz+0xb4>)
	default:
		break;
	}

	return rate;
}
1a001546:	bd08      	pop	{r3, pc}
1a001548:	00b71b00 	.word	0x00b71b00
1a00154c:	40043000 	.word	0x40043000
1a001550:	017d7840 	.word	0x017d7840
1a001554:	1a002a18 	.word	0x1a002a18
1a001558:	1a002a14 	.word	0x1a002a14
1a00155c:	1000004c 	.word	0x1000004c
1a001560:	02faf080 	.word	0x02faf080

1a001564 <Chip_Clock_CalcMainPLLValue>:
	while(delay--) {}
}

/* Calculate the Main PLL div values */
int Chip_Clock_CalcMainPLLValue(uint32_t freq, PLL_PARAM_T *ppll)
{
1a001564:	b538      	push	{r3, r4, r5, lr}
1a001566:	4605      	mov	r5, r0
1a001568:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a00156a:	7908      	ldrb	r0, [r1, #4]
1a00156c:	f7ff ff9e 	bl	1a0014ac <Chip_Clock_GetClockInputHz>
1a001570:	6160      	str	r0, [r4, #20]

	/* Do sanity check on frequency */
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a001572:	4b19      	ldr	r3, [pc, #100]	; (1a0015d8 <Chip_Clock_CalcMainPLLValue+0x74>)
1a001574:	442b      	add	r3, r5
1a001576:	4a19      	ldr	r2, [pc, #100]	; (1a0015dc <Chip_Clock_CalcMainPLLValue+0x78>)
1a001578:	4293      	cmp	r3, r2
1a00157a:	d821      	bhi.n	1a0015c0 <Chip_Clock_CalcMainPLLValue+0x5c>
1a00157c:	b318      	cbz	r0, 1a0015c6 <Chip_Clock_CalcMainPLLValue+0x62>
		return -1;
	}

	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a00157e:	2380      	movs	r3, #128	; 0x80
1a001580:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a001582:	2300      	movs	r3, #0
1a001584:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a001586:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a001588:	fbb5 f3f0 	udiv	r3, r5, r0
1a00158c:	6123      	str	r3, [r4, #16]

	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a00158e:	4a14      	ldr	r2, [pc, #80]	; (1a0015e0 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a001590:	4295      	cmp	r5, r2
1a001592:	d903      	bls.n	1a00159c <Chip_Clock_CalcMainPLLValue+0x38>
1a001594:	fb03 f000 	mul.w	r0, r3, r0
1a001598:	42a8      	cmp	r0, r5
1a00159a:	d007      	beq.n	1a0015ac <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a00159c:	4628      	mov	r0, r5
1a00159e:	4621      	mov	r1, r4
1a0015a0:	f7ff fe58 	bl	1a001254 <pll_get_frac>
		if (!ppll->nsel) {
1a0015a4:	68a3      	ldr	r3, [r4, #8]
1a0015a6:	b18b      	cbz	r3, 1a0015cc <Chip_Clock_CalcMainPLLValue+0x68>
			return -1;
		}
		ppll->nsel --;
1a0015a8:	3b01      	subs	r3, #1
1a0015aa:	60a3      	str	r3, [r4, #8]
	}

	if (ppll->msel == 0) {
1a0015ac:	6923      	ldr	r3, [r4, #16]
1a0015ae:	b183      	cbz	r3, 1a0015d2 <Chip_Clock_CalcMainPLLValue+0x6e>
		return - 1;
	}

	if (ppll->psel) {
1a0015b0:	68e2      	ldr	r2, [r4, #12]
1a0015b2:	b10a      	cbz	r2, 1a0015b8 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a0015b4:	3a01      	subs	r2, #1
1a0015b6:	60e2      	str	r2, [r4, #12]
	}

	ppll->msel --;
1a0015b8:	3b01      	subs	r3, #1
1a0015ba:	6123      	str	r3, [r4, #16]

	return 0;
1a0015bc:	2000      	movs	r0, #0
1a0015be:	bd38      	pop	{r3, r4, r5, pc}
{
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);

	/* Do sanity check on frequency */
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
		return -1;
1a0015c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0015c4:	bd38      	pop	{r3, r4, r5, pc}
1a0015c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0015ca:	bd38      	pop	{r3, r4, r5, pc}
	ppll->msel = freq / ppll->fin;

	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
		pll_get_frac(freq, ppll);
		if (!ppll->nsel) {
			return -1;
1a0015cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0015d0:	bd38      	pop	{r3, r4, r5, pc}
		}
		ppll->nsel --;
	}

	if (ppll->msel == 0) {
		return - 1;
1a0015d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}

	ppll->msel --;

	return 0;
}
1a0015d6:	bd38      	pop	{r3, r4, r5, pc}
1a0015d8:	ff6b3a10 	.word	0xff6b3a10
1a0015dc:	0b940510 	.word	0x0b940510
1a0015e0:	094c5eff 	.word	0x094c5eff

1a0015e4 <Chip_Clock_SetupMainPLLMult>:
	return 0;
}

/* Directly set the PLL multipler */
uint32_t Chip_Clock_SetupMainPLLMult(CHIP_CGU_CLKIN_T Input, uint32_t mult)
{
1a0015e4:	b570      	push	{r4, r5, r6, lr}
1a0015e6:	b082      	sub	sp, #8
1a0015e8:	4605      	mov	r5, r0
1a0015ea:	460c      	mov	r4, r1
	volatile uint32_t delay = 250;
1a0015ec:	23fa      	movs	r3, #250	; 0xfa
1a0015ee:	9301      	str	r3, [sp, #4]
	uint32_t freq = Chip_Clock_GetClockInputHz(Input);
1a0015f0:	f7ff ff5c 	bl	1a0014ac <Chip_Clock_GetClockInputHz>
	uint32_t msel = 0, nsel = 0, psel = 0, pval = 1;
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a0015f4:	4b1e      	ldr	r3, [pc, #120]	; (1a001670 <Chip_Clock_SetupMainPLLMult+0x8c>)
1a0015f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44

	freq *= mult;
1a0015f8:	fb04 f000 	mul.w	r0, r4, r0
	msel = mult - 1;
1a0015fc:	1e61      	subs	r1, r4, #1

	PLLReg &= ~(0x1F << 24);/* clear input source bits */
1a0015fe:	f022 52f8 	bic.w	r2, r2, #520093696	; 0x1f000000
	PLLReg |= Input << 24;	/* set input source bits to parameter */
1a001602:	ea42 6205 	orr.w	r2, r2, r5, lsl #24

	/* Clear other PLL input bits */
	PLLReg &= ~((1 << 6) |	/* FBSEL */
1a001606:	4b1b      	ldr	r3, [pc, #108]	; (1a001674 <Chip_Clock_SetupMainPLLMult+0x90>)
1a001608:	4013      	ands	r3, r2
				(1 << 1) |	/* BYPASS */
				(1 << 7) |	/* DIRECT */
				(0x03 << 8) | (0xFF << 16) | (0x03 << 12));	/* PSEL, MSEL, NSEL- divider ratios */
	
	PLLReg |= (1 << 11);		/* AUTOBLOCK */
1a00160a:	f443 6600 	orr.w	r6, r3, #2048	; 0x800

	if (freq < 156000000) {
1a00160e:	4b1a      	ldr	r3, [pc, #104]	; (1a001678 <Chip_Clock_SetupMainPLLMult+0x94>)
1a001610:	4298      	cmp	r0, r3
1a001612:	d903      	bls.n	1a00161c <Chip_Clock_SetupMainPLLMult+0x38>
1a001614:	e012      	b.n	1a00163c <Chip_Clock_SetupMainPLLMult+0x58>
		/* psel is encoded such that 0=1, 1=2, 2=4, 3=8 */
		while ((2 * (pval) * freq) < 156000000) {
			psel++;
1a001616:	3401      	adds	r4, #1
			pval *= 2;
1a001618:	0052      	lsls	r2, r2, #1
1a00161a:	e001      	b.n	1a001620 <Chip_Clock_SetupMainPLLMult+0x3c>
1a00161c:	2201      	movs	r2, #1
1a00161e:	2400      	movs	r4, #0
	
	PLLReg |= (1 << 11);		/* AUTOBLOCK */

	if (freq < 156000000) {
		/* psel is encoded such that 0=1, 1=2, 2=4, 3=8 */
		while ((2 * (pval) * freq) < 156000000) {
1a001620:	fb00 f302 	mul.w	r3, r0, r2
1a001624:	4d14      	ldr	r5, [pc, #80]	; (1a001678 <Chip_Clock_SetupMainPLLMult+0x94>)
1a001626:	ebb5 0f43 	cmp.w	r5, r3, lsl #1
1a00162a:	d2f4      	bcs.n	1a001616 <Chip_Clock_SetupMainPLLMult+0x32>
			psel++;
			pval *= 2;
		}

		PLLReg |= (msel << 16) | (nsel << 12) | (psel << 8) | (1 << 6);	/* dividers + FBSEL */
1a00162c:	0224      	lsls	r4, r4, #8
1a00162e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
1a001632:	ea44 0306 	orr.w	r3, r4, r6
1a001636:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00163a:	e00e      	b.n	1a00165a <Chip_Clock_SetupMainPLLMult+0x76>
	}
	else if (freq < 320000000) {
1a00163c:	4b0f      	ldr	r3, [pc, #60]	; (1a00167c <Chip_Clock_SetupMainPLLMult+0x98>)
1a00163e:	4298      	cmp	r0, r3
1a001640:	d804      	bhi.n	1a00164c <Chip_Clock_SetupMainPLLMult+0x68>
		PLLReg |= (msel << 16) | (nsel << 12) | (psel << 8) | (1 << 7) | (1 << 6);	/* dividers + DIRECT + FBSEL */
1a001642:	ea46 4301 	orr.w	r3, r6, r1, lsl #16
1a001646:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
1a00164a:	e006      	b.n	1a00165a <Chip_Clock_SetupMainPLLMult+0x76>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a00164c:	4a08      	ldr	r2, [pc, #32]	; (1a001670 <Chip_Clock_SetupMainPLLMult+0x8c>)
1a00164e:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a001650:	f043 0301 	orr.w	r3, r3, #1
1a001654:	6453      	str	r3, [r2, #68]	; 0x44
	}
	else {
		Chip_Clock_DisableMainPLL();
		return 0;
1a001656:	2000      	movs	r0, #0
1a001658:	e008      	b.n	1a00166c <Chip_Clock_SetupMainPLLMult+0x88>
	}
	LPC_CGU->PLL1_CTRL = PLLReg & ~(1 << 0);
1a00165a:	f023 0301 	bic.w	r3, r3, #1
1a00165e:	4a04      	ldr	r2, [pc, #16]	; (1a001670 <Chip_Clock_SetupMainPLLMult+0x8c>)
1a001660:	6453      	str	r3, [r2, #68]	; 0x44

	/* Wait for 50uSec */
	while(delay--) {}
1a001662:	9b01      	ldr	r3, [sp, #4]
1a001664:	1e5a      	subs	r2, r3, #1
1a001666:	9201      	str	r2, [sp, #4]
1a001668:	2b00      	cmp	r3, #0
1a00166a:	d1fa      	bne.n	1a001662 <Chip_Clock_SetupMainPLLMult+0x7e>

	return freq;
}
1a00166c:	b002      	add	sp, #8
1a00166e:	bd70      	pop	{r4, r5, r6, pc}
1a001670:	40050000 	.word	0x40050000
1a001674:	ff00cc3d 	.word	0xff00cc3d
1a001678:	094c5eff 	.word	0x094c5eff
1a00167c:	1312cfff 	.word	0x1312cfff

1a001680 <Chip_Clock_SetupMainPLLHz>:
	LPC_CGU->XTAL_OSC_CTRL |= 1;
}

/* Configures the main PLL */
uint32_t Chip_Clock_SetupMainPLLHz(CHIP_CGU_CLKIN_T Input, uint32_t MinHz, uint32_t DesiredHz, uint32_t MaxHz)
{
1a001680:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001684:	4682      	mov	sl, r0
1a001686:	460f      	mov	r7, r1
1a001688:	4690      	mov	r8, r2
1a00168a:	461e      	mov	r6, r3
	uint32_t freqin = Chip_Clock_GetClockInputHz(Input);
1a00168c:	f7ff ff0e 	bl	1a0014ac <Chip_Clock_GetClockInputHz>
1a001690:	4605      	mov	r5, r0
	uint32_t Mult, LastMult, MultEnd;
	uint32_t freqout, freqout2;

	if (DesiredHz != 0xFFFFFFFF) {
1a001692:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
1a001696:	d033      	beq.n	1a001700 <Chip_Clock_SetupMainPLLHz+0x80>
		/* Test DesiredHz rounded down */
		Mult = DesiredHz / freqin;
1a001698:	fbb8 f9f0 	udiv	r9, r8, r0
		freqout = Chip_Clock_TestMainPLLMultiplier(freqin, Mult, MinHz, MaxHz);
1a00169c:	4649      	mov	r1, r9
1a00169e:	463a      	mov	r2, r7
1a0016a0:	4633      	mov	r3, r6
1a0016a2:	f7ff fe59 	bl	1a001358 <Chip_Clock_TestMainPLLMultiplier>
1a0016a6:	4604      	mov	r4, r0

		/* Test DesiredHz rounded up */
		Mult++;
1a0016a8:	f109 0b01 	add.w	fp, r9, #1
		freqout2 = Chip_Clock_TestMainPLLMultiplier(freqin, Mult, MinHz, MaxHz);
1a0016ac:	4628      	mov	r0, r5
1a0016ae:	4659      	mov	r1, fp
1a0016b0:	463a      	mov	r2, r7
1a0016b2:	4633      	mov	r3, r6
1a0016b4:	f7ff fe50 	bl	1a001358 <Chip_Clock_TestMainPLLMultiplier>

		if (freqout && !freqout2) {	/* rounding up is no good? set first multiplier */
1a0016b8:	b134      	cbz	r4, 1a0016c8 <Chip_Clock_SetupMainPLLHz+0x48>
1a0016ba:	b928      	cbnz	r0, 1a0016c8 <Chip_Clock_SetupMainPLLHz+0x48>
			Mult--;
			return Chip_Clock_SetupMainPLLMult(Input, Mult);
1a0016bc:	4650      	mov	r0, sl
1a0016be:	4649      	mov	r1, r9
1a0016c0:	f7ff ff90 	bl	1a0015e4 <Chip_Clock_SetupMainPLLMult>
1a0016c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
		if (!freqout && freqout2) {	/* didn't work until rounded up? set 2nd multiplier */
1a0016c8:	b934      	cbnz	r4, 1a0016d8 <Chip_Clock_SetupMainPLLHz+0x58>
1a0016ca:	b128      	cbz	r0, 1a0016d8 <Chip_Clock_SetupMainPLLHz+0x58>
			return Chip_Clock_SetupMainPLLMult(Input, Mult);
1a0016cc:	4650      	mov	r0, sl
1a0016ce:	4659      	mov	r1, fp
1a0016d0:	f7ff ff88 	bl	1a0015e4 <Chip_Clock_SetupMainPLLMult>
1a0016d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}

		if (freqout && freqout2) {	/* either multiplier okay? choose closer one */
1a0016d8:	b194      	cbz	r4, 1a001700 <Chip_Clock_SetupMainPLLHz+0x80>
1a0016da:	b188      	cbz	r0, 1a001700 <Chip_Clock_SetupMainPLLHz+0x80>
			if ((DesiredHz - freqout) > (freqout2 - DesiredHz)) {
1a0016dc:	ebc4 0408 	rsb	r4, r4, r8
1a0016e0:	ebc8 0000 	rsb	r0, r8, r0
1a0016e4:	4284      	cmp	r4, r0
1a0016e6:	d905      	bls.n	1a0016f4 <Chip_Clock_SetupMainPLLHz+0x74>
				Mult--;
				return Chip_Clock_SetupMainPLLMult(Input, Mult);
1a0016e8:	4650      	mov	r0, sl
1a0016ea:	4649      	mov	r1, r9
1a0016ec:	f7ff ff7a 	bl	1a0015e4 <Chip_Clock_SetupMainPLLMult>
1a0016f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			}
			else {
				return Chip_Clock_SetupMainPLLMult(Input, Mult);
1a0016f4:	4650      	mov	r0, sl
1a0016f6:	4659      	mov	r1, fp
1a0016f8:	f7ff ff74 	bl	1a0015e4 <Chip_Clock_SetupMainPLLMult>
1a0016fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
	}

	/* Neither multiplier okay? Try to start at MinHz and increment.
	   This should find the highest multiplier that is still good */
	Mult = MinHz / freqin;
1a001700:	fbb7 f4f5 	udiv	r4, r7, r5
	MultEnd = MaxHz / freqin;
1a001704:	fbb6 f8f5 	udiv	r8, r6, r5
	LastMult = 0;
1a001708:	f04f 0900 	mov.w	r9, #0
	while (1) {
		freqout = Chip_Clock_TestMainPLLMultiplier(freqin, Mult, MinHz, MaxHz);
1a00170c:	4628      	mov	r0, r5
1a00170e:	4621      	mov	r1, r4
1a001710:	463a      	mov	r2, r7
1a001712:	4633      	mov	r3, r6
1a001714:	f7ff fe20 	bl	1a001358 <Chip_Clock_TestMainPLLMultiplier>

		if (freqout) {
1a001718:	b100      	cbz	r0, 1a00171c <Chip_Clock_SetupMainPLLHz+0x9c>
			LastMult = Mult;
1a00171a:	46a1      	mov	r9, r4
		}

		if (Mult >= MultEnd) {
1a00171c:	4544      	cmp	r4, r8
1a00171e:	d201      	bcs.n	1a001724 <Chip_Clock_SetupMainPLLHz+0xa4>
			break;
		}
		Mult++;
1a001720:	3401      	adds	r4, #1
	}
1a001722:	e7f3      	b.n	1a00170c <Chip_Clock_SetupMainPLLHz+0x8c>

	if (LastMult) {
1a001724:	f1b9 0f00 	cmp.w	r9, #0
1a001728:	d005      	beq.n	1a001736 <Chip_Clock_SetupMainPLLHz+0xb6>
		return Chip_Clock_SetupMainPLLMult(Input, LastMult);
1a00172a:	4650      	mov	r0, sl
1a00172c:	4649      	mov	r1, r9
1a00172e:	f7ff ff59 	bl	1a0015e4 <Chip_Clock_SetupMainPLLMult>
1a001732:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	}

	return 0;
1a001736:	2000      	movs	r0, #0
}
1a001738:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

1a00173c <Chip_Clock_GetMainPLLHz>:
	return freq;
}

/* Returns the frequency of the main PLL */
uint32_t Chip_Clock_GetMainPLLHz(void)
{
1a00173c:	b570      	push	{r4, r5, r6, lr}
1a00173e:	b082      	sub	sp, #8
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a001740:	4d16      	ldr	r5, [pc, #88]	; (1a00179c <Chip_Clock_GetMainPLLHz+0x60>)
1a001742:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a001744:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a001748:	f7ff feb0 	bl	1a0014ac <Chip_Clock_GetClockInputHz>
1a00174c:	4606      	mov	r6, r0
	uint32_t msel, nsel, psel, direct, fbsel;
	uint32_t m, n, p;
	const uint8_t ptab[] = {1, 2, 4, 8};
1a00174e:	4b14      	ldr	r3, [pc, #80]	; (1a0017a0 <Chip_Clock_GetMainPLLHz+0x64>)
1a001750:	6818      	ldr	r0, [r3, #0]
1a001752:	9001      	str	r0, [sp, #4]

	/* No lock? */
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a001754:	6c28      	ldr	r0, [r5, #64]	; 0x40
1a001756:	f010 0001 	ands.w	r0, r0, #1
1a00175a:	d01d      	beq.n	1a001798 <Chip_Clock_GetMainPLLHz+0x5c>
		return 0;
	}

	msel = (PLLReg >> 16) & 0xFF;
1a00175c:	f3c4 4007 	ubfx	r0, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a001760:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a001764:	f3c4 2101 	ubfx	r1, r4, #8, #2
	direct = (PLLReg >> 7) & 0x1;
	fbsel = (PLLReg >> 6) & 0x1;
1a001768:	f3c4 1580 	ubfx	r5, r4, #6, #1

	m = msel + 1;
1a00176c:	1c43      	adds	r3, r0, #1
	n = nsel + 1;
1a00176e:	3201      	adds	r2, #1
	p = ptab[psel];
1a001770:	a802      	add	r0, sp, #8
1a001772:	4401      	add	r1, r0
1a001774:	f811 0c04 	ldrb.w	r0, [r1, #-4]

	if (direct || fbsel) {
1a001778:	f014 0f80 	tst.w	r4, #128	; 0x80
1a00177c:	d100      	bne.n	1a001780 <Chip_Clock_GetMainPLLHz+0x44>
1a00177e:	b125      	cbz	r5, 1a00178a <Chip_Clock_GetMainPLLHz+0x4e>
		return m * (freq / n);
1a001780:	fbb6 f0f2 	udiv	r0, r6, r2
1a001784:	fb03 f000 	mul.w	r0, r3, r0
1a001788:	e006      	b.n	1a001798 <Chip_Clock_GetMainPLLHz+0x5c>
	}

	return (m / (2 * p)) * (freq / n);
1a00178a:	0040      	lsls	r0, r0, #1
1a00178c:	fbb3 f3f0 	udiv	r3, r3, r0
1a001790:	fbb6 f0f2 	udiv	r0, r6, r2
1a001794:	fb00 f003 	mul.w	r0, r0, r3
}
1a001798:	b002      	add	sp, #8
1a00179a:	bd70      	pop	{r4, r5, r6, pc}
1a00179c:	40050000 	.word	0x40050000
1a0017a0:	1a002b08 	.word	0x1a002b08

1a0017a4 <Chip_Clock_GetDivRate>:
	return TestHz;
}

/* Returns clock rate out of a divider */
static uint32_t Chip_Clock_GetDivRate(CHIP_CGU_CLKIN_T clock, CHIP_CGU_IDIV_T divider)
{
1a0017a4:	b538      	push	{r3, r4, r5, lr}
1a0017a6:	460c      	mov	r4, r1
	CHIP_CGU_CLKIN_T input;
	uint32_t div;

	input = Chip_Clock_GetDividerSource(divider);
1a0017a8:	4608      	mov	r0, r1
1a0017aa:	f7ff fe63 	bl	1a001474 <Chip_Clock_GetDividerSource>
1a0017ae:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a0017b0:	4620      	mov	r0, r4
1a0017b2:	f7ff fe6d 	bl	1a001490 <Chip_Clock_GetDividerDivisor>
1a0017b6:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a0017b8:	4628      	mov	r0, r5
1a0017ba:	f7ff fe77 	bl	1a0014ac <Chip_Clock_GetClockInputHz>
1a0017be:	3401      	adds	r4, #1
}
1a0017c0:	fbb0 f0f4 	udiv	r0, r0, r4
1a0017c4:	bd38      	pop	{r3, r4, r5, pc}
1a0017c6:	bf00      	nop

1a0017c8 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a0017c8:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a0017ca:	0085      	lsls	r5, r0, #2
1a0017cc:	4c0d      	ldr	r4, [pc, #52]	; (1a001804 <Chip_Clock_SetBaseClock+0x3c>)
1a0017ce:	5965      	ldr	r5, [r4, r5]

	if (BaseClock < CLK_BASE_NONE) {
1a0017d0:	281b      	cmp	r0, #27
1a0017d2:	d80f      	bhi.n	1a0017f4 <Chip_Clock_SetBaseClock+0x2c>
		if (Input != CLKINPUT_PD) {
1a0017d4:	2911      	cmp	r1, #17
1a0017d6:	d012      	beq.n	1a0017fe <Chip_Clock_SetBaseClock+0x36>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a0017d8:	4c0b      	ldr	r4, [pc, #44]	; (1a001808 <Chip_Clock_SetBaseClock+0x40>)
1a0017da:	402c      	ands	r4, r5

			if (autoblocken) {
1a0017dc:	b10a      	cbz	r2, 1a0017e2 <Chip_Clock_SetBaseClock+0x1a>
				reg |= (1 << 11);
1a0017de:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
			}
			if (powerdn) {
1a0017e2:	b10b      	cbz	r3, 1a0017e8 <Chip_Clock_SetBaseClock+0x20>
				reg |= (1 << 0);
1a0017e4:	f044 0401 	orr.w	r4, r4, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a0017e8:	ea44 6401 	orr.w	r4, r4, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a0017ec:	0080      	lsls	r0, r0, #2
1a0017ee:	4b05      	ldr	r3, [pc, #20]	; (1a001804 <Chip_Clock_SetBaseClock+0x3c>)
1a0017f0:	501c      	str	r4, [r3, r0]
1a0017f2:	e004      	b.n	1a0017fe <Chip_Clock_SetBaseClock+0x36>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a0017f4:	f045 0501 	orr.w	r5, r5, #1
1a0017f8:	0080      	lsls	r0, r0, #2
1a0017fa:	4b02      	ldr	r3, [pc, #8]	; (1a001804 <Chip_Clock_SetBaseClock+0x3c>)
1a0017fc:	501d      	str	r5, [r3, r0]
	}
}
1a0017fe:	bc30      	pop	{r4, r5}
1a001800:	4770      	bx	lr
1a001802:	bf00      	nop
1a001804:	4005005c 	.word	0x4005005c
1a001808:	e0fff7fe 	.word	0xe0fff7fe

1a00180c <Chip_Clock_GetBaseClockOpts>:

/* Reads CGU Base Clock clock source information */
void Chip_Clock_GetBaseClockOpts(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T *Input, bool *autoblocken,
								 bool *powerdn)
{
1a00180c:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a00180e:	0085      	lsls	r5, r0, #2
1a001810:	4c0a      	ldr	r4, [pc, #40]	; (1a00183c <Chip_Clock_GetBaseClockOpts+0x30>)
1a001812:	5964      	ldr	r4, [r4, r5]
	CHIP_CGU_CLKIN_T ClkIn = (CHIP_CGU_CLKIN_T) ((reg  >> 24) & 0x1F );
1a001814:	f3c4 6504 	ubfx	r5, r4, #24, #5

	if (BaseClock < CLK_BASE_NONE) {
1a001818:	281b      	cmp	r0, #27
1a00181a:	d807      	bhi.n	1a00182c <Chip_Clock_GetBaseClockOpts+0x20>
		/* Get settings */
		*Input = ClkIn;
1a00181c:	700d      	strb	r5, [r1, #0]
		*autoblocken = (reg & (1 << 11)) ? true : false;
1a00181e:	f3c4 21c0 	ubfx	r1, r4, #11, #1
1a001822:	7011      	strb	r1, [r2, #0]
		*powerdn = (reg & (1 << 0)) ? true : false;
1a001824:	f004 0401 	and.w	r4, r4, #1
1a001828:	701c      	strb	r4, [r3, #0]
1a00182a:	e004      	b.n	1a001836 <Chip_Clock_GetBaseClockOpts+0x2a>
	}
	else {
		*Input = CLKINPUT_PD;
1a00182c:	2011      	movs	r0, #17
1a00182e:	7008      	strb	r0, [r1, #0]
		*powerdn = true;
1a001830:	2101      	movs	r1, #1
1a001832:	7019      	strb	r1, [r3, #0]
		*autoblocken = true;
1a001834:	7011      	strb	r1, [r2, #0]
	}
}
1a001836:	bc30      	pop	{r4, r5}
1a001838:	4770      	bx	lr
1a00183a:	bf00      	nop
1a00183c:	4005005c 	.word	0x4005005c

1a001840 <Chip_Clock_EnableBaseClock>:

/*Enables a base clock source */
void Chip_Clock_EnableBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	if (BaseClock < CLK_BASE_NONE) {
1a001840:	281b      	cmp	r0, #27
1a001842:	d805      	bhi.n	1a001850 <Chip_Clock_EnableBaseClock+0x10>
		LPC_CGU->BASE_CLK[BaseClock] &= ~1;
1a001844:	0080      	lsls	r0, r0, #2
1a001846:	4b03      	ldr	r3, [pc, #12]	; (1a001854 <Chip_Clock_EnableBaseClock+0x14>)
1a001848:	581a      	ldr	r2, [r3, r0]
1a00184a:	f022 0201 	bic.w	r2, r2, #1
1a00184e:	501a      	str	r2, [r3, r0]
1a001850:	4770      	bx	lr
1a001852:	bf00      	nop
1a001854:	4005005c 	.word	0x4005005c

1a001858 <Chip_Clock_DisableBaseClock>:
}

/* Disables a base clock source */
void Chip_Clock_DisableBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	if (BaseClock < CLK_BASE_NONE) {
1a001858:	281b      	cmp	r0, #27
1a00185a:	d805      	bhi.n	1a001868 <Chip_Clock_DisableBaseClock+0x10>
		LPC_CGU->BASE_CLK[BaseClock] |= 1;
1a00185c:	0080      	lsls	r0, r0, #2
1a00185e:	4b03      	ldr	r3, [pc, #12]	; (1a00186c <Chip_Clock_DisableBaseClock+0x14>)
1a001860:	581a      	ldr	r2, [r3, r0]
1a001862:	f042 0201 	orr.w	r2, r2, #1
1a001866:	501a      	str	r2, [r3, r0]
1a001868:	4770      	bx	lr
1a00186a:	bf00      	nop
1a00186c:	4005005c 	.word	0x4005005c

1a001870 <Chip_Clock_IsBaseClockEnabled>:
/* Returns base clock enable state */
bool Chip_Clock_IsBaseClockEnabled(CHIP_CGU_BASE_CLK_T BaseClock)
{
	bool enabled;

	if (BaseClock < CLK_BASE_NONE) {
1a001870:	281b      	cmp	r0, #27
1a001872:	d808      	bhi.n	1a001886 <Chip_Clock_IsBaseClockEnabled+0x16>
		enabled = (bool) ((LPC_CGU->BASE_CLK[BaseClock] & 1) == 0);
1a001874:	0080      	lsls	r0, r0, #2
1a001876:	4b05      	ldr	r3, [pc, #20]	; (1a00188c <Chip_Clock_IsBaseClockEnabled+0x1c>)
1a001878:	581b      	ldr	r3, [r3, r0]
1a00187a:	f013 0f01 	tst.w	r3, #1
1a00187e:	bf0c      	ite	eq
1a001880:	2001      	moveq	r0, #1
1a001882:	2000      	movne	r0, #0
1a001884:	4770      	bx	lr
	}
	else {
		enabled = false;
1a001886:	2000      	movs	r0, #0
	}

	return enabled;
}
1a001888:	4770      	bx	lr
1a00188a:	bf00      	nop
1a00188c:	4005005c 	.word	0x4005005c

1a001890 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a001890:	281b      	cmp	r0, #27
1a001892:	d808      	bhi.n	1a0018a6 <Chip_Clock_GetBaseClock+0x16>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a001894:	0080      	lsls	r0, r0, #2
1a001896:	4b06      	ldr	r3, [pc, #24]	; (1a0018b0 <Chip_Clock_GetBaseClock+0x20>)
1a001898:	5818      	ldr	r0, [r3, r0]

	/* base clock is powered down? */
	if (reg & 1) {
1a00189a:	f010 0f01 	tst.w	r0, #1
1a00189e:	d104      	bne.n	1a0018aa <Chip_Clock_GetBaseClock+0x1a>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0018a0:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0018a4:	4770      	bx	lr
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
		return CLKINPUT_PD;
1a0018a6:	2011      	movs	r0, #17
1a0018a8:	4770      	bx	lr

	reg = LPC_CGU->BASE_CLK[BaseClock];

	/* base clock is powered down? */
	if (reg & 1) {
		return CLKINPUT_PD;
1a0018aa:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a0018ac:	4770      	bx	lr
1a0018ae:	bf00      	nop
1a0018b0:	4005005c 	.word	0x4005005c

1a0018b4 <Chip_Clock_GetBaseClocktHz>:
	return rate;
}

/* Returns the frequency of the specified base clock source */
uint32_t Chip_Clock_GetBaseClocktHz(CHIP_CGU_BASE_CLK_T clock)
{
1a0018b4:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a0018b6:	f7ff ffeb 	bl	1a001890 <Chip_Clock_GetBaseClock>
1a0018ba:	f7ff fdf7 	bl	1a0014ac <Chip_Clock_GetClockInputHz>
}
1a0018be:	bd08      	pop	{r3, pc}

1a0018c0 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a0018c0:	b909      	cbnz	r1, 1a0018c6 <Chip_Clock_EnableOpts+0x6>
}

/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;
1a0018c2:	2101      	movs	r1, #1
1a0018c4:	e000      	b.n	1a0018c8 <Chip_Clock_EnableOpts+0x8>

	if (autoen) {
		reg |= (1 << 1);
1a0018c6:	2103      	movs	r1, #3
	}
	if (wakeupen) {
1a0018c8:	b10a      	cbz	r2, 1a0018ce <Chip_Clock_EnableOpts+0xe>
		reg |= (1 << 2);
1a0018ca:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a0018ce:	2b02      	cmp	r3, #2
1a0018d0:	d101      	bne.n	1a0018d6 <Chip_Clock_EnableOpts+0x16>
		reg |= (1 << 5);
1a0018d2:	f041 0120 	orr.w	r1, r1, #32
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a0018d6:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0018da:	d305      	bcc.n	1a0018e8 <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a0018dc:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0018e0:	4b04      	ldr	r3, [pc, #16]	; (1a0018f4 <Chip_Clock_EnableOpts+0x34>)
1a0018e2:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0018e6:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a0018e8:	3020      	adds	r0, #32
1a0018ea:	4b03      	ldr	r3, [pc, #12]	; (1a0018f8 <Chip_Clock_EnableOpts+0x38>)
1a0018ec:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0018f0:	4770      	bx	lr
1a0018f2:	bf00      	nop
1a0018f4:	40052000 	.word	0x40052000
1a0018f8:	40051000 	.word	0x40051000

1a0018fc <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a0018fc:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001900:	d309      	bcc.n	1a001916 <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a001902:	4a09      	ldr	r2, [pc, #36]	; (1a001928 <Chip_Clock_Enable+0x2c>)
1a001904:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001908:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00190c:	f043 0301 	orr.w	r3, r3, #1
1a001910:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001914:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a001916:	4a05      	ldr	r2, [pc, #20]	; (1a00192c <Chip_Clock_Enable+0x30>)
1a001918:	3020      	adds	r0, #32
1a00191a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00191e:	f043 0301 	orr.w	r3, r3, #1
1a001922:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001926:	4770      	bx	lr
1a001928:	40052000 	.word	0x40052000
1a00192c:	40051000 	.word	0x40051000

1a001930 <Chip_Clock_RTCEnable>:
}

/* Enable RTC Clock */
void Chip_Clock_RTCEnable(void)
{
	LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));	/* Reset 32Khz oscillator */
1a001930:	4b04      	ldr	r3, [pc, #16]	; (1a001944 <Chip_Clock_RTCEnable+0x14>)
1a001932:	685a      	ldr	r2, [r3, #4]
1a001934:	f022 020c 	bic.w	r2, r2, #12
1a001938:	605a      	str	r2, [r3, #4]
	LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);	/* Enable 32 kHz & 1 kHz on osc32k and release reset */
1a00193a:	685a      	ldr	r2, [r3, #4]
1a00193c:	f042 0203 	orr.w	r2, r2, #3
1a001940:	605a      	str	r2, [r3, #4]
1a001942:	4770      	bx	lr
1a001944:	40043000 	.word	0x40043000

1a001948 <Chip_Clock_Disable>:

/* Disables a peripheral clock */
void Chip_Clock_Disable(CHIP_CCU_CLK_T clk)
{
	/* Stop peripheral clock */
	if (clk >= CLK_CCU2_START) {
1a001948:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00194c:	d309      	bcc.n	1a001962 <Chip_Clock_Disable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG &= ~1;
1a00194e:	4a09      	ldr	r2, [pc, #36]	; (1a001974 <Chip_Clock_Disable+0x2c>)
1a001950:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001954:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001958:	f023 0301 	bic.w	r3, r3, #1
1a00195c:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001960:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG &= ~1;
1a001962:	4a05      	ldr	r2, [pc, #20]	; (1a001978 <Chip_Clock_Disable+0x30>)
1a001964:	3020      	adds	r0, #32
1a001966:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00196a:	f023 0301 	bic.w	r3, r3, #1
1a00196e:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001972:	4770      	bx	lr
1a001974:	40052000 	.word	0x40052000
1a001978:	40051000 	.word	0x40051000

1a00197c <Chip_Clock_StartPowerDown>:
 * power down sequence started
 */
void Chip_Clock_StartPowerDown(void)
{
	/* Set Power Down bit */
	LPC_CCU1->PM = 1;
1a00197c:	2301      	movs	r3, #1
1a00197e:	4a03      	ldr	r2, [pc, #12]	; (1a00198c <Chip_Clock_StartPowerDown+0x10>)
1a001980:	6013      	str	r3, [r2, #0]
	LPC_CCU2->PM = 1;
1a001982:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
1a001986:	6013      	str	r3, [r2, #0]
1a001988:	4770      	bx	lr
1a00198a:	bf00      	nop
1a00198c:	40051000 	.word	0x40051000

1a001990 <Chip_Clock_ClearPowerDown>:
 * Only the clocks with wake up mechanism enabled will be enabled
 */
void Chip_Clock_ClearPowerDown(void)
{
	/* Clear Power Down bit */
	LPC_CCU1->PM = 0;
1a001990:	2300      	movs	r3, #0
1a001992:	4a03      	ldr	r2, [pc, #12]	; (1a0019a0 <Chip_Clock_ClearPowerDown+0x10>)
1a001994:	6013      	str	r3, [r2, #0]
	LPC_CCU2->PM = 0;
1a001996:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
1a00199a:	6013      	str	r3, [r2, #0]
1a00199c:	4770      	bx	lr
1a00199e:	bf00      	nop
1a0019a0:	40051000 	.word	0x40051000

1a0019a4 <Chip_Clock_GetRate>:
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a0019a4:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a0019a6:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0019aa:	d305      	bcc.n	1a0019b8 <Chip_Clock_GetRate+0x14>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a0019ac:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a0019b0:	4a0d      	ldr	r2, [pc, #52]	; (1a0019e8 <Chip_Clock_GetRate+0x44>)
1a0019b2:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a0019b6:	e004      	b.n	1a0019c2 <Chip_Clock_GetRate+0x1e>
	}
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a0019b8:	f100 0320 	add.w	r3, r0, #32
1a0019bc:	4a0b      	ldr	r2, [pc, #44]	; (1a0019ec <Chip_Clock_GetRate+0x48>)
1a0019be:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a0019c2:	f014 0f01 	tst.w	r4, #1
1a0019c6:	d00c      	beq.n	1a0019e2 <Chip_Clock_GetRate+0x3e>
		/* Get base clock for this peripheral clock */
		baseclk = Chip_Clock_FindBaseClock(clk);
1a0019c8:	f7ff fcd8 	bl	1a00137c <Chip_Clock_FindBaseClock>

		/* Get base clock rate */
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a0019cc:	f7ff ff72 	bl	1a0018b4 <Chip_Clock_GetBaseClocktHz>

		/* Get divider for this clock */
		if (((reg >> 5) & 0x7) == 0) {
1a0019d0:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a0019d4:	d101      	bne.n	1a0019da <Chip_Clock_GetRate+0x36>
			div = 1;
1a0019d6:	2301      	movs	r3, #1
1a0019d8:	e000      	b.n	1a0019dc <Chip_Clock_GetRate+0x38>
		}
		else {
			div = 2;/* No other dividers supported */
1a0019da:	2302      	movs	r3, #2

		}
		rate = rate / div;
1a0019dc:	fbb0 f0f3 	udiv	r0, r0, r3
1a0019e0:	bd10      	pop	{r4, pc}
	}
	else {
		rate = 0;
1a0019e2:	2000      	movs	r0, #0
	}

	return rate;
}
1a0019e4:	bd10      	pop	{r4, pc}
1a0019e6:	bf00      	nop
1a0019e8:	40052000 	.word	0x40052000
1a0019ec:	40051000 	.word	0x40051000

1a0019f0 <Chip_Clock_GetEMCRate>:

/* Get EMC Clock Rate */
uint32_t Chip_Clock_GetEMCRate(void)

{
1a0019f0:	b508      	push	{r3, lr}
	uint32_t ClkFreq;
	uint32_t EMCDiv;
	ClkFreq = Chip_Clock_GetRate(CLK_MX_EMC);
1a0019f2:	2066      	movs	r0, #102	; 0x66
1a0019f4:	f7ff ffd6 	bl	1a0019a4 <Chip_Clock_GetRate>

	/* EMC Divider readback at pos 27
	    TODO: just checked but dont mention in UM */
	EMCDiv = (LPC_CCU1->CLKCCU[CLK_MX_EMC_DIV].CFG >> 27) & 0x07;
1a0019f8:	4b07      	ldr	r3, [pc, #28]	; (1a001a18 <Chip_Clock_GetEMCRate+0x28>)
1a0019fa:	f8d3 3478 	ldr.w	r3, [r3, #1144]	; 0x478
1a0019fe:	f3c3 63c2 	ubfx	r3, r3, #27, #3

	/* Check EMC Divider to get real EMC clock out */
	if ((EMCDiv == 1) && (LPC_CREG->CREG6 & (1 << 16))) {
1a001a02:	2b01      	cmp	r3, #1
1a001a04:	d106      	bne.n	1a001a14 <Chip_Clock_GetEMCRate+0x24>
1a001a06:	4b05      	ldr	r3, [pc, #20]	; (1a001a1c <Chip_Clock_GetEMCRate+0x2c>)
1a001a08:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a001a0c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
1a001a10:	d000      	beq.n	1a001a14 <Chip_Clock_GetEMCRate+0x24>
		ClkFreq >>= 1;
1a001a12:	0840      	lsrs	r0, r0, #1
	}
	return ClkFreq;
}
1a001a14:	bd08      	pop	{r3, pc}
1a001a16:	bf00      	nop
1a001a18:	40051000 	.word	0x40051000
1a001a1c:	40043000 	.word	0x40043000

1a001a20 <Chip_Clock_SetupPLL>:

/* Sets up the audio or USB PLL */
void Chip_Clock_SetupPLL(CHIP_CGU_CLKIN_T Input, CHIP_CGU_USB_AUDIO_PLL_T pllnum,
						 const CGU_USBAUDIO_PLL_SETUP_T *pPLLSetup)
{
1a001a20:	b410      	push	{r4}
	uint32_t reg = pPLLSetup->ctrl | (Input << 24);
1a001a22:	6813      	ldr	r3, [r2, #0]
1a001a24:	ea43 6000 	orr.w	r0, r3, r0, lsl #24

	/* Setup from passed values */
	LPC_CGU->PLL[pllnum].PLL_CTRL = reg;
1a001a28:	4b0b      	ldr	r3, [pc, #44]	; (1a001a58 <Chip_Clock_SetupPLL+0x38>)
1a001a2a:	eb03 1401 	add.w	r4, r3, r1, lsl #4
1a001a2e:	6220      	str	r0, [r4, #32]
	LPC_CGU->PLL[pllnum].PLL_MDIV = pPLLSetup->mdiv;
1a001a30:	6850      	ldr	r0, [r2, #4]
1a001a32:	1c8c      	adds	r4, r1, #2
1a001a34:	eb03 1304 	add.w	r3, r3, r4, lsl #4
1a001a38:	6058      	str	r0, [r3, #4]
	LPC_CGU->PLL[pllnum].PLL_NP_DIV = pPLLSetup->ndiv;
1a001a3a:	6890      	ldr	r0, [r2, #8]
1a001a3c:	6098      	str	r0, [r3, #8]

	/* Fractional divider is for audio PLL only */
	if (pllnum == CGU_AUDIO_PLL) {
1a001a3e:	2901      	cmp	r1, #1
1a001a40:	d102      	bne.n	1a001a48 <Chip_Clock_SetupPLL+0x28>
		LPC_CGU->PLL0AUDIO_FRAC = pPLLSetup->fract;
1a001a42:	68d0      	ldr	r0, [r2, #12]
1a001a44:	4b04      	ldr	r3, [pc, #16]	; (1a001a58 <Chip_Clock_SetupPLL+0x38>)
1a001a46:	63d8      	str	r0, [r3, #60]	; 0x3c
	}
	audio_usb_pll_freq[pllnum] = pPLLSetup->freq;
1a001a48:	6912      	ldr	r2, [r2, #16]
1a001a4a:	4b04      	ldr	r3, [pc, #16]	; (1a001a5c <Chip_Clock_SetupPLL+0x3c>)
1a001a4c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
1a001a50:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001a54:	4770      	bx	lr
1a001a56:	bf00      	nop
1a001a58:	40050000 	.word	0x40050000
1a001a5c:	1000004c 	.word	0x1000004c

1a001a60 <Chip_Clock_EnablePLL>:

/* Enables the audio or USB PLL */
void Chip_Clock_EnablePLL(CHIP_CGU_USB_AUDIO_PLL_T pllnum)
{
	LPC_CGU->PLL[pllnum].PLL_CTRL &= ~1;
1a001a60:	0100      	lsls	r0, r0, #4
1a001a62:	4b03      	ldr	r3, [pc, #12]	; (1a001a70 <Chip_Clock_EnablePLL+0x10>)
1a001a64:	581a      	ldr	r2, [r3, r0]
1a001a66:	f022 0201 	bic.w	r2, r2, #1
1a001a6a:	501a      	str	r2, [r3, r0]
1a001a6c:	4770      	bx	lr
1a001a6e:	bf00      	nop
1a001a70:	40050020 	.word	0x40050020

1a001a74 <Chip_Clock_DisablePLL>:
}

/* Disables the audio or USB PLL */
void Chip_Clock_DisablePLL(CHIP_CGU_USB_AUDIO_PLL_T pllnum)
{
	LPC_CGU->PLL[pllnum].PLL_CTRL |= 1;
1a001a74:	0100      	lsls	r0, r0, #4
1a001a76:	4b03      	ldr	r3, [pc, #12]	; (1a001a84 <Chip_Clock_DisablePLL+0x10>)
1a001a78:	581a      	ldr	r2, [r3, r0]
1a001a7a:	f042 0201 	orr.w	r2, r2, #1
1a001a7e:	501a      	str	r2, [r3, r0]
1a001a80:	4770      	bx	lr
1a001a82:	bf00      	nop
1a001a84:	40050020 	.word	0x40050020

1a001a88 <Chip_Clock_GetPLLStatus>:
}

/* Returns the PLL status */
uint32_t Chip_Clock_GetPLLStatus(CHIP_CGU_USB_AUDIO_PLL_T pllnum)
{
	return LPC_CGU->PLL[pllnum].PLL_STAT;
1a001a88:	0100      	lsls	r0, r0, #4
1a001a8a:	4b01      	ldr	r3, [pc, #4]	; (1a001a90 <Chip_Clock_GetPLLStatus+0x8>)
1a001a8c:	5818      	ldr	r0, [r3, r0]
}
1a001a8e:	4770      	bx	lr
1a001a90:	4005001c 	.word	0x4005001c

1a001a94 <fpuInit>:
 * Public functions
 ****************************************************************************/

/* Early initialization of the FPU */
void fpuInit(void)
{
1a001a94:	b084      	sub	sp, #16
	volatile uint32_t Cpacr;
	volatile uint32_t Mvfr0;
	volatile uint32_t Mvfr1;
	char vfpPresent = 0;

	Mvfr0 = *regMvfr0;
1a001a96:	4b10      	ldr	r3, [pc, #64]	; (1a001ad8 <fpuInit+0x44>)
1a001a98:	681b      	ldr	r3, [r3, #0]
1a001a9a:	9302      	str	r3, [sp, #8]
	Mvfr1 = *regMvfr1;
1a001a9c:	4b0f      	ldr	r3, [pc, #60]	; (1a001adc <fpuInit+0x48>)
1a001a9e:	681b      	ldr	r3, [r3, #0]
1a001aa0:	9301      	str	r3, [sp, #4]

	vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a001aa2:	9a02      	ldr	r2, [sp, #8]
1a001aa4:	4b0e      	ldr	r3, [pc, #56]	; (1a001ae0 <fpuInit+0x4c>)
1a001aa6:	429a      	cmp	r2, r3
1a001aa8:	d105      	bne.n	1a001ab6 <fpuInit+0x22>
1a001aaa:	9a01      	ldr	r2, [sp, #4]
1a001aac:	4b0d      	ldr	r3, [pc, #52]	; (1a001ae4 <fpuInit+0x50>)
1a001aae:	429a      	cmp	r2, r3
1a001ab0:	d003      	beq.n	1a001aba <fpuInit+0x26>
1a001ab2:	2300      	movs	r3, #0
1a001ab4:	e002      	b.n	1a001abc <fpuInit+0x28>
1a001ab6:	2300      	movs	r3, #0
1a001ab8:	e000      	b.n	1a001abc <fpuInit+0x28>
1a001aba:	2301      	movs	r3, #1

	if (vfpPresent) {
1a001abc:	f013 0fff 	tst.w	r3, #255	; 0xff
1a001ac0:	d008      	beq.n	1a001ad4 <fpuInit+0x40>
		Cpacr = *regCpacr;
1a001ac2:	4a09      	ldr	r2, [pc, #36]	; (1a001ae8 <fpuInit+0x54>)
1a001ac4:	6813      	ldr	r3, [r2, #0]
1a001ac6:	9303      	str	r3, [sp, #12]
		Cpacr |= (0xF << 20);
1a001ac8:	9b03      	ldr	r3, [sp, #12]
1a001aca:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a001ace:	9303      	str	r3, [sp, #12]
		*regCpacr = Cpacr;	// enable CP10 and CP11 for full access
1a001ad0:	9b03      	ldr	r3, [sp, #12]
1a001ad2:	6013      	str	r3, [r2, #0]
	}
#endif /* __FPU_PRESENT != 0 */
}
1a001ad4:	b004      	add	sp, #16
1a001ad6:	4770      	bx	lr
1a001ad8:	e000ef40 	.word	0xe000ef40
1a001adc:	e000ef44 	.word	0xe000ef44
1a001ae0:	10110021 	.word	0x10110021
1a001ae4:	11000011 	.word	0x11000011
1a001ae8:	e000ed88 	.word	0xe000ed88

1a001aec <Chip_GPIO_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
1a001aec:	4770      	bx	lr
1a001aee:	bf00      	nop

1a001af0 <Chip_GPIO_DeInit>:
}

/* De-Initialize GPIO block */
void Chip_GPIO_DeInit(LPC_GPIO_T *pGPIO)
{
1a001af0:	4770      	bx	lr
1a001af2:	bf00      	nop

1a001af4 <RingBuffer_Init>:
 ****************************************************************************/

/* Initialize ring buffer */
int RingBuffer_Init(RINGBUFF_T *RingBuff, void *buffer, int itemSize, int count)
{
	RingBuff->data = buffer;
1a001af4:	6001      	str	r1, [r0, #0]
	RingBuff->count = count;
1a001af6:	6043      	str	r3, [r0, #4]
	RingBuff->itemSz = itemSize;
1a001af8:	6082      	str	r2, [r0, #8]
	RingBuff->head = RingBuff->tail = 0;
1a001afa:	2300      	movs	r3, #0
1a001afc:	6103      	str	r3, [r0, #16]
1a001afe:	60c3      	str	r3, [r0, #12]

	return 1;
}
1a001b00:	2001      	movs	r0, #1
1a001b02:	4770      	bx	lr

1a001b04 <RingBuffer_Insert>:

/* Insert a single item into Ring Buffer */
int RingBuffer_Insert(RINGBUFF_T *RingBuff, const void *data)
{
1a001b04:	b538      	push	{r3, r4, r5, lr}
	uint8_t *ptr = RingBuff->data;
1a001b06:	6805      	ldr	r5, [r0, #0]
 * @param	RingBuff	: Pointer to ring buffer
 * @return	Number of items in the ring buffer
 */
STATIC INLINE int RingBuffer_GetCount(RINGBUFF_T *RingBuff)
{
	return RB_VHEAD(RingBuff) - RB_VTAIL(RingBuff);
1a001b08:	68c3      	ldr	r3, [r0, #12]
1a001b0a:	6902      	ldr	r2, [r0, #16]
1a001b0c:	1a9b      	subs	r3, r3, r2
 * @param	RingBuff	: Pointer to ring buffer
 * @return	1 if the ring buffer is full, otherwise 0
 */
STATIC INLINE int RingBuffer_IsFull(RINGBUFF_T *RingBuff)
{
	return (RingBuffer_GetCount(RingBuff) >= RingBuff->count);
1a001b0e:	6842      	ldr	r2, [r0, #4]

	/* We cannot insert when queue is full */
	if (RingBuffer_IsFull(RingBuff))
1a001b10:	4293      	cmp	r3, r2
1a001b12:	da0d      	bge.n	1a001b30 <RingBuffer_Insert+0x2c>
1a001b14:	4604      	mov	r4, r0
		return 0;

	ptr += RB_INDH(RingBuff) * RingBuff->itemSz;
1a001b16:	68c0      	ldr	r0, [r0, #12]
1a001b18:	3a01      	subs	r2, #1
1a001b1a:	4010      	ands	r0, r2
1a001b1c:	68a2      	ldr	r2, [r4, #8]
	memcpy(ptr, data, RingBuff->itemSz);
1a001b1e:	fb02 5000 	mla	r0, r2, r0, r5
1a001b22:	f000 fea5 	bl	1a002870 <memcpy>
	RingBuff->head++;
1a001b26:	68e3      	ldr	r3, [r4, #12]
1a001b28:	3301      	adds	r3, #1
1a001b2a:	60e3      	str	r3, [r4, #12]

	return 1;
1a001b2c:	2001      	movs	r0, #1
1a001b2e:	bd38      	pop	{r3, r4, r5, pc}
{
	uint8_t *ptr = RingBuff->data;

	/* We cannot insert when queue is full */
	if (RingBuffer_IsFull(RingBuff))
		return 0;
1a001b30:	2000      	movs	r0, #0
	ptr += RB_INDH(RingBuff) * RingBuff->itemSz;
	memcpy(ptr, data, RingBuff->itemSz);
	RingBuff->head++;

	return 1;
}
1a001b32:	bd38      	pop	{r3, r4, r5, pc}

1a001b34 <RingBuffer_InsertMult>:

/* Insert multiple items into Ring Buffer */
int RingBuffer_InsertMult(RINGBUFF_T *RingBuff, const void *data, int num)
{
1a001b34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t *ptr = RingBuff->data;
1a001b38:	f8d0 e000 	ldr.w	lr, [r0]
 * @param	RingBuff	: Pointer to ring buffer
 * @return	Number of items in the ring buffer
 */
STATIC INLINE int RingBuffer_GetCount(RINGBUFF_T *RingBuff)
{
	return RB_VHEAD(RingBuff) - RB_VTAIL(RingBuff);
1a001b3c:	68c3      	ldr	r3, [r0, #12]
1a001b3e:	6904      	ldr	r4, [r0, #16]
1a001b40:	1b1c      	subs	r4, r3, r4
 * @param	RingBuff	: Pointer to ring buffer
 * @return	1 if the ring buffer is full, otherwise 0
 */
STATIC INLINE int RingBuffer_IsFull(RINGBUFF_T *RingBuff)
{
	return (RingBuffer_GetCount(RingBuff) >= RingBuff->count);
1a001b42:	6843      	ldr	r3, [r0, #4]
	int cnt1, cnt2;

	/* We cannot insert when queue is full */
	if (RingBuffer_IsFull(RingBuff))
1a001b44:	429c      	cmp	r4, r3
1a001b46:	da3a      	bge.n	1a001bbe <RingBuffer_InsertMult+0x8a>
 * @param	RingBuff	: Pointer to ring buffer
 * @return	Number of items in the ring buffer
 */
STATIC INLINE int RingBuffer_GetCount(RINGBUFF_T *RingBuff)
{
	return RB_VHEAD(RingBuff) - RB_VTAIL(RingBuff);
1a001b48:	68c6      	ldr	r6, [r0, #12]
1a001b4a:	6905      	ldr	r5, [r0, #16]
1a001b4c:	1b76      	subs	r6, r6, r5
 * @param	RingBuff	: Pointer to ring buffer
 * @return	Number of free items in the ring buffer
 */
STATIC INLINE int RingBuffer_GetFree(RINGBUFF_T *RingBuff)
{
	return RingBuff->count - RingBuffer_GetCount(RingBuff);
1a001b4e:	1b9e      	subs	r6, r3, r6
		return 0;

	/* Calculate the segment lengths */
	cnt1 = cnt2 = RingBuffer_GetFree(RingBuff);
	if (RB_INDH(RingBuff) + cnt1 >= RingBuff->count)
1a001b50:	68c4      	ldr	r4, [r0, #12]
1a001b52:	f103 3cff 	add.w	ip, r3, #4294967295	; 0xffffffff
1a001b56:	ea04 0c0c 	and.w	ip, r4, ip
1a001b5a:	eb0c 0406 	add.w	r4, ip, r6
1a001b5e:	429c      	cmp	r4, r3
1a001b60:	d302      	bcc.n	1a001b68 <RingBuffer_InsertMult+0x34>
		cnt1 = RingBuff->count - RB_INDH(RingBuff);
1a001b62:	ebcc 0303 	rsb	r3, ip, r3
1a001b66:	e000      	b.n	1a001b6a <RingBuffer_InsertMult+0x36>
	/* We cannot insert when queue is full */
	if (RingBuffer_IsFull(RingBuff))
		return 0;

	/* Calculate the segment lengths */
	cnt1 = cnt2 = RingBuffer_GetFree(RingBuff);
1a001b68:	4633      	mov	r3, r6
1a001b6a:	460f      	mov	r7, r1
1a001b6c:	4604      	mov	r4, r0
	if (RB_INDH(RingBuff) + cnt1 >= RingBuff->count)
		cnt1 = RingBuff->count - RB_INDH(RingBuff);
	cnt2 -= cnt1;
1a001b6e:	1af6      	subs	r6, r6, r3

	cnt1 = MIN(cnt1, num);
1a001b70:	4293      	cmp	r3, r2
1a001b72:	bfa8      	it	ge
1a001b74:	4613      	movge	r3, r2
1a001b76:	4698      	mov	r8, r3
	num -= cnt1;
1a001b78:	1ad5      	subs	r5, r2, r3

	cnt2 = MIN(cnt2, num);
1a001b7a:	42b5      	cmp	r5, r6
1a001b7c:	bfa8      	it	ge
1a001b7e:	4635      	movge	r5, r6
	num -= cnt2;

	/* Write segment 1 */
	ptr += RB_INDH(RingBuff) * RingBuff->itemSz;
1a001b80:	6882      	ldr	r2, [r0, #8]
	memcpy(ptr, data, cnt1 * RingBuff->itemSz);
1a001b82:	fb02 e00c 	mla	r0, r2, ip, lr
1a001b86:	fb02 f203 	mul.w	r2, r2, r3
1a001b8a:	f000 fe71 	bl	1a002870 <memcpy>
	RingBuff->head += cnt1;
1a001b8e:	68e3      	ldr	r3, [r4, #12]
1a001b90:	eb08 0203 	add.w	r2, r8, r3
1a001b94:	60e2      	str	r2, [r4, #12]

	/* Write segment 2 */
	ptr = (uint8_t *) RingBuff->data + RB_INDH(RingBuff) * RingBuff->itemSz;
1a001b96:	6820      	ldr	r0, [r4, #0]
1a001b98:	6863      	ldr	r3, [r4, #4]
1a001b9a:	3b01      	subs	r3, #1
1a001b9c:	4013      	ands	r3, r2
1a001b9e:	68a2      	ldr	r2, [r4, #8]
	data = (const uint8_t *) data + cnt1 * RingBuff->itemSz;
	memcpy(ptr, data, cnt2 * RingBuff->itemSz);
1a001ba0:	fb02 0003 	mla	r0, r2, r3, r0
1a001ba4:	fb02 7108 	mla	r1, r2, r8, r7
1a001ba8:	fb02 f205 	mul.w	r2, r2, r5
1a001bac:	f000 fe60 	bl	1a002870 <memcpy>
	RingBuff->head += cnt2;
1a001bb0:	68e3      	ldr	r3, [r4, #12]
1a001bb2:	442b      	add	r3, r5
1a001bb4:	60e3      	str	r3, [r4, #12]

	return cnt1 + cnt2;
1a001bb6:	eb08 0005 	add.w	r0, r8, r5
1a001bba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t *ptr = RingBuff->data;
	int cnt1, cnt2;

	/* We cannot insert when queue is full */
	if (RingBuffer_IsFull(RingBuff))
		return 0;
1a001bbe:	2000      	movs	r0, #0
	data = (const uint8_t *) data + cnt1 * RingBuff->itemSz;
	memcpy(ptr, data, cnt2 * RingBuff->itemSz);
	RingBuff->head += cnt2;

	return cnt1 + cnt2;
}
1a001bc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

1a001bc4 <RingBuffer_Pop>:

/* Pop single item from Ring Buffer */
int RingBuffer_Pop(RINGBUFF_T *RingBuff, void *data)
{
1a001bc4:	b538      	push	{r3, r4, r5, lr}
	uint8_t *ptr = RingBuff->data;
1a001bc6:	6805      	ldr	r5, [r0, #0]
 * @param	RingBuff	: Pointer to ring buffer
 * @return	1 if the ring buffer is empty, otherwise 0
 */
STATIC INLINE int RingBuffer_IsEmpty(RINGBUFF_T *RingBuff)
{
	return RB_VHEAD(RingBuff) == RB_VTAIL(RingBuff);
1a001bc8:	68c2      	ldr	r2, [r0, #12]
1a001bca:	6903      	ldr	r3, [r0, #16]

	/* We cannot pop when queue is empty */
	if (RingBuffer_IsEmpty(RingBuff))
1a001bcc:	429a      	cmp	r2, r3
1a001bce:	d00f      	beq.n	1a001bf0 <RingBuffer_Pop+0x2c>
1a001bd0:	4604      	mov	r4, r0
		return 0;

	ptr += RB_INDT(RingBuff) * RingBuff->itemSz;
1a001bd2:	6902      	ldr	r2, [r0, #16]
1a001bd4:	6843      	ldr	r3, [r0, #4]
1a001bd6:	3b01      	subs	r3, #1
1a001bd8:	4013      	ands	r3, r2
1a001bda:	6882      	ldr	r2, [r0, #8]
	memcpy(data, ptr, RingBuff->itemSz);
1a001bdc:	4608      	mov	r0, r1
1a001bde:	fb02 5103 	mla	r1, r2, r3, r5
1a001be2:	f000 fe45 	bl	1a002870 <memcpy>
	RingBuff->tail++;
1a001be6:	6923      	ldr	r3, [r4, #16]
1a001be8:	3301      	adds	r3, #1
1a001bea:	6123      	str	r3, [r4, #16]

	return 1;
1a001bec:	2001      	movs	r0, #1
1a001bee:	bd38      	pop	{r3, r4, r5, pc}
{
	uint8_t *ptr = RingBuff->data;

	/* We cannot pop when queue is empty */
	if (RingBuffer_IsEmpty(RingBuff))
		return 0;
1a001bf0:	2000      	movs	r0, #0
	ptr += RB_INDT(RingBuff) * RingBuff->itemSz;
	memcpy(data, ptr, RingBuff->itemSz);
	RingBuff->tail++;

	return 1;
}
1a001bf2:	bd38      	pop	{r3, r4, r5, pc}

1a001bf4 <RingBuffer_PopMult>:

/* Pop multiple items from Ring buffer */
int RingBuffer_PopMult(RINGBUFF_T *RingBuff, void *data, int num)
{
1a001bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t *ptr = RingBuff->data;
1a001bf6:	f8d0 e000 	ldr.w	lr, [r0]
1a001bfa:	68c4      	ldr	r4, [r0, #12]
1a001bfc:	6903      	ldr	r3, [r0, #16]
	int cnt1, cnt2;

	/* We cannot insert when queue is empty */
	if (RingBuffer_IsEmpty(RingBuff))
1a001bfe:	429c      	cmp	r4, r3
1a001c00:	d037      	beq.n	1a001c72 <RingBuffer_PopMult+0x7e>
 * @param	RingBuff	: Pointer to ring buffer
 * @return	Number of items in the ring buffer
 */
STATIC INLINE int RingBuffer_GetCount(RINGBUFF_T *RingBuff)
{
	return RB_VHEAD(RingBuff) - RB_VTAIL(RingBuff);
1a001c02:	68c3      	ldr	r3, [r0, #12]
1a001c04:	6904      	ldr	r4, [r0, #16]
1a001c06:	1b1b      	subs	r3, r3, r4
		return 0;

	/* Calculate the segment lengths */
	cnt1 = cnt2 = RingBuffer_GetCount(RingBuff);
	if (RB_INDT(RingBuff) + cnt1 >= RingBuff->count)
1a001c08:	6904      	ldr	r4, [r0, #16]
1a001c0a:	6846      	ldr	r6, [r0, #4]
1a001c0c:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
1a001c10:	ea04 0c0c 	and.w	ip, r4, ip
1a001c14:	eb0c 0403 	add.w	r4, ip, r3
1a001c18:	42b4      	cmp	r4, r6
1a001c1a:	d302      	bcc.n	1a001c22 <RingBuffer_PopMult+0x2e>
		cnt1 = RingBuff->count - RB_INDT(RingBuff);
1a001c1c:	ebcc 0606 	rsb	r6, ip, r6
1a001c20:	e000      	b.n	1a001c24 <RingBuffer_PopMult+0x30>
	/* We cannot insert when queue is empty */
	if (RingBuffer_IsEmpty(RingBuff))
		return 0;

	/* Calculate the segment lengths */
	cnt1 = cnt2 = RingBuffer_GetCount(RingBuff);
1a001c22:	461e      	mov	r6, r3
1a001c24:	460f      	mov	r7, r1
1a001c26:	4605      	mov	r5, r0
	if (RB_INDT(RingBuff) + cnt1 >= RingBuff->count)
		cnt1 = RingBuff->count - RB_INDT(RingBuff);
	cnt2 -= cnt1;
1a001c28:	1b9b      	subs	r3, r3, r6

	cnt1 = MIN(cnt1, num);
1a001c2a:	4296      	cmp	r6, r2
1a001c2c:	bfa8      	it	ge
1a001c2e:	4616      	movge	r6, r2
	num -= cnt1;
1a001c30:	1b94      	subs	r4, r2, r6

	cnt2 = MIN(cnt2, num);
1a001c32:	429c      	cmp	r4, r3
1a001c34:	bfa8      	it	ge
1a001c36:	461c      	movge	r4, r3
	num -= cnt2;

	/* Write segment 1 */
	ptr += RB_INDT(RingBuff) * RingBuff->itemSz;
1a001c38:	6882      	ldr	r2, [r0, #8]
	memcpy(data, ptr, cnt1 * RingBuff->itemSz);
1a001c3a:	4608      	mov	r0, r1
1a001c3c:	fb02 e10c 	mla	r1, r2, ip, lr
1a001c40:	fb02 f206 	mul.w	r2, r2, r6
1a001c44:	f000 fe14 	bl	1a002870 <memcpy>
	RingBuff->tail += cnt1;
1a001c48:	692b      	ldr	r3, [r5, #16]
1a001c4a:	18f2      	adds	r2, r6, r3
1a001c4c:	612a      	str	r2, [r5, #16]

	/* Write segment 2 */
	ptr = (uint8_t *) RingBuff->data + RB_INDT(RingBuff) * RingBuff->itemSz;
1a001c4e:	6829      	ldr	r1, [r5, #0]
1a001c50:	686b      	ldr	r3, [r5, #4]
1a001c52:	3b01      	subs	r3, #1
1a001c54:	4013      	ands	r3, r2
1a001c56:	68aa      	ldr	r2, [r5, #8]
	data = (uint8_t *) data + cnt1 * RingBuff->itemSz;
	memcpy(data, ptr, cnt2 * RingBuff->itemSz);
1a001c58:	fb02 7006 	mla	r0, r2, r6, r7
1a001c5c:	fb02 1103 	mla	r1, r2, r3, r1
1a001c60:	fb02 f204 	mul.w	r2, r2, r4
1a001c64:	f000 fe04 	bl	1a002870 <memcpy>
	RingBuff->tail += cnt2;
1a001c68:	692b      	ldr	r3, [r5, #16]
1a001c6a:	4423      	add	r3, r4
1a001c6c:	612b      	str	r3, [r5, #16]

	return cnt1 + cnt2;
1a001c6e:	1930      	adds	r0, r6, r4
1a001c70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint8_t *ptr = RingBuff->data;
	int cnt1, cnt2;

	/* We cannot insert when queue is empty */
	if (RingBuffer_IsEmpty(RingBuff))
		return 0;
1a001c72:	2000      	movs	r0, #0
	data = (uint8_t *) data + cnt1 * RingBuff->itemSz;
	memcpy(data, ptr, cnt2 * RingBuff->itemSz);
	RingBuff->tail += cnt2;

	return cnt1 + cnt2;
}
1a001c74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a001c76:	bf00      	nop

1a001c78 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a001c78:	b570      	push	{r4, r5, r6, lr}
1a001c7a:	b08a      	sub	sp, #40	; 0x28
1a001c7c:	4605      	mov	r5, r0
1a001c7e:	460e      	mov	r6, r1
1a001c80:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 500;
1a001c82:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
1a001c86:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a001c88:	2806      	cmp	r0, #6
1a001c8a:	d101      	bne.n	1a001c90 <Chip_SetupCoreClock+0x18>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
1a001c8c:	f7ff fb9a 	bl	1a0013c4 <Chip_Clock_EnableCrystal>
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a001c90:	2004      	movs	r0, #4
1a001c92:	4629      	mov	r1, r5
1a001c94:	2201      	movs	r2, #1
1a001c96:	2300      	movs	r3, #0
1a001c98:	f7ff fd96 	bl	1a0017c8 <Chip_Clock_SetBaseClock>
1a001c9c:	4a47      	ldr	r2, [pc, #284]	; (1a001dbc <Chip_SetupCoreClock+0x144>)
1a001c9e:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a001ca0:	f043 0301 	orr.w	r3, r3, #1
1a001ca4:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a001ca6:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a001caa:	4630      	mov	r0, r6
1a001cac:	a901      	add	r1, sp, #4
1a001cae:	f7ff fc59 	bl	1a001564 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a001cb2:	4b43      	ldr	r3, [pc, #268]	; (1a001dc0 <Chip_SetupCoreClock+0x148>)
1a001cb4:	429e      	cmp	r6, r3
1a001cb6:	d913      	bls.n	1a001ce0 <Chip_SetupCoreClock+0x68>
		if (ppll.ctrl & (1 << 6)) {
1a001cb8:	9b01      	ldr	r3, [sp, #4]
1a001cba:	f013 0f40 	tst.w	r3, #64	; 0x40
1a001cbe:	d000      	beq.n	1a001cc2 <Chip_SetupCoreClock+0x4a>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a001cc0:	e7fe      	b.n	1a001cc0 <Chip_SetupCoreClock+0x48>
		} else if (ppll.ctrl & (1 << 7)){
1a001cc2:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001cc6:	d005      	beq.n	1a001cd4 <Chip_SetupCoreClock+0x5c>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a001cc8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001ccc:	9301      	str	r3, [sp, #4]
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
	int i;
	volatile uint32_t delay = 500;
	uint32_t direct = 0, pdivide = 0;
1a001cce:	2500      	movs	r5, #0

	if (core_freq > 110000000UL) {
		if (ppll.ctrl & (1 << 6)) {
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
			direct = 1;
1a001cd0:	2601      	movs	r6, #1
1a001cd2:	e007      	b.n	1a001ce4 <Chip_SetupCoreClock+0x6c>
			ppll.ctrl &= ~(1 << 7);
		} else {
			pdivide = 1;
			ppll.psel++;
1a001cd4:	9b04      	ldr	r3, [sp, #16]
1a001cd6:	3301      	adds	r3, #1
1a001cd8:	9304      	str	r3, [sp, #16]
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
		} else {
			pdivide = 1;
1a001cda:	2501      	movs	r5, #1
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
	int i;
	volatile uint32_t delay = 500;
	uint32_t direct = 0, pdivide = 0;
1a001cdc:	2600      	movs	r6, #0
1a001cde:	e001      	b.n	1a001ce4 <Chip_SetupCoreClock+0x6c>
1a001ce0:	2500      	movs	r5, #0
1a001ce2:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a001ce4:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001ce8:	9b01      	ldr	r3, [sp, #4]
1a001cea:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001cee:	9a05      	ldr	r2, [sp, #20]
1a001cf0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001cf4:	9a03      	ldr	r2, [sp, #12]
1a001cf6:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001cfa:	9a04      	ldr	r2, [sp, #16]
1a001cfc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001d00:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001d04:	4a2d      	ldr	r2, [pc, #180]	; (1a001dbc <Chip_SetupCoreClock+0x144>)
1a001d06:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a001d08:	4b2c      	ldr	r3, [pc, #176]	; (1a001dbc <Chip_SetupCoreClock+0x144>)
1a001d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a001d0c:	f013 0f01 	tst.w	r3, #1
1a001d10:	d0fa      	beq.n	1a001d08 <Chip_SetupCoreClock+0x90>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a001d12:	2004      	movs	r0, #4
1a001d14:	2109      	movs	r1, #9
1a001d16:	2201      	movs	r2, #1
1a001d18:	2300      	movs	r3, #0
1a001d1a:	f7ff fd55 	bl	1a0017c8 <Chip_Clock_SetBaseClock>

	if (direct) {
1a001d1e:	b1ee      	cbz	r6, 1a001d5c <Chip_SetupCoreClock+0xe4>
		delay = 1000;
1a001d20:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a001d24:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a001d26:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001d28:	1e5a      	subs	r2, r3, #1
1a001d2a:	9209      	str	r2, [sp, #36]	; 0x24
1a001d2c:	2b00      	cmp	r3, #0
1a001d2e:	d1fa      	bne.n	1a001d26 <Chip_SetupCoreClock+0xae>
		ppll.ctrl |= 1 << 7;
1a001d30:	9b01      	ldr	r3, [sp, #4]
1a001d32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001d36:	9301      	str	r3, [sp, #4]
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a001d38:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001d3c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001d40:	9a05      	ldr	r2, [sp, #20]
1a001d42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001d46:	9a03      	ldr	r2, [sp, #12]
1a001d48:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001d4c:	9a04      	ldr	r2, [sp, #16]
1a001d4e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001d52:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001d56:	4a19      	ldr	r2, [pc, #100]	; (1a001dbc <Chip_SetupCoreClock+0x144>)
1a001d58:	6453      	str	r3, [r2, #68]	; 0x44
1a001d5a:	e01c      	b.n	1a001d96 <Chip_SetupCoreClock+0x11e>
		Chip_Clock_SetupMainPLL(&ppll); /* Set DIRECT to operate at full frequency */
	} else if (pdivide) {
1a001d5c:	b1dd      	cbz	r5, 1a001d96 <Chip_SetupCoreClock+0x11e>
		delay = 1000;
1a001d5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a001d62:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a001d64:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001d66:	1e5a      	subs	r2, r3, #1
1a001d68:	9209      	str	r2, [sp, #36]	; 0x24
1a001d6a:	2b00      	cmp	r3, #0
1a001d6c:	d1fa      	bne.n	1a001d64 <Chip_SetupCoreClock+0xec>
		ppll.psel--;
1a001d6e:	9b04      	ldr	r3, [sp, #16]
1a001d70:	1e59      	subs	r1, r3, #1
1a001d72:	9104      	str	r1, [sp, #16]
1a001d74:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001d78:	9b01      	ldr	r3, [sp, #4]
1a001d7a:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
1a001d7e:	9b05      	ldr	r3, [sp, #20]
1a001d80:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
1a001d84:	9b03      	ldr	r3, [sp, #12]
1a001d86:	ea42 3303 	orr.w	r3, r2, r3, lsl #12
1a001d8a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
1a001d8e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001d92:	4a0a      	ldr	r2, [pc, #40]	; (1a001dbc <Chip_SetupCoreClock+0x144>)
1a001d94:	6453      	str	r3, [r2, #68]	; 0x44
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a001d96:	b964      	cbnz	r4, 1a001db2 <Chip_SetupCoreClock+0x13a>
1a001d98:	e00e      	b.n	1a001db8 <Chip_SetupCoreClock+0x140>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a001d9a:	4a0a      	ldr	r2, [pc, #40]	; (1a001dc4 <Chip_SetupCoreClock+0x14c>)
1a001d9c:	eb02 0384 	add.w	r3, r2, r4, lsl #2
1a001da0:	f812 0024 	ldrb.w	r0, [r2, r4, lsl #2]
1a001da4:	7859      	ldrb	r1, [r3, #1]
1a001da6:	789a      	ldrb	r2, [r3, #2]
1a001da8:	78db      	ldrb	r3, [r3, #3]
1a001daa:	f7ff fd0d 	bl	1a0017c8 <Chip_Clock_SetBaseClock>

	if (setbase) {
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a001dae:	3401      	adds	r4, #1
1a001db0:	e000      	b.n	1a001db4 <Chip_SetupCoreClock+0x13c>
1a001db2:	2400      	movs	r4, #0
1a001db4:	2c11      	cmp	r4, #17
1a001db6:	d9f0      	bls.n	1a001d9a <Chip_SetupCoreClock+0x122>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a001db8:	b00a      	add	sp, #40	; 0x28
1a001dba:	bd70      	pop	{r4, r5, r6, pc}
1a001dbc:	40050000 	.word	0x40050000
1a001dc0:	068e7780 	.word	0x068e7780
1a001dc4:	1a002b14 	.word	0x1a002b14

1a001dc8 <Chip_SetupXtalClocking>:

/* Setup system clocking */
void Chip_SetupXtalClocking(void)
{
1a001dc8:	b508      	push	{r3, lr}
	Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a001dca:	2006      	movs	r0, #6
1a001dcc:	4902      	ldr	r1, [pc, #8]	; (1a001dd8 <Chip_SetupXtalClocking+0x10>)
1a001dce:	2201      	movs	r2, #1
1a001dd0:	f7ff ff52 	bl	1a001c78 <Chip_SetupCoreClock>
1a001dd4:	bd08      	pop	{r3, pc}
1a001dd6:	bf00      	nop
1a001dd8:	0c28cb00 	.word	0x0c28cb00

1a001ddc <Chip_SetupIrcClocking>:
}

/* Set up and initialize hardware prior to call to main */
void Chip_SetupIrcClocking(void)
{
1a001ddc:	b508      	push	{r3, lr}
	Chip_SetupCoreClock(CLKIN_IRC, MAX_CLOCK_FREQ, true);
1a001dde:	2001      	movs	r0, #1
1a001de0:	4902      	ldr	r1, [pc, #8]	; (1a001dec <Chip_SetupIrcClocking+0x10>)
1a001de2:	4602      	mov	r2, r0
1a001de4:	f7ff ff48 	bl	1a001c78 <Chip_SetupCoreClock>
1a001de8:	bd08      	pop	{r3, pc}
1a001dea:	bf00      	nop
1a001dec:	0c28cb00 	.word	0x0c28cb00

1a001df0 <Chip_SystemInit>:
}

/* Set up and initialize hardware prior to call to main */
void Chip_SystemInit(void)
{
1a001df0:	b508      	push	{r3, lr}
	/* Initial internal clocking */
	Chip_SetupIrcClocking();
1a001df2:	f7ff fff3 	bl	1a001ddc <Chip_SetupIrcClocking>
1a001df6:	bd08      	pop	{r3, pc}

1a001df8 <Chip_TIMER_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_TIMER_GetClockIndex(LPC_TIMER_T *pTMR)
{
	CHIP_CCU_CLK_T clkTMR;

	if (pTMR == LPC_TIMER3) {
1a001df8:	4b09      	ldr	r3, [pc, #36]	; (1a001e20 <Chip_TIMER_GetClockIndex+0x28>)
1a001dfa:	4298      	cmp	r0, r3
1a001dfc:	d009      	beq.n	1a001e12 <Chip_TIMER_GetClockIndex+0x1a>
		clkTMR = CLK_MX_TIMER3;
	}
    else if (pTMR == LPC_TIMER2) {
1a001dfe:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
1a001e02:	4298      	cmp	r0, r3
1a001e04:	d007      	beq.n	1a001e16 <Chip_TIMER_GetClockIndex+0x1e>
		clkTMR = CLK_MX_TIMER2;
	}
    else if (pTMR == LPC_TIMER1) {
1a001e06:	f5a3 3378 	sub.w	r3, r3, #253952	; 0x3e000
1a001e0a:	4298      	cmp	r0, r3
1a001e0c:	d105      	bne.n	1a001e1a <Chip_TIMER_GetClockIndex+0x22>
		clkTMR = CLK_MX_TIMER1;
1a001e0e:	2085      	movs	r0, #133	; 0x85
1a001e10:	4770      	bx	lr
STATIC CHIP_CCU_CLK_T Chip_TIMER_GetClockIndex(LPC_TIMER_T *pTMR)
{
	CHIP_CCU_CLK_T clkTMR;

	if (pTMR == LPC_TIMER3) {
		clkTMR = CLK_MX_TIMER3;
1a001e12:	20a4      	movs	r0, #164	; 0xa4
1a001e14:	4770      	bx	lr
	}
    else if (pTMR == LPC_TIMER2) {
		clkTMR = CLK_MX_TIMER2;
1a001e16:	20a3      	movs	r0, #163	; 0xa3
1a001e18:	4770      	bx	lr
	}
    else if (pTMR == LPC_TIMER1) {
		clkTMR = CLK_MX_TIMER1;
	}
	else {
		clkTMR = CLK_MX_TIMER0;
1a001e1a:	2084      	movs	r0, #132	; 0x84
	}

	return clkTMR;
}
1a001e1c:	4770      	bx	lr
1a001e1e:	bf00      	nop
1a001e20:	400c4000 	.word	0x400c4000

1a001e24 <Chip_TIMER_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize a timer */
void Chip_TIMER_Init(LPC_TIMER_T *pTMR)
{
1a001e24:	b508      	push	{r3, lr}
	Chip_Clock_Enable(Chip_TIMER_GetClockIndex(pTMR));
1a001e26:	f7ff ffe7 	bl	1a001df8 <Chip_TIMER_GetClockIndex>
1a001e2a:	f7ff fd67 	bl	1a0018fc <Chip_Clock_Enable>
1a001e2e:	bd08      	pop	{r3, pc}

1a001e30 <Chip_TIMER_DeInit>:
}

/*	Shutdown a timer */
void Chip_TIMER_DeInit(LPC_TIMER_T *pTMR)
{
1a001e30:	b508      	push	{r3, lr}
	Chip_Clock_Disable(Chip_TIMER_GetClockIndex(pTMR));
1a001e32:	f7ff ffe1 	bl	1a001df8 <Chip_TIMER_GetClockIndex>
1a001e36:	f7ff fd87 	bl	1a001948 <Chip_Clock_Disable>
1a001e3a:	bd08      	pop	{r3, pc}

1a001e3c <Chip_TIMER_Reset>:
void Chip_TIMER_Reset(LPC_TIMER_T *pTMR)
{
	uint32_t reg;

	/* Disable timer, set terminal count to non-0 */
	reg = pTMR->TCR;
1a001e3c:	6842      	ldr	r2, [r0, #4]
	pTMR->TCR = 0;
1a001e3e:	2300      	movs	r3, #0
1a001e40:	6043      	str	r3, [r0, #4]
	pTMR->TC = 1;
1a001e42:	2301      	movs	r3, #1
1a001e44:	6083      	str	r3, [r0, #8]

	/* Reset timer counter */
	pTMR->TCR = TIMER_RESET;
1a001e46:	2302      	movs	r3, #2
1a001e48:	6043      	str	r3, [r0, #4]

	/* Wait for terminal count to clear */
	while (pTMR->TC != 0) {}
1a001e4a:	6883      	ldr	r3, [r0, #8]
1a001e4c:	2b00      	cmp	r3, #0
1a001e4e:	d1fc      	bne.n	1a001e4a <Chip_TIMER_Reset+0xe>

	/* Restore timer state */
	pTMR->TCR = reg;
1a001e50:	6042      	str	r2, [r0, #4]
1a001e52:	4770      	bx	lr

1a001e54 <Chip_TIMER_ExtMatchControlSet>:
}

/* Sets external match control (MATn.matchnum) pin control */
void Chip_TIMER_ExtMatchControlSet(LPC_TIMER_T *pTMR, int8_t initial_state,
								   TIMER_PIN_MATCH_STATE_T matchState, int8_t matchnum)
{
1a001e54:	b470      	push	{r4, r5, r6}
	uint32_t mask, reg;

	/* Clear bits corresponding to selected match register */
	mask = (1 << matchnum) | (0x03 << (4 + (matchnum * 2)));
1a001e56:	2401      	movs	r4, #1
1a001e58:	fa04 f603 	lsl.w	r6, r4, r3
1a001e5c:	1c9d      	adds	r5, r3, #2
1a001e5e:	40a5      	lsls	r5, r4
1a001e60:	2403      	movs	r4, #3
1a001e62:	40ac      	lsls	r4, r5
1a001e64:	4334      	orrs	r4, r6
	reg = pTMR->EMR &= ~mask;
1a001e66:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
1a001e68:	ea26 0404 	bic.w	r4, r6, r4
1a001e6c:	63c4      	str	r4, [r0, #60]	; 0x3c

	/* Set new configuration for selected match register */
	pTMR->EMR = reg | (((uint32_t) initial_state) << matchnum) |
1a001e6e:	4099      	lsls	r1, r3
1a001e70:	430c      	orrs	r4, r1
				(((uint32_t) matchState) << (4 + (matchnum * 2)));
1a001e72:	40aa      	lsls	r2, r5
	/* Clear bits corresponding to selected match register */
	mask = (1 << matchnum) | (0x03 << (4 + (matchnum * 2)));
	reg = pTMR->EMR &= ~mask;

	/* Set new configuration for selected match register */
	pTMR->EMR = reg | (((uint32_t) initial_state) << matchnum) |
1a001e74:	4314      	orrs	r4, r2
1a001e76:	63c4      	str	r4, [r0, #60]	; 0x3c
				(((uint32_t) matchState) << (4 + (matchnum * 2)));
}
1a001e78:	bc70      	pop	{r4, r5, r6}
1a001e7a:	4770      	bx	lr

1a001e7c <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a001e7c:	4b09      	ldr	r3, [pc, #36]	; (1a001ea4 <Chip_UART_GetIndex+0x28>)
1a001e7e:	4298      	cmp	r0, r3
1a001e80:	d009      	beq.n	1a001e96 <Chip_UART_GetIndex+0x1a>
1a001e82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a001e86:	4298      	cmp	r0, r3
1a001e88:	d007      	beq.n	1a001e9a <Chip_UART_GetIndex+0x1e>
1a001e8a:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a001e8e:	4298      	cmp	r0, r3
1a001e90:	d005      	beq.n	1a001e9e <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a001e92:	2000      	movs	r0, #0
1a001e94:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a001e96:	2002      	movs	r0, #2
1a001e98:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a001e9a:	2003      	movs	r0, #3
1a001e9c:	4770      	bx	lr
	uint32_t base = (uint32_t) pUART;
	switch(base) {
		case LPC_USART0_BASE:
			return 0;
		case LPC_UART1_BASE:
			return 1;
1a001e9e:	2001      	movs	r0, #1
		case LPC_USART3_BASE:
			return 3;
		default:
			return 0; /* Should never come here */
	}
}
1a001ea0:	4770      	bx	lr
1a001ea2:	bf00      	nop
1a001ea4:	400c1000 	.word	0x400c1000

1a001ea8 <Chip_UART_ABIntHandler>:
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Current pending interrupt status per the IIR register
 */
STATIC INLINE uint32_t Chip_UART_ReadIntIDReg(LPC_USART_T *pUART)
{
	return pUART->IIR;
1a001ea8:	6883      	ldr	r3, [r0, #8]

/* UART Autobaud command interrupt handler */
STATIC void Chip_UART_ABIntHandler(LPC_USART_T *pUART)
{
	/* Handle End Of Autobaud interrupt */
	if((Chip_UART_ReadIntIDReg(pUART) & UART_IIR_ABEO_INT) != 0) {
1a001eaa:	f413 7f80 	tst.w	r3, #256	; 0x100
1a001eae:	d00f      	beq.n	1a001ed0 <Chip_UART_ABIntHandler+0x28>
 * @note	Use an Or'ed value of UART_ACR_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetAutoBaudReg(LPC_USART_T *pUART, uint32_t acr)
{
	pUART->ACR |= acr;
1a001eb0:	6a03      	ldr	r3, [r0, #32]
1a001eb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
1a001eb6:	6203      	str	r3, [r0, #32]
 *			(DLAB) in LCR must be cleared in order to access the IER register.
 *			This function doesn't alter the DLAB state
 */
STATIC INLINE void Chip_UART_IntDisable(LPC_USART_T *pUART, uint32_t intMask)
{
	pUART->IER &= ~intMask;
1a001eb8:	6843      	ldr	r3, [r0, #4]
1a001eba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
1a001ebe:	6043      	str	r3, [r0, #4]
        Chip_UART_SetAutoBaudReg(pUART, UART_ACR_ABEOINT_CLR);
		Chip_UART_IntDisable(pUART, UART_IER_ABEOINT);
	    if (ABsyncSts == RESET) {
1a001ec0:	4b0a      	ldr	r3, [pc, #40]	; (1a001eec <Chip_UART_ABIntHandler+0x44>)
1a001ec2:	781b      	ldrb	r3, [r3, #0]
1a001ec4:	f013 0fff 	tst.w	r3, #255	; 0xff
1a001ec8:	d102      	bne.n	1a001ed0 <Chip_UART_ABIntHandler+0x28>
	        ABsyncSts = SET;
1a001eca:	2201      	movs	r2, #1
1a001ecc:	4b07      	ldr	r3, [pc, #28]	; (1a001eec <Chip_UART_ABIntHandler+0x44>)
1a001ece:	701a      	strb	r2, [r3, #0]
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Current pending interrupt status per the IIR register
 */
STATIC INLINE uint32_t Chip_UART_ReadIntIDReg(LPC_USART_T *pUART)
{
	return pUART->IIR;
1a001ed0:	6883      	ldr	r3, [r0, #8]
        }
	}

    /* Handle Autobaud Timeout interrupt */
	if((Chip_UART_ReadIntIDReg(pUART) & UART_IIR_ABTO_INT) != 0) {
1a001ed2:	f413 7f00 	tst.w	r3, #512	; 0x200
1a001ed6:	d007      	beq.n	1a001ee8 <Chip_UART_ABIntHandler+0x40>
 * @note	Use an Or'ed value of UART_ACR_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetAutoBaudReg(LPC_USART_T *pUART, uint32_t acr)
{
	pUART->ACR |= acr;
1a001ed8:	6a03      	ldr	r3, [r0, #32]
1a001eda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
1a001ede:	6203      	str	r3, [r0, #32]
 *			(DLAB) in LCR must be cleared in order to access the IER register.
 *			This function doesn't alter the DLAB state
 */
STATIC INLINE void Chip_UART_IntDisable(LPC_USART_T *pUART, uint32_t intMask)
{
	pUART->IER &= ~intMask;
1a001ee0:	6843      	ldr	r3, [r0, #4]
1a001ee2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
1a001ee6:	6043      	str	r3, [r0, #4]
1a001ee8:	4770      	bx	lr
1a001eea:	bf00      	nop
1a001eec:	10000054 	.word	0x10000054

1a001ef0 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a001ef0:	b510      	push	{r4, lr}
1a001ef2:	b082      	sub	sp, #8
1a001ef4:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a001ef6:	f7ff ffc1 	bl	1a001e7c <Chip_UART_GetIndex>
1a001efa:	4b0f      	ldr	r3, [pc, #60]	; (1a001f38 <Chip_UART_Init+0x48>)
1a001efc:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001f00:	2101      	movs	r1, #1
1a001f02:	460a      	mov	r2, r1
1a001f04:	460b      	mov	r3, r1
1a001f06:	f7ff fcdb 	bl	1a0018c0 <Chip_Clock_EnableOpts>
 *			with a RX trip level of 8 characters, use something like
 *			(UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
	pUART->FCR = fcr;
1a001f0a:	2307      	movs	r3, #7
1a001f0c:	60a3      	str	r3, [r4, #8]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXDisable(LPC_USART_T *pUART)
{
    pUART->TER2 = 0;
1a001f0e:	2300      	movs	r3, #0
1a001f10:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a001f12:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a001f14:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a001f16:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a001f18:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a001f1a:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a001f1c:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a001f1e:	4b07      	ldr	r3, [pc, #28]	; (1a001f3c <Chip_UART_Init+0x4c>)
1a001f20:	429c      	cmp	r4, r3
1a001f22:	d103      	bne.n	1a001f2c <Chip_UART_Init+0x3c>
		/* Set Modem Control to default state */
		pUART->MCR = 0;
1a001f24:	2300      	movs	r3, #0
1a001f26:	6123      	str	r3, [r4, #16]
		/*Dummy Reading to Clear Status */
		tmp = pUART->MSR;
1a001f28:	69a3      	ldr	r3, [r4, #24]
1a001f2a:	9301      	str	r3, [sp, #4]
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a001f2c:	2303      	movs	r3, #3
1a001f2e:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a001f30:	2310      	movs	r3, #16
1a001f32:	62a3      	str	r3, [r4, #40]	; 0x28
}
1a001f34:	b002      	add	sp, #8
1a001f36:	bd10      	pop	{r4, pc}
1a001f38:	1a002b5c 	.word	0x1a002b5c
1a001f3c:	40082000 	.word	0x40082000

1a001f40 <Chip_UART_DeInit>:

/* De-initializes the pUART peripheral */
void Chip_UART_DeInit(LPC_USART_T *pUART)
{
1a001f40:	b508      	push	{r3, lr}
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXDisable(LPC_USART_T *pUART)
{
    pUART->TER2 = 0;
1a001f42:	2200      	movs	r2, #0
1a001f44:	65c2      	str	r2, [r0, #92]	; 0x5c
    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable clock */
	Chip_Clock_Disable(UART_PClock[Chip_UART_GetIndex(pUART)]);
1a001f46:	f7ff ff99 	bl	1a001e7c <Chip_UART_GetIndex>
1a001f4a:	4b03      	ldr	r3, [pc, #12]	; (1a001f58 <Chip_UART_DeInit+0x18>)
1a001f4c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001f50:	f7ff fcfa 	bl	1a001948 <Chip_Clock_Disable>
1a001f54:	bd08      	pop	{r3, pc}
1a001f56:	bf00      	nop
1a001f58:	1a002b5c 	.word	0x1a002b5c

1a001f5c <Chip_UART_Send>:
}

/* Transmit a byte array through the UART peripheral (non-blocking) */
int Chip_UART_Send(LPC_USART_T *pUART, const void *data, int numBytes)
{
1a001f5c:	b410      	push	{r4}
	int sent = 0;
1a001f5e:	2300      	movs	r3, #0
	uint8_t *p8 = (uint8_t *) data;

	/* Send until the transmit FIFO is full or out of bytes */
	while ((sent < numBytes) &&
1a001f60:	e003      	b.n	1a001f6a <Chip_UART_Send+0xe>
		   ((Chip_UART_ReadLineStatus(pUART) & UART_LSR_THRE) != 0)) {
		Chip_UART_SendByte(pUART, *p8);
1a001f62:	f811 4b01 	ldrb.w	r4, [r1], #1
 * @note	This function attempts to place a byte into the UART transmit
 *			FIFO or transmit hold register regard regardless of UART state
 */
STATIC INLINE void Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)
{
	pUART->THR = (uint32_t) data;
1a001f66:	6004      	str	r4, [r0, #0]
		p8++;
		sent++;
1a001f68:	3301      	adds	r3, #1
{
	int sent = 0;
	uint8_t *p8 = (uint8_t *) data;

	/* Send until the transmit FIFO is full or out of bytes */
	while ((sent < numBytes) &&
1a001f6a:	4293      	cmp	r3, r2
1a001f6c:	da03      	bge.n	1a001f76 <Chip_UART_Send+0x1a>
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a001f6e:	6944      	ldr	r4, [r0, #20]
1a001f70:	f014 0f20 	tst.w	r4, #32
1a001f74:	d1f5      	bne.n	1a001f62 <Chip_UART_Send+0x6>
		p8++;
		sent++;
	}

	return sent;
}
1a001f76:	4618      	mov	r0, r3
1a001f78:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001f7c:	4770      	bx	lr
1a001f7e:	bf00      	nop

1a001f80 <Chip_UART_CheckBusy>:

/* Check whether if UART is busy or not */
FlagStatus Chip_UART_CheckBusy(LPC_USART_T *pUART)
{
	if (pUART->LSR & UART_LSR_TEMT) {
1a001f80:	6943      	ldr	r3, [r0, #20]
1a001f82:	f013 0f40 	tst.w	r3, #64	; 0x40
1a001f86:	d001      	beq.n	1a001f8c <Chip_UART_CheckBusy+0xc>
		return RESET;
1a001f88:	2000      	movs	r0, #0
1a001f8a:	4770      	bx	lr
	}
	else {
		return SET;
1a001f8c:	2001      	movs	r0, #1
	}
}
1a001f8e:	4770      	bx	lr

1a001f90 <Chip_UART_SendBlocking>:

/* Transmit a byte array through the UART peripheral (blocking) */
int Chip_UART_SendBlocking(LPC_USART_T *pUART, const void *data, int numBytes)
{
1a001f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a001f92:	4607      	mov	r7, r0
1a001f94:	460d      	mov	r5, r1
1a001f96:	4614      	mov	r4, r2
	int pass, sent = 0;
1a001f98:	2600      	movs	r6, #0
	uint8_t *p8 = (uint8_t *) data;

	while (numBytes > 0) {
1a001f9a:	e007      	b.n	1a001fac <Chip_UART_SendBlocking+0x1c>
		pass = Chip_UART_Send(pUART, p8, numBytes);
1a001f9c:	4638      	mov	r0, r7
1a001f9e:	4629      	mov	r1, r5
1a001fa0:	4622      	mov	r2, r4
1a001fa2:	f7ff ffdb 	bl	1a001f5c <Chip_UART_Send>
		numBytes -= pass;
1a001fa6:	1a24      	subs	r4, r4, r0
		sent += pass;
1a001fa8:	4406      	add	r6, r0
		p8 += pass;
1a001faa:	4405      	add	r5, r0
int Chip_UART_SendBlocking(LPC_USART_T *pUART, const void *data, int numBytes)
{
	int pass, sent = 0;
	uint8_t *p8 = (uint8_t *) data;

	while (numBytes > 0) {
1a001fac:	2c00      	cmp	r4, #0
1a001fae:	dcf5      	bgt.n	1a001f9c <Chip_UART_SendBlocking+0xc>
		sent += pass;
		p8 += pass;
	}

	return sent;
}
1a001fb0:	4630      	mov	r0, r6
1a001fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

1a001fb4 <Chip_UART_Read>:

/* Read data through the UART peripheral (non-blocking) */
int Chip_UART_Read(LPC_USART_T *pUART, void *data, int numBytes)
{
1a001fb4:	b410      	push	{r4}
	int readBytes = 0;
1a001fb6:	2300      	movs	r3, #0
	uint8_t *p8 = (uint8_t *) data;

	/* Send until the transmit FIFO is full or out of bytes */
	while ((readBytes < numBytes) &&
1a001fb8:	e003      	b.n	1a001fc2 <Chip_UART_Read+0xe>
 *			receive hold register regard regardless of UART state. The
 *			FIFO status should be read first prior to using this function
 */
STATIC INLINE uint8_t Chip_UART_ReadByte(LPC_USART_T *pUART)
{
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a001fba:	6804      	ldr	r4, [r0, #0]
		   ((Chip_UART_ReadLineStatus(pUART) & UART_LSR_RDR) != 0)) {
		*p8 = Chip_UART_ReadByte(pUART);
1a001fbc:	f801 4b01 	strb.w	r4, [r1], #1
		p8++;
		readBytes++;
1a001fc0:	3301      	adds	r3, #1
{
	int readBytes = 0;
	uint8_t *p8 = (uint8_t *) data;

	/* Send until the transmit FIFO is full or out of bytes */
	while ((readBytes < numBytes) &&
1a001fc2:	4293      	cmp	r3, r2
1a001fc4:	da03      	bge.n	1a001fce <Chip_UART_Read+0x1a>
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a001fc6:	6944      	ldr	r4, [r0, #20]
1a001fc8:	f014 0f01 	tst.w	r4, #1
1a001fcc:	d1f5      	bne.n	1a001fba <Chip_UART_Read+0x6>
		p8++;
		readBytes++;
	}

	return readBytes;
}
1a001fce:	4618      	mov	r0, r3
1a001fd0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001fd4:	4770      	bx	lr
1a001fd6:	bf00      	nop

1a001fd8 <Chip_UART_ReadBlocking>:

/* Read data through the UART peripheral (blocking) */
int Chip_UART_ReadBlocking(LPC_USART_T *pUART, void *data, int numBytes)
{
1a001fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a001fda:	4607      	mov	r7, r0
1a001fdc:	460d      	mov	r5, r1
1a001fde:	4614      	mov	r4, r2
	int pass, readBytes = 0;
1a001fe0:	2600      	movs	r6, #0
	uint8_t *p8 = (uint8_t *) data;

	while (numBytes > 0) {
1a001fe2:	e007      	b.n	1a001ff4 <Chip_UART_ReadBlocking+0x1c>
		pass = Chip_UART_Read(pUART, p8, numBytes);
1a001fe4:	4638      	mov	r0, r7
1a001fe6:	4629      	mov	r1, r5
1a001fe8:	4622      	mov	r2, r4
1a001fea:	f7ff ffe3 	bl	1a001fb4 <Chip_UART_Read>
		numBytes -= pass;
1a001fee:	1a24      	subs	r4, r4, r0
		readBytes += pass;
1a001ff0:	4406      	add	r6, r0
		p8 += pass;
1a001ff2:	4405      	add	r5, r0
int Chip_UART_ReadBlocking(LPC_USART_T *pUART, void *data, int numBytes)
{
	int pass, readBytes = 0;
	uint8_t *p8 = (uint8_t *) data;

	while (numBytes > 0) {
1a001ff4:	2c00      	cmp	r4, #0
1a001ff6:	dcf5      	bgt.n	1a001fe4 <Chip_UART_ReadBlocking+0xc>
		readBytes += pass;
		p8 += pass;
	}

	return readBytes;
}
1a001ff8:	4630      	mov	r0, r6
1a001ffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

1a001ffc <Chip_UART_SetBaud>:

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a001ffc:	b538      	push	{r3, r4, r5, lr}
1a001ffe:	4605      	mov	r5, r0
1a002000:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a002002:	f7ff ff3b 	bl	1a001e7c <Chip_UART_GetIndex>
1a002006:	4b0d      	ldr	r3, [pc, #52]	; (1a00203c <Chip_UART_SetBaud+0x40>)
1a002008:	eb03 0040 	add.w	r0, r3, r0, lsl #1
1a00200c:	8900      	ldrh	r0, [r0, #8]
1a00200e:	f7ff fcc9 	bl	1a0019a4 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a002012:	0124      	lsls	r4, r4, #4
1a002014:	fbb0 f3f4 	udiv	r3, r0, r4
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002018:	68ea      	ldr	r2, [r5, #12]
1a00201a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a00201e:	60ea      	str	r2, [r5, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a002020:	b2da      	uxtb	r2, r3
1a002022:	602a      	str	r2, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a002024:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a002028:	606a      	str	r2, [r5, #4]
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00202a:	68ea      	ldr	r2, [r5, #12]
1a00202c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a002030:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a002032:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a002036:	0900      	lsrs	r0, r0, #4
1a002038:	bd38      	pop	{r3, r4, r5, pc}
1a00203a:	bf00      	nop
1a00203c:	1a002b5c 	.word	0x1a002b5c

1a002040 <Chip_UART_RXIntHandlerRB>:

/* UART receive-only interrupt handler for ring buffers */
void Chip_UART_RXIntHandlerRB(LPC_USART_T *pUART, RINGBUFF_T *pRB)
{
1a002040:	b530      	push	{r4, r5, lr}
1a002042:	b083      	sub	sp, #12
1a002044:	4604      	mov	r4, r0
1a002046:	460d      	mov	r5, r1
	/* New data will be ignored if data not popped in time */
	while (Chip_UART_ReadLineStatus(pUART) & UART_LSR_RDR) {
1a002048:	e006      	b.n	1a002058 <Chip_UART_RXIntHandlerRB+0x18>
 *			receive hold register regard regardless of UART state. The
 *			FIFO status should be read first prior to using this function
 */
STATIC INLINE uint8_t Chip_UART_ReadByte(LPC_USART_T *pUART)
{
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a00204a:	6823      	ldr	r3, [r4, #0]
		uint8_t ch = Chip_UART_ReadByte(pUART);
1a00204c:	a902      	add	r1, sp, #8
1a00204e:	f801 3d01 	strb.w	r3, [r1, #-1]!
		RingBuffer_Insert(pRB, &ch);
1a002052:	4628      	mov	r0, r5
1a002054:	f7ff fd56 	bl	1a001b04 <RingBuffer_Insert>
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a002058:	6963      	ldr	r3, [r4, #20]

/* UART receive-only interrupt handler for ring buffers */
void Chip_UART_RXIntHandlerRB(LPC_USART_T *pUART, RINGBUFF_T *pRB)
{
	/* New data will be ignored if data not popped in time */
	while (Chip_UART_ReadLineStatus(pUART) & UART_LSR_RDR) {
1a00205a:	f013 0f01 	tst.w	r3, #1
1a00205e:	d1f4      	bne.n	1a00204a <Chip_UART_RXIntHandlerRB+0xa>
		uint8_t ch = Chip_UART_ReadByte(pUART);
		RingBuffer_Insert(pRB, &ch);
	}
}
1a002060:	b003      	add	sp, #12
1a002062:	bd30      	pop	{r4, r5, pc}

1a002064 <Chip_UART_TXIntHandlerRB>:

/* UART transmit-only interrupt handler for ring buffers */
void Chip_UART_TXIntHandlerRB(LPC_USART_T *pUART, RINGBUFF_T *pRB)
{
1a002064:	b530      	push	{r4, r5, lr}
1a002066:	b083      	sub	sp, #12
1a002068:	4604      	mov	r4, r0
1a00206a:	460d      	mov	r5, r1
	uint8_t ch;

	/* Fill FIFO until full or until TX ring buffer is empty */
	while ((Chip_UART_ReadLineStatus(pUART) & UART_LSR_THRE) != 0 &&
1a00206c:	e002      	b.n	1a002074 <Chip_UART_TXIntHandlerRB+0x10>
		   RingBuffer_Pop(pRB, &ch)) {
		Chip_UART_SendByte(pUART, ch);
1a00206e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 * @note	This function attempts to place a byte into the UART transmit
 *			FIFO or transmit hold register regard regardless of UART state
 */
STATIC INLINE void Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)
{
	pUART->THR = (uint32_t) data;
1a002072:	6023      	str	r3, [r4, #0]
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a002074:	6963      	ldr	r3, [r4, #20]
void Chip_UART_TXIntHandlerRB(LPC_USART_T *pUART, RINGBUFF_T *pRB)
{
	uint8_t ch;

	/* Fill FIFO until full or until TX ring buffer is empty */
	while ((Chip_UART_ReadLineStatus(pUART) & UART_LSR_THRE) != 0 &&
1a002076:	f013 0f20 	tst.w	r3, #32
1a00207a:	d006      	beq.n	1a00208a <Chip_UART_TXIntHandlerRB+0x26>
		   RingBuffer_Pop(pRB, &ch)) {
1a00207c:	4628      	mov	r0, r5
1a00207e:	f10d 0107 	add.w	r1, sp, #7
1a002082:	f7ff fd9f 	bl	1a001bc4 <RingBuffer_Pop>
void Chip_UART_TXIntHandlerRB(LPC_USART_T *pUART, RINGBUFF_T *pRB)
{
	uint8_t ch;

	/* Fill FIFO until full or until TX ring buffer is empty */
	while ((Chip_UART_ReadLineStatus(pUART) & UART_LSR_THRE) != 0 &&
1a002086:	2800      	cmp	r0, #0
1a002088:	d1f1      	bne.n	1a00206e <Chip_UART_TXIntHandlerRB+0xa>
 * @param	RingBuff	: Pointer to ring buffer
 * @return	1 if the ring buffer is empty, otherwise 0
 */
STATIC INLINE int RingBuffer_IsEmpty(RINGBUFF_T *RingBuff)
{
	return RB_VHEAD(RingBuff) == RB_VTAIL(RingBuff);
1a00208a:	68ea      	ldr	r2, [r5, #12]
1a00208c:	692b      	ldr	r3, [r5, #16]
		   RingBuffer_Pop(pRB, &ch)) {
		Chip_UART_SendByte(pUART, ch);
	}

	/* Turn off interrupt if the ring buffer is empty */
	if (RingBuffer_IsEmpty(pRB)) {
1a00208e:	429a      	cmp	r2, r3
1a002090:	d103      	bne.n	1a00209a <Chip_UART_TXIntHandlerRB+0x36>
 *			(DLAB) in LCR must be cleared in order to access the IER register.
 *			This function doesn't alter the DLAB state
 */
STATIC INLINE void Chip_UART_IntDisable(LPC_USART_T *pUART, uint32_t intMask)
{
	pUART->IER &= ~intMask;
1a002092:	6863      	ldr	r3, [r4, #4]
1a002094:	f023 0302 	bic.w	r3, r3, #2
1a002098:	6063      	str	r3, [r4, #4]
		/* Shut down transmit */
		Chip_UART_IntDisable(pUART, UART_IER_THREINT);
	}
}
1a00209a:	b003      	add	sp, #12
1a00209c:	bd30      	pop	{r4, r5, pc}
1a00209e:	bf00      	nop

1a0020a0 <Chip_UART_SendRB>:

/* Populate a transmit ring buffer and start UART transmit */
uint32_t Chip_UART_SendRB(LPC_USART_T *pUART, RINGBUFF_T *pRB, const void *data, int bytes)
{
1a0020a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0020a4:	4604      	mov	r4, r0
1a0020a6:	460e      	mov	r6, r1
1a0020a8:	4690      	mov	r8, r2
1a0020aa:	461f      	mov	r7, r3
1a0020ac:	6843      	ldr	r3, [r0, #4]
1a0020ae:	f023 0302 	bic.w	r3, r3, #2
1a0020b2:	6043      	str	r3, [r0, #4]

	/* Don't let UART transmit ring buffer change in the UART IRQ handler */
	Chip_UART_IntDisable(pUART, UART_IER_THREINT);

	/* Move as much data as possible into transmit ring buffer */
	ret = RingBuffer_InsertMult(pRB, p8, bytes);
1a0020b4:	4608      	mov	r0, r1
1a0020b6:	4611      	mov	r1, r2
1a0020b8:	463a      	mov	r2, r7
1a0020ba:	f7ff fd3b 	bl	1a001b34 <RingBuffer_InsertMult>
1a0020be:	4605      	mov	r5, r0
	Chip_UART_TXIntHandlerRB(pUART, pRB);
1a0020c0:	4620      	mov	r0, r4
1a0020c2:	4631      	mov	r1, r6
1a0020c4:	f7ff ffce 	bl	1a002064 <Chip_UART_TXIntHandlerRB>

	/* Add additional data to transmit ring buffer if possible */
	ret += RingBuffer_InsertMult(pRB, (p8 + ret), (bytes - ret));
1a0020c8:	4630      	mov	r0, r6
1a0020ca:	eb08 0105 	add.w	r1, r8, r5
1a0020ce:	1b7a      	subs	r2, r7, r5
1a0020d0:	f7ff fd30 	bl	1a001b34 <RingBuffer_InsertMult>
 *			(DLAB) in LCR must be cleared in order to access the IER register.
 *			This function doesn't alter the DLAB state
 */
STATIC INLINE void Chip_UART_IntEnable(LPC_USART_T *pUART, uint32_t intMask)
{
	pUART->IER |= intMask;
1a0020d4:	6863      	ldr	r3, [r4, #4]
1a0020d6:	f043 0302 	orr.w	r3, r3, #2
1a0020da:	6063      	str	r3, [r4, #4]

	/* Enable UART transmit interrupt */
	Chip_UART_IntEnable(pUART, UART_IER_THREINT);

	return ret;
}
1a0020dc:	4428      	add	r0, r5
1a0020de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0020e2:	bf00      	nop

1a0020e4 <Chip_UART_ReadRB>:

/* Copy data from a receive ring buffer */
int Chip_UART_ReadRB(LPC_USART_T *pUART, RINGBUFF_T *pRB, void *data, int bytes)
{
1a0020e4:	b508      	push	{r3, lr}
	(void) pUART;

	return RingBuffer_PopMult(pRB, (uint8_t *) data, bytes);
1a0020e6:	4608      	mov	r0, r1
1a0020e8:	4611      	mov	r1, r2
1a0020ea:	461a      	mov	r2, r3
1a0020ec:	f7ff fd82 	bl	1a001bf4 <RingBuffer_PopMult>
}
1a0020f0:	bd08      	pop	{r3, pc}
1a0020f2:	bf00      	nop

1a0020f4 <Chip_UART_IRQRBHandler>:

/* UART receive/transmit interrupt handler for ring buffers */
void Chip_UART_IRQRBHandler(LPC_USART_T *pUART, RINGBUFF_T *pRXRB, RINGBUFF_T *pTXRB)
{
1a0020f4:	b570      	push	{r4, r5, r6, lr}
1a0020f6:	4604      	mov	r4, r0
1a0020f8:	460e      	mov	r6, r1
	/* Handle transmit interrupt if enabled */
	if (pUART->IER & UART_IER_THREINT) {
1a0020fa:	6843      	ldr	r3, [r0, #4]
1a0020fc:	f013 0f02 	tst.w	r3, #2
1a002100:	d00b      	beq.n	1a00211a <Chip_UART_IRQRBHandler+0x26>
1a002102:	4615      	mov	r5, r2
		Chip_UART_TXIntHandlerRB(pUART, pTXRB);
1a002104:	4611      	mov	r1, r2
1a002106:	f7ff ffad 	bl	1a002064 <Chip_UART_TXIntHandlerRB>
1a00210a:	68ea      	ldr	r2, [r5, #12]
1a00210c:	692b      	ldr	r3, [r5, #16]

		/* Disable transmit interrupt if the ring buffer is empty */
		if (RingBuffer_IsEmpty(pTXRB)) {
1a00210e:	429a      	cmp	r2, r3
1a002110:	d103      	bne.n	1a00211a <Chip_UART_IRQRBHandler+0x26>
 *			(DLAB) in LCR must be cleared in order to access the IER register.
 *			This function doesn't alter the DLAB state
 */
STATIC INLINE void Chip_UART_IntDisable(LPC_USART_T *pUART, uint32_t intMask)
{
	pUART->IER &= ~intMask;
1a002112:	6863      	ldr	r3, [r4, #4]
1a002114:	f023 0302 	bic.w	r3, r3, #2
1a002118:	6063      	str	r3, [r4, #4]
			Chip_UART_IntDisable(pUART, UART_IER_THREINT);
		}
	}

	/* Handle receive interrupt */
	Chip_UART_RXIntHandlerRB(pUART, pRXRB);
1a00211a:	4620      	mov	r0, r4
1a00211c:	4631      	mov	r1, r6
1a00211e:	f7ff ff8f 	bl	1a002040 <Chip_UART_RXIntHandlerRB>

    /* Handle Autobaud interrupts */
    Chip_UART_ABIntHandler(pUART);
1a002122:	4620      	mov	r0, r4
1a002124:	f7ff fec0 	bl	1a001ea8 <Chip_UART_ABIntHandler>
1a002128:	bd70      	pop	{r4, r5, r6, pc}
1a00212a:	bf00      	nop

1a00212c <Chip_UART_SetBaudFDR>:
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a00212c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002130:	b083      	sub	sp, #12
1a002132:	4683      	mov	fp, r0
1a002134:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a002136:	f7ff fea1 	bl	1a001e7c <Chip_UART_GetIndex>
1a00213a:	4b35      	ldr	r3, [pc, #212]	; (1a002210 <Chip_UART_SetBaudFDR+0xe4>)
1a00213c:	eb03 0040 	add.w	r0, r3, r0, lsl #1
1a002140:	8900      	ldrh	r0, [r0, #8]
1a002142:	f7ff fc2f 	bl	1a0019a4 <Chip_Clock_GetRate>
1a002146:	4606      	mov	r6, r0
/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */
1a002148:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a00214c:	2401      	movs	r4, #1
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a00214e:	2300      	movs	r3, #0
1a002150:	9301      	str	r3, [sp, #4]
1a002152:	46a2      	mov	sl, r4
1a002154:	4699      	mov	r9, r3

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a002156:	e029      	b.n	1a0021ac <Chip_UART_SetBaudFDR+0x80>
		for (d = 0; d < m; d++) {
			uint32_t diff, div;
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a002158:	2300      	movs	r3, #0
1a00215a:	0932      	lsrs	r2, r6, #4
1a00215c:	0730      	lsls	r0, r6, #28
1a00215e:	fba0 0104 	umull	r0, r1, r0, r4
1a002162:	fb04 1102 	mla	r1, r4, r2, r1
1a002166:	1962      	adds	r2, r4, r5
1a002168:	fb08 f202 	mul.w	r2, r8, r2
1a00216c:	f000 f8b2 	bl	1a0022d4 <__aeabi_uldivmod>

			/* Lower 32-bit of dval has diff */
			diff = (uint32_t) dval;
1a002170:	4603      	mov	r3, r0
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);
1a002172:	460a      	mov	r2, r1

			/* Closer to next div */
			if ((int)diff < 0) {
1a002174:	2800      	cmp	r0, #0
1a002176:	da01      	bge.n	1a00217c <Chip_UART_SetBaudFDR+0x50>
				diff = -diff;
1a002178:	4243      	negs	r3, r0
				div ++;
1a00217a:	1c4a      	adds	r2, r1, #1
			}

			/* Check if new value is worse than old or out of range */
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a00217c:	429f      	cmp	r7, r3
1a00217e:	d30a      	bcc.n	1a002196 <Chip_UART_SetBaudFDR+0x6a>
1a002180:	b14a      	cbz	r2, 1a002196 <Chip_UART_SetBaudFDR+0x6a>
1a002182:	0c11      	lsrs	r1, r2, #16
1a002184:	d107      	bne.n	1a002196 <Chip_UART_SetBaudFDR+0x6a>
1a002186:	2a02      	cmp	r2, #2
1a002188:	d800      	bhi.n	1a00218c <Chip_UART_SetBaudFDR+0x60>
1a00218a:	b925      	cbnz	r5, 1a002196 <Chip_UART_SetBaudFDR+0x6a>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a00218c:	b14b      	cbz	r3, 1a0021a2 <Chip_UART_SetBaudFDR+0x76>

			/* Store the new better values */
			sdiv = div;
			sd = d;
			sm = m;
			odiff = diff;
1a00218e:	461f      	mov	r7, r3
				continue;
			}

			/* Store the new better values */
			sdiv = div;
			sd = d;
1a002190:	9501      	str	r5, [sp, #4]
			sm = m;
1a002192:	46a2      	mov	sl, r4
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
				continue;
			}

			/* Store the new better values */
			sdiv = div;
1a002194:	4691      	mov	r9, r2
	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
		for (d = 0; d < m; d++) {
1a002196:	3501      	adds	r5, #1
1a002198:	e000      	b.n	1a00219c <Chip_UART_SetBaudFDR+0x70>
1a00219a:	2500      	movs	r5, #0
1a00219c:	42a5      	cmp	r5, r4
1a00219e:	d3db      	bcc.n	1a002158 <Chip_UART_SetBaudFDR+0x2c>
1a0021a0:	e003      	b.n	1a0021aa <Chip_UART_SetBaudFDR+0x7e>

			/* Store the new better values */
			sdiv = div;
			sd = d;
			sm = m;
			odiff = diff;
1a0021a2:	461f      	mov	r7, r3
				continue;
			}

			/* Store the new better values */
			sdiv = div;
			sd = d;
1a0021a4:	9501      	str	r5, [sp, #4]
			sm = m;
1a0021a6:	46a2      	mov	sl, r4
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
				continue;
			}

			/* Store the new better values */
			sdiv = div;
1a0021a8:	4691      	mov	r9, r2

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a0021aa:	3401      	adds	r4, #1
1a0021ac:	b10f      	cbz	r7, 1a0021b2 <Chip_UART_SetBaudFDR+0x86>
1a0021ae:	2c0f      	cmp	r4, #15
1a0021b0:	d9f3      	bls.n	1a00219a <Chip_UART_SetBaudFDR+0x6e>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a0021b2:	f1b9 0f00 	cmp.w	r9, #0
1a0021b6:	d026      	beq.n	1a002206 <Chip_UART_SetBaudFDR+0xda>
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a0021b8:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0021bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0021c0:	f8cb 300c 	str.w	r3, [fp, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a0021c4:	fa5f f389 	uxtb.w	r3, r9
1a0021c8:	f8cb 3000 	str.w	r3, [fp]
	pUART->DLM = (uint32_t) dlm;
1a0021cc:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a0021d0:	f8cb 3004 	str.w	r3, [fp, #4]
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0021d4:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0021d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0021dc:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a0021e0:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a0021e4:	b2da      	uxtb	r2, r3
1a0021e6:	9901      	ldr	r1, [sp, #4]
1a0021e8:	f001 030f 	and.w	r3, r1, #15
1a0021ec:	4313      	orrs	r3, r2
1a0021ee:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a0021f2:	0933      	lsrs	r3, r6, #4
1a0021f4:	fb0a f303 	mul.w	r3, sl, r3
1a0021f8:	eb0a 0001 	add.w	r0, sl, r1
1a0021fc:	fb09 f000 	mul.w	r0, r9, r0
1a002200:	fbb3 f0f0 	udiv	r0, r3, r0
1a002204:	e000      	b.n	1a002208 <Chip_UART_SetBaudFDR+0xdc>
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
		return 0;
1a002206:	2000      	movs	r0, #0
	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
}
1a002208:	b003      	add	sp, #12
1a00220a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00220e:	bf00      	nop
1a002210:	1a002b5c 	.word	0x1a002b5c

1a002214 <Chip_UART_GetABEOStatus>:

/* UART interrupt service routine */
FlagStatus Chip_UART_GetABEOStatus(LPC_USART_T *pUART)
{
	(void) pUART;
	return ABsyncSts;
1a002214:	4b01      	ldr	r3, [pc, #4]	; (1a00221c <Chip_UART_GetABEOStatus+0x8>)
1a002216:	7818      	ldrb	r0, [r3, #0]
}
1a002218:	4770      	bx	lr
1a00221a:	bf00      	nop
1a00221c:	10000054 	.word	0x10000054

1a002220 <Chip_UART_ABCmd>:
/* Start/Stop Auto Baudrate activity */
void Chip_UART_ABCmd(LPC_USART_T *pUART, uint32_t mode, bool autorestart, FunctionalState NewState)
{
    uint32_t tmp = 0;

	if (NewState == ENABLE) {
1a002220:	2b01      	cmp	r3, #1
1a002222:	d116      	bne.n	1a002252 <Chip_UART_ABCmd+0x32>
		/* Clear DLL and DLM value */
		pUART->LCR |= UART_LCR_DLAB_EN;
1a002224:	68c3      	ldr	r3, [r0, #12]
1a002226:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00222a:	60c3      	str	r3, [r0, #12]
		pUART->DLL = 0;
1a00222c:	2300      	movs	r3, #0
1a00222e:	6003      	str	r3, [r0, #0]
		pUART->DLM = 0;
1a002230:	6043      	str	r3, [r0, #4]
		pUART->LCR &= ~UART_LCR_DLAB_EN;
1a002232:	68c3      	ldr	r3, [r0, #12]
1a002234:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a002238:	60c3      	str	r3, [r0, #12]

		/* FDR value must be reset to default value */
		pUART->FDR = 0x10;
1a00223a:	2310      	movs	r3, #16
1a00223c:	6283      	str	r3, [r0, #40]	; 0x28

		if (mode == UART_ACR_MODE1) {
1a00223e:	2901      	cmp	r1, #1
1a002240:	d101      	bne.n	1a002246 <Chip_UART_ABCmd+0x26>
			tmp = UART_ACR_START | UART_ACR_MODE;
1a002242:	2303      	movs	r3, #3
1a002244:	e000      	b.n	1a002248 <Chip_UART_ABCmd+0x28>
		}
		else {
			tmp = UART_ACR_START;
1a002246:	2301      	movs	r3, #1
		}

		if (autorestart == true) {
1a002248:	b10a      	cbz	r2, 1a00224e <Chip_UART_ABCmd+0x2e>
			tmp |= UART_ACR_AUTO_RESTART;
1a00224a:	f043 0304 	orr.w	r3, r3, #4
		}
		pUART->ACR = tmp;
1a00224e:	6203      	str	r3, [r0, #32]
1a002250:	4770      	bx	lr
	}
	else {
		pUART->ACR = 0;
1a002252:	2300      	movs	r3, #0
1a002254:	6203      	str	r3, [r0, #32]
1a002256:	4770      	bx	lr

1a002258 <ResetISR>:
// not debug) by setting the define 'DONT_RESET_ON_RESTART'.
//
#ifndef DONT_RESET_ON_RESTART

    // Disable interrupts
    __asm volatile ("cpsid i");
1a002258:	b672      	cpsid	i
    // Note that we do not use the CMSIS register access mechanism,
    // as there is no guarantee that the project has been configured
    // to use CMSIS.

    // Write to LPC_RGU->RESET_CTRL0
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a00225a:	4a17      	ldr	r2, [pc, #92]	; (1a0022b8 <ResetISR+0x60>)
1a00225c:	4b17      	ldr	r3, [pc, #92]	; (1a0022bc <ResetISR+0x64>)
1a00225e:	601a      	str	r2, [r3, #0]
    // GPIO_RST|AES_RST|ETHERNET_RST|SDIO_RST|DMA_RST|
    // USB1_RST|USB0_RST|LCD_RST|M0_SUB_RST

    // Write to LPC_RGU->RESET_CTRL1
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a002260:	4a17      	ldr	r2, [pc, #92]	; (1a0022c0 <ResetISR+0x68>)
1a002262:	3304      	adds	r3, #4
1a002264:	601a      	str	r2, [r3, #0]
    // RITIMER_RST|TIMER3_RST|TIMER2_RST|TIMER1_RST|TIMER0_RST

    // Clear all pending interrupts in the NVIC
    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a002266:	2300      	movs	r3, #0
1a002268:	e005      	b.n	1a002276 <ResetISR+0x1e>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a00226a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a00226e:	4a15      	ldr	r2, [pc, #84]	; (1a0022c4 <ResetISR+0x6c>)
1a002270:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    // RITIMER_RST|TIMER3_RST|TIMER2_RST|TIMER1_RST|TIMER0_RST

    // Clear all pending interrupts in the NVIC
    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a002274:	3301      	adds	r3, #1
1a002276:	2b07      	cmp	r3, #7
1a002278:	d9f7      	bls.n	1a00226a <ResetISR+0x12>
// Reset entry point for your code.
// Sets up a simple runtime environment and initializes the C/C++
// library.
//
//*****************************************************************************
void ResetISR(void) {
1a00227a:	b510      	push	{r4, lr}
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
    }

    // Reenable interrupts
    __asm volatile ("cpsie i");
1a00227c:	b662      	cpsie	i

#endif  // ifndef DONT_RESET_ON_RESTART
// *************************************************************

#if defined (__USE_LPCOPEN)
    SystemInit();
1a00227e:	f7fe ff25 	bl	1a0010cc <SystemInit>
    //
    unsigned int LoadAddr, ExeAddr, SectionLen;
    unsigned int *SectionTableAddr;

    // Load base address of Global Section Table
    SectionTableAddr = &__data_section_table;
1a002282:	4b11      	ldr	r3, [pc, #68]	; (1a0022c8 <ResetISR+0x70>)

    // Copy the data sections from flash to SRAM.
    while (SectionTableAddr < &__data_section_table_end) {
1a002284:	e007      	b.n	1a002296 <ResetISR+0x3e>
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a002286:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a00228a:	6818      	ldr	r0, [r3, #0]
1a00228c:	6859      	ldr	r1, [r3, #4]
1a00228e:	689a      	ldr	r2, [r3, #8]
1a002290:	f7fd ff88 	bl	1a0001a4 <data_init>

    // Copy the data sections from flash to SRAM.
    while (SectionTableAddr < &__data_section_table_end) {
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a002294:	4623      	mov	r3, r4

    // Load base address of Global Section Table
    SectionTableAddr = &__data_section_table;

    // Copy the data sections from flash to SRAM.
    while (SectionTableAddr < &__data_section_table_end) {
1a002296:	4a0d      	ldr	r2, [pc, #52]	; (1a0022cc <ResetISR+0x74>)
1a002298:	4293      	cmp	r3, r2
1a00229a:	d3f4      	bcc.n	1a002286 <ResetISR+0x2e>
1a00229c:	e006      	b.n	1a0022ac <ResetISR+0x54>
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    // At this point, SectionTableAddr = &__bss_section_table;
    // Zero fill the bss segment
    while (SectionTableAddr < &__bss_section_table_end) {
        ExeAddr = *SectionTableAddr++;
1a00229e:	461c      	mov	r4, r3
        SectionLen = *SectionTableAddr++;
        bss_init(ExeAddr, SectionLen);
1a0022a0:	f854 0b08 	ldr.w	r0, [r4], #8
1a0022a4:	6859      	ldr	r1, [r3, #4]
1a0022a6:	f7fd ff8b 	bl	1a0001c0 <bss_init>
    }
    // At this point, SectionTableAddr = &__bss_section_table;
    // Zero fill the bss segment
    while (SectionTableAddr < &__bss_section_table_end) {
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a0022aa:	4623      	mov	r3, r4
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    // At this point, SectionTableAddr = &__bss_section_table;
    // Zero fill the bss segment
    while (SectionTableAddr < &__bss_section_table_end) {
1a0022ac:	4a08      	ldr	r2, [pc, #32]	; (1a0022d0 <ResetISR+0x78>)
1a0022ae:	4293      	cmp	r3, r2
1a0022b0:	d3f5      	bcc.n	1a00229e <ResetISR+0x46>

#if defined (__REDLIB__)
    // Call the Redlib library, which in turn calls main()
    __main();
#else
    main();
1a0022b2:	f7fe f865 	bl	1a000380 <main>
    //
    // main() shouldn't return, but if it does, we'll just enter an infinite loop
    //
    while (1) {
        ;
    }
1a0022b6:	e7fe      	b.n	1a0022b6 <ResetISR+0x5e>
1a0022b8:	10df1000 	.word	0x10df1000
1a0022bc:	40053100 	.word	0x40053100
1a0022c0:	01dff7ff 	.word	0x01dff7ff
1a0022c4:	e000e280 	.word	0xe000e280
1a0022c8:	1a000114 	.word	0x1a000114
1a0022cc:	1a000150 	.word	0x1a000150
1a0022d0:	1a000178 	.word	0x1a000178

1a0022d4 <__aeabi_uldivmod>:
1a0022d4:	b953      	cbnz	r3, 1a0022ec <__aeabi_uldivmod+0x18>
1a0022d6:	b94a      	cbnz	r2, 1a0022ec <__aeabi_uldivmod+0x18>
1a0022d8:	2900      	cmp	r1, #0
1a0022da:	bf08      	it	eq
1a0022dc:	2800      	cmpeq	r0, #0
1a0022de:	bf1c      	itt	ne
1a0022e0:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a0022e4:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a0022e8:	f000 b83c 	b.w	1a002364 <__aeabi_idiv0>
1a0022ec:	b082      	sub	sp, #8
1a0022ee:	46ec      	mov	ip, sp
1a0022f0:	e92d 5000 	stmdb	sp!, {ip, lr}
1a0022f4:	f000 f81e 	bl	1a002334 <__gnu_uldivmod_helper>
1a0022f8:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0022fc:	b002      	add	sp, #8
1a0022fe:	bc0c      	pop	{r2, r3}
1a002300:	4770      	bx	lr
1a002302:	bf00      	nop

1a002304 <__gnu_ldivmod_helper>:
1a002304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002308:	9c06      	ldr	r4, [sp, #24]
1a00230a:	4615      	mov	r5, r2
1a00230c:	4606      	mov	r6, r0
1a00230e:	460f      	mov	r7, r1
1a002310:	4698      	mov	r8, r3
1a002312:	f000 f829 	bl	1a002368 <__divdi3>
1a002316:	fb05 f301 	mul.w	r3, r5, r1
1a00231a:	fb00 3808 	mla	r8, r0, r8, r3
1a00231e:	fba5 2300 	umull	r2, r3, r5, r0
1a002322:	1ab2      	subs	r2, r6, r2
1a002324:	4443      	add	r3, r8
1a002326:	eb67 0303 	sbc.w	r3, r7, r3
1a00232a:	e9c4 2300 	strd	r2, r3, [r4]
1a00232e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002332:	bf00      	nop

1a002334 <__gnu_uldivmod_helper>:
1a002334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002338:	9c06      	ldr	r4, [sp, #24]
1a00233a:	4690      	mov	r8, r2
1a00233c:	4606      	mov	r6, r0
1a00233e:	460f      	mov	r7, r1
1a002340:	461d      	mov	r5, r3
1a002342:	f000 f95f 	bl	1a002604 <__udivdi3>
1a002346:	fb00 f505 	mul.w	r5, r0, r5
1a00234a:	fba0 2308 	umull	r2, r3, r0, r8
1a00234e:	fb08 5501 	mla	r5, r8, r1, r5
1a002352:	1ab2      	subs	r2, r6, r2
1a002354:	442b      	add	r3, r5
1a002356:	eb67 0303 	sbc.w	r3, r7, r3
1a00235a:	e9c4 2300 	strd	r2, r3, [r4]
1a00235e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002362:	bf00      	nop

1a002364 <__aeabi_idiv0>:
1a002364:	4770      	bx	lr
1a002366:	bf00      	nop

1a002368 <__divdi3>:
1a002368:	2900      	cmp	r1, #0
1a00236a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a00236e:	f2c0 80a6 	blt.w	1a0024be <__divdi3+0x156>
1a002372:	2600      	movs	r6, #0
1a002374:	2b00      	cmp	r3, #0
1a002376:	f2c0 809c 	blt.w	1a0024b2 <__divdi3+0x14a>
1a00237a:	4688      	mov	r8, r1
1a00237c:	4694      	mov	ip, r2
1a00237e:	469e      	mov	lr, r3
1a002380:	4615      	mov	r5, r2
1a002382:	4604      	mov	r4, r0
1a002384:	460f      	mov	r7, r1
1a002386:	2b00      	cmp	r3, #0
1a002388:	d13d      	bne.n	1a002406 <__divdi3+0x9e>
1a00238a:	428a      	cmp	r2, r1
1a00238c:	d959      	bls.n	1a002442 <__divdi3+0xda>
1a00238e:	fab2 f382 	clz	r3, r2
1a002392:	b13b      	cbz	r3, 1a0023a4 <__divdi3+0x3c>
1a002394:	f1c3 0220 	rsb	r2, r3, #32
1a002398:	409f      	lsls	r7, r3
1a00239a:	fa20 f202 	lsr.w	r2, r0, r2
1a00239e:	409d      	lsls	r5, r3
1a0023a0:	4317      	orrs	r7, r2
1a0023a2:	409c      	lsls	r4, r3
1a0023a4:	0c29      	lsrs	r1, r5, #16
1a0023a6:	0c22      	lsrs	r2, r4, #16
1a0023a8:	fbb7 fef1 	udiv	lr, r7, r1
1a0023ac:	b2a8      	uxth	r0, r5
1a0023ae:	fb01 771e 	mls	r7, r1, lr, r7
1a0023b2:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
1a0023b6:	fb00 f30e 	mul.w	r3, r0, lr
1a0023ba:	42bb      	cmp	r3, r7
1a0023bc:	d90a      	bls.n	1a0023d4 <__divdi3+0x6c>
1a0023be:	197f      	adds	r7, r7, r5
1a0023c0:	f10e 32ff 	add.w	r2, lr, #4294967295	; 0xffffffff
1a0023c4:	f080 8105 	bcs.w	1a0025d2 <__divdi3+0x26a>
1a0023c8:	42bb      	cmp	r3, r7
1a0023ca:	f240 8102 	bls.w	1a0025d2 <__divdi3+0x26a>
1a0023ce:	f1ae 0e02 	sub.w	lr, lr, #2
1a0023d2:	442f      	add	r7, r5
1a0023d4:	1aff      	subs	r7, r7, r3
1a0023d6:	b2a4      	uxth	r4, r4
1a0023d8:	fbb7 f3f1 	udiv	r3, r7, r1
1a0023dc:	fb01 7713 	mls	r7, r1, r3, r7
1a0023e0:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
1a0023e4:	fb00 f003 	mul.w	r0, r0, r3
1a0023e8:	42b8      	cmp	r0, r7
1a0023ea:	d908      	bls.n	1a0023fe <__divdi3+0x96>
1a0023ec:	197f      	adds	r7, r7, r5
1a0023ee:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
1a0023f2:	f080 80f0 	bcs.w	1a0025d6 <__divdi3+0x26e>
1a0023f6:	42b8      	cmp	r0, r7
1a0023f8:	f240 80ed 	bls.w	1a0025d6 <__divdi3+0x26e>
1a0023fc:	3b02      	subs	r3, #2
1a0023fe:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
1a002402:	2200      	movs	r2, #0
1a002404:	e003      	b.n	1a00240e <__divdi3+0xa6>
1a002406:	428b      	cmp	r3, r1
1a002408:	d90f      	bls.n	1a00242a <__divdi3+0xc2>
1a00240a:	2200      	movs	r2, #0
1a00240c:	4613      	mov	r3, r2
1a00240e:	1c34      	adds	r4, r6, #0
1a002410:	bf18      	it	ne
1a002412:	2401      	movne	r4, #1
1a002414:	4260      	negs	r0, r4
1a002416:	f04f 0500 	mov.w	r5, #0
1a00241a:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
1a00241e:	4058      	eors	r0, r3
1a002420:	4051      	eors	r1, r2
1a002422:	1900      	adds	r0, r0, r4
1a002424:	4169      	adcs	r1, r5
1a002426:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a00242a:	fab3 f283 	clz	r2, r3
1a00242e:	2a00      	cmp	r2, #0
1a002430:	f040 8086 	bne.w	1a002540 <__divdi3+0x1d8>
1a002434:	428b      	cmp	r3, r1
1a002436:	d302      	bcc.n	1a00243e <__divdi3+0xd6>
1a002438:	4584      	cmp	ip, r0
1a00243a:	f200 80db 	bhi.w	1a0025f4 <__divdi3+0x28c>
1a00243e:	2301      	movs	r3, #1
1a002440:	e7e5      	b.n	1a00240e <__divdi3+0xa6>
1a002442:	b912      	cbnz	r2, 1a00244a <__divdi3+0xe2>
1a002444:	2301      	movs	r3, #1
1a002446:	fbb3 f5f2 	udiv	r5, r3, r2
1a00244a:	fab5 f085 	clz	r0, r5
1a00244e:	2800      	cmp	r0, #0
1a002450:	d13b      	bne.n	1a0024ca <__divdi3+0x162>
1a002452:	1b78      	subs	r0, r7, r5
1a002454:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002458:	fa1f fc85 	uxth.w	ip, r5
1a00245c:	2201      	movs	r2, #1
1a00245e:	fbb0 f8fe 	udiv	r8, r0, lr
1a002462:	0c21      	lsrs	r1, r4, #16
1a002464:	fb0e 0718 	mls	r7, lr, r8, r0
1a002468:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
1a00246c:	fb0c f308 	mul.w	r3, ip, r8
1a002470:	42bb      	cmp	r3, r7
1a002472:	d907      	bls.n	1a002484 <__divdi3+0x11c>
1a002474:	197f      	adds	r7, r7, r5
1a002476:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
1a00247a:	d202      	bcs.n	1a002482 <__divdi3+0x11a>
1a00247c:	42bb      	cmp	r3, r7
1a00247e:	f200 80bd 	bhi.w	1a0025fc <__divdi3+0x294>
1a002482:	4688      	mov	r8, r1
1a002484:	1aff      	subs	r7, r7, r3
1a002486:	b2a4      	uxth	r4, r4
1a002488:	fbb7 f3fe 	udiv	r3, r7, lr
1a00248c:	fb0e 7713 	mls	r7, lr, r3, r7
1a002490:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
1a002494:	fb0c fc03 	mul.w	ip, ip, r3
1a002498:	45bc      	cmp	ip, r7
1a00249a:	d907      	bls.n	1a0024ac <__divdi3+0x144>
1a00249c:	197f      	adds	r7, r7, r5
1a00249e:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
1a0024a2:	d202      	bcs.n	1a0024aa <__divdi3+0x142>
1a0024a4:	45bc      	cmp	ip, r7
1a0024a6:	f200 80a7 	bhi.w	1a0025f8 <__divdi3+0x290>
1a0024aa:	460b      	mov	r3, r1
1a0024ac:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a0024b0:	e7ad      	b.n	1a00240e <__divdi3+0xa6>
1a0024b2:	4252      	negs	r2, r2
1a0024b4:	ea6f 0606 	mvn.w	r6, r6
1a0024b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a0024bc:	e75d      	b.n	1a00237a <__divdi3+0x12>
1a0024be:	4240      	negs	r0, r0
1a0024c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a0024c4:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
1a0024c8:	e754      	b.n	1a002374 <__divdi3+0xc>
1a0024ca:	f1c0 0220 	rsb	r2, r0, #32
1a0024ce:	fa24 f102 	lsr.w	r1, r4, r2
1a0024d2:	fa07 f300 	lsl.w	r3, r7, r0
1a0024d6:	4085      	lsls	r5, r0
1a0024d8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0024dc:	40d7      	lsrs	r7, r2
1a0024de:	4319      	orrs	r1, r3
1a0024e0:	fbb7 f2fe 	udiv	r2, r7, lr
1a0024e4:	0c0b      	lsrs	r3, r1, #16
1a0024e6:	fb0e 7712 	mls	r7, lr, r2, r7
1a0024ea:	fa1f fc85 	uxth.w	ip, r5
1a0024ee:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
1a0024f2:	fb0c f702 	mul.w	r7, ip, r2
1a0024f6:	429f      	cmp	r7, r3
1a0024f8:	fa04 f400 	lsl.w	r4, r4, r0
1a0024fc:	d907      	bls.n	1a00250e <__divdi3+0x1a6>
1a0024fe:	195b      	adds	r3, r3, r5
1a002500:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
1a002504:	d274      	bcs.n	1a0025f0 <__divdi3+0x288>
1a002506:	429f      	cmp	r7, r3
1a002508:	d972      	bls.n	1a0025f0 <__divdi3+0x288>
1a00250a:	3a02      	subs	r2, #2
1a00250c:	442b      	add	r3, r5
1a00250e:	1bdf      	subs	r7, r3, r7
1a002510:	b289      	uxth	r1, r1
1a002512:	fbb7 f8fe 	udiv	r8, r7, lr
1a002516:	fb0e 7318 	mls	r3, lr, r8, r7
1a00251a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a00251e:	fb0c f708 	mul.w	r7, ip, r8
1a002522:	429f      	cmp	r7, r3
1a002524:	d908      	bls.n	1a002538 <__divdi3+0x1d0>
1a002526:	195b      	adds	r3, r3, r5
1a002528:	f108 31ff 	add.w	r1, r8, #4294967295	; 0xffffffff
1a00252c:	d25c      	bcs.n	1a0025e8 <__divdi3+0x280>
1a00252e:	429f      	cmp	r7, r3
1a002530:	d95a      	bls.n	1a0025e8 <__divdi3+0x280>
1a002532:	f1a8 0802 	sub.w	r8, r8, #2
1a002536:	442b      	add	r3, r5
1a002538:	1bd8      	subs	r0, r3, r7
1a00253a:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
1a00253e:	e78e      	b.n	1a00245e <__divdi3+0xf6>
1a002540:	f1c2 0320 	rsb	r3, r2, #32
1a002544:	fa2c f103 	lsr.w	r1, ip, r3
1a002548:	fa0e fe02 	lsl.w	lr, lr, r2
1a00254c:	fa20 f703 	lsr.w	r7, r0, r3
1a002550:	ea41 0e0e 	orr.w	lr, r1, lr
1a002554:	fa08 f002 	lsl.w	r0, r8, r2
1a002558:	fa28 f103 	lsr.w	r1, r8, r3
1a00255c:	ea4f 451e 	mov.w	r5, lr, lsr #16
1a002560:	4338      	orrs	r0, r7
1a002562:	fbb1 f8f5 	udiv	r8, r1, r5
1a002566:	0c03      	lsrs	r3, r0, #16
1a002568:	fb05 1118 	mls	r1, r5, r8, r1
1a00256c:	fa1f f78e 	uxth.w	r7, lr
1a002570:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
1a002574:	fb07 f308 	mul.w	r3, r7, r8
1a002578:	428b      	cmp	r3, r1
1a00257a:	fa0c fc02 	lsl.w	ip, ip, r2
1a00257e:	d909      	bls.n	1a002594 <__divdi3+0x22c>
1a002580:	eb11 010e 	adds.w	r1, r1, lr
1a002584:	f108 39ff 	add.w	r9, r8, #4294967295	; 0xffffffff
1a002588:	d230      	bcs.n	1a0025ec <__divdi3+0x284>
1a00258a:	428b      	cmp	r3, r1
1a00258c:	d92e      	bls.n	1a0025ec <__divdi3+0x284>
1a00258e:	f1a8 0802 	sub.w	r8, r8, #2
1a002592:	4471      	add	r1, lr
1a002594:	1ac9      	subs	r1, r1, r3
1a002596:	b280      	uxth	r0, r0
1a002598:	fbb1 f3f5 	udiv	r3, r1, r5
1a00259c:	fb05 1113 	mls	r1, r5, r3, r1
1a0025a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
1a0025a4:	fb07 f703 	mul.w	r7, r7, r3
1a0025a8:	428f      	cmp	r7, r1
1a0025aa:	d908      	bls.n	1a0025be <__divdi3+0x256>
1a0025ac:	eb11 010e 	adds.w	r1, r1, lr
1a0025b0:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
1a0025b4:	d216      	bcs.n	1a0025e4 <__divdi3+0x27c>
1a0025b6:	428f      	cmp	r7, r1
1a0025b8:	d914      	bls.n	1a0025e4 <__divdi3+0x27c>
1a0025ba:	3b02      	subs	r3, #2
1a0025bc:	4471      	add	r1, lr
1a0025be:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a0025c2:	1bc9      	subs	r1, r1, r7
1a0025c4:	fba3 890c 	umull	r8, r9, r3, ip
1a0025c8:	4549      	cmp	r1, r9
1a0025ca:	d309      	bcc.n	1a0025e0 <__divdi3+0x278>
1a0025cc:	d005      	beq.n	1a0025da <__divdi3+0x272>
1a0025ce:	2200      	movs	r2, #0
1a0025d0:	e71d      	b.n	1a00240e <__divdi3+0xa6>
1a0025d2:	4696      	mov	lr, r2
1a0025d4:	e6fe      	b.n	1a0023d4 <__divdi3+0x6c>
1a0025d6:	4613      	mov	r3, r2
1a0025d8:	e711      	b.n	1a0023fe <__divdi3+0x96>
1a0025da:	4094      	lsls	r4, r2
1a0025dc:	4544      	cmp	r4, r8
1a0025de:	d2f6      	bcs.n	1a0025ce <__divdi3+0x266>
1a0025e0:	3b01      	subs	r3, #1
1a0025e2:	e7f4      	b.n	1a0025ce <__divdi3+0x266>
1a0025e4:	4603      	mov	r3, r0
1a0025e6:	e7ea      	b.n	1a0025be <__divdi3+0x256>
1a0025e8:	4688      	mov	r8, r1
1a0025ea:	e7a5      	b.n	1a002538 <__divdi3+0x1d0>
1a0025ec:	46c8      	mov	r8, r9
1a0025ee:	e7d1      	b.n	1a002594 <__divdi3+0x22c>
1a0025f0:	4602      	mov	r2, r0
1a0025f2:	e78c      	b.n	1a00250e <__divdi3+0x1a6>
1a0025f4:	4613      	mov	r3, r2
1a0025f6:	e70a      	b.n	1a00240e <__divdi3+0xa6>
1a0025f8:	3b02      	subs	r3, #2
1a0025fa:	e757      	b.n	1a0024ac <__divdi3+0x144>
1a0025fc:	f1a8 0802 	sub.w	r8, r8, #2
1a002600:	442f      	add	r7, r5
1a002602:	e73f      	b.n	1a002484 <__divdi3+0x11c>

1a002604 <__udivdi3>:
1a002604:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002608:	2b00      	cmp	r3, #0
1a00260a:	d144      	bne.n	1a002696 <__udivdi3+0x92>
1a00260c:	428a      	cmp	r2, r1
1a00260e:	4615      	mov	r5, r2
1a002610:	4604      	mov	r4, r0
1a002612:	d94f      	bls.n	1a0026b4 <__udivdi3+0xb0>
1a002614:	fab2 f782 	clz	r7, r2
1a002618:	460e      	mov	r6, r1
1a00261a:	b14f      	cbz	r7, 1a002630 <__udivdi3+0x2c>
1a00261c:	f1c7 0320 	rsb	r3, r7, #32
1a002620:	40b9      	lsls	r1, r7
1a002622:	fa20 f603 	lsr.w	r6, r0, r3
1a002626:	fa02 f507 	lsl.w	r5, r2, r7
1a00262a:	430e      	orrs	r6, r1
1a00262c:	fa00 f407 	lsl.w	r4, r0, r7
1a002630:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002634:	0c23      	lsrs	r3, r4, #16
1a002636:	fbb6 f0fe 	udiv	r0, r6, lr
1a00263a:	b2af      	uxth	r7, r5
1a00263c:	fb0e 6110 	mls	r1, lr, r0, r6
1a002640:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a002644:	fb07 f100 	mul.w	r1, r7, r0
1a002648:	4299      	cmp	r1, r3
1a00264a:	d909      	bls.n	1a002660 <__udivdi3+0x5c>
1a00264c:	195b      	adds	r3, r3, r5
1a00264e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
1a002652:	f080 80ec 	bcs.w	1a00282e <__udivdi3+0x22a>
1a002656:	4299      	cmp	r1, r3
1a002658:	f240 80e9 	bls.w	1a00282e <__udivdi3+0x22a>
1a00265c:	3802      	subs	r0, #2
1a00265e:	442b      	add	r3, r5
1a002660:	1a5a      	subs	r2, r3, r1
1a002662:	b2a4      	uxth	r4, r4
1a002664:	fbb2 f3fe 	udiv	r3, r2, lr
1a002668:	fb0e 2213 	mls	r2, lr, r3, r2
1a00266c:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
1a002670:	fb07 f703 	mul.w	r7, r7, r3
1a002674:	4297      	cmp	r7, r2
1a002676:	d908      	bls.n	1a00268a <__udivdi3+0x86>
1a002678:	1952      	adds	r2, r2, r5
1a00267a:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
1a00267e:	f080 80d8 	bcs.w	1a002832 <__udivdi3+0x22e>
1a002682:	4297      	cmp	r7, r2
1a002684:	f240 80d5 	bls.w	1a002832 <__udivdi3+0x22e>
1a002688:	3b02      	subs	r3, #2
1a00268a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a00268e:	2600      	movs	r6, #0
1a002690:	4631      	mov	r1, r6
1a002692:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002696:	428b      	cmp	r3, r1
1a002698:	d847      	bhi.n	1a00272a <__udivdi3+0x126>
1a00269a:	fab3 f683 	clz	r6, r3
1a00269e:	2e00      	cmp	r6, #0
1a0026a0:	d148      	bne.n	1a002734 <__udivdi3+0x130>
1a0026a2:	428b      	cmp	r3, r1
1a0026a4:	d302      	bcc.n	1a0026ac <__udivdi3+0xa8>
1a0026a6:	4282      	cmp	r2, r0
1a0026a8:	f200 80cd 	bhi.w	1a002846 <__udivdi3+0x242>
1a0026ac:	2001      	movs	r0, #1
1a0026ae:	4631      	mov	r1, r6
1a0026b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0026b4:	b912      	cbnz	r2, 1a0026bc <__udivdi3+0xb8>
1a0026b6:	2501      	movs	r5, #1
1a0026b8:	fbb5 f5f2 	udiv	r5, r5, r2
1a0026bc:	fab5 f885 	clz	r8, r5
1a0026c0:	f1b8 0f00 	cmp.w	r8, #0
1a0026c4:	d177      	bne.n	1a0027b6 <__udivdi3+0x1b2>
1a0026c6:	1b4a      	subs	r2, r1, r5
1a0026c8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0026cc:	b2af      	uxth	r7, r5
1a0026ce:	2601      	movs	r6, #1
1a0026d0:	fbb2 f0fe 	udiv	r0, r2, lr
1a0026d4:	0c23      	lsrs	r3, r4, #16
1a0026d6:	fb0e 2110 	mls	r1, lr, r0, r2
1a0026da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
1a0026de:	fb07 f300 	mul.w	r3, r7, r0
1a0026e2:	428b      	cmp	r3, r1
1a0026e4:	d907      	bls.n	1a0026f6 <__udivdi3+0xf2>
1a0026e6:	1949      	adds	r1, r1, r5
1a0026e8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
1a0026ec:	d202      	bcs.n	1a0026f4 <__udivdi3+0xf0>
1a0026ee:	428b      	cmp	r3, r1
1a0026f0:	f200 80ba 	bhi.w	1a002868 <__udivdi3+0x264>
1a0026f4:	4610      	mov	r0, r2
1a0026f6:	1ac9      	subs	r1, r1, r3
1a0026f8:	b2a4      	uxth	r4, r4
1a0026fa:	fbb1 f3fe 	udiv	r3, r1, lr
1a0026fe:	fb0e 1113 	mls	r1, lr, r3, r1
1a002702:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
1a002706:	fb07 f703 	mul.w	r7, r7, r3
1a00270a:	42a7      	cmp	r7, r4
1a00270c:	d908      	bls.n	1a002720 <__udivdi3+0x11c>
1a00270e:	1964      	adds	r4, r4, r5
1a002710:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
1a002714:	f080 808f 	bcs.w	1a002836 <__udivdi3+0x232>
1a002718:	42a7      	cmp	r7, r4
1a00271a:	f240 808c 	bls.w	1a002836 <__udivdi3+0x232>
1a00271e:	3b02      	subs	r3, #2
1a002720:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a002724:	4631      	mov	r1, r6
1a002726:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00272a:	2600      	movs	r6, #0
1a00272c:	4630      	mov	r0, r6
1a00272e:	4631      	mov	r1, r6
1a002730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002734:	f1c6 0420 	rsb	r4, r6, #32
1a002738:	fa22 f504 	lsr.w	r5, r2, r4
1a00273c:	40b3      	lsls	r3, r6
1a00273e:	432b      	orrs	r3, r5
1a002740:	fa20 fc04 	lsr.w	ip, r0, r4
1a002744:	fa01 f706 	lsl.w	r7, r1, r6
1a002748:	fa21 f504 	lsr.w	r5, r1, r4
1a00274c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
1a002750:	ea4c 0707 	orr.w	r7, ip, r7
1a002754:	fbb5 f8fe 	udiv	r8, r5, lr
1a002758:	0c39      	lsrs	r1, r7, #16
1a00275a:	fb0e 5518 	mls	r5, lr, r8, r5
1a00275e:	fa1f fc83 	uxth.w	ip, r3
1a002762:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
1a002766:	fb0c f108 	mul.w	r1, ip, r8
1a00276a:	42a9      	cmp	r1, r5
1a00276c:	fa02 f206 	lsl.w	r2, r2, r6
1a002770:	d904      	bls.n	1a00277c <__udivdi3+0x178>
1a002772:	18ed      	adds	r5, r5, r3
1a002774:	f108 34ff 	add.w	r4, r8, #4294967295	; 0xffffffff
1a002778:	d367      	bcc.n	1a00284a <__udivdi3+0x246>
1a00277a:	46a0      	mov	r8, r4
1a00277c:	1a6d      	subs	r5, r5, r1
1a00277e:	b2bf      	uxth	r7, r7
1a002780:	fbb5 f4fe 	udiv	r4, r5, lr
1a002784:	fb0e 5514 	mls	r5, lr, r4, r5
1a002788:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
1a00278c:	fb0c fc04 	mul.w	ip, ip, r4
1a002790:	458c      	cmp	ip, r1
1a002792:	d904      	bls.n	1a00279e <__udivdi3+0x19a>
1a002794:	18c9      	adds	r1, r1, r3
1a002796:	f104 35ff 	add.w	r5, r4, #4294967295	; 0xffffffff
1a00279a:	d35c      	bcc.n	1a002856 <__udivdi3+0x252>
1a00279c:	462c      	mov	r4, r5
1a00279e:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
1a0027a2:	ebcc 0101 	rsb	r1, ip, r1
1a0027a6:	fba4 2302 	umull	r2, r3, r4, r2
1a0027aa:	4299      	cmp	r1, r3
1a0027ac:	d348      	bcc.n	1a002840 <__udivdi3+0x23c>
1a0027ae:	d044      	beq.n	1a00283a <__udivdi3+0x236>
1a0027b0:	4620      	mov	r0, r4
1a0027b2:	2600      	movs	r6, #0
1a0027b4:	e76c      	b.n	1a002690 <__udivdi3+0x8c>
1a0027b6:	f1c8 0420 	rsb	r4, r8, #32
1a0027ba:	fa01 f308 	lsl.w	r3, r1, r8
1a0027be:	fa05 f508 	lsl.w	r5, r5, r8
1a0027c2:	fa20 f704 	lsr.w	r7, r0, r4
1a0027c6:	40e1      	lsrs	r1, r4
1a0027c8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0027cc:	431f      	orrs	r7, r3
1a0027ce:	fbb1 f6fe 	udiv	r6, r1, lr
1a0027d2:	0c3a      	lsrs	r2, r7, #16
1a0027d4:	fb0e 1116 	mls	r1, lr, r6, r1
1a0027d8:	fa1f fc85 	uxth.w	ip, r5
1a0027dc:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
1a0027e0:	fb0c f206 	mul.w	r2, ip, r6
1a0027e4:	429a      	cmp	r2, r3
1a0027e6:	fa00 f408 	lsl.w	r4, r0, r8
1a0027ea:	d907      	bls.n	1a0027fc <__udivdi3+0x1f8>
1a0027ec:	195b      	adds	r3, r3, r5
1a0027ee:	f106 31ff 	add.w	r1, r6, #4294967295	; 0xffffffff
1a0027f2:	d237      	bcs.n	1a002864 <__udivdi3+0x260>
1a0027f4:	429a      	cmp	r2, r3
1a0027f6:	d935      	bls.n	1a002864 <__udivdi3+0x260>
1a0027f8:	3e02      	subs	r6, #2
1a0027fa:	442b      	add	r3, r5
1a0027fc:	1a9b      	subs	r3, r3, r2
1a0027fe:	b2bf      	uxth	r7, r7
1a002800:	fbb3 f0fe 	udiv	r0, r3, lr
1a002804:	fb0e 3310 	mls	r3, lr, r0, r3
1a002808:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
1a00280c:	fb0c f100 	mul.w	r1, ip, r0
1a002810:	4299      	cmp	r1, r3
1a002812:	d907      	bls.n	1a002824 <__udivdi3+0x220>
1a002814:	195b      	adds	r3, r3, r5
1a002816:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
1a00281a:	d221      	bcs.n	1a002860 <__udivdi3+0x25c>
1a00281c:	4299      	cmp	r1, r3
1a00281e:	d91f      	bls.n	1a002860 <__udivdi3+0x25c>
1a002820:	3802      	subs	r0, #2
1a002822:	442b      	add	r3, r5
1a002824:	1a5a      	subs	r2, r3, r1
1a002826:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
1a00282a:	4667      	mov	r7, ip
1a00282c:	e750      	b.n	1a0026d0 <__udivdi3+0xcc>
1a00282e:	4610      	mov	r0, r2
1a002830:	e716      	b.n	1a002660 <__udivdi3+0x5c>
1a002832:	460b      	mov	r3, r1
1a002834:	e729      	b.n	1a00268a <__udivdi3+0x86>
1a002836:	4613      	mov	r3, r2
1a002838:	e772      	b.n	1a002720 <__udivdi3+0x11c>
1a00283a:	40b0      	lsls	r0, r6
1a00283c:	4290      	cmp	r0, r2
1a00283e:	d2b7      	bcs.n	1a0027b0 <__udivdi3+0x1ac>
1a002840:	1e60      	subs	r0, r4, #1
1a002842:	2600      	movs	r6, #0
1a002844:	e724      	b.n	1a002690 <__udivdi3+0x8c>
1a002846:	4630      	mov	r0, r6
1a002848:	e722      	b.n	1a002690 <__udivdi3+0x8c>
1a00284a:	42a9      	cmp	r1, r5
1a00284c:	d995      	bls.n	1a00277a <__udivdi3+0x176>
1a00284e:	f1a8 0802 	sub.w	r8, r8, #2
1a002852:	441d      	add	r5, r3
1a002854:	e792      	b.n	1a00277c <__udivdi3+0x178>
1a002856:	458c      	cmp	ip, r1
1a002858:	d9a0      	bls.n	1a00279c <__udivdi3+0x198>
1a00285a:	3c02      	subs	r4, #2
1a00285c:	4419      	add	r1, r3
1a00285e:	e79e      	b.n	1a00279e <__udivdi3+0x19a>
1a002860:	4610      	mov	r0, r2
1a002862:	e7df      	b.n	1a002824 <__udivdi3+0x220>
1a002864:	460e      	mov	r6, r1
1a002866:	e7c9      	b.n	1a0027fc <__udivdi3+0x1f8>
1a002868:	3802      	subs	r0, #2
1a00286a:	4429      	add	r1, r5
1a00286c:	e743      	b.n	1a0026f6 <__udivdi3+0xf2>
1a00286e:	bf00      	nop

1a002870 <memcpy>:
1a002870:	b510      	push	{r4, lr}
1a002872:	1e43      	subs	r3, r0, #1
1a002874:	440a      	add	r2, r1
1a002876:	4291      	cmp	r1, r2
1a002878:	d004      	beq.n	1a002884 <memcpy+0x14>
1a00287a:	f811 4b01 	ldrb.w	r4, [r1], #1
1a00287e:	f803 4f01 	strb.w	r4, [r3, #1]!
1a002882:	e7f8      	b.n	1a002876 <memcpy+0x6>
1a002884:	bd10      	pop	{r4, pc}

1a002886 <memset>:
1a002886:	4402      	add	r2, r0
1a002888:	4603      	mov	r3, r0
1a00288a:	4293      	cmp	r3, r2
1a00288c:	d002      	beq.n	1a002894 <memset+0xe>
1a00288e:	f803 1b01 	strb.w	r1, [r3], #1
1a002892:	e7fa      	b.n	1a00288a <memset+0x4>
1a002894:	4770      	bx	lr
	...

1a002898 <gpioPinsConfig>:
1a002898:	0104 0200 0701 0005 0d03 0501 0100 0408     ................
1a0028a8:	0002 0202 0304 0200 0403 0000 0002 0407     ................
1a0028b8:	0300 030c 0402 0905 0103 0504 0208 0403     ................
1a0028c8:	0305 0402 0504 0604 000c 0802 0b06 0300     ................
1a0028d8:	0607 0009 0503 0706 0504 060f 0004 0303     ................
1a0028e8:	0404 0200 0404 0005 0502 0604 0200 0406     ................
1a0028f8:	0408 0c05 0a04 0504 010e 0003 0a00 1401     ................
1a002908:	0000 010f 0012 0d00 1101 0000 010c 0010     ................
1a002918:	0300 0707 0300 000f 0001 0100 0000 0000     ................
1a002928:	0600 000a 0603 0806 0504 0610 0005 0403     ................
1a002938:	0106 0300 0400 0409 0d05 0401 0000 010b     ................
1a002948:	000f 0200 0001 0000 0104 0001 0800 0201     ................
1a002958:	0000 0109 0006 0901 0002 0504 0200 0401     ................
1a002968:	0105 0202 0504 0202 000a 0e00 0b02 0100     ................
1a002978:	020b 000c 0c01 0004 0200 0400 0001 0102     ................
1a002988:	0204 0200 0402 0003 0302 0307 0300 070b     ................
1a002998:	0004 0c03 0507 0300 070d 0006 0e03 0102     ................
1a0029a8:	0504 0401 0006 0602 0504 0200 0405 0004     ................
1a0029b8:	0402 0804 0504 040c 0409 0d05 0a04 0504     ................
1a0029c8:	010e 0005 0801 0000                         ........

1a0029d0 <timer_sd>:
1a0029d0:	4000 4008 0020 0000 000c 0000 5000 4008     .@.@ ........P.@
1a0029e0:	0021 0000 000d 0000 3000 400c 0022 0000     !........0.@"...
1a0029f0:	000e 0000 4000 400c 0023 0000 000f 0000     .....@.@#.......

1a002a00 <gpioLEDBits>:
1a002a00:	0e00 0b01 0c01 0005 0105 0205 6000 1237     .............`7.
1a002a10:	5634 0000                                   4V..

1a002a14 <OscRateIn>:
1a002a14:	1b00 00b7                                   ....

1a002a18 <ExtRateIn>:
1a002a18:	0000 0000                                   ....

1a002a1c <pinmuxing>:
1a002a1c:	0a02 0040 0b02 0040 0c02 0040 0002 0044     ..@...@...@...D.
1a002a2c:	0102 0044 0202 0044 0302 0052 0402 0052     ..D...D...R...R.
1a002a3c:	0509 0052 0609 0057 0206 0057 0001 0050     ..R...W...W...P.
1a002a4c:	0101 0050 0201 0050 0601 0050 0f01 00f3     ..P...P...P.....
1a002a5c:	1001 00f7 1101 00f3 1201 00b3 1301 00f0     ................
1a002a6c:	1401 00b3 0707 00b6 0000 00f2 0100 00b6     ................

1a002a7c <InitClkStates>:
1a002a7c:	0308 0001 0307 0001 0f01 0101               ............

1a002a88 <usbPLLSetup>:
1a002a88:	601d 0000 7ffa 0616 0000 0000 0000 0000     .`..............
1a002a98:	3800 1c9c                                   .8..

1a002a9c <periph_to_base>:
1a002a9c:	0000 0005 000a 0020 0024 0009 0040 0040     ...... .$...@.@.
1a002aac:	0005 0060 00a6 0004 00c0 00c3 0002 00e0     ..`.............
1a002abc:	00e0 0001 0100 0100 0003 0120 0120 0006     .......... . ...
1a002acc:	0140 0140 000c 0142 0142 0019 0162 0162     @.@...B.B...b.b.
1a002adc:	0013 0182 0182 0012 01a2 01a2 0011 01c2     ................
1a002aec:	01c2 0010 01e2 01e2 000f 0202 0202 000e     ................
1a002afc:	0222 0222 000d 0223 0223 001c 0201 0804     "."...#.#.......
1a002b0c:	0f03 0f0f 00ff 0000                         ........

1a002b14 <InitClkStates>:
1a002b14:	0100 0001 0909 0001 090a 0001 0701 0101     ................
1a002b24:	0902 0001 0906 0001 090c 0101 090d 0001     ................
1a002b34:	090e 0001 090f 0001 0910 0001 0911 0001     ................
1a002b44:	0912 0001 0913 0001 1114 0001 1119 0001     ................
1a002b54:	111a 0001 111b 0001                         ........

1a002b5c <UART_PClock>:
1a002b5c:	0081 0082 00a1 00a2                         ........

1a002b64 <UART_BClock>:
1a002b64:	01c2 01a2 0182 0162                         ......b.
