# Connectives

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006172428324.png" alt="image-20211006172428324" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006172834972.png" alt="image-20211006172834972" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006172841764.png" alt="image-20211006172841764" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006173112641.png" alt="image-20211006173112641" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006173242114.png" alt="image-20211006173242114" style="zoom:50%;" />

# Adequate set of connectives

> <u>Definition</u>: Any set of connectives with the capability to express any truth table is said to be adequate.

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006173415726.png" alt="image-20211006173415726" style="zoom:50%;" />

> <u>Definition equivalent</u>: A set $S$ of connectives is called **adequate** iff any n-ary connective can be defined in terms of the connectives in $S$.

> <u>Theorem</u>: The set $S_0 = \{\neg, \and, \or\}$ is an adequate set of connectives.

$proof.$ 

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006173657646.png" alt="image-20211006173657646" style="zoom:50%;" />

## Proving adequacy of a connective set S

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006174430083.png" alt="image-20211006174430083" style="zoom:50%;" />

## Example

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006174612794.png" alt="image-20211006174612794" style="zoom:50%;" />

# Peirce Arrow

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006174831810.png" alt="image-20211006174831810" style="zoom:50%;" />

## Proof that Peirce arrow is adequate

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006174925637.png" alt="image-20211006174925637" style="zoom:50%;" />

## Proof that Sheffer stroke is adequate

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006175121096.png" alt="image-20211006175121096" style="zoom:50%;" />

# Proving inadequacy

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006175252297.png" alt="image-20211006175252297" style="zoom:50%;" />

# A ternary connective

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006175459655.png" alt="image-20211006175459655" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006175525743.png" alt="image-20211006175525743" style="zoom:50%;" />

# Boolean algebra and logic circuits

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006175600491.png" alt="image-20211006175600491" style="zoom:50%;" />

## Definition: Boolean Algebra

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006175701318.png" alt="image-20211006175701318" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006180003112.png" alt="image-20211006180003112" style="zoom:50%;" />

## Boolean algebra properties

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006181801156.png" alt="image-20211006181801156" style="zoom:50%;" />

## Boolean algebra and computers

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006181948155.png" alt="image-20211006181948155" style="zoom:50%;" />

## The transistor (switch)

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006182226501.png" alt="image-20211006182226501" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006182240226.png" alt="image-20211006182240226" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006182317695.png" alt="image-20211006182317695" style="zoom:50%;" />

### How it works

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006182359250.png" alt="image-20211006182359250" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006182545469.png" alt="image-20211006182545469" style="zoom:50%;" />

## Binary computers

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006182621759.png" alt="image-20211006182621759" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006182708628.png" alt="image-20211006182708628" style="zoom:50%;" />

# Basic Logic Gates



## The Inverter (NOT)

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006182839473.png" alt="image-20211006182839473" style="zoom:50%;" />

## The Negation of OR (NOR)

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006183051069.png" alt="image-20211006183051069" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006183201667.png" alt="image-20211006183201667" style="zoom:50%;" />

## The OR gate

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006183237876.png" alt="image-20211006183237876" style="zoom:50%;" />

## The Negation of AND (NAND)

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006183303366.png" alt="image-20211006183303366" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006183642077.png" alt="image-20211006183642077" style="zoom:50%;" />

## The AND gate

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006183658261.png" alt="image-20211006183658261" style="zoom:50%;" />

# Circuit

## Circuit notations and conventions

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006184006269.png" alt="image-20211006184006269" style="zoom:50%;" />

## Non-standard gates: Toffoli gate

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006184039629.png" alt="image-20211006184039629" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006184155716.png" alt="image-20211006184155716" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006184432962.png" alt="image-20211006184432962" style="zoom:50%;" />

## Examples

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006184503622.png" alt="image-20211006184503622" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006184650913.png" alt="image-20211006184650913" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006184740277.png" alt="image-20211006184740277" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006184802730.png" alt="image-20211006184802730" style="zoom:50%;" />

## Depict a circuit

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006185031255.png" alt="image-20211006185031255" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006185139144.png" alt="image-20211006185139144" style="zoom:50%;" />

## Design a circuit

### Example 1

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006185251162.png" alt="image-20211006185251162" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006185332882.png" alt="image-20211006185332882" style="zoom:50%;" />

### Example 2

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006185403880.png" alt="image-20211006185403880" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006185555730.png" alt="image-20211006185555730" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006185608183.png" alt="image-20211006185608183" style="zoom:50%;" />

## Adders

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006185735693.png" alt="image-20211006185735693" style="zoom:50%;" />

### The truth table for the half-adder

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006190044080.png" alt="image-20211006190044080" style="zoom:50%;" />

### Circuit for half-adder

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006190156812.png" alt="image-20211006190156812" style="zoom:50%;" />

### The full-adder

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006190348146.png" alt="image-20211006190348146" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006190434397.png" alt="image-20211006190434397" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006190502998.png" alt="image-20211006190502998" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006190541283.png" alt="image-20211006190541283" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006190728925.png" alt="image-20211006190728925" style="zoom:50%;" />

## Circuit minimization through formula simplification

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006190840778.png" alt="image-20211006190840778" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006190850739.png" alt="image-20211006190850739" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006190931683.png" alt="image-20211006190931683" style="zoom:50%;" />

## Analyzing and simplifiying code through logic formula simplification

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006191049723.png" alt="image-20211006191049723" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006191058684.png" alt="image-20211006191058684" style="zoom:50%;" />

<img src="D:\dev\AllNote\.mdnote\assets\image-20211006191148007.png" alt="image-20211006191148007" style="zoom:50%;" />
