INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:58:51 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : mvt_float
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.888ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 2.353ns (42.207%)  route 3.222ns (57.793%))
  Logic Levels:           23  (CARRY4=13 LUT2=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2287, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X51Y47         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf0/operator/sigProdExt_c2_reg[20]/Q
                         net (fo=1, routed)           0.428     1.152    mulf0/operator/sigProdExt_c2[20]
    SLICE_X50Y48         LUT6 (Prop_lut6_I0_O)        0.043     1.195 r  mulf0/operator/newY_c1[4]_i_10/O
                         net (fo=1, routed)           0.098     1.293    mulf0/operator/newY_c1[4]_i_10_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I3_O)        0.043     1.336 r  mulf0/operator/newY_c1[4]_i_6/O
                         net (fo=1, routed)           0.189     1.525    mulf0/operator/newY_c1[4]_i_6_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I1_O)        0.043     1.568 r  mulf0/operator/newY_c1[4]_i_5/O
                         net (fo=1, routed)           0.000     1.568    mulf0/operator/RoundingAdder/S[0]
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.819 r  mulf0/operator/RoundingAdder/newY_c1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.819    mulf0/operator/RoundingAdder/newY_c1_reg[4]_i_4_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.868 r  mulf0/operator/RoundingAdder/newY_c1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.001     1.869    mulf0/operator/RoundingAdder/newY_c1_reg[8]_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.918 r  mulf0/operator/RoundingAdder/newY_c1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.918    mulf0/operator/RoundingAdder/newY_c1_reg[12]_i_4_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.967 r  mulf0/operator/RoundingAdder/newY_c1_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.967    mulf0/operator/RoundingAdder/newY_c1_reg[16]_i_4_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.016 r  mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.016    mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_4_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.065 r  mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.065    mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_2_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.210 f  mulf0/operator/RoundingAdder/expX_c1_reg[4]_i_2/O[3]
                         net (fo=6, routed)           0.367     2.577    mulf0/operator/RoundingAdder/ip_result__0[27]
    SLICE_X50Y54         LUT4 (Prop_lut4_I1_O)        0.120     2.697 f  mulf0/operator/RoundingAdder/newY_c1[22]_i_13/O
                         net (fo=1, routed)           0.249     2.946    mulf0/operator/RoundingAdder/newY_c1[22]_i_13_n_0
    SLICE_X52Y54         LUT5 (Prop_lut5_I4_O)        0.043     2.989 f  mulf0/operator/RoundingAdder/newY_c1[22]_i_11/O
                         net (fo=33, routed)          0.266     3.256    mulf0/operator/RoundingAdder/newY_c1[22]_i_11_n_0
    SLICE_X53Y54         LUT5 (Prop_lut5_I4_O)        0.043     3.299 r  mulf0/operator/RoundingAdder/newY_c1[22]_i_9/O
                         net (fo=3, routed)           0.216     3.515    mulf0/operator/RoundingAdder/newY_c1[22]_i_9_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I1_O)        0.043     3.558 r  mulf0/operator/RoundingAdder/newY_c1[0]_i_3/O
                         net (fo=25, routed)          0.268     3.826    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/sfracX1__0
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.043     3.869 r  mulf0/operator/RoundingAdder/newY_c1[8]_i_3/O
                         net (fo=4, routed)           0.344     4.213    buffer4/control/excExpFracY_c0[7]
    SLICE_X54Y54         LUT6 (Prop_lut6_I0_O)        0.043     4.256 r  buffer4/control/ltOp_carry__0_i_4/O
                         net (fo=1, routed)           0.355     4.611    addf0/operator/ltOp_carry__1_0[0]
    SLICE_X48Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     4.873 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.873    addf0/operator/ltOp_carry__0_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.922 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.922    addf0/operator/ltOp_carry__1_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.971 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.971    addf0/operator/ltOp_carry__2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.098 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.342     5.440    mulf0/operator/RoundingAdder/CO[0]
    SLICE_X46Y57         LUT2 (Prop_lut2_I0_O)        0.130     5.570 r  mulf0/operator/RoundingAdder/i__carry_i_4/O
                         net (fo=1, routed)           0.097     5.668    addf0/operator/expDiff_c1_reg[3]_0[0]
    SLICE_X47Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.930 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.930    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.083 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     6.083    addf0/operator/expDiff_c0[5]
    SLICE_X47Y58         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=2287, unset)         0.483     3.183    addf0/operator/clk
    SLICE_X47Y58         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X47Y58         FDRE (Setup_fdre_C_D)        0.048     3.195    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                 -2.888    




