{
    "1610768384": {
        "name": "SYSCLK_CONF",
        "address": 1610768384,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_SYSCLK_CONF_REG",
        "fields": [
            {
                "name": "PRE_DIV_CNT",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "reg_pre_div_cnt"
            },
            {
                "name": "CLK_320M_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "reg_clk_320m_en"
            },
            {
                "name": "CLK_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "reg_clk_en"
            },
            {
                "name": "RST_TICK_CNT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "reg_rst_tick_cnt"
            }
        ]
    },
    "1610768388": {
        "name": "TICK_CONF",
        "address": 1610768388,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_TICK_CONF_REG",
        "fields": [
            {
                "name": "XTAL_TICK_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "reg_xtal_tick_num"
            },
            {
                "name": "CK8M_TICK_NUM",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "reg_ck8m_tick_num"
            },
            {
                "name": "TICK_ENABLE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "reg_tick_enable"
            }
        ]
    },
    "1610768392": {
        "name": "CLK_OUT_EN",
        "address": 1610768392,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_CLK_OUT_EN_REG",
        "fields": [
            {
                "name": "CLK20_OEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_clk20_oen"
            },
            {
                "name": "CLK22_OEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reg_clk22_oen"
            },
            {
                "name": "CLK44_OEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "reg_clk44_oen"
            },
            {
                "name": "CLK_BB_OEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "reg_clk_bb_oen"
            },
            {
                "name": "CLK80_OEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "reg_clk80_oen"
            },
            {
                "name": "CLK160_OEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "reg_clk160_oen"
            },
            {
                "name": "CLK_320M_OEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "reg_clk_320m_oen"
            },
            {
                "name": "CLK_ADC_INF_OEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "reg_clk_adc_inf_oen"
            },
            {
                "name": "CLK_DAC_CPU_OEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "reg_clk_dac_cpu_oen"
            },
            {
                "name": "CLK40X_BB_OEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "reg_clk40x_bb_oen"
            },
            {
                "name": "CLK_XTAL_OEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "reg_clk_xtal_oen"
            }
        ]
    },
    "1610768396": {
        "name": "WIFI_BB_CFG",
        "address": 1610768396,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_WIFI_BB_CFG_REG",
        "fields": [
            {
                "name": "WIFI_BB_CFG",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reg_wifi_bb_cfg"
            }
        ]
    },
    "1610768400": {
        "name": "WIFI_BB_CFG_2",
        "address": 1610768400,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_WIFI_BB_CFG_2_REG",
        "fields": [
            {
                "name": "WIFI_BB_CFG_2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reg_wifi_bb_cfg_2"
            }
        ]
    },
    "1610768404": {
        "name": "WIFI_CLK_EN",
        "address": 1610768404,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_WIFI_CLK_EN_REG",
        "fields": [
            {
                "name": "WIFI_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reg_wifi_clk_en"
            }
        ]
    },
    "1610768408": {
        "name": "WIFI_RST_EN",
        "address": 1610768408,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_WIFI_RST_EN_REG",
        "fields": [
            {
                "name": "WIFI_RST",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reg_wifi_rst"
            }
        ]
    },
    "1610768412": {
        "name": "HOST_INF_SEL",
        "address": 1610768412,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_HOST_INF_SEL_REG",
        "fields": [
            {
                "name": "PERI_IO_SWAP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "reg_peri_io_swap"
            }
        ]
    },
    "1610768416": {
        "name": "EXT_MEM_PMS_LOCK",
        "address": 1610768416,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_EXT_MEM_PMS_LOCK_REG",
        "fields": [
            {
                "name": "EXT_MEM_PMS_LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_ext_mem_pms_lock"
            }
        ]
    },
    "1610768424": {
        "name": "FLASH_ACE0_ATTR",
        "address": 1610768424,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_FLASH_ACE0_ATTR_REG",
        "fields": [
            {
                "name": "FLASH_ACE0_ATTR",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "reg_flash_ace0_attr"
            }
        ]
    },
    "1610768428": {
        "name": "FLASH_ACE1_ATTR",
        "address": 1610768428,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_FLASH_ACE1_ATTR_REG",
        "fields": [
            {
                "name": "FLASH_ACE1_ATTR",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "reg_flash_ace1_attr"
            }
        ]
    },
    "1610768432": {
        "name": "FLASH_ACE2_ATTR",
        "address": 1610768432,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_FLASH_ACE2_ATTR_REG",
        "fields": [
            {
                "name": "FLASH_ACE2_ATTR",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "reg_flash_ace2_attr"
            }
        ]
    },
    "1610768436": {
        "name": "FLASH_ACE3_ATTR",
        "address": 1610768436,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_FLASH_ACE3_ATTR_REG",
        "fields": [
            {
                "name": "FLASH_ACE3_ATTR",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "reg_flash_ace3_attr"
            }
        ]
    },
    "1610768440": {
        "name": "FLASH_ACE0_ADDR",
        "address": 1610768440,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_FLASH_ACE0_ADDR_REG",
        "fields": [
            {
                "name": "S",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reg_flash_ace0_addr_s"
            }
        ]
    },
    "1610768444": {
        "name": "FLASH_ACE1_ADDR",
        "address": 1610768444,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_FLASH_ACE1_ADDR_REG",
        "fields": [
            {
                "name": "S",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reg_flash_ace1_addr_s"
            }
        ]
    },
    "1610768448": {
        "name": "FLASH_ACE2_ADDR",
        "address": 1610768448,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_FLASH_ACE2_ADDR_REG",
        "fields": [
            {
                "name": "S",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reg_flash_ace2_addr_s"
            }
        ]
    },
    "1610768452": {
        "name": "FLASH_ACE3_ADDR",
        "address": 1610768452,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_FLASH_ACE3_ADDR_REG",
        "fields": [
            {
                "name": "S",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reg_flash_ace3_addr_s"
            }
        ]
    },
    "1610768456": {
        "name": "FLASH_ACE0_SIZE",
        "address": 1610768456,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_FLASH_ACE0_SIZE_REG",
        "fields": [
            {
                "name": "FLASH_ACE0_SIZE",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "reg_flash_ace0_size"
            }
        ]
    },
    "1610768460": {
        "name": "FLASH_ACE1_SIZE",
        "address": 1610768460,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_FLASH_ACE1_SIZE_REG",
        "fields": [
            {
                "name": "FLASH_ACE1_SIZE",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "reg_flash_ace1_size"
            }
        ]
    },
    "1610768464": {
        "name": "FLASH_ACE2_SIZE",
        "address": 1610768464,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_FLASH_ACE2_SIZE_REG",
        "fields": [
            {
                "name": "FLASH_ACE2_SIZE",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "reg_flash_ace2_size"
            }
        ]
    },
    "1610768468": {
        "name": "FLASH_ACE3_SIZE",
        "address": 1610768468,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_FLASH_ACE3_SIZE_REG",
        "fields": [
            {
                "name": "FLASH_ACE3_SIZE",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "reg_flash_ace3_size"
            }
        ]
    },
    "1610768520": {
        "name": "SPI_MEM_PMS_CTRL",
        "address": 1610768520,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_SPI_MEM_PMS_CTRL_REG",
        "fields": [
            {
                "name": "SPI_MEM_REJECT_INT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_spi_mem_reject_int"
            },
            {
                "name": "SPI_MEM_REJECT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reg_spi_mem_reject_clr"
            },
            {
                "name": "SPI_MEM_REJECT_CDE",
                "bitOffset": 2,
                "bitWidth": 5,
                "desc": "reg_spi_mem_reject_cde"
            }
        ]
    },
    "1610768524": {
        "name": "SPI_MEM_REJECT_ADDR",
        "address": 1610768524,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_SPI_MEM_REJECT_ADDR_REG",
        "fields": [
            {
                "name": "SPI_MEM_REJECT_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reg_spi_mem_reject_addr"
            }
        ]
    },
    "1610768528": {
        "name": "SDIO_CTRL",
        "address": 1610768528,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_SDIO_CTRL_REG",
        "fields": [
            {
                "name": "SDIO_WIN_ACCESS_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_sdio_win_access_en"
            }
        ]
    },
    "1610768532": {
        "name": "REDCY_SIG0",
        "address": 1610768532,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_REDCY_SIG0_REG_REG",
        "fields": [
            {
                "name": "REDCY_SIG0",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "reg_redcy_sig0"
            },
            {
                "name": "REDCY_ANDOR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "reg_redcy_andor"
            }
        ]
    },
    "1610768536": {
        "name": "REDCY_SIG1",
        "address": 1610768536,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_REDCY_SIG1_REG_REG",
        "fields": [
            {
                "name": "REDCY_SIG1",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "reg_redcy_sig1"
            },
            {
                "name": "REDCY_NANDOR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "reg_redcy_nandor"
            }
        ]
    },
    "1610768540": {
        "name": "FRONT_END_MEM_PD",
        "address": 1610768540,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_FRONT_END_MEM_PD_REG",
        "fields": [
            {
                "name": "AGC_MEM_FORCE_PU",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_agc_mem_force_pu"
            },
            {
                "name": "AGC_MEM_FORCE_PD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reg_agc_mem_force_pd"
            },
            {
                "name": "PBUS_MEM_FORCE_PU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "reg_pbus_mem_force_pu"
            },
            {
                "name": "PBUS_MEM_FORCE_PD",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "reg_pbus_mem_force_pd"
            },
            {
                "name": "DC_MEM_FORCE_PU",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "reg_dc_mem_force_pu"
            },
            {
                "name": "DC_MEM_FORCE_PD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "reg_dc_mem_force_pd"
            },
            {
                "name": "FREQ_MEM_FORCE_PU",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "reg_freq_mem_force_pu"
            },
            {
                "name": "FREQ_MEM_FORCE_PD",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "reg_freq_mem_force_pd"
            }
        ]
    },
    "1610768544": {
        "name": "RETENTION_CTRL",
        "address": 1610768544,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_RETENTION_CTRL_REG",
        "fields": [
            {
                "name": "RETENTION_LINK_ADDR",
                "bitOffset": 0,
                "bitWidth": 27,
                "desc": "reg_retention_link_addr"
            },
            {
                "name": "NOBYPASS_CPU_ISO_RST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "reg_nobypass_cpu_iso_rst"
            }
        ]
    },
    "1610768548": {
        "name": "CLKGATE_FORCE_ON",
        "address": 1610768548,
        "size": 32,
        "access": "",
        "desc": "Memory power configuration registers",
        "fields": [
            {
                "name": "ROM_CLKGATE_FORCE_ON",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Set the bit to 1 to force rom always have clock, for low power can clear to 0 then only when have access the rom have clock"
            },
            {
                "name": "SRAM_CLKGATE_FORCE_ON",
                "bitOffset": 3,
                "bitWidth": 4,
                "desc": "Set the bit to 1 to force sram always have clock, for low power can clear to 0 then only when have access the sram have clock"
            }
        ]
    },
    "1610768552": {
        "name": "MEM_POWER_DOWN",
        "address": 1610768552,
        "size": 32,
        "access": "",
        "desc": "Memory power configuration registers",
        "fields": [
            {
                "name": "ROM_POWER_DOWN",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Set 1 to let rom power down"
            },
            {
                "name": "SRAM_POWER_DOWN",
                "bitOffset": 3,
                "bitWidth": 4,
                "desc": "Set 1 to let sram power down"
            }
        ]
    },
    "1610768556": {
        "name": "MEM_POWER_UP",
        "address": 1610768556,
        "size": 32,
        "access": "",
        "desc": "Memory power configuration registers",
        "fields": [
            {
                "name": "ROM_POWER_UP",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Set 1 to let rom power up"
            },
            {
                "name": "SRAM_POWER_UP",
                "bitOffset": 3,
                "bitWidth": 4,
                "desc": "Set 1 to let sram power up"
            }
        ]
    },
    "1610768560": {
        "name": "RND_DATA",
        "address": 1610768560,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_RND_DATA_REG",
        "fields": [
            {
                "name": "RND_DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reg_rnd_data"
            }
        ]
    },
    "1610768564": {
        "name": "PERI_BACKUP_CONFIG",
        "address": 1610768564,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_PERI_BACKUP_CONFIG_REG_REG",
        "fields": [
            {
                "name": "PERI_BACKUP_FLOW_ERR",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "reg_peri_backup_flow_err"
            },
            {
                "name": "PERI_BACKUP_BURST_LIMIT",
                "bitOffset": 4,
                "bitWidth": 5,
                "desc": "reg_peri_backup_burst_limit"
            },
            {
                "name": "PERI_BACKUP_TOUT_THRES",
                "bitOffset": 9,
                "bitWidth": 10,
                "desc": "reg_peri_backup_tout_thres"
            },
            {
                "name": "PERI_BACKUP_SIZE",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "reg_peri_backup_size"
            },
            {
                "name": "PERI_BACKUP_START",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "reg_peri_backup_start"
            },
            {
                "name": "PERI_BACKUP_TO_MEM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "reg_peri_backup_to_mem"
            },
            {
                "name": "PERI_BACKUP_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "reg_peri_backup_ena"
            }
        ]
    },
    "1610768568": {
        "name": "PERI_BACKUP_APB_ADDR",
        "address": 1610768568,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_PERI_BACKUP_APB_ADDR_REG_REG",
        "fields": [
            {
                "name": "BACKUP_APB_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reg_backup_apb_start_addr"
            }
        ]
    },
    "1610768572": {
        "name": "PERI_BACKUP_MEM_ADDR",
        "address": 1610768572,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_PERI_BACKUP_MEM_ADDR_REG_REG",
        "fields": [
            {
                "name": "BACKUP_MEM_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reg_backup_mem_start_addr"
            }
        ]
    },
    "1610768576": {
        "name": "PERI_BACKUP_INT_RAW",
        "address": 1610768576,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_PERI_BACKUP_INT_RAW_REG",
        "fields": [
            {
                "name": "PERI_BACKUP_DONE_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_peri_backup_done_int_raw"
            },
            {
                "name": "PERI_BACKUP_ERR_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reg_peri_backup_err_int_raw"
            }
        ]
    },
    "1610768580": {
        "name": "PERI_BACKUP_INT_ST",
        "address": 1610768580,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_PERI_BACKUP_INT_ST_REG",
        "fields": [
            {
                "name": "PERI_BACKUP_DONE_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_peri_backup_done_int_st"
            },
            {
                "name": "PERI_BACKUP_ERR_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reg_peri_backup_err_int_st"
            }
        ]
    },
    "1610768584": {
        "name": "PERI_BACKUP_INT_ENA",
        "address": 1610768584,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_PERI_BACKUP_INT_ENA_REG",
        "fields": [
            {
                "name": "PERI_BACKUP_DONE_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_peri_backup_done_int_ena"
            },
            {
                "name": "PERI_BACKUP_ERR_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reg_peri_backup_err_int_ena"
            }
        ]
    },
    "1610768592": {
        "name": "PERI_BACKUP_INT_CLR",
        "address": 1610768592,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_PERI_BACKUP_INT_CLR_REG",
        "fields": [
            {
                "name": "PERI_BACKUP_DONE_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_peri_backup_done_int_clr"
            },
            {
                "name": "PERI_BACKUP_ERR_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reg_peri_backup_err_int_clr"
            }
        ]
    },
    "1610769404": {
        "name": "DATE",
        "address": 1610769404,
        "size": 32,
        "access": "",
        "desc": "APB_CTRL_DATE_REG",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "reg_dateVersion control"
            }
        ]
    },
    "1610874880": {
        "name": "CTRL",
        "address": 1610874880,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SARADC_START_FORCE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "SARADC_START",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "SARADC_SAR_CLK_GATED",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "SARADC_SAR_CLK_DIV",
                "bitOffset": 7,
                "bitWidth": 8,
                "desc": "SAR clock divider"
            },
            {
                "name": "SARADC_SAR_PATT_LEN",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "0 ~ 15 means length 1 ~ 16"
            },
            {
                "name": "SARADC_SAR_PATT_P_CLEAR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "clear the pointer of pattern table for DIG ADC1 CTRL"
            },
            {
                "name": "SARADC_XPD_SAR_FORCE",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "force option to xpd sar blocks"
            },
            {
                "name": "SARADC_WAIT_ARB_CYCLE",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "wait arbit signal stable after sar_done"
            }
        ]
    },
    "1610874884": {
        "name": "CTRL2",
        "address": 1610874884,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SARADC_MEAS_NUM_LIMIT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "SARADC_MAX_MEAS_NUM",
                "bitOffset": 1,
                "bitWidth": 8,
                "desc": "max conversion number"
            },
            {
                "name": "SARADC_SAR1_INV",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: data to DIG ADC1 CTRL is inverted, otherwise not"
            },
            {
                "name": "SARADC_SAR2_INV",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "1: data to DIG ADC2 CTRL is inverted, otherwise not"
            },
            {
                "name": "SARADC_TIMER_TARGET",
                "bitOffset": 12,
                "bitWidth": 12,
                "desc": "to set saradc timer target"
            },
            {
                "name": "SARADC_TIMER_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "to enable saradc timer trigger"
            }
        ]
    },
    "1610874888": {
        "name": "FILTER_CTRL1",
        "address": 1610874888,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "FILTER_FACTOR1",
                "bitOffset": 26,
                "bitWidth": 3,
                "desc": "Need add description"
            },
            {
                "name": "FILTER_FACTOR0",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "Need add description"
            }
        ]
    },
    "1610874892": {
        "name": "FSM_WAIT",
        "address": 1610874892,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SARADC_XPD_WAIT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Need add description"
            },
            {
                "name": "SARADC_RSTB_WAIT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Need add description"
            },
            {
                "name": "SARADC_STANDBY_WAIT",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Need add description"
            }
        ]
    },
    "1610874896": {
        "name": "SAR1_STATUS",
        "address": 1610874896,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SARADC_SAR1_STATUS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add description"
            }
        ]
    },
    "1610874900": {
        "name": "SAR2_STATUS",
        "address": 1610874900,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SARADC_SAR2_STATUS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add description"
            }
        ]
    },
    "1610874904": {
        "name": "SAR_PATT_TAB1",
        "address": 1610874904,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SARADC_SAR_PATT_TAB1",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "item 0 ~ 3 for pattern table 1 (each item one byte)"
            }
        ]
    },
    "1610874908": {
        "name": "SAR_PATT_TAB2",
        "address": 1610874908,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SARADC_SAR_PATT_TAB2",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Item 4 ~ 7 for pattern table 1 (each item one byte)"
            }
        ]
    },
    "1610874912": {
        "name": "ONETIME_SAMPLE",
        "address": 1610874912,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SARADC_ONETIME_ATTEN",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Need add description"
            },
            {
                "name": "SARADC_ONETIME_CHANNEL",
                "bitOffset": 25,
                "bitWidth": 4,
                "desc": "Need add description"
            },
            {
                "name": "SARADC_ONETIME_START",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "SARADC2_ONETIME_SAMPLE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "SARADC1_ONETIME_SAMPLE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1610874916": {
        "name": "APB_ADC_ARB_CTRL",
        "address": 1610874916,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "ADC_ARB_APB_FORCE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "adc2 arbiter force to enableapb controller"
            },
            {
                "name": "ADC_ARB_RTC_FORCE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "adc2 arbiter force to enable rtc controller"
            },
            {
                "name": "ADC_ARB_WIFI_FORCE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "adc2 arbiter force to enable wifi controller"
            },
            {
                "name": "ADC_ARB_GRANT_FORCE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "adc2 arbiter force grant"
            },
            {
                "name": "ADC_ARB_APB_PRIORITY",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Set adc2 arbiterapb priority"
            },
            {
                "name": "ADC_ARB_RTC_PRIORITY",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Set adc2 arbiter rtc priority"
            },
            {
                "name": "ADC_ARB_WIFI_PRIORITY",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Set adc2 arbiter wifi priority"
            },
            {
                "name": "ADC_ARB_FIX_PRIORITY",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "adc2 arbiter uses fixed priority"
            }
        ]
    },
    "1610874920": {
        "name": "FILTER_CTRL0",
        "address": 1610874920,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "FILTER_CHANNEL1",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "Need add description"
            },
            {
                "name": "FILTER_CHANNEL0",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "apb_adc1_filter_factor"
            },
            {
                "name": "FILTER_RESET",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "enable apb_adc1_filter"
            }
        ]
    },
    "1610874924": {
        "name": "SAR1DATA_STATUS",
        "address": 1610874924,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "APB_SARADC1_DATA",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "Need add description"
            }
        ]
    },
    "1610874928": {
        "name": "SAR2DATA_STATUS",
        "address": 1610874928,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "APB_SARADC2_DATA",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "Need add description"
            }
        ]
    },
    "1610874932": {
        "name": "THRES0_CTRL",
        "address": 1610874932,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "THRES0_CHANNEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            },
            {
                "name": "THRES0_HIGH",
                "bitOffset": 5,
                "bitWidth": 13,
                "desc": "saradc1's thres0 monitor thres"
            },
            {
                "name": "THRES0_LOW",
                "bitOffset": 18,
                "bitWidth": 13,
                "desc": "saradc1's thres0 monitor thres"
            }
        ]
    },
    "1610874936": {
        "name": "THRES1_CTRL",
        "address": 1610874936,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "THRES1_CHANNEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            },
            {
                "name": "THRES1_HIGH",
                "bitOffset": 5,
                "bitWidth": 13,
                "desc": "saradc1's thres0 monitor thres"
            },
            {
                "name": "THRES1_LOW",
                "bitOffset": 18,
                "bitWidth": 13,
                "desc": "saradc1's thres0 monitor thres"
            }
        ]
    },
    "1610874940": {
        "name": "THRES_CTRL",
        "address": 1610874940,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "THRES_ALL_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "THRES3_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "THRES2_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "THRES1_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "THRES0_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1610874944": {
        "name": "INT_ENA",
        "address": 1610874944,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "THRES1_LOW_INT_ENA",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "THRES0_LOW_INT_ENA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "THRES1_HIGH_INT_ENA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "THRES0_HIGH_INT_ENA",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "APB_SARADC2_DONE_INT_ENA",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "APB_SARADC1_DONE_INT_ENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1610874948": {
        "name": "INT_RAW",
        "address": 1610874948,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "THRES1_LOW_INT_RAW",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "THRES0_LOW_INT_RAW",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "THRES1_HIGH_INT_RAW",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "THRES0_HIGH_INT_RAW",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "APB_SARADC2_DONE_INT_RAW",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "APB_SARADC1_DONE_INT_RAW",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1610874952": {
        "name": "INT_ST",
        "address": 1610874952,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "THRES1_LOW_INT_ST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "THRES0_LOW_INT_ST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "THRES1_HIGH_INT_ST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "THRES0_HIGH_INT_ST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "APB_SARADC2_DONE_INT_ST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "APB_SARADC1_DONE_INT_ST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1610874956": {
        "name": "INT_CLR",
        "address": 1610874956,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "THRES1_LOW_INT_CLR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "THRES0_LOW_INT_CLR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "THRES1_HIGH_INT_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "THRES0_HIGH_INT_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "APB_SARADC2_DONE_INT_CLR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "APB_SARADC1_DONE_INT_CLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1610874960": {
        "name": "DMA_CONF",
        "address": 1610874960,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "APB_ADC_EOF_NUM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "the dma_in_suc_eof gen when sample cnt = spi_eof_num"
            },
            {
                "name": "APB_ADC_RESET_FSM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "reset_apb_adc_state"
            },
            {
                "name": "APB_ADC_TRANS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "enable apb_adc use spi_dma"
            }
        ]
    },
    "1610874964": {
        "name": "APB_ADC_CLKM_CONF",
        "address": 1610874964,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "REG_CLKM_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Integral I2S clock divider value"
            },
            {
                "name": "REG_CLKM_DIV_B",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "Fractional clock divider numerator value"
            },
            {
                "name": "REG_CLKM_DIV_A",
                "bitOffset": 14,
                "bitWidth": 6,
                "desc": "Fractional clock divider denominator value"
            },
            {
                "name": "CLK_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "REG_CLK_SEL",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Set this bit to enable clk_apll"
            }
        ]
    },
    "1610874968": {
        "name": "APB_TSENS_CTRL",
        "address": 1610874968,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "REG_TSENS_OUT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Need add description"
            },
            {
                "name": "REG_TSENS_IN_INV",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "REG_TSENS_CLK_DIV",
                "bitOffset": 14,
                "bitWidth": 8,
                "desc": "Need add description"
            },
            {
                "name": "REG_TSENS_PU",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1610874972": {
        "name": "APB_TSENS_CTRL2",
        "address": 1610874972,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "REG_TSENS_XPD_WAIT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Need add description"
            },
            {
                "name": "REG_TSENS_XPD_FORCE",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Need add description"
            },
            {
                "name": "REG_TSENS_CLK_INV",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "TSENS_CLK_SEL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1610874976": {
        "name": "CALI",
        "address": 1610874976,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CFG",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "Need add description"
            }
        ]
    },
    "1610875900": {
        "name": "APB_CTRL_DATE",
        "address": 1610875900,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add description"
            }
        ]
    },
    "1611456512": {
        "name": "CORE_0_MONTR_ENA",
        "address": 1611456512,
        "size": 32,
        "access": "",
        "desc": "core0 monitor enable configuration register",
        "fields": [
            {
                "name": "CORE_0_SP_SPILL_MIN_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enbale sp underlow monitor"
            },
            {
                "name": "CORE_0_SP_SPILL_MAX_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "enbale sp overflow monitor"
            }
        ]
    },
    "1611456516": {
        "name": "CORE_0_INTR_RAW",
        "address": 1611456516,
        "size": 32,
        "access": "",
        "desc": "core0 monitor interrupt status register",
        "fields": [
            {
                "name": "CORE_0_SP_SPILL_MIN_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "sp underlow monitor interrupt status register"
            },
            {
                "name": "CORE_0_SP_SPILL_MAX_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "sp overflow monitor interupt status register"
            }
        ]
    },
    "1611456520": {
        "name": "CORE_0_INTR_ENA",
        "address": 1611456520,
        "size": 32,
        "access": "",
        "desc": "core0 monitor interrupt enable register",
        "fields": [
            {
                "name": "CORE_0_SP_SPILL_MIN_INTR_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enbale sp underlow monitor interrupt"
            },
            {
                "name": "CORE_0_SP_SPILL_MAX_INTR_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "enbale sp overflow monitor interrupt"
            }
        ]
    },
    "1611456524": {
        "name": "CORE_0_INTR_CLR",
        "address": 1611456524,
        "size": 32,
        "access": "",
        "desc": "core0 monitor interrupt clr register",
        "fields": [
            {
                "name": "CORE_0_SP_SPILL_MIN_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "clr sp underlow monitor interrupt"
            },
            {
                "name": "CORE_0_SP_SPILL_MAX_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "clr sp overflow monitor interrupt"
            }
        ]
    },
    "1611456528": {
        "name": "CORE_0_SP_MIN",
        "address": 1611456528,
        "size": 32,
        "access": "",
        "desc": "stack min value",
        "fields": [
            {
                "name": "CORE_0_SP_MIN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "core0 sp region configuration regsiter"
            }
        ]
    },
    "1611456532": {
        "name": "CORE_0_SP_MAX",
        "address": 1611456532,
        "size": 32,
        "access": "",
        "desc": "stack max value",
        "fields": [
            {
                "name": "CORE_0_SP_MAX",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "core0 sp pc status register"
            }
        ]
    },
    "1611456536": {
        "name": "CORE_0_SP_PC",
        "address": 1611456536,
        "size": 32,
        "access": "",
        "desc": "stack monitor pc status register",
        "fields": [
            {
                "name": "CORE_0_SP_PC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This regsiter stores the PC when trigger stack monitor."
            }
        ]
    },
    "1611456540": {
        "name": "CORE_0_RCD_EN",
        "address": 1611456540,
        "size": 32,
        "access": "",
        "desc": "record enable configuration register",
        "fields": [
            {
                "name": "CORE_0_RCD_RECORDEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to enable record PC"
            },
            {
                "name": "CORE_0_RCD_PDEBUGEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set 1 to enable cpu pdebug function, must set this bit can get cpu PC"
            }
        ]
    },
    "1611456544": {
        "name": "CORE_0_RCD_PDEBUGPC",
        "address": 1611456544,
        "size": 32,
        "access": "",
        "desc": "record status regsiter",
        "fields": [
            {
                "name": "CORE_0_RCD_PDEBUGPC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "recorded PC"
            }
        ]
    },
    "1611456548": {
        "name": "CORE_0_RCD_PDEBUGSP",
        "address": 1611456548,
        "size": 32,
        "access": "",
        "desc": "record status regsiter",
        "fields": [
            {
                "name": "CORE_0_RCD_PDEBUGSP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "recorded sp"
            }
        ]
    },
    "1611456552": {
        "name": "CORE_0_LASTPC_BEFORE_EXCEPTION",
        "address": 1611456552,
        "size": 32,
        "access": "",
        "desc": "cpu status register",
        "fields": [
            {
                "name": "CORE_0_LASTPC_BEFORE_EXC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "cpu's lastpc before exception"
            }
        ]
    },
    "1611456556": {
        "name": "CORE_0_DEBUG_MODE",
        "address": 1611456556,
        "size": 32,
        "access": "",
        "desc": "cpu status register",
        "fields": [
            {
                "name": "CORE_0_DEBUG_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "cpu debug mode status, 1 means cpu enter debug mode."
            },
            {
                "name": "CORE_0_DEBUG_MODULE_ACTIVE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "cpu debug_module active status"
            }
        ]
    },
    "1611456560": {
        "name": "CLOCK_GATE",
        "address": 1611456560,
        "size": 32,
        "access": "",
        "desc": "clock gate register",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "clock gate register"
            }
        ]
    },
    "1611457020": {
        "name": "DATE",
        "address": 1611457020,
        "size": 32,
        "access": "",
        "desc": "version register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "version register"
            }
        ]
    },
    "1610731604": {
        "name": "BBPD_CTRL",
        "address": 1610731604,
        "size": 32,
        "access": "",
        "desc": "Baseband control register",
        "fields": [
            {
                "name": "DC_EST_FORCE_PD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": ""
            },
            {
                "name": "DC_EST_FORCE_PU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": ""
            },
            {
                "name": "FFT_FORCE_PD",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": ""
            },
            {
                "name": "FFT_FORCE_PU",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": ""
            }
        ]
    },
    "1610870784": {
        "name": "INT_RAW_CH%s",
        "address": 1610870784,
        "size": 32,
        "access": "",
        "desc": "DMA_INT_RAW_CH%s_REG.",
        "fields": [
            {
                "name": "IN_DONE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0."
            },
            {
                "name": "IN_SUC_EOF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0. For UHCI0, the raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 0."
            },
            {
                "name": "IN_ERR_EOF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when data error is detected only in the case that the peripheral is UHCI0 for Rx channel 0. For other peripherals, this raw interrupt is reserved."
            },
            {
                "name": "OUT_DONE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0."
            },
            {
                "name": "OUT_EOF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0."
            },
            {
                "name": "IN_DSCR_ERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 0."
            },
            {
                "name": "OUT_DSCR_ERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0."
            },
            {
                "name": "IN_DSCR_EMPTY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full and receiving data is not completed, but there is no more inlink for Rx channel 0."
            },
            {
                "name": "OUT_TOTAL_EOF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0."
            },
            {
                "name": "INFIFO_OVF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is overflow."
            },
            {
                "name": "INFIFO_UDF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is underflow."
            },
            {
                "name": "OUTFIFO_OVF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is overflow."
            },
            {
                "name": "OUTFIFO_UDF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is underflow."
            }
        ]
    },
    "1610870788": {
        "name": "INT_ST_CH0",
        "address": 1610870788,
        "size": 32,
        "access": "",
        "desc": "DMA_INT_ST_CH0_REG.",
        "fields": [
            {
                "name": "IN_DONE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DONE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
            }
        ]
    },
    "1610870792": {
        "name": "INT_ENA_CH%s",
        "address": 1610870792,
        "size": 32,
        "access": "",
        "desc": "DMA_INT_ENA_CH%s_REG.",
        "fields": [
            {
                "name": "IN_DONE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DONE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt."
            }
        ]
    },
    "1610870796": {
        "name": "INT_CLR_CH%s",
        "address": 1610870796,
        "size": 32,
        "access": "",
        "desc": "DMA_INT_CLR_CH%s_REG.",
        "fields": [
            {
                "name": "IN_DONE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DONE_CH_INT interrupt."
            },
            {
                "name": "IN_SUC_EOF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_SUC_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_ERR_EOF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_ERR_EOF_CH_INT interrupt."
            },
            {
                "name": "OUT_DONE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DONE_CH_INT interrupt."
            },
            {
                "name": "OUT_EOF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_EOF_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_ERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "OUT_DSCR_ERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt."
            },
            {
                "name": "IN_DSCR_EMPTY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt."
            },
            {
                "name": "OUT_TOTAL_EOF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt."
            },
            {
                "name": "INFIFO_OVF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "INFIFO_UDF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_OVF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt."
            },
            {
                "name": "OUTFIFO_UDF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt."
            }
        ]
    },
    "1610870848": {
        "name": "AHB_TEST",
        "address": 1610870848,
        "size": 32,
        "access": "",
        "desc": "DMA_AHB_TEST_REG.",
        "fields": [
            {
                "name": "AHB_TESTMODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "reserved"
            },
            {
                "name": "AHB_TESTADDR",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "reserved"
            }
        ]
    },
    "1610870852": {
        "name": "MISC_CONF",
        "address": 1610870852,
        "size": 32,
        "access": "",
        "desc": "DMA_MISC_CONF_REG.",
        "fields": [
            {
                "name": "AHBM_RST_INTER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit, then clear this bit to reset the internal ahb FSM."
            },
            {
                "name": "ARB_PRI_DIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to disable priority arbitration function."
            },
            {
                "name": "CLK_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "reg_clk_en"
            }
        ]
    },
    "1610870856": {
        "name": "DATE",
        "address": 1610870856,
        "size": 32,
        "access": "",
        "desc": "DMA_DATE_REG.",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "register version."
            }
        ]
    },
    "1610870896": {
        "name": "IN_CONF0_CH%s",
        "address": 1610870896,
        "size": 32,
        "access": "",
        "desc": "DMA_IN_CONF%s_CH%s_REG.",
        "fields": [
            {
                "name": "IN_RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer."
            },
            {
                "name": "IN_LOOP_TEST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "INDSCR_BURST_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM."
            },
            {
                "name": "IN_DATA_BURST_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data when accessing internal SRAM."
            },
            {
                "name": "MEM_TRANS_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit 1 to enable automatic transmitting data from memory to memory via DMA."
            }
        ]
    },
    "1610870900": {
        "name": "IN_CONF1_CH0",
        "address": 1610870900,
        "size": 32,
        "access": "",
        "desc": "DMA_IN_CONF1_CH0_REG.",
        "fields": [
            {
                "name": "IN_CHECK_OWNER",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to enable checking the owner attribute of the link descriptor."
            }
        ]
    },
    "1610870904": {
        "name": "INFIFO_STATUS_CH0",
        "address": 1610870904,
        "size": 32,
        "access": "",
        "desc": "DMA_INFIFO_STATUS_CH0_REG.",
        "fields": [
            {
                "name": "INFIFO_FULL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "L1 Rx FIFO full signal for Rx channel 0."
            },
            {
                "name": "INFIFO_EMPTY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "L1 Rx FIFO empty signal for Rx channel 0."
            },
            {
                "name": "INFIFO_CNT",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "The register stores the byte number of the data in L1 Rx FIFO for Rx channel 0."
            },
            {
                "name": "IN_REMAIN_UNDER_1B",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "IN_REMAIN_UNDER_2B",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "IN_REMAIN_UNDER_3B",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "IN_REMAIN_UNDER_4B",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "IN_BUF_HUNGRY",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1610870908": {
        "name": "IN_POP_CH0",
        "address": 1610870908,
        "size": 32,
        "access": "",
        "desc": "DMA_IN_POP_CH0_REG.",
        "fields": [
            {
                "name": "INFIFO_RDATA",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "This register stores the data popping from DMA FIFO."
            },
            {
                "name": "INFIFO_POP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to pop data from DMA FIFO."
            }
        ]
    },
    "1610870912": {
        "name": "IN_LINK_CH%s",
        "address": 1610870912,
        "size": 32,
        "access": "",
        "desc": "DMA_IN_LINK_CH%s_REG.",
        "fields": [
            {
                "name": "INLINK_ADDR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "This register stores the 20 least significant bits of the first inlink descriptor's address."
            },
            {
                "name": "INLINK_AUTO_RET",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
            },
            {
                "name": "INLINK_STOP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to stop dealing with the inlink descriptors."
            },
            {
                "name": "INLINK_START",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to start dealing with the inlink descriptors."
            },
            {
                "name": "INLINK_RESTART",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Set this bit to mount a new inlink descriptor."
            },
            {
                "name": "INLINK_PARK",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
            }
        ]
    },
    "1610870916": {
        "name": "IN_STATE_CH0",
        "address": 1610870916,
        "size": 32,
        "access": "",
        "desc": "DMA_IN_STATE_CH0_REG.",
        "fields": [
            {
                "name": "INLINK_DSCR_ADDR",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "This register stores the current inlink descriptor's address."
            },
            {
                "name": "IN_DSCR_STATE",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "reserved"
            },
            {
                "name": "IN_STATE",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "reserved"
            }
        ]
    },
    "1610870920": {
        "name": "IN_SUC_EOF_DES_ADDR_CH0",
        "address": 1610870920,
        "size": 32,
        "access": "",
        "desc": "DMA_IN_SUC_EOF_DES_ADDR_CH0_REG.",
        "fields": [
            {
                "name": "IN_SUC_EOF_DES_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1."
            }
        ]
    },
    "1610870924": {
        "name": "IN_ERR_EOF_DES_ADDR_CH0",
        "address": 1610870924,
        "size": 32,
        "access": "",
        "desc": "DMA_IN_ERR_EOF_DES_ADDR_CH0_REG.",
        "fields": [
            {
                "name": "IN_ERR_EOF_DES_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the inlink descriptor when there are some errors in current receiving data. Only used when peripheral is UHCI0."
            }
        ]
    },
    "1610870928": {
        "name": "IN_DSCR_CH0",
        "address": 1610870928,
        "size": 32,
        "access": "",
        "desc": "DMA_IN_DSCR_CH0_REG.",
        "fields": [
            {
                "name": "INLINK_DSCR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the current inlink descriptor x."
            }
        ]
    },
    "1610870932": {
        "name": "IN_DSCR_BF0_CH%s",
        "address": 1610870932,
        "size": 32,
        "access": "",
        "desc": "DMA_IN_DSCR_BF%s_CH%s_REG.",
        "fields": [
            {
                "name": "INLINK_DSCR_BF0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the last inlink descriptor x-1."
            }
        ]
    },
    "1610870936": {
        "name": "IN_DSCR_BF1_CH0",
        "address": 1610870936,
        "size": 32,
        "access": "",
        "desc": "DMA_IN_DSCR_BF1_CH0_REG.",
        "fields": [
            {
                "name": "INLINK_DSCR_BF1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the second-to-last inlink descriptor x-2."
            }
        ]
    },
    "1610870940": {
        "name": "IN_PRI_CH%s",
        "address": 1610870940,
        "size": 32,
        "access": "",
        "desc": "DMA_IN_PRI_CH%s_REG.",
        "fields": [
            {
                "name": "RX_PRI",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "The priority of Rx channel 0. The larger of the value, the higher of the priority."
            }
        ]
    },
    "1610870944": {
        "name": "IN_PERI_SEL_CH%s",
        "address": 1610870944,
        "size": 32,
        "access": "",
        "desc": "DMA_IN_PERI_SEL_CH%s_REG.",
        "fields": [
            {
                "name": "PERI_IN_SEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "This register is used to select peripheral for Rx channel 0. 0:SPI2. 1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC."
            }
        ]
    },
    "1610870992": {
        "name": "OUT_CONF0_CH%s",
        "address": 1610870992,
        "size": 32,
        "access": "",
        "desc": "DMA_OUT_CONF%s_CH%s_REG.",
        "fields": [
            {
                "name": "OUT_RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This bit is used to reset DMA channel 0 Tx FSM and Tx FIFO pointer."
            },
            {
                "name": "OUT_LOOP_TEST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_AUTO_WRBACK",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted."
            },
            {
                "name": "OUT_EOF_MODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 0 is generated when data need to transmit has been popped from FIFO in DMA"
            },
            {
                "name": "OUTDSCR_BURST_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM."
            },
            {
                "name": "OUT_DATA_BURST_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to 1 to enable INCR burst transfer for Tx channel 0 transmitting data when accessing internal SRAM."
            }
        ]
    },
    "1610870996": {
        "name": "OUT_CONF1_CH%s",
        "address": 1610870996,
        "size": 32,
        "access": "",
        "desc": "DMA_OUT_CONF1_CH%s_REG.",
        "fields": [
            {
                "name": "OUT_CHECK_OWNER",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to enable checking the owner attribute of the link descriptor."
            }
        ]
    },
    "1610871000": {
        "name": "OUTFIFO_STATUS_CH0",
        "address": 1610871000,
        "size": 32,
        "access": "",
        "desc": "DMA_OUTFIFO_STATUS_CH0_REG.",
        "fields": [
            {
                "name": "OUTFIFO_FULL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "L1 Tx FIFO full signal for Tx channel 0."
            },
            {
                "name": "OUTFIFO_EMPTY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "L1 Tx FIFO empty signal for Tx channel 0."
            },
            {
                "name": "OUTFIFO_CNT",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "The register stores the byte number of the data in L1 Tx FIFO for Tx channel 0."
            },
            {
                "name": "OUT_REMAIN_UNDER_1B",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_REMAIN_UNDER_2B",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_REMAIN_UNDER_3B",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "reserved"
            },
            {
                "name": "OUT_REMAIN_UNDER_4B",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1610871004": {
        "name": "OUT_PUSH_CH0",
        "address": 1610871004,
        "size": 32,
        "access": "",
        "desc": "DMA_OUT_PUSH_CH0_REG.",
        "fields": [
            {
                "name": "OUTFIFO_WDATA",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "This register stores the data that need to be pushed into DMA FIFO."
            },
            {
                "name": "OUTFIFO_PUSH",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to push data into DMA FIFO."
            }
        ]
    },
    "1610871008": {
        "name": "OUT_LINK_CH%s",
        "address": 1610871008,
        "size": 32,
        "access": "",
        "desc": "DMA_OUT_LINK_CH%s_REG.",
        "fields": [
            {
                "name": "OUTLINK_ADDR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "This register stores the 20 least significant bits of the first outlink descriptor's address."
            },
            {
                "name": "OUTLINK_STOP",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to stop dealing with the outlink descriptors."
            },
            {
                "name": "OUTLINK_START",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to start dealing with the outlink descriptors."
            },
            {
                "name": "OUTLINK_RESTART",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to restart a new outlink from the last address."
            },
            {
                "name": "OUTLINK_PARK",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
            }
        ]
    },
    "1610871012": {
        "name": "OUT_STATE_CH0",
        "address": 1610871012,
        "size": 32,
        "access": "",
        "desc": "DMA_OUT_STATE_CH0_REG.",
        "fields": [
            {
                "name": "OUTLINK_DSCR_ADDR",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "This register stores the current outlink descriptor's address."
            },
            {
                "name": "OUT_DSCR_STATE",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "reserved"
            },
            {
                "name": "OUT_STATE",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "reserved"
            }
        ]
    },
    "1610871016": {
        "name": "OUT_EOF_DES_ADDR_CH%s",
        "address": 1610871016,
        "size": 32,
        "access": "",
        "desc": "DMA_OUT_EOF_DES_ADDR_CH%s_REG.",
        "fields": [
            {
                "name": "OUT_EOF_DES_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1."
            }
        ]
    },
    "1610871020": {
        "name": "OUT_EOF_BFR_DES_ADDR_CH0",
        "address": 1610871020,
        "size": 32,
        "access": "",
        "desc": "DMA_OUT_EOF_BFR_DES_ADDR_CH0_REG.",
        "fields": [
            {
                "name": "OUT_EOF_BFR_DES_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This register stores the address of the outlink descriptor before the last outlink descriptor."
            }
        ]
    },
    "1610871024": {
        "name": "OUT_DSCR_CH0",
        "address": 1610871024,
        "size": 32,
        "access": "",
        "desc": "DMA_OUT_DSCR_CH0_REG.",
        "fields": [
            {
                "name": "OUTLINK_DSCR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the current outlink descriptor y."
            }
        ]
    },
    "1610871028": {
        "name": "OUT_DSCR_BF0_CH0",
        "address": 1610871028,
        "size": 32,
        "access": "",
        "desc": "DMA_OUT_DSCR_BF0_CH0_REG.",
        "fields": [
            {
                "name": "OUTLINK_DSCR_BF0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the last outlink descriptor y-1."
            }
        ]
    },
    "1610871032": {
        "name": "OUT_DSCR_BF1_CH0",
        "address": 1610871032,
        "size": 32,
        "access": "",
        "desc": "DMA_OUT_DSCR_BF1_CH0_REG.",
        "fields": [
            {
                "name": "OUTLINK_DSCR_BF1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The address of the second-to-last inlink descriptor x-2."
            }
        ]
    },
    "1610871036": {
        "name": "OUT_PRI_CH%s",
        "address": 1610871036,
        "size": 32,
        "access": "",
        "desc": "DMA_OUT_PRI_CH%s_REG.",
        "fields": [
            {
                "name": "TX_PRI",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "The priority of Tx channel 0. The larger of the value, the higher of the priority."
            }
        ]
    },
    "1610871040": {
        "name": "OUT_PERI_SEL_CH%s",
        "address": 1610871040,
        "size": 32,
        "access": "",
        "desc": "DMA_OUT_PERI_SEL_CH%s_REG.",
        "fields": [
            {
                "name": "PERI_OUT_SEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "This register is used to select peripheral for Tx channel 0. 0:SPI2. 1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC."
            }
        ]
    },
    "1610866700": {
        "name": "MULT_INT_RAW",
        "address": 1610866700,
        "size": 32,
        "access": "",
        "desc": "I2S interrupt raw register, valid in level.",
        "fields": [
            {
                "name": "CALC_DONE_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit  for the i2s_tx_hung_int interrupt"
            }
        ]
    },
    "1610866704": {
        "name": "MULT_INT_ST",
        "address": 1610866704,
        "size": 32,
        "access": "",
        "desc": "I2S interrupt status register.",
        "fields": [
            {
                "name": "CALC_DONE_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit  for the i2s_rx_done_int interrupt"
            }
        ]
    },
    "1610866708": {
        "name": "MULT_INT_ENA",
        "address": 1610866708,
        "size": 32,
        "access": "",
        "desc": "I2S interrupt enable register.",
        "fields": [
            {
                "name": "CALC_DONE_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit  for the i2s_rx_done_int interrupt"
            }
        ]
    },
    "1610866712": {
        "name": "MULT_INT_CLR",
        "address": 1610866712,
        "size": 32,
        "access": "",
        "desc": "I2S interrupt clear register.",
        "fields": [
            {
                "name": "CALC_DONE_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the i2s_rx_done_int interrupt"
            }
        ]
    },
    "1610866716": {
        "name": "MULT_CONF",
        "address": 1610866716,
        "size": 32,
        "access": "",
        "desc": "I2S RX configure register",
        "fields": [
            {
                "name": "START",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to reset receiver"
            },
            {
                "name": "RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to reset Rx AFIFO"
            },
            {
                "name": "KEY_LENGTH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to start receiving data"
            },
            {
                "name": "SECURITY_MODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to enable slave receiver mode"
            },
            {
                "name": "CLK_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "clk gate"
            },
            {
                "name": "WORK_MODE",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "Reserved"
            },
            {
                "name": "VERIFICATION_RESULT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserve"
            }
        ]
    },
    "1610866940": {
        "name": "MULT_DATE",
        "address": 1610866940,
        "size": 32,
        "access": "",
        "desc": "Version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "ECC mult version control register"
            }
        ]
    },
    "1610866944": {
        "name": "K_MEM[%s]",
        "address": 1610866944,
        "size": 32,
        "access": "",
        "desc": "The memory that stores k.",
        "fields": []
    },
    "1610866976": {
        "name": "PX_MEM[%s]",
        "address": 1610866976,
        "size": 32,
        "access": "",
        "desc": "The memory that stores Px.",
        "fields": []
    },
    "1610867008": {
        "name": "PY_MEM[%s]",
        "address": 1610867008,
        "size": 32,
        "access": "",
        "desc": "The memory that stores Py.",
        "fields": []
    },
    "1610647552": {
        "name": "PGM_DATA0",
        "address": 1610647552,
        "size": 32,
        "access": "",
        "desc": "Register 0 that stores data to be programmed.",
        "fields": [
            {
                "name": "PGM_DATA_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The content of the 0th 32-bit data to be programmed."
            }
        ]
    },
    "1610647556": {
        "name": "PGM_DATA1",
        "address": 1610647556,
        "size": 32,
        "access": "",
        "desc": "Register 1 that stores data to be programmed.",
        "fields": [
            {
                "name": "PGM_DATA_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The content of the 1st 32-bit data to be programmed."
            }
        ]
    },
    "1610647560": {
        "name": "PGM_DATA2",
        "address": 1610647560,
        "size": 32,
        "access": "",
        "desc": "Register 2 that stores data to be programmed.",
        "fields": [
            {
                "name": "PGM_DATA_2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The content of the 2nd 32-bit data to be programmed."
            }
        ]
    },
    "1610647564": {
        "name": "PGM_DATA3",
        "address": 1610647564,
        "size": 32,
        "access": "",
        "desc": "Register 3 that stores data to be programmed.",
        "fields": [
            {
                "name": "PGM_DATA_3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The content of the 3rd 32-bit data to be programmed."
            }
        ]
    },
    "1610647568": {
        "name": "PGM_DATA4",
        "address": 1610647568,
        "size": 32,
        "access": "",
        "desc": "Register 4 that stores data to be programmed.",
        "fields": [
            {
                "name": "PGM_DATA_4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The content of the 4th 32-bit data to be programmed."
            }
        ]
    },
    "1610647572": {
        "name": "PGM_DATA5",
        "address": 1610647572,
        "size": 32,
        "access": "",
        "desc": "Register 5 that stores data to be programmed.",
        "fields": [
            {
                "name": "PGM_DATA_5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The content of the 5th 32-bit data to be programmed."
            }
        ]
    },
    "1610647576": {
        "name": "PGM_DATA6",
        "address": 1610647576,
        "size": 32,
        "access": "",
        "desc": "Register 6 that stores data to be programmed.",
        "fields": [
            {
                "name": "PGM_DATA_6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The content of the 6th 32-bit data to be programmed."
            }
        ]
    },
    "1610647580": {
        "name": "PGM_DATA7",
        "address": 1610647580,
        "size": 32,
        "access": "",
        "desc": "Register 7 that stores data to be programmed.",
        "fields": [
            {
                "name": "PGM_DATA_7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The content of the 7th 32-bit data to be programmed."
            }
        ]
    },
    "1610647584": {
        "name": "PGM_CHECK_VALUE0",
        "address": 1610647584,
        "size": 32,
        "access": "",
        "desc": "Register 0 that stores the RS code to be programmed.",
        "fields": [
            {
                "name": "PGM_RS_DATA_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The content of the 0th 32-bit RS code to be programmed."
            }
        ]
    },
    "1610647588": {
        "name": "PGM_CHECK_VALUE1",
        "address": 1610647588,
        "size": 32,
        "access": "",
        "desc": "Register 1 that stores the RS code to be programmed.",
        "fields": [
            {
                "name": "PGM_RS_DATA_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The content of the 1st 32-bit RS code to be programmed."
            }
        ]
    },
    "1610647592": {
        "name": "PGM_CHECK_VALUE2",
        "address": 1610647592,
        "size": 32,
        "access": "",
        "desc": "Register 2 that stores the RS code to be programmed.",
        "fields": [
            {
                "name": "PGM_RS_DATA_2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The content of the 2nd 32-bit RS code to be programmed."
            }
        ]
    },
    "1610647596": {
        "name": "RD_WR_DIS",
        "address": 1610647596,
        "size": 32,
        "access": "",
        "desc": "BLOCK0 data register 0.",
        "fields": [
            {
                "name": "WR_DIS",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Disable programming of individual eFuses."
            }
        ]
    },
    "1610647600": {
        "name": "RD_REPEAT_DATA0",
        "address": 1610647600,
        "size": 32,
        "access": "",
        "desc": "BLOCK0 data register 1.",
        "fields": [
            {
                "name": "RD_DIS",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "The bit be set to disable software read high/low 128-bit of BLK3."
            },
            {
                "name": "WDT_DELAY_SEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Selects RTC watchdog timeout threshold, in unit of slow clock cycle. 0: 40000. 1: 80000. 2: 160000. 3:320000."
            },
            {
                "name": "DIS_PAD_JTAG",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to disable pad jtag."
            },
            {
                "name": "DIS_DOWNLOAD_ICACHE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit be set to disable icache in download mode."
            },
            {
                "name": "DIS_DOWNLOAD_MANUAL_ENCRYPT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The bit be set to disable manual encryption."
            },
            {
                "name": "SPI_BOOT_ENCRYPT_DECRYPT_CNT",
                "bitOffset": 7,
                "bitWidth": 3,
                "desc": "These bits be set to enable SPI boot encrypt/decrypt. Odd number of 1: enable. even number of 1: disable."
            },
            {
                "name": "XTS_KEY_LENGTH_256",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The bit be set means XTS_AES use the whole 256-bit efuse data in BLOCK3. Otherwise, XTS_AES use 128-bit eFuse data in BLOCK3."
            },
            {
                "name": "UART_PRINT_CONTROL",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Set this bit to disable usb printing."
            },
            {
                "name": "FORCE_SEND_RESUME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set this bit to force ROM code to send a resume command during SPI boot."
            },
            {
                "name": "DIS_DOWNLOAD_MODE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Set this bit to disable download mode (boot_mode[3:0] = 0, 1, 2, 4, 5, 6, 7)."
            },
            {
                "name": "DIS_DIRECT_BOOT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "This bit set means disable direct_boot mode."
            },
            {
                "name": "ENABLE_SECURITY_DOWNLOAD",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Set this bit to enable secure UART download mode."
            },
            {
                "name": "FLASH_TPUW",
                "bitOffset": 17,
                "bitWidth": 4,
                "desc": "Configures flash waiting time after power-up, in unit of ms. If the value is less than 15, the waiting time is the configurable value.  Otherwise, the waiting time is twice the configurable value."
            },
            {
                "name": "SECURE_BOOT_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "The bit be set to enable secure boot."
            },
            {
                "name": "RPT4_RESERVED",
                "bitOffset": 22,
                "bitWidth": 10,
                "desc": "Reserved (used for four backups method)."
            }
        ]
    },
    "1610647604": {
        "name": "RD_BLK1_DATA0",
        "address": 1610647604,
        "size": 32,
        "access": "",
        "desc": "BLOCK1 data register 0.",
        "fields": [
            {
                "name": "SYSTEM_DATA0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the bits [0:31] of system data."
            }
        ]
    },
    "1610647608": {
        "name": "RD_BLK1_DATA1",
        "address": 1610647608,
        "size": 32,
        "access": "",
        "desc": "BLOCK1 data register 1.",
        "fields": [
            {
                "name": "SYSTEM_DATA1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stores the bits [32:63] of system data."
            }
        ]
    },
    "1610647612": {
        "name": "RD_BLK1_DATA2",
        "address": 1610647612,
        "size": 32,
        "access": "",
        "desc": "BLOCK1 data register 2.",
        "fields": [
            {
                "name": "SYSTEM_DATA2",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Stores the bits [64:87] of system data."
            }
        ]
    },
    "1610647616": {
        "name": "RD_BLK2_DATA0",
        "address": 1610647616,
        "size": 32,
        "access": "",
        "desc": "Register 0 of BLOCK2.",
        "fields": [
            {
                "name": "BLK2_DATA0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Store the bit [0:31] of MAC."
            }
        ]
    },
    "1610647620": {
        "name": "RD_BLK2_DATA1",
        "address": 1610647620,
        "size": 32,
        "access": "",
        "desc": "Register 1 of BLOCK2.",
        "fields": [
            {
                "name": "MAC_ID_HIGH",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Store the bit [31:47] of MAC."
            },
            {
                "name": "WAFER_VERSION",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "Store wafer version."
            },
            {
                "name": "PKG_VERSION",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "Store package version."
            },
            {
                "name": "BLK2_EFUSE_VERSION",
                "bitOffset": 22,
                "bitWidth": 3,
                "desc": "Store efuse version."
            },
            {
                "name": "RF_REF_I_BIAS_CONFIG",
                "bitOffset": 25,
                "bitWidth": 4,
                "desc": "Store rf configuration parameters."
            },
            {
                "name": "LDO_VOL_BIAS_CONFIG_LOW",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "Store the bit [0:2] of ido configuration parameters."
            }
        ]
    },
    "1610647624": {
        "name": "RD_BLK2_DATA2",
        "address": 1610647624,
        "size": 32,
        "access": "",
        "desc": "Register 2 of BLOCK2.",
        "fields": [
            {
                "name": "LDO_VOL_BIAS_CONFIG_HIGH",
                "bitOffset": 0,
                "bitWidth": 27,
                "desc": "Store the bit [3:29] of ido configuration parameters."
            },
            {
                "name": "PVT_LOW",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "Store the bit [0:4] of pvt."
            }
        ]
    },
    "1610647628": {
        "name": "RD_BLK2_DATA3",
        "address": 1610647628,
        "size": 32,
        "access": "",
        "desc": "Register 3 of BLOCK2.",
        "fields": [
            {
                "name": "PVT_HIGH",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Store the bit [5:14] of pvt."
            },
            {
                "name": "ADC_CALIBRATION_0",
                "bitOffset": 10,
                "bitWidth": 22,
                "desc": "Store the bit [0:21] of ADC calibration data."
            }
        ]
    },
    "1610647632": {
        "name": "RD_BLK2_DATA4",
        "address": 1610647632,
        "size": 32,
        "access": "",
        "desc": "Register 4 of BLOCK2.",
        "fields": [
            {
                "name": "ADC_CALIBRATION_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Store the bit [22:53] of ADC calibration data."
            }
        ]
    },
    "1610647636": {
        "name": "RD_BLK2_DATA5",
        "address": 1610647636,
        "size": 32,
        "access": "",
        "desc": "Register 5 of BLOCK2.",
        "fields": [
            {
                "name": "ADC_CALIBRATION_2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Store the bit [54:85] of ADC calibration data."
            }
        ]
    },
    "1610647640": {
        "name": "RD_BLK2_DATA6",
        "address": 1610647640,
        "size": 32,
        "access": "",
        "desc": "Register 6 of BLOCK2.",
        "fields": [
            {
                "name": "ADC_CALIBRATION_3",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Store the bit [86:96] of ADC calibration data."
            },
            {
                "name": "BLK2_RESERVED_DATA_0",
                "bitOffset": 11,
                "bitWidth": 21,
                "desc": "Store the bit [0:20] of block2 reserved data."
            }
        ]
    },
    "1610647644": {
        "name": "RD_BLK2_DATA7",
        "address": 1610647644,
        "size": 32,
        "access": "",
        "desc": "Register 7 of BLOCK2.",
        "fields": [
            {
                "name": "BLK2_RESERVED_DATA_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Store the bit [21:52] of block2 reserved data."
            }
        ]
    },
    "1610647648": {
        "name": "RD_BLK3_DATA0",
        "address": 1610647648,
        "size": 32,
        "access": "",
        "desc": "Register 0 of BLOCK3.",
        "fields": [
            {
                "name": "BLK3_DATA0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Store the first 32-bit of Block3."
            }
        ]
    },
    "1610647652": {
        "name": "RD_BLK3_DATA1",
        "address": 1610647652,
        "size": 32,
        "access": "",
        "desc": "Register 1 of BLOCK3.",
        "fields": [
            {
                "name": "BLK3_DATA1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Store the second 32-bit of Block3."
            }
        ]
    },
    "1610647656": {
        "name": "RD_BLK3_DATA2",
        "address": 1610647656,
        "size": 32,
        "access": "",
        "desc": "Register 2 of BLOCK3.",
        "fields": [
            {
                "name": "BLK3_DATA2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Store the third 32-bit of Block3."
            }
        ]
    },
    "1610647660": {
        "name": "RD_BLK3_DATA3",
        "address": 1610647660,
        "size": 32,
        "access": "",
        "desc": "Register 3 of BLOCK3.",
        "fields": [
            {
                "name": "BLK3_DATA3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Store the fourth 32-bit of Block3."
            }
        ]
    },
    "1610647664": {
        "name": "RD_BLK3_DATA4",
        "address": 1610647664,
        "size": 32,
        "access": "",
        "desc": "Register 4 of BLOCK3.",
        "fields": [
            {
                "name": "BLK3_DATA4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Store the fifth 32-bit of Block3."
            }
        ]
    },
    "1610647668": {
        "name": "RD_BLK3_DATA5",
        "address": 1610647668,
        "size": 32,
        "access": "",
        "desc": "Register 5 of BLOCK3.",
        "fields": [
            {
                "name": "BLK3_DATA5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Store the sixth 32-bit of Block3."
            }
        ]
    },
    "1610647672": {
        "name": "RD_BLK3_DATA6",
        "address": 1610647672,
        "size": 32,
        "access": "",
        "desc": "Register 6 of BLOCK3.",
        "fields": [
            {
                "name": "BLK3_DATA6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Store the seventh 32-bit of Block3."
            }
        ]
    },
    "1610647676": {
        "name": "RD_BLK3_DATA7",
        "address": 1610647676,
        "size": 32,
        "access": "",
        "desc": "Register 7 of BLOCK3.",
        "fields": [
            {
                "name": "BLK3_DATA7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Store the eighth 32-bit of Block3."
            }
        ]
    },
    "1610647680": {
        "name": "RD_REPEAT_ERR",
        "address": 1610647680,
        "size": 32,
        "access": "",
        "desc": "Programming error record register 0 of BLOCK0.",
        "fields": [
            {
                "name": "RD_DIS_ERR",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "If any bit in RD_DIS is 1, then it indicates a programming error."
            },
            {
                "name": "WDT_DELAY_SEL_ERR",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "If any bit in WDT_DELAY_SEL is 1, then it indicates a programming error."
            },
            {
                "name": "DIS_PAD_JTAG_ERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "If any bit in DIS_PAD_JTAG is 1, then it indicates a programming error."
            },
            {
                "name": "DIS_DOWNLOAD_ICACHE_ERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "If any bit in this filed is 1, then it indicates a programming error."
            },
            {
                "name": "DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "If any bit in DIS_DOWNLOAD_MANUAL_ENCRYPT is 1, then it indicates a programming error."
            },
            {
                "name": "SPI_BOOT_ENCRYPT_DECRYPT_CNT_ERR",
                "bitOffset": 7,
                "bitWidth": 3,
                "desc": "If any bit in SPI_BOOT_ENCRYPT_DECRYPT_CNT is 1, then it indicates a programming error."
            },
            {
                "name": "XTS_KEY_LENGTH_256_ERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "If any bit in XTS_KEY_LENGTH_256 is 1, then it indicates a programming error."
            },
            {
                "name": "UART_PRINT_CONTROL_ERR",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "If any bit in UART_PRINT_CONTROL is 1, then it indicates a programming error."
            },
            {
                "name": "FORCE_SEND_RESUME_ERR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "If any bit in FORCE_SEND_RESUME is 1, then it indicates a programming error."
            },
            {
                "name": "DIS_DOWNLOAD_MODE_ERR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "If any bit in this filed is 1, then it indicates a programming error."
            },
            {
                "name": "DIS_DIRECT_BOOT_ERR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "If any bit in this filed is 1, then it indicates a programming error."
            },
            {
                "name": "ENABLE_SECURITY_DOWNLOAD_ERR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "If any bit in this filed is 1, then it indicates a programming error."
            },
            {
                "name": "FLASH_TPUW_ERR",
                "bitOffset": 17,
                "bitWidth": 4,
                "desc": "If any bit in this filed is 1, then it indicates a programming error."
            },
            {
                "name": "SECURE_BOOT_EN_ERR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "If any bit in this filed is 1, then it indicates a programming error."
            },
            {
                "name": "RPT4_RESERVED_ERR",
                "bitOffset": 22,
                "bitWidth": 10,
                "desc": "Reserved."
            }
        ]
    },
    "1610647684": {
        "name": "RD_RS_ERR",
        "address": 1610647684,
        "size": 32,
        "access": "",
        "desc": "Programming error record register 0 of BLOCK1-10.",
        "fields": [
            {
                "name": "BLK1_ERR_NUM",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "The value of this signal means the number of error bytes in block1."
            },
            {
                "name": "BLK1_FAIL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "0: Means no failure and that the data of block1 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
            },
            {
                "name": "BLK2_ERR_NUM",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "The value of this signal means the number of error bytes in block2."
            },
            {
                "name": "BLK2_FAIL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "0: Means no failure and that the data of block2 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
            },
            {
                "name": "BLK3_ERR_NUM",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "The value of this signal means the number of error bytes in block3."
            },
            {
                "name": "BLK3_FAIL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "0: Means no failure and that the block3 data is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
            }
        ]
    },
    "1610647688": {
        "name": "CLK",
        "address": 1610647688,
        "size": 32,
        "access": "",
        "desc": "eFuse clcok configuration register.",
        "fields": [
            {
                "name": "EFUSE_MEM_FORCE_PD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to force eFuse SRAM into power-saving mode."
            },
            {
                "name": "MEM_CLK_FORCE_ON",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit and force to activate clock signal of eFuse SRAM."
            },
            {
                "name": "EFUSE_MEM_FORCE_PU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to force eFuse SRAM into working mode."
            },
            {
                "name": "EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Set this bit and force to enable clock signal of eFuse memory."
            }
        ]
    },
    "1610647692": {
        "name": "CONF",
        "address": 1610647692,
        "size": 32,
        "access": "",
        "desc": "eFuse operation mode configuraiton register",
        "fields": [
            {
                "name": "OP_CODE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "0x5A5A: Operate programming command 0x5AA5: Operate read command."
            }
        ]
    },
    "1610647696": {
        "name": "STATUS",
        "address": 1610647696,
        "size": 32,
        "access": "",
        "desc": "eFuse status register.",
        "fields": [
            {
                "name": "STATE",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Indicates the state of the eFuse state machine."
            },
            {
                "name": "OTP_LOAD_SW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The value of OTP_LOAD_SW."
            },
            {
                "name": "OTP_VDDQ_C_SYNC2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The value of OTP_VDDQ_C_SYNC2."
            },
            {
                "name": "OTP_STROBE_SW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The value of OTP_STROBE_SW."
            },
            {
                "name": "OTP_CSB_SW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The value of OTP_CSB_SW."
            },
            {
                "name": "OTP_PGENB_SW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The value of OTP_PGENB_SW."
            },
            {
                "name": "OTP_VDDQ_IS_SW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The value of OTP_VDDQ_IS_SW."
            },
            {
                "name": "BLK0_VALID_BIT_CNT",
                "bitOffset": 10,
                "bitWidth": 6,
                "desc": "Record the number of bit '1' in BLOCK0."
            }
        ]
    },
    "1610647700": {
        "name": "CMD",
        "address": 1610647700,
        "size": 32,
        "access": "",
        "desc": "eFuse command register.",
        "fields": [
            {
                "name": "READ_CMD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to send read command."
            },
            {
                "name": "PGM_CMD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to send programming command."
            },
            {
                "name": "BLK_NUM",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "The serial number of the block to be programmed. Value 0-3 corresponds to block number 0-3, respectively."
            }
        ]
    },
    "1610647704": {
        "name": "INT_RAW",
        "address": 1610647704,
        "size": 32,
        "access": "",
        "desc": "eFuse raw interrupt register.",
        "fields": [
            {
                "name": "READ_DONE_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw bit signal for read_done interrupt."
            },
            {
                "name": "PGM_DONE_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw bit signal for pgm_done interrupt."
            }
        ]
    },
    "1610647708": {
        "name": "INT_ST",
        "address": 1610647708,
        "size": 32,
        "access": "",
        "desc": "eFuse interrupt status register.",
        "fields": [
            {
                "name": "READ_DONE_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The status signal for read_done interrupt."
            },
            {
                "name": "PGM_DONE_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The status signal for pgm_done interrupt."
            }
        ]
    },
    "1610647808": {
        "name": "INT_ENA",
        "address": 1610647808,
        "size": 32,
        "access": "",
        "desc": "eFuse interrupt enable register.",
        "fields": [
            {
                "name": "READ_DONE_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The enable signal for read_done interrupt."
            },
            {
                "name": "PGM_DONE_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The enable signal for pgm_done interrupt."
            }
        ]
    },
    "1610647812": {
        "name": "INT_CLR",
        "address": 1610647812,
        "size": 32,
        "access": "",
        "desc": "eFuse interrupt clear register.",
        "fields": [
            {
                "name": "READ_DONE_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The clear signal for read_done interrupt."
            },
            {
                "name": "PGM_DONE_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The clear signal for pgm_done interrupt."
            }
        ]
    },
    "1610647816": {
        "name": "DAC_CONF",
        "address": 1610647816,
        "size": 32,
        "access": "",
        "desc": "Controls the eFuse programming voltage.",
        "fields": [
            {
                "name": "DAC_CLK_DIV",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Controls the division factor of the rising clock of the programming voltage."
            },
            {
                "name": "DAC_CLK_PAD_SEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Don't care."
            },
            {
                "name": "DAC_NUM",
                "bitOffset": 9,
                "bitWidth": 8,
                "desc": "Controls the rising period of the programming voltage."
            },
            {
                "name": "OE_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Reduces the power supply of the programming voltage."
            }
        ]
    },
    "1610647820": {
        "name": "RD_TIM_CONF",
        "address": 1610647820,
        "size": 32,
        "access": "",
        "desc": "Configures read timing parameters.",
        "fields": [
            {
                "name": "THR_A",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures hold time for efuse read."
            },
            {
                "name": "TRD",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Configures pulse time for efuse read."
            },
            {
                "name": "TSUR_A",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Configures setup time for efuse read."
            },
            {
                "name": "READ_INIT_NUM",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Configures the initial read time of eFuse."
            }
        ]
    },
    "1610647824": {
        "name": "WR_TIM_CONF0",
        "address": 1610647824,
        "size": 32,
        "access": "",
        "desc": "Configurarion register 0 of eFuse programming timing parameters.",
        "fields": [
            {
                "name": "THP_A",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures hold time for efuse program."
            },
            {
                "name": "TPGM_INACTIVE",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Configures pulse time for burning '0' bit."
            },
            {
                "name": "TPGM",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Configures pulse time for burning '1' bit."
            }
        ]
    },
    "1610647828": {
        "name": "WR_TIM_CONF1",
        "address": 1610647828,
        "size": 32,
        "access": "",
        "desc": "Configurarion register 1 of eFuse programming timing parameters.",
        "fields": [
            {
                "name": "TSUP_A",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Configures setup time for efuse program."
            },
            {
                "name": "PWR_ON_NUM",
                "bitOffset": 8,
                "bitWidth": 16,
                "desc": "Configures the power up time for VDDQ."
            }
        ]
    },
    "1610647832": {
        "name": "WR_TIM_CONF2",
        "address": 1610647832,
        "size": 32,
        "access": "",
        "desc": "Configurarion register 2 of eFuse programming timing parameters.",
        "fields": [
            {
                "name": "PWR_OFF_NUM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Configures the power outage time for VDDQ."
            }
        ]
    },
    "1610648060": {
        "name": "DATE",
        "address": 1610648060,
        "size": 32,
        "access": "",
        "desc": "eFuse version register.",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Stores eFuse version."
            }
        ]
    },
    "1611415552": {
        "name": "ICACHE_CTRL",
        "address": 1611415552,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "ICACHE_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to activate the data cache. 0: disable, 1: enable"
            }
        ]
    },
    "1611415556": {
        "name": "ICACHE_CTRL1",
        "address": 1611415556,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "ICACHE_SHUT_IBUS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to disable core0 ibus, 0: enable, 1: disable"
            },
            {
                "name": "ICACHE_SHUT_DBUS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to disable core1 ibus, 0: enable, 1: disable"
            }
        ]
    },
    "1611415560": {
        "name": "ICACHE_TAG_POWER_CTRL",
        "address": 1611415560,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "ICACHE_TAG_MEM_FORCE_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to close clock gating of  icache tag memory. 1: close gating, 0: open clock gating."
            },
            {
                "name": "ICACHE_TAG_MEM_FORCE_PD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to power  icache tag memory down, 0: follow rtc_lslp, 1: power down"
            },
            {
                "name": "ICACHE_TAG_MEM_FORCE_PU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to power  icache tag memory up, 0: follow rtc_lslp, 1: power up"
            }
        ]
    },
    "1611415592": {
        "name": "ICACHE_SYNC_CTRL",
        "address": 1611415592,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "ICACHE_INVALIDATE_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done."
            },
            {
                "name": "ICACHE_SYNC_DONE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to indicate invalidate operation is finished."
            }
        ]
    },
    "1611415596": {
        "name": "ICACHE_SYNC_ADDR",
        "address": 1611415596,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "ICACHE_SYNC_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The bits are used to configure the start virtual address for clean operations. It should be combined with ICACHE_SYNC_SIZE_REG."
            }
        ]
    },
    "1611415600": {
        "name": "ICACHE_SYNC_SIZE",
        "address": 1611415600,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "ICACHE_SYNC_SIZE",
                "bitOffset": 0,
                "bitWidth": 23,
                "desc": "The bits are used to configure the length for sync operations. The bits are the counts of cache block. It should be combined with ICACHE_SYNC_ADDR_REG."
            }
        ]
    },
    "1611415636": {
        "name": "IBUS_TO_FLASH_START_VADDR",
        "address": 1611415636,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "IBUS_TO_FLASH_START_VADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The bits are used to configure the start virtual address of ibus to access flash. The register is used to give constraints to ibus access counter."
            }
        ]
    },
    "1611415640": {
        "name": "IBUS_TO_FLASH_END_VADDR",
        "address": 1611415640,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "IBUS_TO_FLASH_END_VADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The bits are used to configure the end virtual address of ibus to access flash. The register is used to give constraints to ibus access counter."
            }
        ]
    },
    "1611415644": {
        "name": "DBUS_TO_FLASH_START_VADDR",
        "address": 1611415644,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "DBUS_TO_FLASH_START_VADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The bits are used to configure the start virtual address of dbus to access flash. The register is used to give constraints to dbus access counter."
            }
        ]
    },
    "1611415648": {
        "name": "DBUS_TO_FLASH_END_VADDR",
        "address": 1611415648,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "DBUS_TO_FLASH_END_VADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The bits are used to configure the end virtual address of dbus to access flash. The register is used to give constraints to dbus access counter."
            }
        ]
    },
    "1611415652": {
        "name": "CACHE_ACS_CNT_CLR",
        "address": 1611415652,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "IBUS_ACS_CNT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to clear ibus counter."
            },
            {
                "name": "DBUS_ACS_CNT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to clear dbus counter."
            }
        ]
    },
    "1611415672": {
        "name": "CACHE_ILG_INT_ENA",
        "address": 1611415672,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "ICACHE_SYNC_OP_FAULT_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt by sync configurations fault."
            },
            {
                "name": "ICACHE_PRELOAD_OP_FAULT_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt by preload configurations fault."
            },
            {
                "name": "MMU_ENTRY_FAULT_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt by mmu entry fault."
            },
            {
                "name": "IBUS_CNT_OVF_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt by ibus counter overflow."
            },
            {
                "name": "DBUS_CNT_OVF_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt by dbus counter overflow."
            }
        ]
    },
    "1611415676": {
        "name": "CACHE_ILG_INT_CLR",
        "address": 1611415676,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "ICACHE_SYNC_OP_FAULT_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt by sync configurations fault."
            },
            {
                "name": "ICACHE_PRELOAD_OP_FAULT_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt by preload configurations fault."
            },
            {
                "name": "MMU_ENTRY_FAULT_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt by mmu entry fault."
            },
            {
                "name": "IBUS_CNT_OVF_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt by ibus counter overflow."
            },
            {
                "name": "DBUS_CNT_OVF_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt by dbus counter overflow."
            }
        ]
    },
    "1611415680": {
        "name": "CACHE_ILG_INT_ST",
        "address": 1611415680,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "ICACHE_SYNC_OP_FAULT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to indicate interrupt by sync configurations fault."
            },
            {
                "name": "ICACHE_PRELOAD_OP_FAULT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to indicate interrupt by preload configurations fault."
            },
            {
                "name": "MMU_ENTRY_FAULT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to indicate interrupt by mmu entry fault."
            },
            {
                "name": "IBUS_ACS_CNT_OVF_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The bit is used to indicate interrupt by ibus access flash/spiram counter overflow."
            },
            {
                "name": "IBUS_ACS_MISS_CNT_OVF_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The bit is used to indicate interrupt by ibus access flash/spiram miss counter overflow."
            },
            {
                "name": "DBUS_ACS_CNT_OVF_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The bit is used to indicate interrupt by dbus access flash/spiram counter overflow."
            },
            {
                "name": "DBUS_ACS_FLASH_MISS_CNT_OVF_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The bit is used to indicate interrupt by dbus access flash miss counter overflow."
            }
        ]
    },
    "1611415684": {
        "name": "CORE0_ACS_CACHE_INT_ENA",
        "address": 1611415684,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "CORE0_IBUS_ACS_MSK_IC_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt by cpu access icache while the corresponding ibus is disabled which include speculative access."
            },
            {
                "name": "CORE0_IBUS_WR_IC_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt by ibus trying to write icache"
            },
            {
                "name": "CORE0_IBUS_REJECT_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt by authentication fail."
            },
            {
                "name": "CORE0_DBUS_ACS_MSK_IC_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt by cpu access icache while the corresponding dbus is disabled which include speculative access."
            },
            {
                "name": "CORE0_DBUS_REJECT_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt by authentication fail."
            },
            {
                "name": "CORE0_DBUS_WR_IC_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to enable interrupt by dbus trying to write icache"
            }
        ]
    },
    "1611415688": {
        "name": "CORE0_ACS_CACHE_INT_CLR",
        "address": 1611415688,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "CORE0_IBUS_ACS_MSK_IC_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt by cpu access icache while the corresponding ibus is disabled or icache is disabled which include speculative access."
            },
            {
                "name": "CORE0_IBUS_WR_IC_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt by ibus trying to write icache"
            },
            {
                "name": "CORE0_IBUS_REJECT_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt by authentication fail."
            },
            {
                "name": "CORE0_DBUS_ACS_MSK_IC_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt by cpu access icache while the corresponding dbus is disabled or icache is disabled which include speculative access."
            },
            {
                "name": "CORE0_DBUS_REJECT_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt by authentication fail."
            },
            {
                "name": "CORE0_DBUS_WR_IC_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to clear interrupt by dbus trying to write icache"
            }
        ]
    },
    "1611415692": {
        "name": "CORE0_ACS_CACHE_INT_ST",
        "address": 1611415692,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "CORE0_IBUS_ACS_MSK_ICACHE_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to indicate interrupt by cpu access  icache while the core0_ibus is disabled or icache is disabled which include speculative access."
            },
            {
                "name": "CORE0_IBUS_WR_ICACHE_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to indicate interrupt by ibus trying to write icache"
            },
            {
                "name": "CORE0_IBUS_REJECT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to indicate interrupt by authentication fail."
            },
            {
                "name": "CORE0_DBUS_ACS_MSK_ICACHE_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The bit is used to indicate interrupt by cpu access icache while the core0_dbus is disabled or icache is disabled which include speculative access."
            },
            {
                "name": "CORE0_DBUS_REJECT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to indicate interrupt by authentication fail."
            },
            {
                "name": "CORE0_DBUS_WR_ICACHE_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to indicate interrupt by dbus trying to write icache"
            }
        ]
    },
    "1611415696": {
        "name": "CORE0_DBUS_REJECT_ST",
        "address": 1611415696,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "CORE0_DBUS_ATTR",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "The bits are used to indicate the attribute of CPU access dbus when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able."
            },
            {
                "name": "CORE0_DBUS_WORLD",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The bit is used to indicate the world of CPU access dbus when authentication fail. 0: WORLD0, 1: WORLD1"
            }
        ]
    },
    "1611415700": {
        "name": "CORE0_DBUS_REJECT_VADDR",
        "address": 1611415700,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "CORE0_DBUS_VADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The bits are used to indicate the virtual address of CPU access dbus when authentication fail."
            }
        ]
    },
    "1611415704": {
        "name": "CORE0_IBUS_REJECT_ST",
        "address": 1611415704,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "CORE0_IBUS_ATTR",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "The bits are used to indicate the attribute of CPU access ibus when authentication fail. 0: invalidate, 1: execute-able, 2: read-able"
            },
            {
                "name": "CORE0_IBUS_WORLD",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The bit is used to indicate the world of CPU access ibus when authentication fail. 0: WORLD0, 1: WORLD1"
            }
        ]
    },
    "1611415708": {
        "name": "CORE0_IBUS_REJECT_VADDR",
        "address": 1611415708,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "CORE0_IBUS_VADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The bits are used to indicate the virtual address of CPU access  ibus when authentication fail."
            }
        ]
    },
    "1611415712": {
        "name": "CACHE_MMU_FAULT_CONTENT",
        "address": 1611415712,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "CACHE_MMU_FAULT_CONTENT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "The bits are used to indicate the content of mmu entry which cause mmu fault.."
            },
            {
                "name": "CACHE_MMU_FAULT_CODE",
                "bitOffset": 10,
                "bitWidth": 4,
                "desc": "The right-most 3 bits are used to indicate the operations which cause mmu fault occurrence. 0: default, 1: cpu miss, 2: preload miss, 3: writeback, 4: cpu miss evict recovery address, 5: load miss evict recovery address, 6: external dma tx, 7: external dma rx. The most significant bit is used to indicate this operation occurs in which one icache."
            }
        ]
    },
    "1611415716": {
        "name": "CACHE_MMU_FAULT_VADDR",
        "address": 1611415716,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "CACHE_MMU_FAULT_VADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The bits are used to indicate the virtual address which cause mmu fault.."
            }
        ]
    },
    "1611415720": {
        "name": "CACHE_WRAP_AROUND_CTRL",
        "address": 1611415720,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "CACHE_FLASH_WRAP_AROUND",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable wrap around mode when read data from flash."
            }
        ]
    },
    "1611415724": {
        "name": "CACHE_MMU_POWER_CTRL",
        "address": 1611415724,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "CACHE_MMU_MEM_FORCE_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable clock gating to save power when access mmu memory, 0: enable, 1: disable"
            },
            {
                "name": "CACHE_MMU_MEM_FORCE_PD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd, 1: power down"
            },
            {
                "name": "CACHE_MMU_MEM_FORCE_PU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd, 1: power up"
            }
        ]
    },
    "1611415728": {
        "name": "CACHE_STATE",
        "address": 1611415728,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "ICACHE_STATE",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "The bit is used to indicate whether  icache main fsm is in idle state or not. 1: in idle state,  0: not in idle state"
            }
        ]
    },
    "1611415732": {
        "name": "CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE",
        "address": 1611415732,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "RECORD_DISABLE_DB_ENCRYPT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved."
            },
            {
                "name": "RECORD_DISABLE_G0CB_DECRYPT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reserved."
            }
        ]
    },
    "1611415736": {
        "name": "CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON",
        "address": 1611415736,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "CLK_FORCE_ON_MANUAL_CRYPT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to close clock gating of manual crypt clock. 1: close gating, 0: open clock gating."
            },
            {
                "name": "CLK_FORCE_ON_AUTO_CRYPT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to close clock gating of automatic crypt clock. 1: close gating, 0: open clock gating."
            },
            {
                "name": "CLK_FORCE_ON_CRYPT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to close clock gating of external memory encrypt and decrypt clock. 1: close gating, 0: open clock gating."
            }
        ]
    },
    "1611415740": {
        "name": "CACHE_PRELOAD_INT_CTRL",
        "address": 1611415740,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "ICACHE_PRELOAD_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to indicate the interrupt by  icache pre-load done."
            },
            {
                "name": "ICACHE_PRELOAD_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable the interrupt by  icache pre-load done."
            },
            {
                "name": "ICACHE_PRELOAD_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to clear the interrupt by  icache pre-load done."
            }
        ]
    },
    "1611415744": {
        "name": "CACHE_SYNC_INT_CTRL",
        "address": 1611415744,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "ICACHE_SYNC_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to indicate the interrupt by  icache sync done."
            },
            {
                "name": "ICACHE_SYNC_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable the interrupt by  icache sync done."
            },
            {
                "name": "ICACHE_SYNC_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to clear the interrupt by  icache sync done."
            }
        ]
    },
    "1611415748": {
        "name": "CACHE_MMU_OWNER",
        "address": 1611415748,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "CACHE_MMU_OWNER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "The bits are used to specify the owner of MMU.bit0/bit2: ibus, bit1/bit3: dbus"
            }
        ]
    },
    "1611415752": {
        "name": "CACHE_CONF_MISC",
        "address": 1611415752,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to disable checking mmu entry fault by preload operation."
            },
            {
                "name": "CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to disable checking mmu entry fault by sync operation."
            },
            {
                "name": "CACHE_TRACE_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to enable cache trace function."
            },
            {
                "name": "CACHE_MMU_PAGE_SIZE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "This bit is used to choose mmu page size. 2:64KB. 1. 32KB. 0: 16KB"
            }
        ]
    },
    "1611415756": {
        "name": "ICACHE_FREEZE",
        "address": 1611415756,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable icache freeze mode"
            },
            {
                "name": "MODE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to configure freeze mode, 0:  assert busy if CPU miss 1: assert hit if CPU miss"
            },
            {
                "name": "DONE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The bit is used to indicate icache freeze success"
            }
        ]
    },
    "1611415760": {
        "name": "ICACHE_ATOMIC_OPERATE_ENA",
        "address": 1611415760,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "ICACHE_ATOMIC_OPERATE_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to activate icache atomic operation protection. In this case, sync/lock operation can not interrupt miss-work. This feature does not work during invalidateAll operation."
            }
        ]
    },
    "1611415764": {
        "name": "CACHE_REQUEST",
        "address": 1611415764,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "BYPASS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to disable request recording which could cause performance issue"
            }
        ]
    },
    "1611415808": {
        "name": "CLOCK_GATE",
        "address": 1611415808,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "clock gate enable."
            }
        ]
    },
    "1611416572": {
        "name": "REG_DATE",
        "address": 1611416572,
        "size": 32,
        "access": "",
        "desc": "This description will be updated in the near future.",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "version information"
            }
        ]
    },
    "1610629120": {
        "name": "BT_SELECT",
        "address": 1610629120,
        "size": 32,
        "access": "",
        "desc": "GPIO bit select register",
        "fields": [
            {
                "name": "BT_SEL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "GPIO bit select register"
            }
        ]
    },
    "1610629124": {
        "name": "OUT",
        "address": 1610629124,
        "size": 32,
        "access": "",
        "desc": "GPIO output register",
        "fields": [
            {
                "name": "DATA_ORIG",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO output register for GPIO0-24"
            }
        ]
    },
    "1610629128": {
        "name": "OUT_W1TS",
        "address": 1610629128,
        "size": 32,
        "access": "",
        "desc": "GPIO output set register",
        "fields": [
            {
                "name": "OUT_W1TS",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO output set register for GPIO0-24"
            }
        ]
    },
    "1610629132": {
        "name": "OUT_W1TC",
        "address": 1610629132,
        "size": 32,
        "access": "",
        "desc": "GPIO output clear register",
        "fields": [
            {
                "name": "OUT_W1TC",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO output clear register for GPIO0-24"
            }
        ]
    },
    "1610629148": {
        "name": "SDIO_SELECT",
        "address": 1610629148,
        "size": 32,
        "access": "",
        "desc": "GPIO sdio select register",
        "fields": [
            {
                "name": "SDIO_SEL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "GPIO sdio select register"
            }
        ]
    },
    "1610629152": {
        "name": "ENABLE",
        "address": 1610629152,
        "size": 32,
        "access": "",
        "desc": "GPIO output enable register",
        "fields": [
            {
                "name": "DATA",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO output enable register for GPIO0-24"
            }
        ]
    },
    "1610629156": {
        "name": "ENABLE_W1TS",
        "address": 1610629156,
        "size": 32,
        "access": "",
        "desc": "GPIO output enable set register",
        "fields": [
            {
                "name": "ENABLE_W1TS",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO output enable set register for GPIO0-24"
            }
        ]
    },
    "1610629160": {
        "name": "ENABLE_W1TC",
        "address": 1610629160,
        "size": 32,
        "access": "",
        "desc": "GPIO output enable clear register",
        "fields": [
            {
                "name": "ENABLE_W1TC",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO output enable clear register for GPIO0-24"
            }
        ]
    },
    "1610629176": {
        "name": "STRAP",
        "address": 1610629176,
        "size": 32,
        "access": "",
        "desc": "pad strapping register",
        "fields": [
            {
                "name": "STRAPPING",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "pad strapping register"
            }
        ]
    },
    "1610629180": {
        "name": "IN",
        "address": 1610629180,
        "size": 32,
        "access": "",
        "desc": "GPIO input register",
        "fields": [
            {
                "name": "DATA_NEXT",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO input register for GPIO0-24"
            }
        ]
    },
    "1610629188": {
        "name": "STATUS",
        "address": 1610629188,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt status register",
        "fields": [
            {
                "name": "INTERRUPT",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO interrupt status register for GPIO0-24"
            }
        ]
    },
    "1610629192": {
        "name": "STATUS_W1TS",
        "address": 1610629192,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt status set register",
        "fields": [
            {
                "name": "STATUS_W1TS",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO interrupt status set register for GPIO0-24"
            }
        ]
    },
    "1610629196": {
        "name": "STATUS_W1TC",
        "address": 1610629196,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt status clear register",
        "fields": [
            {
                "name": "STATUS_W1TC",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO interrupt status clear register for GPIO0-24"
            }
        ]
    },
    "1610629212": {
        "name": "PCPU_INT",
        "address": 1610629212,
        "size": 32,
        "access": "",
        "desc": "GPIO PRO_CPU interrupt status register",
        "fields": [
            {
                "name": "PROCPU_INT",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO PRO_CPU interrupt status register for GPIO0-24"
            }
        ]
    },
    "1610629216": {
        "name": "PCPU_NMI_INT",
        "address": 1610629216,
        "size": 32,
        "access": "",
        "desc": "GPIO PRO_CPU(not shielded) interrupt status register",
        "fields": [
            {
                "name": "PROCPU_NMI_INT",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-24"
            }
        ]
    },
    "1610629220": {
        "name": "CPUSDIO_INT",
        "address": 1610629220,
        "size": 32,
        "access": "",
        "desc": "GPIO CPUSDIO interrupt status register",
        "fields": [
            {
                "name": "SDIO_INT",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "GPIO CPUSDIO interrupt status register for GPIO0-24"
            }
        ]
    },
    "1610629236": {
        "name": "PIN%s",
        "address": 1610629236,
        "size": 32,
        "access": "",
        "desc": "GPIO pin configuration register",
        "fields": [
            {
                "name": "SYNC2_BYPASS",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge."
            },
            {
                "name": "PAD_DRIVER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "set this bit to select pad driver. 1:open-drain. 0:normal."
            },
            {
                "name": "SYNC1_BYPASS",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge."
            },
            {
                "name": "INT_TYPE",
                "bitOffset": 7,
                "bitWidth": 3,
                "desc": "set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid at high level"
            },
            {
                "name": "WAKEUP_ENABLE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)"
            },
            {
                "name": "CONFIG",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "reserved"
            },
            {
                "name": "INT_ENA",
                "bitOffset": 13,
                "bitWidth": 5,
                "desc": "set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded) interrupt."
            }
        ]
    },
    "1610629452": {
        "name": "STATUS_NEXT",
        "address": 1610629452,
        "size": 32,
        "access": "",
        "desc": "GPIO interrupt source register",
        "fields": [
            {
                "name": "STATUS_INTERRUPT_NEXT",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "GPIO interrupt source register for GPIO0-24"
            }
        ]
    },
    "1610629460": {
        "name": "FUNC%s_IN_SEL_CFG",
        "address": 1610629460,
        "size": 32,
        "access": "",
        "desc": "GPIO input function configuration register",
        "fields": [
            {
                "name": "IN_SEL",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "set this value: s=0-53: connect GPIO[s] to this port. s=0x38: set this port always high level. s=0x3C: set this port always low level."
            },
            {
                "name": "IN_INV_SEL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "set this bit to invert input signal. 1:invert. 0:not invert."
            },
            {
                "name": "SEL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO."
            }
        ]
    },
    "1610630484": {
        "name": "FUNC%s_OUT_SEL_CFG",
        "address": 1610630484,
        "size": 32,
        "access": "",
        "desc": "GPIO output function select register",
        "fields": [
            {
                "name": "OUT_SEL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-255: output of GPIO[n] equals input of peripheral[s]. s=256: output of GPIO[n] equals GPIO_OUT_REG[n]."
            },
            {
                "name": "INV_SEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "set this bit to invert output signal.1:invert.0:not invert."
            },
            {
                "name": "OEN_SEL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output enable signal.0:use peripheral output enable signal."
            },
            {
                "name": "OEN_INV_SEL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "set this bit to invert output enable signal.1:invert.0:not invert."
            }
        ]
    },
    "1610630700": {
        "name": "CLOCK_GATE",
        "address": 1610630700,
        "size": 32,
        "access": "",
        "desc": "GPIO clock gate register",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "set this bit to enable GPIO clock gate"
            }
        ]
    },
    "1610630908": {
        "name": "REG_DATE",
        "address": 1610630908,
        "size": 32,
        "access": "",
        "desc": "GPIO version register",
        "fields": [
            {
                "name": "REG_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "version register"
            }
        ]
    },
    "1610690560": {
        "name": "SCL_LOW_PERIOD",
        "address": 1610690560,
        "size": 32,
        "access": "",
        "desc": "Configures the low level width of the SCL\nClock",
        "fields": [
            {
                "name": "SCL_LOW_PERIOD",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "This register is used to configure for how long SCL remains low in master mode, in I2C module clock cycles."
            }
        ]
    },
    "1610690564": {
        "name": "CTR",
        "address": 1610690564,
        "size": 32,
        "access": "",
        "desc": "Transmission setting",
        "fields": [
            {
                "name": "SDA_FORCE_OUT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "0: direct output, 1: open drain output."
            },
            {
                "name": "SCL_FORCE_OUT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "0: direct output, 1: open drain output."
            },
            {
                "name": "SAMPLE_SCL_LEVEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This register is used to select the sample mode.\n1: sample SDA data on the SCL low level.\n0: sample SDA data on the SCL high level."
            },
            {
                "name": "RX_FULL_ACK_LEVEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "This register is used to configure the ACK value that need to sent by master when the rx_fifo_cnt has reached the threshold."
            },
            {
                "name": "MS_MODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to configure the module as an I2C Master. Clear this bit to configure the\nmodule as an I2C Slave."
            },
            {
                "name": "TRANS_START",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to start sending the data in txfifo."
            },
            {
                "name": "TX_LSB_FIRST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This bit is used to control the sending mode for data needing to be sent. \n1: send data from the least significant bit,\n0: send data from the most significant bit."
            },
            {
                "name": "RX_LSB_FIRST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This bit is used to control the storage mode for received data.\n1: receive data from the least significant bit,\n0: receive data from the most significant bit."
            },
            {
                "name": "CLK_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "ARBITRATION_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "This is the enable bit for arbitration_lost."
            },
            {
                "name": "FSM_RST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "This register is used to reset the scl FMS."
            },
            {
                "name": "CONF_UPGATE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "synchronization bit"
            },
            {
                "name": "SLV_TX_AUTO_START_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "This is the enable bit for slave to send data automatically"
            }
        ]
    },
    "1610690568": {
        "name": "SR",
        "address": 1610690568,
        "size": 32,
        "access": "",
        "desc": "Describe I2C work status.",
        "fields": [
            {
                "name": "RESP_REC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The received ACK value in master mode or slave mode. 0: ACK, 1: NACK."
            },
            {
                "name": "ARB_LOST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "When the I2C controller loses control of SCL line, this register changes to 1."
            },
            {
                "name": "BUS_BUSY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1: the I2C bus is busy transferring data, 0: the I2C bus is in idle state."
            },
            {
                "name": "RXFIFO_CNT",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "This field represents the amount of data needed to be sent."
            },
            {
                "name": "TXFIFO_CNT",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "This field stores the amount of received data in RAM."
            },
            {
                "name": "SCL_MAIN_STATE_LAST",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "This field indicates the states of the I2C module state machine. \n0: Idle, 1: Address shift, 2: ACK address, 3: Rx data, 4: Tx data, 5: Send ACK, 6: Wait ACK"
            },
            {
                "name": "SCL_STATE_LAST",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "This field indicates the states of the state machine used to produce SCL.\n0: Idle, 1: Start, 2: Negative edge, 3: Low, 4: Positive edge, 5: High, 6: Stop"
            }
        ]
    },
    "1610690572": {
        "name": "TO",
        "address": 1610690572,
        "size": 32,
        "access": "",
        "desc": "Setting time out control for receiving data.",
        "fields": [
            {
                "name": "TIME_OUT_VALUE",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "This register is used to configure the timeout for receiving a data bit in APB\nclock cycles."
            },
            {
                "name": "TIME_OUT_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This is the enable bit for time out control."
            }
        ]
    },
    "1610690580": {
        "name": "FIFO_ST",
        "address": 1610690580,
        "size": 32,
        "access": "",
        "desc": "FIFO status register.",
        "fields": [
            {
                "name": "RXFIFO_RADDR",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "This is the offset address of the APB reading from rxfifo"
            },
            {
                "name": "RXFIFO_WADDR",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "This is the offset address of i2c module receiving data and writing to rxfifo."
            },
            {
                "name": "TXFIFO_RADDR",
                "bitOffset": 10,
                "bitWidth": 4,
                "desc": "This is the offset address of i2c module reading from txfifo."
            },
            {
                "name": "TXFIFO_WADDR",
                "bitOffset": 15,
                "bitWidth": 4,
                "desc": "This is the offset address of APB bus writing to txfifo."
            }
        ]
    },
    "1610690584": {
        "name": "FIFO_CONF",
        "address": 1610690584,
        "size": 32,
        "access": "",
        "desc": "FIFO configuration register.",
        "fields": [
            {
                "name": "RXFIFO_WM_THRHD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "The water mark threshold of rx FIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and rx FIFO counter is bigger than reg_rxfifo_wm_thrhd[3:0], reg_rxfifo_wm_int_raw bit will be valid."
            },
            {
                "name": "TXFIFO_WM_THRHD",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "The water mark threshold of tx FIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and tx FIFO counter is smaller than reg_txfifo_wm_thrhd[3:0], reg_txfifo_wm_int_raw bit will be valid."
            },
            {
                "name": "NONFIFO_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to enable APB nonfifo access."
            },
            {
                "name": "RX_FIFO_RST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to reset rx-fifo."
            },
            {
                "name": "TX_FIFO_RST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set this bit to reset tx-fifo."
            },
            {
                "name": "FIFO_PRT_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The control enable bit of FIFO pointer in non-fifo access mode. This bit controls the valid bits and the interrupts of tx/rx_fifo overflow, underflow, full and empty."
            }
        ]
    },
    "1610690588": {
        "name": "DATA",
        "address": 1610690588,
        "size": 32,
        "access": "",
        "desc": "Rx FIFO read data.",
        "fields": [
            {
                "name": "FIFO_RDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "The value of rx FIFO read data."
            }
        ]
    },
    "1610690592": {
        "name": "INT_RAW",
        "address": 1610690592,
        "size": 32,
        "access": "",
        "desc": "Raw interrupt status",
        "fields": [
            {
                "name": "RXFIFO_WM_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt."
            },
            {
                "name": "TXFIFO_WM_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt."
            },
            {
                "name": "RXFIFO_OVF_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt."
            },
            {
                "name": "END_DETECT_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw interrupt bit for the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "BYTE_TRANS_DONE_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw interrupt bit for the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "ARBITRATION_LOST_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt."
            },
            {
                "name": "MST_TXFIFO_UDF_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TRANS_COMPLETE_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TIME_OUT_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw interrupt bit for the I2C_TIME_OUT_INT interrupt."
            },
            {
                "name": "TRANS_START_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw interrupt bit for the I2C_TRANS_START_INT interrupt."
            },
            {
                "name": "NACK_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt."
            },
            {
                "name": "TXFIFO_OVF_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt."
            },
            {
                "name": "RXFIFO_UDF_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt."
            },
            {
                "name": "SCL_ST_TO_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt."
            },
            {
                "name": "SCL_MAIN_ST_TO_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt."
            },
            {
                "name": "DET_START_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The raw interrupt bit for I2C_DET_START_INT interrupt."
            }
        ]
    },
    "1610690596": {
        "name": "INT_CLR",
        "address": 1610690596,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear bits",
        "fields": [
            {
                "name": "RXFIFO_WM_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear I2C_RXFIFO_WM_INT interrupt."
            },
            {
                "name": "TXFIFO_WM_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear I2C_TXFIFO_WM_INT interrupt."
            },
            {
                "name": "RXFIFO_OVF_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear I2C_RXFIFO_OVF_INT interrupt."
            },
            {
                "name": "END_DETECT_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "BYTE_TRANS_DONE_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "ARBITRATION_LOST_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the I2C_ARBITRATION_LOST_INT interrupt."
            },
            {
                "name": "MST_TXFIFO_UDF_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TRANS_COMPLETE_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TIME_OUT_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the I2C_TIME_OUT_INT interrupt."
            },
            {
                "name": "TRANS_START_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to clear the I2C_TRANS_START_INT interrupt."
            },
            {
                "name": "NACK_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt."
            },
            {
                "name": "TXFIFO_OVF_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set this bit to clear I2C_TXFIFO_OVF_INT interrupt."
            },
            {
                "name": "RXFIFO_UDF_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to clear I2C_RXFIFO_UDF_INT  interrupt."
            },
            {
                "name": "SCL_ST_TO_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set this bit to clear I2C_SCL_ST_TO_INT interrupt."
            },
            {
                "name": "SCL_MAIN_ST_TO_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Set this bit to clear I2C_SCL_MAIN_ST_TO_INT interrupt."
            },
            {
                "name": "DET_START_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Set this bit to clear I2C_DET_START_INT interrupt."
            }
        ]
    },
    "1610690600": {
        "name": "INT_ENA",
        "address": 1610690600,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable bits",
        "fields": [
            {
                "name": "RXFIFO_WM_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for I2C_RXFIFO_WM_INT interrupt."
            },
            {
                "name": "TXFIFO_WM_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for I2C_TXFIFO_WM_INT interrupt."
            },
            {
                "name": "RXFIFO_OVF_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for I2C_RXFIFO_OVF_INT interrupt."
            },
            {
                "name": "END_DETECT_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "BYTE_TRANS_DONE_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "ARBITRATION_LOST_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the I2C_ARBITRATION_LOST_INT interrupt."
            },
            {
                "name": "MST_TXFIFO_UDF_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TRANS_COMPLETE_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TIME_OUT_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the I2C_TIME_OUT_INT interrupt."
            },
            {
                "name": "TRANS_START_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the I2C_TRANS_START_INT interrupt."
            },
            {
                "name": "NACK_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt."
            },
            {
                "name": "TXFIFO_OVF_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for I2C_TXFIFO_OVF_INT interrupt."
            },
            {
                "name": "RXFIFO_UDF_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for I2C_RXFIFO_UDF_INT  interrupt."
            },
            {
                "name": "SCL_ST_TO_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for I2C_SCL_ST_TO_INT interrupt."
            },
            {
                "name": "SCL_MAIN_ST_TO_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for I2C_SCL_MAIN_ST_TO_INT interrupt."
            },
            {
                "name": "DET_START_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for I2C_DET_START_INT interrupt."
            }
        ]
    },
    "1610690604": {
        "name": "INT_STATUS",
        "address": 1610690604,
        "size": 32,
        "access": "",
        "desc": "Status of captured I2C communication events",
        "fields": [
            {
                "name": "RXFIFO_WM_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for I2C_RXFIFO_WM_INT interrupt."
            },
            {
                "name": "TXFIFO_WM_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for I2C_TXFIFO_WM_INT interrupt."
            },
            {
                "name": "RXFIFO_OVF_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for I2C_RXFIFO_OVF_INT interrupt."
            },
            {
                "name": "END_DETECT_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "BYTE_TRANS_DONE_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for the I2C_END_DETECT_INT interrupt."
            },
            {
                "name": "ARBITRATION_LOST_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for the I2C_ARBITRATION_LOST_INT interrupt."
            },
            {
                "name": "MST_TXFIFO_UDF_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TRANS_COMPLETE_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for the I2C_TRANS_COMPLETE_INT interrupt."
            },
            {
                "name": "TIME_OUT_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for the I2C_TIME_OUT_INT interrupt."
            },
            {
                "name": "TRANS_START_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for the I2C_TRANS_START_INT interrupt."
            },
            {
                "name": "NACK_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt."
            },
            {
                "name": "TXFIFO_OVF_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for I2C_TXFIFO_OVF_INT interrupt."
            },
            {
                "name": "RXFIFO_UDF_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for I2C_RXFIFO_UDF_INT  interrupt."
            },
            {
                "name": "SCL_ST_TO_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for I2C_SCL_ST_TO_INT interrupt."
            },
            {
                "name": "SCL_MAIN_ST_TO_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for I2C_SCL_MAIN_ST_TO_INT interrupt."
            },
            {
                "name": "DET_START_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for I2C_DET_START_INT interrupt."
            }
        ]
    },
    "1610690608": {
        "name": "SDA_HOLD",
        "address": 1610690608,
        "size": 32,
        "access": "",
        "desc": "Configures the hold time after a negative SCL edge.",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "This register is used to configure the time to hold the data after the negative\nedge of SCL, in I2C module clock cycles."
            }
        ]
    },
    "1610690612": {
        "name": "SDA_SAMPLE",
        "address": 1610690612,
        "size": 32,
        "access": "",
        "desc": "Configures the sample time after a positive SCL edge.",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "This register is used to configure for how long SDA is sampled, in I2C module clock cycles."
            }
        ]
    },
    "1610690616": {
        "name": "SCL_HIGH_PERIOD",
        "address": 1610690616,
        "size": 32,
        "access": "",
        "desc": "Configures the high level width of SCL",
        "fields": [
            {
                "name": "SCL_HIGH_PERIOD",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "This register is used to configure for how long SCL setup to high level and remains high in master mode, in I2C module clock cycles."
            },
            {
                "name": "SCL_WAIT_HIGH_PERIOD",
                "bitOffset": 9,
                "bitWidth": 7,
                "desc": "This register is used to configure for the SCL_FSM's waiting period for SCL high level in master mode, in I2C module clock cycles."
            }
        ]
    },
    "1610690624": {
        "name": "SCL_START_HOLD",
        "address": 1610690624,
        "size": 32,
        "access": "",
        "desc": "Configures the delay between the SDA and SCL negative edge for a start condition",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "This register is used to configure the time between the negative edge\nof SDA and the negative edge of SCL for a START condition, in I2C module clock cycles."
            }
        ]
    },
    "1610690628": {
        "name": "SCL_RSTART_SETUP",
        "address": 1610690628,
        "size": 32,
        "access": "",
        "desc": "Configures the delay between the positive\nedge of SCL and the negative edge of SDA",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "This register is used to configure the time between the positive\nedge of SCL and the negative edge of SDA for a RESTART condition, in I2C module clock cycles."
            }
        ]
    },
    "1610690632": {
        "name": "SCL_STOP_HOLD",
        "address": 1610690632,
        "size": 32,
        "access": "",
        "desc": "Configures the delay after the SCL clock\nedge for a stop condition",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "This register is used to configure the delay after the STOP condition,\nin I2C module clock cycles."
            }
        ]
    },
    "1610690636": {
        "name": "SCL_STOP_SETUP",
        "address": 1610690636,
        "size": 32,
        "access": "",
        "desc": "Configures the delay between the SDA and\nSCL positive edge for a stop condition",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "This register is used to configure the time between the positive edge\nof SCL and the positive edge of SDA, in I2C module clock cycles."
            }
        ]
    },
    "1610690640": {
        "name": "FILTER_CFG",
        "address": 1610690640,
        "size": 32,
        "access": "",
        "desc": "SCL and SDA filter configuration register",
        "fields": [
            {
                "name": "SCL_FILTER_THRES",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "When a pulse on the SCL input has smaller width than this register value\nin I2C module clock cycles, the I2C controller will ignore that pulse."
            },
            {
                "name": "SDA_FILTER_THRES",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "When a pulse on the SDA input has smaller width than this register value\nin I2C module clock cycles, the I2C controller will ignore that pulse."
            },
            {
                "name": "SCL_FILTER_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "This is the filter enable bit for SCL."
            },
            {
                "name": "SDA_FILTER_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "This is the filter enable bit for SDA."
            }
        ]
    },
    "1610690644": {
        "name": "CLK_CONF",
        "address": 1610690644,
        "size": 32,
        "access": "",
        "desc": "I2C CLK configuration register",
        "fields": [
            {
                "name": "SCLK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "the integral part of the fractional divisor for i2c module"
            },
            {
                "name": "SCLK_DIV_A",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "the numerator of the fractional part of the fractional divisor for i2c module"
            },
            {
                "name": "SCLK_DIV_B",
                "bitOffset": 14,
                "bitWidth": 6,
                "desc": "the denominator of the fractional part of the fractional divisor for i2c module"
            },
            {
                "name": "SCLK_SEL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The clock selection for i2c module:0-XTAL,1-CLK_8MHz."
            },
            {
                "name": "SCLK_ACTIVE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "The clock switch for i2c module"
            }
        ]
    },
    "1610690648": {
        "name": "COMD%s",
        "address": 1610690648,
        "size": 32,
        "access": "",
        "desc": "I2C command register %s",
        "fields": [
            {
                "name": "COMMAND",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "This is the content of command 0. It consists of three parts: \nop_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.\nByte_num represents the number of bytes that need to be sent or received.\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more\nInformation."
            },
            {
                "name": "COMMAND_DONE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "When command 0 is done in I2C Master mode, this bit changes to high\nlevel."
            }
        ]
    },
    "1610690680": {
        "name": "SCL_ST_TIME_OUT",
        "address": 1610690680,
        "size": 32,
        "access": "",
        "desc": "SCL status time out register",
        "fields": [
            {
                "name": "SCL_ST_TO_I2C",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "The threshold value of SCL_FSM state unchanged period. It should be o more than 23"
            }
        ]
    },
    "1610690684": {
        "name": "SCL_MAIN_ST_TIME_OUT",
        "address": 1610690684,
        "size": 32,
        "access": "",
        "desc": "SCL main status time out register",
        "fields": [
            {
                "name": "SCL_MAIN_ST_TO_I2C",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "The threshold value of SCL_MAIN_FSM state unchanged period.nIt should be o more than 23"
            }
        ]
    },
    "1610690688": {
        "name": "SCL_SP_CONF",
        "address": 1610690688,
        "size": 32,
        "access": "",
        "desc": "Power configuration register",
        "fields": [
            {
                "name": "SCL_RST_SLV_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "When I2C master is IDLE, set this bit to send out SCL pulses. The number of pulses equals to reg_scl_rst_slv_num[4:0]."
            },
            {
                "name": "SCL_RST_SLV_NUM",
                "bitOffset": 1,
                "bitWidth": 5,
                "desc": "Configure the pulses of SCL generated in I2C master mode. Valid when reg_scl_rst_slv_en is 1."
            },
            {
                "name": "SCL_PD_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The power down enable bit for the I2C output SCL line. 1: Power down. 0: Not power down. Set reg_scl_force_out and reg_scl_pd_en to 1 to stretch SCL low."
            },
            {
                "name": "SDA_PD_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The power down enable bit for the I2C output SDA line. 1: Power down. 0: Not power down. Set reg_sda_force_out and reg_sda_pd_en to 1 to stretch SDA low."
            }
        ]
    },
    "1610690808": {
        "name": "DATE",
        "address": 1610690808,
        "size": 32,
        "access": "",
        "desc": "Version register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This is the the version register."
            }
        ]
    },
    "1610690816": {
        "name": "TXFIFO_START_ADDR",
        "address": 1610690816,
        "size": 32,
        "access": "",
        "desc": "I2C TXFIFO base address register",
        "fields": [
            {
                "name": "TXFIFO_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This is the I2C txfifo first address."
            }
        ]
    },
    "1610690944": {
        "name": "RXFIFO_START_ADDR",
        "address": 1610690944,
        "size": 32,
        "access": "",
        "desc": "I2C RXFIFO base address register",
        "fields": [
            {
                "name": "RXFIFO_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This is the I2C rxfifo first address."
            }
        ]
    },
    "1611407360": {
        "name": "MAC_INTR_MAP",
        "address": 1611407360,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "WIFI_MAC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407364": {
        "name": "WIFI_MAC_NMI_MAP",
        "address": 1611407364,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "WIFI_MAC_NMI_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407368": {
        "name": "WIFI_PWR_INT_MAP",
        "address": 1611407368,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "WIFI_PWR_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407372": {
        "name": "WIFI_BB_INT_MAP",
        "address": 1611407372,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "WIFI_BB_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407376": {
        "name": "BT_MAC_INT_MAP",
        "address": 1611407376,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "BT_MAC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407380": {
        "name": "BT_BB_INT_MAP",
        "address": 1611407380,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "BT_BB_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407384": {
        "name": "BT_BB_NMI_MAP",
        "address": 1611407384,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "BT_BB_NMI_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407388": {
        "name": "LP_TIMER_INT_MAP",
        "address": 1611407388,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "LP_TIMER_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407392": {
        "name": "COEX_INT_MAP",
        "address": 1611407392,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "COEX_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407396": {
        "name": "BLE_TIMER_INT_MAP",
        "address": 1611407396,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "BLE_TIMER_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407400": {
        "name": "BLE_SEC_INT_MAP",
        "address": 1611407400,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "BLE_SEC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407404": {
        "name": "I2C_MST_INT_MAP",
        "address": 1611407404,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "I2C_MST_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407408": {
        "name": "APB_CTRL_INTR_MAP",
        "address": 1611407408,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "APB_CTRL_INTR_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407412": {
        "name": "GPIO_INTERRUPT_PRO_MAP",
        "address": 1611407412,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "GPIO_INTERRUPT_PRO_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407416": {
        "name": "GPIO_INTERRUPT_PRO_NMI_MAP",
        "address": 1611407416,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "GPIO_INTERRUPT_PRO_NMI_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407420": {
        "name": "SPI_INTR_1_MAP",
        "address": 1611407420,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SPI_INTR_1_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407424": {
        "name": "SPI_INTR_2_MAP",
        "address": 1611407424,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SPI_INTR_2_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407428": {
        "name": "UART_INTR_MAP",
        "address": 1611407428,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "UART_INTR_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407432": {
        "name": "UART1_INTR_MAP",
        "address": 1611407432,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "UART1_INTR_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407436": {
        "name": "LEDC_INT_MAP",
        "address": 1611407436,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "LEDC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407440": {
        "name": "EFUSE_INT_MAP",
        "address": 1611407440,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "EFUSE_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407444": {
        "name": "RTC_CORE_INTR_MAP",
        "address": 1611407444,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "RTC_CORE_INTR_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407448": {
        "name": "I2C_EXT0_INTR_MAP",
        "address": 1611407448,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "I2C_EXT0_INTR_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407452": {
        "name": "TG_T0_INT_MAP",
        "address": 1611407452,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "TG_T0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407456": {
        "name": "TG_WDT_INT_MAP",
        "address": 1611407456,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "TG_WDT_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407460": {
        "name": "CACHE_IA_INT_MAP",
        "address": 1611407460,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CACHE_IA_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407464": {
        "name": "SYSTIMER_TARGET0_INT_MAP",
        "address": 1611407464,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SYSTIMER_TARGET0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407468": {
        "name": "SYSTIMER_TARGET1_INT_MAP",
        "address": 1611407468,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SYSTIMER_TARGET1_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407472": {
        "name": "SYSTIMER_TARGET2_INT_MAP",
        "address": 1611407472,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SYSTIMER_TARGET2_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407476": {
        "name": "SPI_MEM_REJECT_INTR_MAP",
        "address": 1611407476,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SPI_MEM_REJECT_INTR_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407480": {
        "name": "ICACHE_PRELOAD_INT_MAP",
        "address": 1611407480,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "ICACHE_PRELOAD_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407484": {
        "name": "ICACHE_SYNC_INT_MAP",
        "address": 1611407484,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "ICACHE_SYNC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407488": {
        "name": "APB_ADC_INT_MAP",
        "address": 1611407488,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "APB_ADC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407492": {
        "name": "DMA_CH0_INT_MAP",
        "address": 1611407492,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "DMA_CH0_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407496": {
        "name": "SHA_INT_MAP",
        "address": 1611407496,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SHA_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407500": {
        "name": "ECC_INT_MAP",
        "address": 1611407500,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "ECC_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407504": {
        "name": "CPU_INTR_FROM_CPU_0_MAP",
        "address": 1611407504,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_INTR_FROM_CPU_0_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407508": {
        "name": "CPU_INTR_FROM_CPU_1_MAP",
        "address": 1611407508,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_INTR_FROM_CPU_1_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407512": {
        "name": "CPU_INTR_FROM_CPU_2_MAP",
        "address": 1611407512,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_INTR_FROM_CPU_2_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407516": {
        "name": "CPU_INTR_FROM_CPU_3_MAP",
        "address": 1611407516,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_INTR_FROM_CPU_3_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407520": {
        "name": "ASSIST_DEBUG_INTR_MAP",
        "address": 1611407520,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "ASSIST_DEBUG_INTR_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407524": {
        "name": "CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP",
        "address": 1611407524,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407528": {
        "name": "CACHE_CORE0_ACS_INT_MAP",
        "address": 1611407528,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CACHE_CORE0_ACS_INT_MAP",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Need add description"
            }
        ]
    },
    "1611407532": {
        "name": "INTR_STATUS_REG_0",
        "address": 1611407532,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "INTR_STATUS_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add description"
            }
        ]
    },
    "1611407536": {
        "name": "INTR_STATUS_REG_1",
        "address": 1611407536,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "INTR_STATUS_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add description"
            }
        ]
    },
    "1611407540": {
        "name": "CLOCK_GATE",
        "address": 1611407540,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "REG_CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1611407544": {
        "name": "CPU_INT_ENABLE",
        "address": 1611407544,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_INT_ENABLE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add description"
            }
        ]
    },
    "1611407548": {
        "name": "CPU_INT_TYPE",
        "address": 1611407548,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_INT_TYPE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add description"
            }
        ]
    },
    "1611407552": {
        "name": "CPU_INT_CLEAR",
        "address": 1611407552,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_INT_CLEAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add description"
            }
        ]
    },
    "1611407556": {
        "name": "CPU_INT_EIP_STATUS",
        "address": 1611407556,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_INT_EIP_STATUS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add description"
            }
        ]
    },
    "1611407560": {
        "name": "CPU_INT_PRI_0",
        "address": 1611407560,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_0_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407564": {
        "name": "CPU_INT_PRI_1",
        "address": 1611407564,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_1_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407568": {
        "name": "CPU_INT_PRI_2",
        "address": 1611407568,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_2_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407572": {
        "name": "CPU_INT_PRI_3",
        "address": 1611407572,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_3_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407576": {
        "name": "CPU_INT_PRI_4",
        "address": 1611407576,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_4_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407580": {
        "name": "CPU_INT_PRI_5",
        "address": 1611407580,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_5_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407584": {
        "name": "CPU_INT_PRI_6",
        "address": 1611407584,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_6_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407588": {
        "name": "CPU_INT_PRI_7",
        "address": 1611407588,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_7_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407592": {
        "name": "CPU_INT_PRI_8",
        "address": 1611407592,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_8_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407596": {
        "name": "CPU_INT_PRI_9",
        "address": 1611407596,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_9_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407600": {
        "name": "CPU_INT_PRI_10",
        "address": 1611407600,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_10_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407604": {
        "name": "CPU_INT_PRI_11",
        "address": 1611407604,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_11_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407608": {
        "name": "CPU_INT_PRI_12",
        "address": 1611407608,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_12_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407612": {
        "name": "CPU_INT_PRI_13",
        "address": 1611407612,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_13_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407616": {
        "name": "CPU_INT_PRI_14",
        "address": 1611407616,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_14_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407620": {
        "name": "CPU_INT_PRI_15",
        "address": 1611407620,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_15_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407624": {
        "name": "CPU_INT_PRI_16",
        "address": 1611407624,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_16_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407628": {
        "name": "CPU_INT_PRI_17",
        "address": 1611407628,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_17_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407632": {
        "name": "CPU_INT_PRI_18",
        "address": 1611407632,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_18_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407636": {
        "name": "CPU_INT_PRI_19",
        "address": 1611407636,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_19_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407640": {
        "name": "CPU_INT_PRI_20",
        "address": 1611407640,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_20_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407644": {
        "name": "CPU_INT_PRI_21",
        "address": 1611407644,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_21_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407648": {
        "name": "CPU_INT_PRI_22",
        "address": 1611407648,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_22_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407652": {
        "name": "CPU_INT_PRI_23",
        "address": 1611407652,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_23_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407656": {
        "name": "CPU_INT_PRI_24",
        "address": 1611407656,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_24_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407660": {
        "name": "CPU_INT_PRI_25",
        "address": 1611407660,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_25_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407664": {
        "name": "CPU_INT_PRI_26",
        "address": 1611407664,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_26_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407668": {
        "name": "CPU_INT_PRI_27",
        "address": 1611407668,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_27_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407672": {
        "name": "CPU_INT_PRI_28",
        "address": 1611407672,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_28_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407676": {
        "name": "CPU_INT_PRI_29",
        "address": 1611407676,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_29_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407680": {
        "name": "CPU_INT_PRI_30",
        "address": 1611407680,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_30_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407684": {
        "name": "CPU_INT_PRI_31",
        "address": 1611407684,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_PRI_31_MAP",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611407688": {
        "name": "CPU_INT_THRESH",
        "address": 1611407688,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_INT_THRESH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Need add description"
            }
        ]
    },
    "1611409404": {
        "name": "INTERRUPT_REG_DATE",
        "address": 1611409404,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "INTERRUPT_REG_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Need add description"
            }
        ]
    },
    "1610649600": {
        "name": "PIN_CTRL",
        "address": 1610649600,
        "size": 32,
        "access": "",
        "desc": "Clock Output Configuration Register",
        "fields": [
            {
                "name": "CLK_OUT1",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "If you want to output clock for I2S to CLK_OUT_out1, set this register to 0x0. CLK_OUT_out1 can be found in peripheral output signals."
            },
            {
                "name": "CLK_OUT2",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "If you want to output clock for I2S to CLK_OUT_out2, set this register to 0x0. CLK_OUT_out2 can be found in peripheral output signals."
            },
            {
                "name": "CLK_OUT3",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "If you want to output clock for I2S to CLK_OUT_out3, set this register to 0x0. CLK_OUT_out3 can be found in peripheral output signals."
            }
        ]
    },
    "1610649604": {
        "name": "GPIO%s",
        "address": 1610649604,
        "size": 32,
        "access": "",
        "desc": "IO MUX Configure Register for pad XTAL_32K_P",
        "fields": [
            {
                "name": "MCU_OE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Output enable of the pad in sleep mode. 1: output enabled; 0: output disabled."
            },
            {
                "name": "SLP_SEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Sleep mode selection of this pad. Set to 1 to put the pad in pad mode."
            },
            {
                "name": "MCU_WPD",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Pull-down enable of the pad in sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
            },
            {
                "name": "MCU_WPU",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
            },
            {
                "name": "MCU_IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
            },
            {
                "name": "FUN_WPD",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Pull-down enable of the pad. 1: internal pull-down enabled; 0: internal pull-down disabled."
            },
            {
                "name": "FUN_WPU",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled."
            },
            {
                "name": "FUN_IE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Input enable of the pad. 1: input enabled; 0: input disabled."
            },
            {
                "name": "FUN_DRV",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA; 3: ~40mA."
            },
            {
                "name": "MCU_SEL",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Select IO MUX function for this signal. 0: Select Function 1; 1: Select Function 2; etc."
            },
            {
                "name": "FILTER_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Enable filter for pin input signals. 1: Filter enabled; 2: Filter disabled."
            }
        ]
    },
    "1610649852": {
        "name": "DATE",
        "address": 1610649852,
        "size": 32,
        "access": "",
        "desc": "IO MUX Version Control Register",
        "fields": [
            {
                "name": "REG_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Version control register"
            }
        ]
    },
    "1610715136": {
        "name": "CH%s_CONF0",
        "address": 1610715136,
        "size": 32,
        "access": "",
        "desc": "Configuration register 0 for channel %s",
        "fields": [
            {
                "name": "TIMER_SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "This field is used to select one of timers for channel %s.\n\n0: select timer0; 1: select timer1; 2: select timer2; 3: select timer3"
            },
            {
                "name": "SIG_OUT_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to enable signal output on channel %s."
            },
            {
                "name": "IDLE_LV",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "This bit is used to control the output value when channel %s is inactive (when LEDC_SIG_OUT_EN_CH%s is 0)."
            },
            {
                "name": "PARA_UP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This bit is used to update LEDC_HPOINT_CH%s, LEDC_DUTY_START_CH%s, LEDC_SIG_OUT_EN_CH%s, LEDC_TIMER_SEL_CH%s, LEDC_DUTY_NUM_CH%s, LEDC_DUTY_CYCLE_CH%s, LEDC_DUTY_SCALE_CH%s, LEDC_DUTY_INC_CH%s, and LEDC_OVF_CNT_EN_CH%s fields for channel %s, and will be automatically cleared by hardware."
            },
            {
                "name": "OVF_NUM",
                "bitOffset": 5,
                "bitWidth": 10,
                "desc": "This register is used to configure the maximum times of overflow minus 1.\n\nThe LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows for (LEDC_OVF_NUM_CH%s + 1) times."
            },
            {
                "name": "OVF_CNT_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "This bit is used to enable the ovf_cnt of channel %s."
            },
            {
                "name": "OVF_CNT_RESET",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Set this bit to reset the ovf_cnt of channel %s."
            }
        ]
    },
    "1610715140": {
        "name": "CH%s_HPOINT",
        "address": 1610715140,
        "size": 32,
        "access": "",
        "desc": "High point register for channel %s",
        "fields": [
            {
                "name": "HPOINT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "The output value changes to high when the selected timers has reached the value specified by this register."
            }
        ]
    },
    "1610715144": {
        "name": "CH%s_DUTY",
        "address": 1610715144,
        "size": 32,
        "access": "",
        "desc": "Initial duty cycle for channel %s",
        "fields": [
            {
                "name": "DUTY",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "This register is used to change the output duty by controlling the Lpoint.\n\nThe output value turns to low when the selected timers has reached the Lpoint."
            }
        ]
    },
    "1610715148": {
        "name": "CH%s_CONF1",
        "address": 1610715148,
        "size": 32,
        "access": "",
        "desc": "Configuration register 1 for channel %s",
        "fields": [
            {
                "name": "DUTY_SCALE",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "This register is used to configure the changing step scale of duty on channel %s."
            },
            {
                "name": "DUTY_CYCLE",
                "bitOffset": 10,
                "bitWidth": 10,
                "desc": "The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s."
            },
            {
                "name": "DUTY_NUM",
                "bitOffset": 20,
                "bitWidth": 10,
                "desc": "This register is used to control the number of times the duty cycle will be changed."
            },
            {
                "name": "DUTY_INC",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "This register is used to increase or decrease the duty of output signal on channel %s. 1: Increase; 0: Decrease."
            },
            {
                "name": "DUTY_START",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Other configured fields in LEDC_CH%s_CONF1_REG will start to take effect when this bit is set to 1."
            }
        ]
    },
    "1610715152": {
        "name": "CH%s_DUTY_R",
        "address": 1610715152,
        "size": 32,
        "access": "",
        "desc": "Current duty cycle for channel %s",
        "fields": [
            {
                "name": "DUTY_CH0_R",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "This register stores the current duty of output signal on channel %s."
            }
        ]
    },
    "1610715296": {
        "name": "TIMER%s_CONF",
        "address": 1610715296,
        "size": 32,
        "access": "",
        "desc": "Timer %s configuration",
        "fields": [
            {
                "name": "DUTY_RES",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "This register is used to control the range of the counter in timer %s."
            },
            {
                "name": "CLK_DIV",
                "bitOffset": 4,
                "bitWidth": 18,
                "desc": "This register is used to configure the divisor for the divider in timer %s.\n\nThe least significant eight bits represent the fractional part."
            },
            {
                "name": "PAUSE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "This bit is used to suspend the counter in timer %s."
            },
            {
                "name": "RST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "This bit is used to reset timer %s. The counter will show 0 after reset."
            },
            {
                "name": "TICK_SEL",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "This bit is used to select clock for timer %s. When this bit is set to 1 LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may be not accurate.\n\n1'h0: SLOW_CLK 1'h1: REF_TICK"
            },
            {
                "name": "PARA_UP",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Set this bit to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES."
            }
        ]
    },
    "1610715300": {
        "name": "TIMER%s_VALUE",
        "address": 1610715300,
        "size": 32,
        "access": "",
        "desc": "Timer %s current counter value",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "This register stores the current counter value of timer %s."
            }
        ]
    },
    "1610715328": {
        "name": "INT_RAW",
        "address": 1610715328,
        "size": 32,
        "access": "",
        "desc": "Raw interrupt status",
        "fields": [
            {
                "name": "OVF_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Triggered when the timer0 has reached its maximum counter value."
            },
            {
                "name": "TIMER1_OVF_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Triggered when the timer1 has reached its maximum counter value."
            },
            {
                "name": "TIMER2_OVF_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Triggered when the timer2 has reached its maximum counter value."
            },
            {
                "name": "TIMER3_OVF_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Triggered when the timer3 has reached its maximum counter value."
            },
            {
                "name": "DUTY_CHNG_END_CH0_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Interrupt raw bit for channel 0. Triggered when the gradual change of duty has finished."
            },
            {
                "name": "DUTY_CHNG_END_CH1_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Interrupt raw bit for channel 1. Triggered when the gradual change of duty has finished."
            },
            {
                "name": "DUTY_CHNG_END_CH2_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Interrupt raw bit for channel 2. Triggered when the gradual change of duty has finished."
            },
            {
                "name": "DUTY_CHNG_END_CH3_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Interrupt raw bit for channel 3. Triggered when the gradual change of duty has finished."
            },
            {
                "name": "DUTY_CHNG_END_CH4_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt raw bit for channel 4. Triggered when the gradual change of duty has finished."
            },
            {
                "name": "DUTY_CHNG_END_CH5_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Interrupt raw bit for channel 5. Triggered when the gradual change of duty has finished."
            },
            {
                "name": "OVF_CNT_CH0_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Interrupt raw bit for channel 0. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH0."
            },
            {
                "name": "OVF_CNT_CH1_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Interrupt raw bit for channel 1. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH1."
            },
            {
                "name": "OVF_CNT_CH2_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Interrupt raw bit for channel 2. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH2."
            },
            {
                "name": "OVF_CNT_CH3_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Interrupt raw bit for channel 3. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH3."
            },
            {
                "name": "OVF_CNT_CH4_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Interrupt raw bit for channel 4. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH4."
            },
            {
                "name": "OVF_CNT_CH5_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Interrupt raw bit for channel 5. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH5."
            }
        ]
    },
    "1610715332": {
        "name": "INT_ST",
        "address": 1610715332,
        "size": 32,
        "access": "",
        "desc": "Masked interrupt status",
        "fields": [
            {
                "name": "OVF_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This is the masked interrupt status bit for the LEDC_TIMER0_OVF_INT interrupt when LEDC_TIMER0_OVF_INT_ENA is set to 1."
            },
            {
                "name": "TIMER1_OVF_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "This is the masked interrupt status bit for the LEDC_TIMER1_OVF_INT interrupt when LEDC_TIMER1_OVF_INT_ENA is set to 1."
            },
            {
                "name": "TIMER2_OVF_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This is the masked interrupt status bit for the LEDC_TIMER2_OVF_INT interrupt when LEDC_TIMER2_OVF_INT_ENA is set to 1."
            },
            {
                "name": "TIMER3_OVF_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "This is the masked interrupt status bit for the LEDC_TIMER3_OVF_INT interrupt when LEDC_TIMER3_OVF_INT_ENA is set to 1."
            },
            {
                "name": "DUTY_CHNG_END_CH0_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt when LEDC_DUTY_CHNG_END_CH0_INT_ENAIS set to 1."
            },
            {
                "name": "DUTY_CHNG_END_CH1_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt when LEDC_DUTY_CHNG_END_CH1_INT_ENAIS set to 1."
            },
            {
                "name": "DUTY_CHNG_END_CH2_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt when LEDC_DUTY_CHNG_END_CH2_INT_ENAIS set to 1."
            },
            {
                "name": "DUTY_CHNG_END_CH3_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt when LEDC_DUTY_CHNG_END_CH3_INT_ENAIS set to 1."
            },
            {
                "name": "DUTY_CHNG_END_CH4_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt when LEDC_DUTY_CHNG_END_CH4_INT_ENAIS set to 1."
            },
            {
                "name": "DUTY_CHNG_END_CH5_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt when LEDC_DUTY_CHNG_END_CH5_INT_ENAIS set to 1."
            },
            {
                "name": "OVF_CNT_CH0_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH0_INT interrupt when LEDC_OVF_CNT_CH0_INT_ENA is set to 1."
            },
            {
                "name": "OVF_CNT_CH1_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH1_INT interrupt when LEDC_OVF_CNT_CH1_INT_ENA is set to 1."
            },
            {
                "name": "OVF_CNT_CH2_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH2_INT interrupt when LEDC_OVF_CNT_CH2_INT_ENA is set to 1."
            },
            {
                "name": "OVF_CNT_CH3_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH3_INT interrupt when LEDC_OVF_CNT_CH3_INT_ENA is set to 1."
            },
            {
                "name": "OVF_CNT_CH4_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH4_INT interrupt when LEDC_OVF_CNT_CH4_INT_ENA is set to 1."
            },
            {
                "name": "OVF_CNT_CH5_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "This is the masked interrupt status bit for the LEDC_OVF_CNT_CH5_INT interrupt when LEDC_OVF_CNT_CH5_INT_ENA is set to 1."
            }
        ]
    },
    "1610715336": {
        "name": "INT_ENA",
        "address": 1610715336,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable bits",
        "fields": [
            {
                "name": "OVF_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the LEDC_TIMER0_OVF_INT interrupt."
            },
            {
                "name": "TIMER1_OVF_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the LEDC_TIMER1_OVF_INT interrupt."
            },
            {
                "name": "TIMER2_OVF_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the LEDC_TIMER2_OVF_INT interrupt."
            },
            {
                "name": "TIMER3_OVF_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the LEDC_TIMER3_OVF_INT interrupt."
            },
            {
                "name": "DUTY_CHNG_END_CH0_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt."
            },
            {
                "name": "DUTY_CHNG_END_CH1_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt."
            },
            {
                "name": "DUTY_CHNG_END_CH2_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt."
            },
            {
                "name": "DUTY_CHNG_END_CH3_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt."
            },
            {
                "name": "DUTY_CHNG_END_CH4_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt."
            },
            {
                "name": "DUTY_CHNG_END_CH5_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt."
            },
            {
                "name": "OVF_CNT_CH0_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the LEDC_OVF_CNT_CH0_INT interrupt."
            },
            {
                "name": "OVF_CNT_CH1_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the LEDC_OVF_CNT_CH1_INT interrupt."
            },
            {
                "name": "OVF_CNT_CH2_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the LEDC_OVF_CNT_CH2_INT interrupt."
            },
            {
                "name": "OVF_CNT_CH3_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the LEDC_OVF_CNT_CH3_INT interrupt."
            },
            {
                "name": "OVF_CNT_CH4_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the LEDC_OVF_CNT_CH4_INT interrupt."
            },
            {
                "name": "OVF_CNT_CH5_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the LEDC_OVF_CNT_CH5_INT interrupt."
            }
        ]
    },
    "1610715340": {
        "name": "INT_CLR",
        "address": 1610715340,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear bits",
        "fields": [
            {
                "name": "OVF_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the LEDC_TIMER0_OVF_INT interrupt."
            },
            {
                "name": "TIMER1_OVF_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the LEDC_TIMER1_OVF_INT interrupt."
            },
            {
                "name": "TIMER2_OVF_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear the LEDC_TIMER2_OVF_INT interrupt."
            },
            {
                "name": "TIMER3_OVF_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear the LEDC_TIMER3_OVF_INT interrupt."
            },
            {
                "name": "DUTY_CHNG_END_CH0_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH0_INT interrupt."
            },
            {
                "name": "DUTY_CHNG_END_CH1_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH1_INT interrupt."
            },
            {
                "name": "DUTY_CHNG_END_CH2_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH2_INT interrupt."
            },
            {
                "name": "DUTY_CHNG_END_CH3_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH3_INT interrupt."
            },
            {
                "name": "DUTY_CHNG_END_CH4_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH4_INT interrupt."
            },
            {
                "name": "DUTY_CHNG_END_CH5_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to clear the LEDC_DUTY_CHNG_END_CH5_INT interrupt."
            },
            {
                "name": "OVF_CNT_CH0_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to clear the LEDC_OVF_CNT_CH0_INT interrupt."
            },
            {
                "name": "OVF_CNT_CH1_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set this bit to clear the LEDC_OVF_CNT_CH1_INT interrupt."
            },
            {
                "name": "OVF_CNT_CH2_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to clear the LEDC_OVF_CNT_CH2_INT interrupt."
            },
            {
                "name": "OVF_CNT_CH3_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set this bit to clear the LEDC_OVF_CNT_CH3_INT interrupt."
            },
            {
                "name": "OVF_CNT_CH4_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Set this bit to clear the LEDC_OVF_CNT_CH4_INT interrupt."
            },
            {
                "name": "OVF_CNT_CH5_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Set this bit to clear the LEDC_OVF_CNT_CH5_INT interrupt."
            }
        ]
    },
    "1610715344": {
        "name": "CONF",
        "address": 1610715344,
        "size": 32,
        "access": "",
        "desc": "Global ledc configuration register",
        "fields": [
            {
                "name": "APB_CLK_SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "This bit is used to select clock source for the 4 timers .\n\n2'd1: APB_CLK 2'd2: RTC8M_CLK 2'd3: XTAL_CLK"
            },
            {
                "name": "CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "This bit is used to control clock.\n\n1'b1: Force clock on for register. 1'h0: Support clock only when application writes registers."
            }
        ]
    },
    "1610715388": {
        "name": "DATE",
        "address": 1610715388,
        "size": 32,
        "access": "",
        "desc": "Version control register",
        "fields": [
            {
                "name": "LEDC_DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This is the version control register."
            }
        ]
    },
    "1610930176": {
        "name": "CLK_CONF",
        "address": 1610930176,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "."
            }
        ]
    },
    "1610930180": {
        "name": "MODEM_LP_TIMER_CONF",
        "address": 1610930180,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "LP_TIMER_SEL_RTC_SLOW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "."
            },
            {
                "name": "LP_TIMER_SEL_8M",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "."
            },
            {
                "name": "LP_TIMER_SEL_XTAL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "."
            },
            {
                "name": "LP_TIMER_SEL_XTAL32K",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "."
            },
            {
                "name": "LP_TIMER_CLK_DIV_NUM",
                "bitOffset": 4,
                "bitWidth": 8,
                "desc": "."
            }
        ]
    },
    "1610930184": {
        "name": "COEX_LP_CLK_CONF",
        "address": 1610930184,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "COEX_LPCLK_SEL_RTC_SLOW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "."
            },
            {
                "name": "COEX_LPCLK_SEL_8M",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "."
            },
            {
                "name": "COEX_LPCLK_SEL_XTAL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "."
            },
            {
                "name": "COEX_LPCLK_SEL_XTAL32K",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "."
            },
            {
                "name": "COEX_LPCLK_DIV_NUM",
                "bitOffset": 4,
                "bitWidth": 8,
                "desc": "."
            }
        ]
    },
    "1610930188": {
        "name": "BLE_TIMER_CLK_CONF",
        "address": 1610930188,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "BLETIMER_USE_XTAL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "."
            },
            {
                "name": "BLETIMER_CLK_IS_ACTIVE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "."
            }
        ]
    },
    "1610930192": {
        "name": "ETM_CLK_CONF",
        "address": 1610930192,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "ETM_CLK_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "."
            },
            {
                "name": "ETM_CLK_ACTIVE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "."
            }
        ]
    },
    "1610645504": {
        "name": "OPTIONS0",
        "address": 1610645504,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SW_STALL_PROCPU_C0",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "{reg_sw_stall_procpu_c1[5:0],  reg_sw_stall_procpu_c0[1:0]} == 0x86 will stall PRO CPU"
            },
            {
                "name": "SW_PROCPU_RST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PRO CPU SW reset"
            },
            {
                "name": "BB_I2C_FORCE_PD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "BB_I2C force power down"
            },
            {
                "name": "BB_I2C_FORCE_PU",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "BB_I2C force power up"
            },
            {
                "name": "BBPLL_I2C_FORCE_PD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BB_PLL _I2C force power down"
            },
            {
                "name": "BBPLL_I2C_FORCE_PU",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BB_PLL_I2C force power up"
            },
            {
                "name": "BBPLL_FORCE_PD",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BB_PLL force power down"
            },
            {
                "name": "BBPLL_FORCE_PU",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BB_PLL force power up"
            },
            {
                "name": "XTL_FORCE_PD",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "crystall force power down"
            },
            {
                "name": "XTL_FORCE_PU",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "crystall force power up"
            },
            {
                "name": "XTL_EN_WAIT",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "wait bias_sleep and current source wakeup"
            },
            {
                "name": "XTL_EXT_CTR_SEL",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "Need add desc"
            },
            {
                "name": "ANALOG_FORCE_ISO",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "ANALOG_FORCE_NOISO",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "DG_WRAP_FORCE_RST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "digital wrap force reset in deep sleep"
            },
            {
                "name": "DG_WRAP_FORCE_NORST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "digital core force no reset in deep sleep"
            },
            {
                "name": "SW_SYS_RST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "SW system reset"
            }
        ]
    },
    "1610645508": {
        "name": "SLP_TIMER0",
        "address": 1610645508,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SLP_VAL_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645512": {
        "name": "SLP_TIMER1",
        "address": 1610645512,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SLP_VAL_HI",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "RTC sleep timer high 16 bits"
            },
            {
                "name": "MAIN_TIMER_ALARM_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "timer alarm enable bit"
            }
        ]
    },
    "1610645516": {
        "name": "TIME_UPDATE",
        "address": 1610645516,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "TIMER_SYS_STALL",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Enable to record system stall time"
            },
            {
                "name": "TIMER_XTL_OFF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Enable to record 40M XTAL OFF time"
            },
            {
                "name": "TIMER_SYS_RST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "enable to record system reset time"
            },
            {
                "name": "TIME_UPDATE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set 1: to update register with RTC timer"
            }
        ]
    },
    "1610645520": {
        "name": "TIME_LOW0",
        "address": 1610645520,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "TIMER_VALUE0_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "RTC timer low 32 bits"
            }
        ]
    },
    "1610645524": {
        "name": "TIME_HIGH0",
        "address": 1610645524,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "TIMER_VALUE0_HIGH",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "RTC timer high 16 bits"
            }
        ]
    },
    "1610645528": {
        "name": "STATE0",
        "address": 1610645528,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SW_CPU_INT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "rtc software interrupt to main cpu"
            },
            {
                "name": "SLP_REJECT_CAUSE_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "clear rtc sleep reject cause"
            },
            {
                "name": "APB2RTC_BRIDGE_SEL",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "1: APB to RTC using bridge"
            },
            {
                "name": "SDIO_ACTIVE_IND",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "SDIO active indication"
            },
            {
                "name": "SLP_WAKEUP",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "leep wakeup bit"
            },
            {
                "name": "SLP_REJECT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "leep reject bit"
            },
            {
                "name": "SLEEP_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "sleep enable bit"
            }
        ]
    },
    "1610645532": {
        "name": "TIMER1",
        "address": 1610645532,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPU_STALL_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU stall enable bit"
            },
            {
                "name": "CPU_STALL_WAIT",
                "bitOffset": 1,
                "bitWidth": 5,
                "desc": "CPU stall wait cycles in fast_clk_rtc"
            },
            {
                "name": "CK8M_WAIT",
                "bitOffset": 6,
                "bitWidth": 8,
                "desc": "CK8M wait cycles in slow_clk_rtc"
            },
            {
                "name": "XTL_BUF_WAIT",
                "bitOffset": 14,
                "bitWidth": 10,
                "desc": "XTAL wait cycles in slow_clk_rtc"
            },
            {
                "name": "PLL_BUF_WAIT",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "PLL wait cycles in slow_clk_rtc"
            }
        ]
    },
    "1610645536": {
        "name": "TIMER2",
        "address": 1610645536,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "MIN_TIME_CK8M_OFF",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "minimal cycles in slow_clk_rtc for CK8M in power down state"
            }
        ]
    },
    "1610645540": {
        "name": "TIMER4",
        "address": 1610645540,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "DG_WRAP_WAIT_TIMER",
                "bitOffset": 16,
                "bitWidth": 9,
                "desc": "Need add desc"
            },
            {
                "name": "DG_WRAP_POWERUP_TIMER",
                "bitOffset": 25,
                "bitWidth": 7,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645544": {
        "name": "TIMER5",
        "address": 1610645544,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "MIN_SLP_VAL",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "minimal sleep cycles in slow_clk_rtc"
            }
        ]
    },
    "1610645548": {
        "name": "ANA_CONF",
        "address": 1610645548,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "I2C_RESET_POR_FORCE_PD",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "I2C_RESET_POR_FORCE_PU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "SAR_I2C_PU",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "PLLA force power up"
            },
            {
                "name": "BBPLL_CAL_SLP_START",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "start BBPLL calibration during sleep"
            },
            {
                "name": "TXRF_I2C_PU",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "1: TXRF_I2C power up"
            },
            {
                "name": "RFRX_PBUS_PU",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "1: RFRX_PBUS power up"
            },
            {
                "name": "CKGEN_I2C_PU",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "1: CKGEN_I2C power up"
            },
            {
                "name": "PLL_I2C_PU",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "PLLA_FORCE_PD",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PLLA force power down"
            },
            {
                "name": "PLLA_FORCE_PU",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "PLLA force power up"
            }
        ]
    },
    "1610645552": {
        "name": "RESET_STATE",
        "address": 1610645552,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "RESET_CAUSE_PROCPU",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "reset cause of PRO CPU"
            },
            {
                "name": "STAT_VECTOR_SEL_PROCPU",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "PRO CPU state vector sel"
            },
            {
                "name": "OCD_HALT_ON_RESET_PROCPU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "PROCPU OcdHaltOnReset"
            },
            {
                "name": "DRESET_MASK_PROCPU",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645556": {
        "name": "WAKEUP_STATE",
        "address": 1610645556,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "WAKEUP_ENA",
                "bitOffset": 15,
                "bitWidth": 17,
                "desc": "wakeup enable bitmap"
            }
        ]
    },
    "1610645560": {
        "name": "INT_ENA_RTC",
        "address": 1610645560,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SLP_WAKEUP_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable sleep wakeup interrupt"
            },
            {
                "name": "SLP_REJECT_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "enable sleep reject interrupt"
            },
            {
                "name": "WDT_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "enable RTC WDT interrupt"
            },
            {
                "name": "BROWN_OUT_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "enable brown out interrupt"
            },
            {
                "name": "MAIN_TIMER_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "enable RTC main timer interrupt"
            },
            {
                "name": "SWD_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "enable super watch dog interrupt"
            },
            {
                "name": "BBPLL_CAL_INT_ENA",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645564": {
        "name": "INT_RAW_RTC",
        "address": 1610645564,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SLP_WAKEUP_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "sleep wakeup interrupt raw"
            },
            {
                "name": "SLP_REJECT_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "sleep reject interrupt raw"
            },
            {
                "name": "WDT_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RTC WDT interrupt raw"
            },
            {
                "name": "BROWN_OUT_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "brown out interrupt raw"
            },
            {
                "name": "MAIN_TIMER_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RTC main timer interrupt raw"
            },
            {
                "name": "SWD_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "super watch dog interrupt raw"
            },
            {
                "name": "BBPLL_CAL_INT_RAW",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645568": {
        "name": "INT_ST_RTC",
        "address": 1610645568,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SLP_WAKEUP_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "sleep wakeup interrupt state"
            },
            {
                "name": "SLP_REJECT_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "sleep reject interrupt state"
            },
            {
                "name": "WDT_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RTC WDT interrupt state"
            },
            {
                "name": "BROWN_OUT_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "brown out interrupt state"
            },
            {
                "name": "MAIN_TIMER_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RTC main timer interrupt state"
            },
            {
                "name": "SWD_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "super watch dog interrupt state"
            },
            {
                "name": "BBPLL_CAL_INT_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645572": {
        "name": "INT_CLR_RTC",
        "address": 1610645572,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SLP_WAKEUP_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear sleep wakeup interrupt state"
            },
            {
                "name": "SLP_REJECT_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear sleep reject interrupt state"
            },
            {
                "name": "WDT_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear RTC WDT interrupt state"
            },
            {
                "name": "BROWN_OUT_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clear brown out interrupt state"
            },
            {
                "name": "MAIN_TIMER_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clear RTC main timer interrupt state"
            },
            {
                "name": "SWD_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Clear super watch dog interrupt state"
            },
            {
                "name": "BBPLL_CAL_INT_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645576": {
        "name": "STORE0",
        "address": 1610645576,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SCRATCH0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645580": {
        "name": "STORE1",
        "address": 1610645580,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SCRATCH1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645584": {
        "name": "STORE2",
        "address": 1610645584,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SCRATCH2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645588": {
        "name": "STORE3",
        "address": 1610645588,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SCRATCH3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645592": {
        "name": "EXT_XTL_CONF",
        "address": 1610645592,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "XTL_EXT_CTR_LV",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "0: power down XTAL at high level"
            },
            {
                "name": "XTL_EXT_CTR_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645596": {
        "name": "EXT_WAKEUP_CONF",
        "address": 1610645596,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "GPIO_WAKEUP_FILTER",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "enable filter for gpio wakeup event"
            }
        ]
    },
    "1610645600": {
        "name": "SLP_REJECT_CONF",
        "address": 1610645600,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SLEEP_REJECT_ENA",
                "bitOffset": 12,
                "bitWidth": 18,
                "desc": "sleep reject enable"
            },
            {
                "name": "LIGHT_SLP_REJECT_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "enable reject for light sleep"
            },
            {
                "name": "DEEP_SLP_REJECT_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "enable reject for deep sleep"
            }
        ]
    },
    "1610645604": {
        "name": "CPU_PERIOD_CONF",
        "address": 1610645604,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CPUSEL_CONF",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "CPU sel option"
            },
            {
                "name": "CPUPERIOD_SEL",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645608": {
        "name": "CLK_CONF",
        "address": 1610645608,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "EFUSE_CLK_FORCE_GATING",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "EFUSE_CLK_FORCE_NOGATING",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "CK8M_DIV_SEL_VLD",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "used to sync reg_ck8m_div_sel bus. Clear vld before set reg_ck8m_div_sel"
            },
            {
                "name": "CK8M_DIV",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "CK8M_D256_OUT divider. 00: div128"
            },
            {
                "name": "ENB_CK8M",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "disable CK8M and CK8M_D256_OUT"
            },
            {
                "name": "ENB_CK8M_DIV",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: CK8M_D256_OUT is actually CK8M"
            },
            {
                "name": "DIG_XTAL32K_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "enable CK_XTAL_32K for digital core (no relationship with RTC core)"
            },
            {
                "name": "DIG_CLK8M_D256_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "enable CK8M_D256_OUT for digital core (no relationship with RTC core)"
            },
            {
                "name": "DIG_CLK8M_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "enable CK8M for digital core (no relationship with RTC core)"
            },
            {
                "name": "CK8M_DIV_SEL",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "divider = reg_ck8m_div_sel + 1"
            },
            {
                "name": "XTAL_FORCE_NOGATING",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "XTAL force no gating during sleep"
            },
            {
                "name": "CK8M_FORCE_NOGATING",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CK8M force no gating during sleep"
            },
            {
                "name": "CK8M_DFREQ",
                "bitOffset": 17,
                "bitWidth": 8,
                "desc": "CK8M_DFREQ"
            },
            {
                "name": "CK8M_FORCE_PD",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CK8M force power down"
            },
            {
                "name": "CK8M_FORCE_PU",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CK8M force power up"
            },
            {
                "name": "XTAL_GLOBAL_FORCE_GATING",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "XTAL_GLOBAL_FORCE_NOGATING",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "FAST_CLK_RTC_SEL",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "fast_clk_rtc sel. 0: XTAL div 4"
            },
            {
                "name": "ANA_CLK_RTC_SEL",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645612": {
        "name": "SLOW_CLK_CONF",
        "address": 1610645612,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "ANA_CLK_DIV_VLD",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "used to sync div bus. clear vld before set reg_rtc_ana_clk_div"
            },
            {
                "name": "ANA_CLK_DIV",
                "bitOffset": 23,
                "bitWidth": 8,
                "desc": "Need add desc"
            },
            {
                "name": "SLOW_CLK_NEXT_EDGE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645616": {
        "name": "BIAS_CONF",
        "address": 1610645616,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "DG_VDD_DRV_B_SLP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Need add desc"
            },
            {
                "name": "DG_VDD_DRV_B_SLP_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "BIAS_BUF_IDLE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "BIAS_BUF_WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "BIAS_BUF_DEEP_SLP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "BIAS_BUF_MONITOR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "PD_CUR_DEEP_SLP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "xpd cur when rtc in sleep_state"
            },
            {
                "name": "PD_CUR_MONITOR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "xpd cur when rtc in monitor state"
            },
            {
                "name": "BIAS_SLEEP_DEEP_SLP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "bias_sleep when rtc in sleep_state"
            },
            {
                "name": "BIAS_SLEEP_MONITOR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "bias_sleep when rtc in monitor state"
            },
            {
                "name": "DBG_ATTEN_DEEP_SLP",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "DBG_ATTEN when rtc in sleep state"
            },
            {
                "name": "DBG_ATTEN_MONITOR",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "DBG_ATTEN when rtc in active state"
            },
            {
                "name": "DBG_ATTEN_ACTIVE",
                "bitOffset": 26,
                "bitWidth": 4,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645620": {
        "name": "RTC_CNTL",
        "address": 1610645620,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "DIG_REG_CAL_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "SCK_DCAP",
                "bitOffset": 14,
                "bitWidth": 8,
                "desc": "SCK_DCAP"
            },
            {
                "name": "REGULATOR_FORCE_PD",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "RTC_REG force power down (for RTC_REG power down means decrease the voltage to 0.8v or lower )"
            },
            {
                "name": "REGULATOR_FORCE_PU",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645624": {
        "name": "PWC",
        "address": 1610645624,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "PAD_FORCE_HOLD",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "rtc pad force hold"
            }
        ]
    },
    "1610645628": {
        "name": "DIG_PWC",
        "address": 1610645628,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "VDD_SPI_PWR_DRV",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Need add desc"
            },
            {
                "name": "VDD_SPI_PWR_FORCE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "VDD_SPI_PD_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "LSLP_MEM_FORCE_PD",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "memories in digital core force PD in sleep"
            },
            {
                "name": "LSLP_MEM_FORCE_PU",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "memories in digital core force no PD in sleep"
            },
            {
                "name": "DG_WRAP_FORCE_PD",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "digital core force power down"
            },
            {
                "name": "DG_WRAP_FORCE_PU",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "digital core force power up"
            },
            {
                "name": "DG_WRAP_PD_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645632": {
        "name": "DIG_ISO",
        "address": 1610645632,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "FORCE_OFF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "FORCE_ON",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "DG_PAD_AUTOHOLD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "read only register to indicate digital pad auto-hold status"
            },
            {
                "name": "CLR_DG_PAD_AUTOHOLD",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "wtite only register to clear digital pad auto-hold"
            },
            {
                "name": "DG_PAD_AUTOHOLD_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "digital pad enable auto-hold"
            },
            {
                "name": "DG_PAD_FORCE_NOISO",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "digital pad force no ISO"
            },
            {
                "name": "DG_PAD_FORCE_ISO",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "digital pad force ISO"
            },
            {
                "name": "DG_PAD_FORCE_UNHOLD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "digital pad force un-hold"
            },
            {
                "name": "DG_PAD_FORCE_HOLD",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "digital pad force hold"
            },
            {
                "name": "DG_WRAP_FORCE_ISO",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "digital core force ISO"
            },
            {
                "name": "DG_WRAP_FORCE_NOISO",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645636": {
        "name": "WDTCONFIG0",
        "address": 1610645636,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "WDT_CHIP_RESET_WIDTH",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "chip reset siginal pulse width"
            },
            {
                "name": "WDT_CHIP_RESET_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "wdt reset whole chip enable"
            },
            {
                "name": "WDT_PAUSE_IN_SLP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "pause WDT in sleep"
            },
            {
                "name": "WDT_PROCPU_RESET_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "enable WDT reset PRO CPU"
            },
            {
                "name": "WDT_FLASHBOOT_MOD_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "enable WDT in flash boot"
            },
            {
                "name": "WDT_SYS_RESET_LENGTH",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "system reset counter length"
            },
            {
                "name": "WDT_CPU_RESET_LENGTH",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "CPU reset counter length"
            },
            {
                "name": "WDT_STG3",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "1: interrupt stage en"
            },
            {
                "name": "WDT_STG2",
                "bitOffset": 22,
                "bitWidth": 3,
                "desc": "1: interrupt stage en"
            },
            {
                "name": "WDT_STG1",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "1: interrupt stage en"
            },
            {
                "name": "WDT_STG0",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "1: interrupt stage en"
            },
            {
                "name": "WDT_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645640": {
        "name": "WDTCONFIG1",
        "address": 1610645640,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "WDT_STG0_HOLD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645644": {
        "name": "WDTCONFIG2",
        "address": 1610645644,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "WDT_STG1_HOLD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645648": {
        "name": "WDTCONFIG3",
        "address": 1610645648,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "WDT_STG2_HOLD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645652": {
        "name": "WDTCONFIG4",
        "address": 1610645652,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "WDT_STG3_HOLD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645656": {
        "name": "WDTFEED",
        "address": 1610645656,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "WDT_FEED",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645660": {
        "name": "WDTWPROTECT",
        "address": 1610645660,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "WDT_WKEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645664": {
        "name": "SWD_CONF",
        "address": 1610645664,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SWD_RESET_FLAG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "swd reset flag"
            },
            {
                "name": "SWD_FEED_INT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "swd interrupt for feeding"
            },
            {
                "name": "SWD_BYPASS_RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "SWD_SIGNAL_WIDTH",
                "bitOffset": 18,
                "bitWidth": 10,
                "desc": "adjust signal width send to swd"
            },
            {
                "name": "SWD_RST_FLAG_CLR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "reset swd reset flag"
            },
            {
                "name": "SWD_FEED",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Sw feed swd"
            },
            {
                "name": "SWD_DISABLE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "disabel SWD"
            },
            {
                "name": "SWD_AUTO_FEED_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "automatically feed swd when int comes"
            }
        ]
    },
    "1610645668": {
        "name": "SWD_WPROTECT",
        "address": 1610645668,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SWD_WKEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645672": {
        "name": "SW_CPU_STALL",
        "address": 1610645672,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SW_STALL_PROCPU_C1",
                "bitOffset": 26,
                "bitWidth": 6,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645676": {
        "name": "STORE4",
        "address": 1610645676,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SCRATCH4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645680": {
        "name": "STORE5",
        "address": 1610645680,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SCRATCH5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645684": {
        "name": "STORE6",
        "address": 1610645684,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SCRATCH6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645688": {
        "name": "STORE7",
        "address": 1610645688,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SCRATCH7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645692": {
        "name": "LOW_POWER_ST",
        "address": 1610645692,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "XPD_DIG",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "digital wrap power down"
            },
            {
                "name": "TOUCH_STATE_START",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "touch should start to work"
            },
            {
                "name": "TOUCH_STATE_SWITCH",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "touch is about to working. Switch rtc main state"
            },
            {
                "name": "TOUCH_STATE_SLP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "touch is in sleep state"
            },
            {
                "name": "TOUCH_STATE_DONE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "touch is done"
            },
            {
                "name": "COCPU_STATE_START",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "ulp/cocpu should start to work"
            },
            {
                "name": "COCPU_STATE_SWITCH",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "ulp/cocpu is about to working. Switch rtc main state"
            },
            {
                "name": "COCPU_STATE_SLP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ulp/cocpu is in sleep state"
            },
            {
                "name": "COCPU_STATE_DONE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ulp/cocpu is done"
            },
            {
                "name": "MAIN_STATE_XTAL_ISO",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "no use any more"
            },
            {
                "name": "MAIN_STATE_PLL_ON",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "rtc main state machine is in states that pll should be running"
            },
            {
                "name": "RDY_FOR_WAKEUP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "rtc is ready to receive wake up trigger from wake up source"
            },
            {
                "name": "MAIN_STATE_WAIT_END",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "rtc main state machine has been waited for some cycles"
            },
            {
                "name": "IN_WAKEUP_STATE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "rtc main state machine is in the states of wakeup process"
            },
            {
                "name": "IN_LOW_POWER_STATE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "rtc main state machine is in the states of low power"
            },
            {
                "name": "MAIN_STATE_IN_WAIT_8M",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "rtc main state machine is in wait 8m state"
            },
            {
                "name": "MAIN_STATE_IN_WAIT_PLL",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "rtc main state machine is in wait pll state"
            },
            {
                "name": "MAIN_STATE_IN_WAIT_XTL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "rtc main state machine is in wait xtal state"
            },
            {
                "name": "MAIN_STATE_IN_SLP",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "rtc main state machine is in sleep state"
            },
            {
                "name": "MAIN_STATE_IN_IDLE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "rtc main state machine is in idle state"
            },
            {
                "name": "MAIN_STATE",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "rtc main state machine status"
            }
        ]
    },
    "1610645696": {
        "name": "DIAG0",
        "address": 1610645696,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "LOW_POWER_DIAG1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645700": {
        "name": "PAD_HOLD",
        "address": 1610645700,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "GPIO_PIN0_HOLD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN1_HOLD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN2_HOLD",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN3_HOLD",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN4_HOLD",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN5_HOLD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645704": {
        "name": "DIG_PAD_HOLD",
        "address": 1610645704,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "DIG_PAD_HOLD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645708": {
        "name": "BROWN_OUT",
        "address": 1610645708,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "BROWN_OUT_INT_WAIT",
                "bitOffset": 4,
                "bitWidth": 10,
                "desc": "brown out interrupt wait cycles"
            },
            {
                "name": "BROWN_OUT_CLOSE_FLASH_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "enable close flash when brown out happens"
            },
            {
                "name": "BROWN_OUT_PD_RF_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "enable power down RF when brown out happens"
            },
            {
                "name": "BROWN_OUT_RST_WAIT",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "brown out reset wait cycles"
            },
            {
                "name": "BROWN_OUT_RST_ENA",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "enable brown out reset"
            },
            {
                "name": "BROWN_OUT_RST_SEL",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "1:  4-pos reset"
            },
            {
                "name": "BROWN_OUT_ANA_RST_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "BROWN_OUT_CNT_CLR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "clear brown out counter"
            },
            {
                "name": "BROWN_OUT_ENA",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "enable brown out"
            },
            {
                "name": "DET",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645712": {
        "name": "TIME_LOW1",
        "address": 1610645712,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "TIMER_VALUE1_LOW",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "RTC timer low 32 bits"
            }
        ]
    },
    "1610645716": {
        "name": "TIME_HIGH1",
        "address": 1610645716,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "TIMER_VALUE1_HIGH",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "RTC timer high 16 bits"
            }
        ]
    },
    "1610645720": {
        "name": "USB_CONF",
        "address": 1610645720,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "IO_MUX_RESET_DISABLE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645724": {
        "name": "SLP_REJECT_CAUSE",
        "address": 1610645724,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "REJECT_CAUSE",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "sleep reject cause"
            }
        ]
    },
    "1610645728": {
        "name": "OPTION1",
        "address": 1610645728,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "FORCE_DOWNLOAD_BOOT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645732": {
        "name": "SLP_WAKEUP_CAUSE",
        "address": 1610645732,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "WAKEUP_CAUSE",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "sleep wakeup cause"
            }
        ]
    },
    "1610645736": {
        "name": "ULP_CP_TIMER_1",
        "address": 1610645736,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "ULP_CP_TIMER_SLP_CYCLE",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "sleep cycles for ULP-coprocessor timer"
            }
        ]
    },
    "1610645740": {
        "name": "INT_ENA_RTC_W1TS",
        "address": 1610645740,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SLP_WAKEUP_INT_ENA_W1TS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable sleep wakeup interrupt"
            },
            {
                "name": "SLP_REJECT_INT_ENA_W1TS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "enable sleep reject interrupt"
            },
            {
                "name": "WDT_INT_ENA_W1TS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "enable RTC WDT interrupt"
            },
            {
                "name": "BROWN_OUT_INT_ENA_W1TS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "enable brown out interrupt"
            },
            {
                "name": "MAIN_TIMER_INT_ENA_W1TS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "enable RTC main timer interrupt"
            },
            {
                "name": "SWD_INT_ENA_W1TS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "enable super watch dog interrupt"
            },
            {
                "name": "BBPLL_CAL_INT_ENA_W1TS",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645744": {
        "name": "INT_ENA_RTC_W1TC",
        "address": 1610645744,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SLP_WAKEUP_INT_ENA_W1TC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable sleep wakeup interrupt"
            },
            {
                "name": "SLP_REJECT_INT_ENA_W1TC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "enable sleep reject interrupt"
            },
            {
                "name": "WDT_INT_ENA_W1TC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "enable RTC WDT interrupt"
            },
            {
                "name": "BROWN_OUT_INT_ENA_W1TC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "enable brown out interrupt"
            },
            {
                "name": "MAIN_TIMER_INT_ENA_W1TC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "enable RTC main timer interrupt"
            },
            {
                "name": "SWD_INT_ENA_W1TC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "enable super watch dog interrupt"
            },
            {
                "name": "BBPLL_CAL_INT_ENA_W1TC",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645748": {
        "name": "CNTL_RETENTION_CTRL",
        "address": 1610645748,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "RETENTION_CLK_SEL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "RETENTION_DONE_WAIT",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "Need add desc"
            },
            {
                "name": "RETENTION_CLKOFF_WAIT",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "Need add desc"
            },
            {
                "name": "RETENTION_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "RETENTION_WAIT",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "wait cycles for rention operation"
            }
        ]
    },
    "1610645752": {
        "name": "FIB_SEL",
        "address": 1610645752,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "FIB_SEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "select use analog fib signal"
            }
        ]
    },
    "1610645756": {
        "name": "CNTL_GPIO_WAKEUP",
        "address": 1610645756,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "GPIO_WAKEUP_STATUS",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_WAKEUP_STATUS_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN_CLK_GATE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN5_INT_TYPE",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN4_INT_TYPE",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN3_INT_TYPE",
                "bitOffset": 14,
                "bitWidth": 3,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN2_INT_TYPE",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN1_INT_TYPE",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN0_INT_TYPE",
                "bitOffset": 23,
                "bitWidth": 3,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN5_WAKEUP_ENABLE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN4_WAKEUP_ENABLE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN3_WAKEUP_ENABLE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN2_WAKEUP_ENABLE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN1_WAKEUP_ENABLE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN0_WAKEUP_ENABLE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645760": {
        "name": "CNTL_DBG_SEL",
        "address": 1610645760,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "DEBUG_12M_NO_GATING",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "DEBUG_BIT_SEL",
                "bitOffset": 2,
                "bitWidth": 5,
                "desc": "Need add desc"
            },
            {
                "name": "DEBUG_SEL0",
                "bitOffset": 7,
                "bitWidth": 5,
                "desc": "Need add desc"
            },
            {
                "name": "DEBUG_SEL1",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "Need add desc"
            },
            {
                "name": "DEBUG_SEL2",
                "bitOffset": 17,
                "bitWidth": 5,
                "desc": "Need add desc"
            },
            {
                "name": "DEBUG_SEL3",
                "bitOffset": 22,
                "bitWidth": 5,
                "desc": "Need add desc"
            },
            {
                "name": "DEBUG_SEL4",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645764": {
        "name": "CNTL_DBG_MAP",
        "address": 1610645764,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "GPIO_PIN5_MUX_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN4_MUX_SEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN3_MUX_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN2_MUX_SEL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN1_MUX_SEL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN0_MUX_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN5_FUN_SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN4_FUN_SEL",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN3_FUN_SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN2_FUN_SEL",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN1_FUN_SEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Need add desc"
            },
            {
                "name": "GPIO_PIN0_FUN_SEL",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645768": {
        "name": "CNTL_SENSOR_CTRL",
        "address": 1610645768,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SAR2_PWDET_CCT",
                "bitOffset": 27,
                "bitWidth": 3,
                "desc": "Need add desc"
            },
            {
                "name": "FORCE_XPD_SAR",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Need add desc"
            }
        ]
    },
    "1610645772": {
        "name": "CNTL_DBG_SAR_SEL",
        "address": 1610645772,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SAR_DEBUG_SEL",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "Need add desc"
            }
        ]
    },
    "1610646012": {
        "name": "CNTL_DATE",
        "address": 1610646012,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CNTL_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Need add desc"
            }
        ]
    },
    "1611403264": {
        "name": "ROM_TABLE_LOCK",
        "address": 1611403264,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "ROM_TABLE_LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1611403268": {
        "name": "ROM_TABLE",
        "address": 1611403268,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "ROM_TABLE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add description"
            }
        ]
    },
    "1611403272": {
        "name": "APB_PERIPHERAL_ACCESS_0",
        "address": 1611403272,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "APB_PERIPHERAL_ACCESS_LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1611403276": {
        "name": "APB_PERIPHERAL_ACCESS_1",
        "address": 1611403276,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "APB_PERIPHERAL_ACCESS_SPLIT_BURST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1611403280": {
        "name": "INTERNAL_SRAM_USAGE_0",
        "address": 1611403280,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "INTERNAL_SRAM_USAGE_LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1611403284": {
        "name": "INTERNAL_SRAM_USAGE_1",
        "address": 1611403284,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "INTERNAL_SRAM_USAGE_CPU_CACHE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "INTERNAL_SRAM_USAGE_CPU_SRAM",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Need add description"
            }
        ]
    },
    "1611403288": {
        "name": "INTERNAL_SRAM_USAGE_3",
        "address": 1611403288,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Need add description"
            },
            {
                "name": "INTERNAL_SRAM_ALLOC_MAC_DUMP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1611403292": {
        "name": "CACHE_TAG_ACCESS_0",
        "address": 1611403292,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CACHE_TAG_ACCESS_LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1611403296": {
        "name": "CACHE_TAG_ACCESS_1",
        "address": 1611403296,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "PRO_I_TAG_RD_ACS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "PRO_I_TAG_WR_ACS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "PRO_D_TAG_RD_ACS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "PRO_D_TAG_WR_ACS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1611403300": {
        "name": "CACHE_MMU_ACCESS_0",
        "address": 1611403300,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CACHE_MMU_ACCESS_LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1611403304": {
        "name": "CACHE_MMU_ACCESS_1",
        "address": 1611403304,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "PRO_MMU_RD_ACS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "PRO_MMU_WR_ACS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1611403308": {
        "name": "PIF_ACCESS_MONITOR_0",
        "address": 1611403308,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "PIF_ACCESS_MONITOR_LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1611403312": {
        "name": "PIF_ACCESS_MONITOR_1",
        "address": 1611403312,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "PIF_ACCESS_MONITOR_NONWORD_VIOLATE_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "PIF_ACCESS_MONITOR_NONWORD_VIOLATE_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1611403316": {
        "name": "PIF_ACCESS_MONITOR_2",
        "address": 1611403316,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "PIF_ACCESS_MONITOR_NONWORD_VIOLATE_INTR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Need add description"
            },
            {
                "name": "PIF_ACCESS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Need add description"
            }
        ]
    },
    "1611403320": {
        "name": "PIF_ACCESS_MONITOR_3",
        "address": 1611403320,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "PIF_ACCESS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Need add description"
            }
        ]
    },
    "1611403324": {
        "name": "XTS_AES_KEY_UPDATE",
        "address": 1611403324,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "XTS_AES_KEY_UPDATE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to update xts_aes key"
            }
        ]
    },
    "1611403328": {
        "name": "CLOCK_GATE",
        "address": 1611403328,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Need add description"
            }
        ]
    },
    "1611407356": {
        "name": "SENSITIVE_REG_DATE",
        "address": 1611407356,
        "size": 32,
        "access": "",
        "desc": "register description",
        "fields": [
            {
                "name": "SENSITIVE_REG_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Need add description"
            }
        ]
    },
    "1610854400": {
        "name": "MODE",
        "address": 1610854400,
        "size": 32,
        "access": "",
        "desc": "Initial configuration register.",
        "fields": [
            {
                "name": "MODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Sha mode."
            }
        ]
    },
    "1610854404": {
        "name": "T_STRING",
        "address": 1610854404,
        "size": 32,
        "access": "",
        "desc": "SHA 512/t configuration register 0.",
        "fields": [
            {
                "name": "T_STRING",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Sha t_string (used if and only if mode == SHA_512/t)."
            }
        ]
    },
    "1610854408": {
        "name": "T_LENGTH",
        "address": 1610854408,
        "size": 32,
        "access": "",
        "desc": "SHA 512/t configuration register 1.",
        "fields": [
            {
                "name": "T_LENGTH",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Sha t_length (used if and only if mode == SHA_512/t)."
            }
        ]
    },
    "1610854412": {
        "name": "DMA_BLOCK_NUM",
        "address": 1610854412,
        "size": 32,
        "access": "",
        "desc": "DMA configuration register 0.",
        "fields": [
            {
                "name": "DMA_BLOCK_NUM",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Dma-sha block number."
            }
        ]
    },
    "1610854416": {
        "name": "START",
        "address": 1610854416,
        "size": 32,
        "access": "",
        "desc": "Typical SHA configuration register 0.",
        "fields": [
            {
                "name": "START",
                "bitOffset": 1,
                "bitWidth": 31,
                "desc": "Reserved."
            }
        ]
    },
    "1610854420": {
        "name": "CONTINUE",
        "address": 1610854420,
        "size": 32,
        "access": "",
        "desc": "Typical SHA configuration register 1.",
        "fields": [
            {
                "name": "CONTINUE",
                "bitOffset": 1,
                "bitWidth": 31,
                "desc": "Reserved."
            }
        ]
    },
    "1610854424": {
        "name": "BUSY",
        "address": 1610854424,
        "size": 32,
        "access": "",
        "desc": "Busy register.",
        "fields": [
            {
                "name": "STATE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Sha busy state. 1'b0: idle. 1'b1: busy."
            }
        ]
    },
    "1610854428": {
        "name": "DMA_START",
        "address": 1610854428,
        "size": 32,
        "access": "",
        "desc": "DMA configuration register 1.",
        "fields": [
            {
                "name": "DMA_START",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Start dma-sha."
            }
        ]
    },
    "1610854432": {
        "name": "DMA_CONTINUE",
        "address": 1610854432,
        "size": 32,
        "access": "",
        "desc": "DMA configuration register 2.",
        "fields": [
            {
                "name": "DMA_CONTINUE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Continue dma-sha."
            }
        ]
    },
    "1610854436": {
        "name": "CLEAR_IRQ",
        "address": 1610854436,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear register.",
        "fields": [
            {
                "name": "CLEAR_INTERRUPT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear sha interrupt."
            }
        ]
    },
    "1610854440": {
        "name": "IRQ_ENA",
        "address": 1610854440,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable register.",
        "fields": [
            {
                "name": "INTERRUPT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Sha interrupt enable register. 1'b0: disable(default). 1'b1: enable."
            }
        ]
    },
    "1610854444": {
        "name": "DATE",
        "address": 1610854444,
        "size": 32,
        "access": "",
        "desc": "Date register.",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 30,
                "desc": "Sha date information/ sha version information."
            }
        ]
    },
    "1610854464": {
        "name": "H_MEM[%s]",
        "address": 1610854464,
        "size": 32,
        "access": "",
        "desc": "Sha H memory which contains intermediate hash or finial hash.",
        "fields": []
    },
    "1610854528": {
        "name": "M_MEM[%s]",
        "address": 1610854528,
        "size": 32,
        "access": "",
        "desc": "Sha M memory which contains message.",
        "fields": []
    },
    "1610625032": {
        "name": "CTRL",
        "address": 1610625032,
        "size": 32,
        "access": "",
        "desc": "SPI0 control register.",
        "fields": [
            {
                "name": "FDUMMY_OUT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "In the dummy phase the signal level of spi is output by the spi controller."
            },
            {
                "name": "FCMD_DUAL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Apply 2 signals during command phase 1:enable 0: disable"
            },
            {
                "name": "FCMD_QUAD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Apply 4 signals during command phase 1:enable 0: disable"
            },
            {
                "name": "FASTRD_MODE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "This bit enable the bits: SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QOUT AND SPI_MEM_FREAD_DOUT. 1: enable 0: disable."
            },
            {
                "name": "FREAD_DUAL",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable."
            },
            {
                "name": "Q_POL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The bit is used to set MISO line polarity, 1: high 0, low"
            },
            {
                "name": "D_POL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The bit is used to set MOSI line polarity, 1: high 0, low"
            },
            {
                "name": "FREAD_QUAD",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "In the read operations read-data phase apply 4 signals. 1: enable 0: disable."
            },
            {
                "name": "WP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Write protect signal output when SPI is idle.  1: output high, 0: output low."
            },
            {
                "name": "FREAD_DIO",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable."
            },
            {
                "name": "FREAD_QIO",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable."
            }
        ]
    },
    "1610625036": {
        "name": "CTRL1",
        "address": 1610625036,
        "size": 32,
        "access": "",
        "desc": "SPI0 control1 register.",
        "fields": [
            {
                "name": "CLK_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on."
            },
            {
                "name": "RXFIFO_RST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SPI0 RX FIFO reset signal."
            }
        ]
    },
    "1610625040": {
        "name": "CTRL2",
        "address": 1610625040,
        "size": 32,
        "access": "",
        "desc": "SPI0 control2 register.",
        "fields": [
            {
                "name": "CS_SETUP_TIME",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "(cycles-1) of prepare phase by spi clock this bits are combined with spi_mem_cs_setup bit."
            },
            {
                "name": "CS_HOLD_TIME",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "Spi cs signal is delayed to inactive by spi clock this bits are combined with spi_mem_cs_hold bit."
            },
            {
                "name": "CS_HOLD_DELAY",
                "bitOffset": 25,
                "bitWidth": 6,
                "desc": "These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to flash. tSHSL is (SPI_MEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles."
            },
            {
                "name": "SYNC_RESET",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "The FSM will be reset."
            }
        ]
    },
    "1610625044": {
        "name": "CLOCK",
        "address": 1610625044,
        "size": 32,
        "access": "",
        "desc": "SPI clock division control register.",
        "fields": [
            {
                "name": "CLKCNT_L",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "In the master mode it must be equal to spi_mem_clkcnt_N."
            },
            {
                "name": "CLKCNT_H",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1)."
            },
            {
                "name": "CLKCNT_N",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "In the master mode it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)"
            },
            {
                "name": "CLK_EQU_SYSCLK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set this bit in 1-division mode."
            }
        ]
    },
    "1610625048": {
        "name": "USER",
        "address": 1610625048,
        "size": 32,
        "access": "",
        "desc": "SPI0 user register.",
        "fields": [
            {
                "name": "CS_HOLD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "spi cs keep low when spi is in  done  phase. 1: enable 0: disable."
            },
            {
                "name": "CS_SETUP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable."
            },
            {
                "name": "CK_OUT_EDGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "the bit combined with spi_mem_mosi_delay_mode bits to set mosi signal delay mode."
            },
            {
                "name": "USR_DUMMY_IDLE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "spi clock is disable in dummy phase when the bit is enable."
            },
            {
                "name": "USR_DUMMY",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "This bit enable the dummy phase of an operation."
            }
        ]
    },
    "1610625052": {
        "name": "USER1",
        "address": 1610625052,
        "size": 32,
        "access": "",
        "desc": "SPI0 user1 register.",
        "fields": [
            {
                "name": "USR_DUMMY_CYCLELEN",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1)."
            },
            {
                "name": "USR_ADDR_BITLEN",
                "bitOffset": 26,
                "bitWidth": 6,
                "desc": "The length in bits of address phase. The register value shall be (bit_num-1)."
            }
        ]
    },
    "1610625056": {
        "name": "USER2",
        "address": 1610625056,
        "size": 32,
        "access": "",
        "desc": "SPI0 user2 register.",
        "fields": [
            {
                "name": "USR_COMMAND_VALUE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The value of  command."
            },
            {
                "name": "USR_COMMAND_BITLEN",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "The length in bits of command phase. The register value shall be (bit_num-1)"
            }
        ]
    },
    "1610625068": {
        "name": "RD_STATUS",
        "address": 1610625068,
        "size": 32,
        "access": "",
        "desc": "SPI0 read control register.",
        "fields": [
            {
                "name": "WB_MODE",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode bit."
            }
        ]
    },
    "1610625076": {
        "name": "MISC",
        "address": 1610625076,
        "size": 32,
        "access": "",
        "desc": "SPI0 misc register",
        "fields": [
            {
                "name": "TRANS_END",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The bit is used to indicate the  spi0_mst_st controlled transmitting is done."
            },
            {
                "name": "TRANS_END_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The bit is used to enable the interrupt of  spi0_mst_st controlled transmitting is done."
            },
            {
                "name": "CSPI_ST_TRANS_END",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The bit is used to indicate the  spi0_slv_st controlled transmitting is done."
            },
            {
                "name": "CSPI_ST_TRANS_END_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The bit is used to enable the interrupt of spi0_slv_st controlled transmitting is done."
            },
            {
                "name": "CK_IDLE_EDGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: spi clk line is high when idle     0: spi clk line is low when idle"
            },
            {
                "name": "CS_KEEP_ACTIVE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "spi cs line keep low when the bit is set."
            }
        ]
    },
    "1610625084": {
        "name": "CACHE_FCTRL",
        "address": 1610625084,
        "size": 32,
        "access": "",
        "desc": "SPI0 bit mode control register.",
        "fields": [
            {
                "name": "CACHE_REQ_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "For SPI0, Cache access enable, 1: enable, 0:disable."
            },
            {
                "name": "CACHE_USR_ADDR_4BYTE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "For SPI0,  cache  read flash with 4 bytes address, 1: enable, 0:disable."
            },
            {
                "name": "CACHE_FLASH_USR_CMD",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "For SPI0,  cache  read flash for user define command, 1: enable, 0:disable."
            },
            {
                "name": "FDIN_DUAL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "For SPI0 flash, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
            },
            {
                "name": "FDOUT_DUAL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "For SPI0 flash, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
            },
            {
                "name": "FADDR_DUAL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "For SPI0 flash, address phase apply 2 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_dio."
            },
            {
                "name": "FDIN_QUAD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "For SPI0 flash, din phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
            },
            {
                "name": "FDOUT_QUAD",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "For SPI0 flash, dout phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
            },
            {
                "name": "FADDR_QUAD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "For SPI0 flash, address phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
            }
        ]
    },
    "1610625108": {
        "name": "FSM",
        "address": 1610625108,
        "size": 32,
        "access": "",
        "desc": "SPI0 FSM status register",
        "fields": [
            {
                "name": "CSPI_ST",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "The current status of SPI0 slave FSM: spi0_slv_st. 0: idle state, 1: preparation state, 2: send command state, 3: send address state, 4: wait state, 5: read data state, 6:write data state, 7: done state, 8: read data end state."
            },
            {
                "name": "EM_ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "The current status of SPI0 master FSM: spi0_mst_st. 0: idle state, 1:EM_CACHE_GRANT , 2: program/erase suspend state, 3: SPI0 read data state, 4: wait cache/EDMA sent data is stored in SPI0 TX FIFO, 5: SPI0 write data state."
            },
            {
                "name": "CSPI_LOCK_DELAY_TIME",
                "bitOffset": 7,
                "bitWidth": 5,
                "desc": "The lock delay time of SPI0/1 arbiter by spi0_slv_st, after PER is sent by SPI1."
            }
        ]
    },
    "1610625192": {
        "name": "TIMING_CALI",
        "address": 1610625192,
        "size": 32,
        "access": "",
        "desc": "SPI0 timing calibration register",
        "fields": [
            {
                "name": "TIMING_CLK_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The bit is used to enable timing adjust clock for all reading operations."
            },
            {
                "name": "TIMING_CALI",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable timing auto-calibration for all reading operations."
            },
            {
                "name": "EXTRA_DUMMY_CYCLELEN",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "add extra dummy spi clock cycle length for spi clock calibration."
            }
        ]
    },
    "1610625196": {
        "name": "DIN_MODE",
        "address": 1610625196,
        "size": 32,
        "access": "",
        "desc": "SPI0 input delay mode control register",
        "fields": [
            {
                "name": "DIN0_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "DIN1_MODE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "DIN2_MODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            },
            {
                "name": "DIN3_MODE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
            }
        ]
    },
    "1610625200": {
        "name": "DIN_NUM",
        "address": 1610625200,
        "size": 32,
        "access": "",
        "desc": "SPI0 input delay number control register",
        "fields": [
            {
                "name": "DIN0_NUM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "DIN1_NUM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "DIN2_NUM",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            },
            {
                "name": "DIN3_NUM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
            }
        ]
    },
    "1610625204": {
        "name": "DOUT_MODE",
        "address": 1610625204,
        "size": 32,
        "access": "",
        "desc": "SPI0 output delay mode control register",
        "fields": [
            {
                "name": "DOUT0_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "DOUT1_MODE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "DOUT2_MODE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            },
            {
                "name": "DOUT3_MODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
            }
        ]
    },
    "1610625244": {
        "name": "CLOCK_GATE",
        "address": 1610625244,
        "size": 32,
        "access": "",
        "desc": "SPI0 clk_gate register",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Register clock gate enable signal. 1: Enable. 0: Disable."
            }
        ]
    },
    "1610625248": {
        "name": "CORE_CLK_SEL",
        "address": 1610625248,
        "size": 32,
        "access": "",
        "desc": "SPI0 module clock select register",
        "fields": [
            {
                "name": "SPI01_CLK_SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "When the digital system clock selects PLL clock and the frequency of PLL clock is 480MHz, the value of reg_spi01_clk_sel:  0: SPI0/1 module clock (clk) is 80MHz. 1: SPI0/1 module clock (clk) is 120MHz.  2: SPI0/1 module clock (clk) 160MHz. 3: Not used. When the digital system clock selects PLL clock and the frequency of PLL clock is 320MHz, the value of reg_spi01_clk_sel:  0: SPI0/1 module clock (clk) is 80MHz. 1: SPI0/1 module clock (clk) is 80MHz.  2: SPI0/1 module clock (clk) 160MHz. 3: Not used."
            }
        ]
    },
    "1610626044": {
        "name": "DATE",
        "address": 1610626044,
        "size": 32,
        "access": "",
        "desc": "Version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "SPI register version."
            }
        ]
    },
    "1610620928": {
        "name": "CMD",
        "address": 1610620928,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory command register",
        "fields": [
            {
                "name": "SPI1_MST_ST",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "The current status of SPI1 master FSM."
            },
            {
                "name": "MSPI_ST",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "The current status of SPI1 slave FSM: mspi_st. 0: idle state, 1: preparation state, 2: send command state, 3: send address state, 4: wait state, 5: read data state, 6:write data state, 7: done state, 8: read data end state."
            },
            {
                "name": "FLASH_PE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "In user mode, it is set to indicate that program/erase operation will be triggered. The bit is combined with spi_mem_usr bit. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "USR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "FLASH_HPM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Drive Flash into high performance mode.  The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "FLASH_RES",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "This bit combined with reg_resandres bit releases Flash from the power-down state or high performance mode and obtains the devices ID. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "FLASH_DP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Drive Flash into power down.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "FLASH_CE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Chip erase enable. Chip erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "FLASH_BE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Block erase enable(32KB) .  Block erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "FLASH_SE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Sector erase enable(4KB). Sector erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "FLASH_PP",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Page program enable(1 byte ~256 bytes data to be programmed). Page program operation  will be triggered when the bit is set. The bit will be cleared once the operation done .1: enable 0: disable."
            },
            {
                "name": "FLASH_WRSR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Write status register enable.   Write status operation  will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "FLASH_RDSR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Read status register-1.  Read status operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "FLASH_RDID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Read JEDEC ID . Read ID command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
            },
            {
                "name": "FLASH_WRDI",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Write flash disable. Write disable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
            },
            {
                "name": "FLASH_WREN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Write flash enable.  Write enable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
            },
            {
                "name": "FLASH_READ",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Read flash enable. Read flash operation will be triggered when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
            }
        ]
    },
    "1610620932": {
        "name": "ADDR",
        "address": 1610620932,
        "size": 32,
        "access": "",
        "desc": "SPI1 address register",
        "fields": [
            {
                "name": "USR_ADDR_VALUE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "In user mode, it is the memory address. other then the bit0-bit23 is the memory address, the bit24-bit31 are the byte length of a transfer."
            }
        ]
    },
    "1610620936": {
        "name": "CTRL",
        "address": 1610620936,
        "size": 32,
        "access": "",
        "desc": "SPI1 control register.",
        "fields": [
            {
                "name": "FDUMMY_OUT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "In the dummy phase the signal level of spi is output by the spi controller."
            },
            {
                "name": "FCMD_DUAL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Apply 2 signals during command phase 1:enable 0: disable"
            },
            {
                "name": "FCMD_QUAD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Apply 4 signals during command phase 1:enable 0: disable"
            },
            {
                "name": "FCS_CRC_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "For SPI1,  initialize crc32 module before writing encrypted data to flash. Active low."
            },
            {
                "name": "TX_CRC_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "For SPI1,  enable crc32 when writing encrypted data to flash. 1: enable 0:disable"
            },
            {
                "name": "FASTRD_MODE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "This bit enable the bits: spi_mem_fread_qio, spi_mem_fread_dio, spi_mem_fread_qout and spi_mem_fread_dout. 1: enable 0: disable."
            },
            {
                "name": "FREAD_DUAL",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable."
            },
            {
                "name": "RESANDRES",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The Device ID is read out to SPI_MEM_RD_STATUS register,  this bit combine with spi_mem_flash_res bit. 1: enable 0: disable."
            },
            {
                "name": "Q_POL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The bit is used to set MISO line polarity, 1: high 0, low"
            },
            {
                "name": "D_POL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The bit is used to set MOSI line polarity, 1: high 0, low"
            },
            {
                "name": "FREAD_QUAD",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "In the read operations read-data phase apply 4 signals. 1: enable 0: disable."
            },
            {
                "name": "WP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Write protect signal output when SPI is idle.  1: output high, 0: output low."
            },
            {
                "name": "WRSR_2B",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "two bytes data will be written to status register when it is set. 1: enable 0: disable."
            },
            {
                "name": "FREAD_DIO",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable."
            },
            {
                "name": "FREAD_QIO",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable."
            }
        ]
    },
    "1610620940": {
        "name": "CTRL1",
        "address": 1610620940,
        "size": 32,
        "access": "",
        "desc": "SPI1 control1 register.",
        "fields": [
            {
                "name": "CLK_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on."
            },
            {
                "name": "CS_HOLD_DLY_RES",
                "bitOffset": 2,
                "bitWidth": 10,
                "desc": "After RES/DP/HPM command is sent, SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 512) SPI_CLK cycles."
            }
        ]
    },
    "1610620944": {
        "name": "CTRL2",
        "address": 1610620944,
        "size": 32,
        "access": "",
        "desc": "SPI1 control2 register.",
        "fields": [
            {
                "name": "SYNC_RESET",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "The FSM will be reset."
            }
        ]
    },
    "1610620948": {
        "name": "CLOCK",
        "address": 1610620948,
        "size": 32,
        "access": "",
        "desc": "SPI1 clock division control register.",
        "fields": [
            {
                "name": "CLKCNT_L",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "In the master mode it must be equal to spi_mem_clkcnt_N."
            },
            {
                "name": "CLKCNT_H",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1)."
            },
            {
                "name": "CLKCNT_N",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "In the master mode it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)"
            },
            {
                "name": "CLK_EQU_SYSCLK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "reserved"
            }
        ]
    },
    "1610620952": {
        "name": "USER",
        "address": 1610620952,
        "size": 32,
        "access": "",
        "desc": "SPI1 user register.",
        "fields": [
            {
                "name": "CK_OUT_EDGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "the bit combined with spi_mem_mosi_delay_mode bits to set mosi signal delay mode."
            },
            {
                "name": "FWRITE_DUAL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "In the write operations read-data phase apply 2 signals"
            },
            {
                "name": "FWRITE_QUAD",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "In the write operations read-data phase apply 4 signals"
            },
            {
                "name": "FWRITE_DIO",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "In the write operations address phase and read-data phase apply 2 signals."
            },
            {
                "name": "FWRITE_QIO",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "In the write operations address phase and read-data phase apply 4 signals."
            },
            {
                "name": "USR_MISO_HIGHPART",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "read-data phase only access to high-part of the buffer spi_mem_w8~spi_mem_w15. 1: enable 0: disable."
            },
            {
                "name": "USR_MOSI_HIGHPART",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "write-data phase only access to high-part of the buffer spi_mem_w8~spi_mem_w15. 1: enable 0: disable."
            },
            {
                "name": "USR_DUMMY_IDLE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "SPI clock is disable in dummy phase when the bit is enable."
            },
            {
                "name": "USR_MOSI",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "This bit enable the write-data phase of an operation."
            },
            {
                "name": "USR_MISO",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "This bit enable the read-data phase of an operation."
            },
            {
                "name": "USR_DUMMY",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "This bit enable the dummy phase of an operation."
            },
            {
                "name": "USR_ADDR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "This bit enable the address phase of an operation."
            },
            {
                "name": "USR_COMMAND",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "This bit enable the command phase of an operation."
            }
        ]
    },
    "1610620956": {
        "name": "USER1",
        "address": 1610620956,
        "size": 32,
        "access": "",
        "desc": "SPI1 user1 register.",
        "fields": [
            {
                "name": "USR_DUMMY_CYCLELEN",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1)."
            },
            {
                "name": "USR_ADDR_BITLEN",
                "bitOffset": 26,
                "bitWidth": 6,
                "desc": "The length in bits of address phase. The register value shall be (bit_num-1)."
            }
        ]
    },
    "1610620960": {
        "name": "USER2",
        "address": 1610620960,
        "size": 32,
        "access": "",
        "desc": "SPI1 user2 register.",
        "fields": [
            {
                "name": "USR_COMMAND_VALUE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The value of  command."
            },
            {
                "name": "USR_COMMAND_BITLEN",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "The length in bits of command phase. The register value shall be (bit_num-1)"
            }
        ]
    },
    "1610620964": {
        "name": "MOSI_DLEN",
        "address": 1610620964,
        "size": 32,
        "access": "",
        "desc": "SPI1 send data bit length control register.",
        "fields": [
            {
                "name": "USR_MOSI_DBITLEN",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "The length in bits of write-data. The register value shall be (bit_num-1)."
            }
        ]
    },
    "1610620968": {
        "name": "MISO_DLEN",
        "address": 1610620968,
        "size": 32,
        "access": "",
        "desc": "SPI1 receive data bit length control register.",
        "fields": [
            {
                "name": "USR_MISO_DBITLEN",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "The length in bits of  read-data. The register value shall be (bit_num-1)."
            }
        ]
    },
    "1610620972": {
        "name": "RD_STATUS",
        "address": 1610620972,
        "size": 32,
        "access": "",
        "desc": "SPI1 status register.",
        "fields": [
            {
                "name": "STATUS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The value is stored when set spi_mem_flash_rdsr bit and spi_mem_flash_res bit."
            },
            {
                "name": "WB_MODE",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode bit."
            }
        ]
    },
    "1610620980": {
        "name": "MISC",
        "address": 1610620980,
        "size": 32,
        "access": "",
        "desc": "SPI1 misc register",
        "fields": [
            {
                "name": "CS0_DIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SPI_CS0 pin enable, 1: disable SPI_CS0, 0: SPI_CS0 pin is active to select SPI device, such as flash, external RAM and so on."
            },
            {
                "name": "CS1_DIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SPI_CS1 pin enable, 1: disable SPI_CS1, 0: SPI_CS1 pin is active to select SPI device, such as flash, external RAM and so on."
            },
            {
                "name": "CK_IDLE_EDGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: spi clk line is high when idle     0: spi clk line is low when idle"
            },
            {
                "name": "CS_KEEP_ACTIVE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "spi cs line keep low when the bit is set."
            }
        ]
    },
    "1610620984": {
        "name": "TX_CRC",
        "address": 1610620984,
        "size": 32,
        "access": "",
        "desc": "SPI1 TX CRC data register.",
        "fields": [
            {
                "name": "DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "For SPI1, the value of crc32."
            }
        ]
    },
    "1610620988": {
        "name": "CACHE_FCTRL",
        "address": 1610620988,
        "size": 32,
        "access": "",
        "desc": "SPI1 bit mode control register.",
        "fields": [
            {
                "name": "CACHE_USR_ADDR_4BYTE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "For SPI1,  cache  read flash with 4 bytes address, 1: enable, 0:disable."
            },
            {
                "name": "FDIN_DUAL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "For SPI1, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
            },
            {
                "name": "FDOUT_DUAL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "For SPI1, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
            },
            {
                "name": "FADDR_DUAL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "For SPI1, address phase apply 2 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_dio."
            },
            {
                "name": "FDIN_QUAD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "For SPI1, din phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
            },
            {
                "name": "FDOUT_QUAD",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "For SPI1, dout phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
            },
            {
                "name": "FADDR_QUAD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "For SPI1, address phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
            }
        ]
    },
    "1610621016": {
        "name": "W0",
        "address": 1610621016,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer0",
        "fields": [
            {
                "name": "BUF0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610621020": {
        "name": "W1",
        "address": 1610621020,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer1",
        "fields": [
            {
                "name": "BUF1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610621024": {
        "name": "W2",
        "address": 1610621024,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer2",
        "fields": [
            {
                "name": "BUF2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610621028": {
        "name": "W3",
        "address": 1610621028,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer3",
        "fields": [
            {
                "name": "BUF3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610621032": {
        "name": "W4",
        "address": 1610621032,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer4",
        "fields": [
            {
                "name": "BUF4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610621036": {
        "name": "W5",
        "address": 1610621036,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer5",
        "fields": [
            {
                "name": "BUF5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610621040": {
        "name": "W6",
        "address": 1610621040,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer6",
        "fields": [
            {
                "name": "BUF6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610621044": {
        "name": "W7",
        "address": 1610621044,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer7",
        "fields": [
            {
                "name": "BUF7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610621048": {
        "name": "W8",
        "address": 1610621048,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer8",
        "fields": [
            {
                "name": "BUF8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610621052": {
        "name": "W9",
        "address": 1610621052,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer9",
        "fields": [
            {
                "name": "BUF9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610621056": {
        "name": "W10",
        "address": 1610621056,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer10",
        "fields": [
            {
                "name": "BUF10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610621060": {
        "name": "W11",
        "address": 1610621060,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer11",
        "fields": [
            {
                "name": "BUF11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610621064": {
        "name": "W12",
        "address": 1610621064,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer12",
        "fields": [
            {
                "name": "BUF12",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610621068": {
        "name": "W13",
        "address": 1610621068,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer13",
        "fields": [
            {
                "name": "BUF13",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610621072": {
        "name": "W14",
        "address": 1610621072,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer14",
        "fields": [
            {
                "name": "BUF14",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610621076": {
        "name": "W15",
        "address": 1610621076,
        "size": 32,
        "access": "",
        "desc": "SPI1 memory data buffer15",
        "fields": [
            {
                "name": "BUF15",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610621080": {
        "name": "FLASH_WAITI_CTRL",
        "address": 1610621080,
        "size": 32,
        "access": "",
        "desc": "SPI1 wait idle control register",
        "fields": [
            {
                "name": "WAITI_DUMMY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The dummy phase enable when wait flash idle (RDSR)"
            },
            {
                "name": "WAITI_CMD",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "The command to wait flash idle(RDSR)."
            },
            {
                "name": "WAITI_DUMMY_CYCLELEN",
                "bitOffset": 10,
                "bitWidth": 6,
                "desc": "The dummy cycle length when wait flash idle(RDSR)."
            }
        ]
    },
    "1610621084": {
        "name": "FLASH_SUS_CTRL",
        "address": 1610621084,
        "size": 32,
        "access": "",
        "desc": "SPI1 flash suspend control register",
        "fields": [
            {
                "name": "FLASH_PER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "program erase resume bit, program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "FLASH_PES",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "program erase suspend bit, program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
            },
            {
                "name": "FLASH_PER_WAIT_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or *128) SPI_CLK cycles after program erase resume command is sent. 0: SPI1 does not wait after program erase resume command is sent."
            },
            {
                "name": "FLASH_PES_WAIT_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or *128) SPI_CLK cycles after program erase suspend command is sent. 0: SPI1 does not wait after program erase suspend command is sent."
            },
            {
                "name": "PES_PER_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to enable PES end triggers PER transfer option. If this bit is 0, application should send PER after PES is done."
            },
            {
                "name": "FLASH_PES_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to enable Auto-suspending function."
            },
            {
                "name": "PESR_END_MSK",
                "bitOffset": 6,
                "bitWidth": 16,
                "desc": "The mask value when check SUS/SUS1/SUS2 status bit. If the read status value is status_in[15:0](only status_in[7:0] is valid when only one byte of data is read out, status_in[15:0] is valid when two bytes of data are read out), SUS/SUS1/SUS2 = status_in[15:0]^ SPI_MEM_PESR_END_MSK[15:0]."
            },
            {
                "name": "SPI_FMEM_RD_SUS_2B",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "1: Read two bytes when check flash SUS/SUS1/SUS2 status bit. 0:  Read one byte when check flash SUS/SUS1/SUS2 status bit"
            },
            {
                "name": "PER_END_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "1: Both WIP and SUS/SUS1/SUS2 bits should be checked to insure the resume status of flash. 0: Only need to check WIP is 0."
            },
            {
                "name": "PES_END_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "1: Both WIP and SUS/SUS1/SUS2 bits should be checked to insure the suspend status of flash. 0: Only need to check WIP is 0."
            },
            {
                "name": "SUS_TIMEOUT_CNT",
                "bitOffset": 25,
                "bitWidth": 7,
                "desc": "When SPI1 checks SUS/SUS1/SUS2 bits fail for SPI_MEM_SUS_TIMEOUT_CNT[6:0] times, it will be treated as check pass."
            }
        ]
    },
    "1610621088": {
        "name": "FLASH_SUS_CMD",
        "address": 1610621088,
        "size": 32,
        "access": "",
        "desc": "SPI1 flash suspend command register",
        "fields": [
            {
                "name": "FLASH_PER_COMMAND",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Program/Erase resume command."
            },
            {
                "name": "FLASH_PES_COMMAND",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Program/Erase suspend command."
            },
            {
                "name": "WAIT_PESR_COMMAND",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Flash SUS/SUS1/SUS2 status bit read command. The command should be sent when SUS/SUS1/SUS2 bit should be checked to insure the suspend or resume status of flash."
            }
        ]
    },
    "1610621092": {
        "name": "SUS_STATUS",
        "address": 1610621092,
        "size": 32,
        "access": "",
        "desc": "SPI1 flash suspend status register",
        "fields": [
            {
                "name": "FLASH_SUS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The status of flash suspend, only used in SPI1."
            },
            {
                "name": "WAIT_PESR_CMD_2B",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[15:0] to check SUS/SUS1/SUS2 bit. 0: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[7:0] to check SUS/SUS1/SUS2 bit."
            },
            {
                "name": "FLASH_HPM_DLY_128",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after HPM command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after HPM command is sent."
            },
            {
                "name": "FLASH_RES_DLY_128",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after RES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after RES command is sent."
            },
            {
                "name": "FLASH_DP_DLY_128",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after DP command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after DP command is sent."
            },
            {
                "name": "FLASH_PER_DLY_128",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Valid when SPI_MEM_FLASH_PER_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after PER command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after PER command is sent."
            },
            {
                "name": "FLASH_PES_DLY_128",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Valid when SPI_MEM_FLASH_PES_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after PES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after PES command is sent."
            },
            {
                "name": "SPI0_LOCK_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "1: Enable SPI0 lock SPI0/1 arbiter option. 0: Disable it."
            }
        ]
    },
    "1610621096": {
        "name": "TIMING_CALI",
        "address": 1610621096,
        "size": 32,
        "access": "",
        "desc": "SPI1 timing control register",
        "fields": [
            {
                "name": "TIMING_CALI",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The bit is used to enable timing auto-calibration for all reading operations."
            },
            {
                "name": "EXTRA_DUMMY_CYCLELEN",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "add extra dummy spi clock cycle length for spi clock calibration."
            }
        ]
    },
    "1610621120": {
        "name": "INT_ENA",
        "address": 1610621120,
        "size": 32,
        "access": "",
        "desc": "SPI1 interrupt enable register",
        "fields": [
            {
                "name": "PER_END_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_PER_END_INT interrupt."
            },
            {
                "name": "PES_END_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_PES_END_INT interrupt."
            },
            {
                "name": "WPE_END_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_WPE_END_INT interrupt."
            },
            {
                "name": "SLV_ST_END_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_SLV_ST_END_INT interrupt."
            },
            {
                "name": "MST_ST_END_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_MST_ST_END_INT interrupt."
            },
            {
                "name": "BROWN_OUT_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MEM_BROWN_OUT_INT interrupt."
            }
        ]
    },
    "1610621124": {
        "name": "INT_CLR",
        "address": 1610621124,
        "size": 32,
        "access": "",
        "desc": "SPI1 interrupt clear register",
        "fields": [
            {
                "name": "PER_END_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_PER_END_INT interrupt."
            },
            {
                "name": "PES_END_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_PES_END_INT interrupt."
            },
            {
                "name": "WPE_END_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_WPE_END_INT interrupt."
            },
            {
                "name": "SLV_ST_END_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_SLV_ST_END_INT interrupt."
            },
            {
                "name": "MST_ST_END_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MEM_MST_ST_END_INT interrupt."
            },
            {
                "name": "BROWN_OUT_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_BROWN_OUT_INT interrupt."
            }
        ]
    },
    "1610621128": {
        "name": "INT_RAW",
        "address": 1610621128,
        "size": 32,
        "access": "",
        "desc": "SPI1 interrupt raw register",
        "fields": [
            {
                "name": "PER_END_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_PER_END_INT interrupt. 1: Triggered when Auto Resume command (0x7A) is sent and flash is resumed. 0: Others."
            },
            {
                "name": "PES_END_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_PES_END_INT interrupt.1: Triggered when Auto Suspend command (0x75) is sent and flash is suspended. 0: Others."
            },
            {
                "name": "WPE_END_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_WPE_END_INT interrupt. 1: Triggered when WRSR/PP/SE/BE/CE is sent and flash is already idle. 0: Others."
            },
            {
                "name": "SLV_ST_END_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. 1: Triggered when spi1_slv_st is changed from non idle state to idle state. It means that SPI_CS raises high. 0: Others"
            },
            {
                "name": "MST_ST_END_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_MST_ST_END_INT interrupt. 1: Triggered when spi1_mst_st is changed from non idle state to idle state. 0: Others."
            },
            {
                "name": "BROWN_OUT_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MEM_BROWN_OUT_INT interrupt. 1: Triggered condition is that chip is loosing power and RTC module sends out brown out close flash request to SPI1. After SPI1 sends out suspend command to flash, this interrupt is triggered and MSPI returns to idle state. 0: Others."
            }
        ]
    },
    "1610621132": {
        "name": "INT_ST",
        "address": 1610621132,
        "size": 32,
        "access": "",
        "desc": "SPI1 interrupt status register",
        "fields": [
            {
                "name": "PER_END_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_PER_END_INT interrupt."
            },
            {
                "name": "PES_END_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_PES_END_INT interrupt."
            },
            {
                "name": "WPE_END_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_WPE_END_INT interrupt."
            },
            {
                "name": "SLV_ST_END_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_SLV_ST_END_INT interrupt."
            },
            {
                "name": "MST_ST_END_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_MST_ST_END_INT interrupt."
            },
            {
                "name": "BROWN_OUT_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MEM_BROWN_OUT_INT interrupt."
            }
        ]
    },
    "1610621148": {
        "name": "CLOCK_GATE",
        "address": 1610621148,
        "size": 32,
        "access": "",
        "desc": "SPI1 clk_gate register",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Register clock gate enable signal. 1: Enable. 0: Disable."
            }
        ]
    },
    "1610621948": {
        "name": "DATE",
        "address": 1610621948,
        "size": 32,
        "access": "",
        "desc": "Version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Version control register"
            }
        ]
    },
    "1610760192": {
        "name": "CMD",
        "address": 1610760192,
        "size": 32,
        "access": "",
        "desc": "Command control register",
        "fields": [
            {
                "name": "CONF_BITLEN",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "Define the APB cycles of  SPI_CONF state. Can be configured in CONF state."
            },
            {
                "name": "UPDATE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Set this bit to synchronize SPI registers from APB clock domain into SPI module clock domain, which is only used in SPI master mode."
            },
            {
                "name": "USR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. Can not be changed by CONF_buf."
            }
        ]
    },
    "1610760196": {
        "name": "ADDR",
        "address": 1610760196,
        "size": 32,
        "access": "",
        "desc": "Address value register",
        "fields": [
            {
                "name": "USR_ADDR_VALUE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Address to slave. Can be configured in CONF state."
            }
        ]
    },
    "1610760200": {
        "name": "CTRL",
        "address": 1610760200,
        "size": 32,
        "access": "",
        "desc": "SPI control register",
        "fields": [
            {
                "name": "DUMMY_OUT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "0: In the dummy phase, the FSPI bus signals are not output. 1: In the dummy phase, the FSPI bus signals are output. Can be configured in CONF state."
            },
            {
                "name": "FADDR_DUAL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Apply 2 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "FADDR_QUAD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Apply 4 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "FADDR_OCT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Apply 8 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "FCMD_DUAL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Apply 2 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "FCMD_QUAD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Apply 4 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "FCMD_OCT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Apply 8 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "FREAD_DUAL",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "FREAD_QUAD",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "In the read operations read-data phase apply 4 signals. 1: enable 0: disable.  Can be configured in CONF state."
            },
            {
                "name": "FREAD_OCT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "In the read operations read-data phase apply 8 signals. 1: enable 0: disable.  Can be configured in CONF state."
            },
            {
                "name": "Q_POL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The bit is used to set MISO line polarity, 1: high 0, low. Can be configured in CONF state."
            },
            {
                "name": "D_POL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The bit is used to set MOSI line polarity, 1: high 0, low. Can be configured in CONF state."
            },
            {
                "name": "HOLD_POL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SPI_HOLD output value when SPI is idle. 1: output high, 0: output low. Can be configured in CONF state."
            },
            {
                "name": "WP_POL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Write protect signal output when SPI is idle.  1: output high, 0: output low.  Can be configured in CONF state."
            },
            {
                "name": "RD_BIT_ORDER",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured in CONF state."
            },
            {
                "name": "WR_BIT_ORDER",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "In command address write-data (MOSI) phases 1: LSB firs 0: MSB first. Can be configured in CONF state."
            }
        ]
    },
    "1610760204": {
        "name": "CLOCK",
        "address": 1610760204,
        "size": 32,
        "access": "",
        "desc": "SPI clock control register",
        "fields": [
            {
                "name": "CLKCNT_L",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "In the master mode it must be equal to spi_clkcnt_N. In the slave mode it must be 0. Can be configured in CONF state."
            },
            {
                "name": "CLKCNT_H",
                "bitOffset": 6,
                "bitWidth": 6,
                "desc": "In the master mode it must be floor((spi_clkcnt_N+1)/2-1). In the slave mode it must be 0. Can be configured in CONF state."
            },
            {
                "name": "CLKCNT_N",
                "bitOffset": 12,
                "bitWidth": 6,
                "desc": "In the master mode it is the divider of spi_clk. So spi_clk frequency is system/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1). Can be configured in CONF state."
            },
            {
                "name": "CLKDIV_PRE",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "In the master mode it is pre-divider of spi_clk.  Can be configured in CONF state."
            },
            {
                "name": "CLK_EQU_SYSCLK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "In the master mode 1: spi_clk is eqaul to system 0: spi_clk is divided from system clock. Can be configured in CONF state."
            }
        ]
    },
    "1610760208": {
        "name": "USER",
        "address": 1610760208,
        "size": 32,
        "access": "",
        "desc": "SPI USER control register",
        "fields": [
            {
                "name": "DOUTDIN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set the bit to enable full duplex communication. 1: enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "QPI_MODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Both for master mode and slave mode. 1: spi controller is in QPI mode. 0: others. Can be configured in CONF state."
            },
            {
                "name": "OPI_MODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Just for master mode. 1: spi controller is in OPI mode (all in 8-b-m). 0: others. Can be configured in CONF state."
            },
            {
                "name": "TSCK_I_EDGE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "In the slave mode, this bit can be used to change the polarity of tsck. 0: tsck = spi_ck_i. 1:tsck = !spi_ck_i."
            },
            {
                "name": "CS_HOLD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "spi cs keep low when spi is in  done  phase. 1: enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "CS_SETUP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "RSCK_I_EDGE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "In the slave mode, this bit can be used to change the polarity of rsck. 0: rsck = !spi_ck_i. 1:rsck = spi_ck_i."
            },
            {
                "name": "CK_OUT_EDGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "the bit combined with spi_mosi_delay_mode bits to set mosi signal delay mode. Can be configured in CONF state."
            },
            {
                "name": "FWRITE_DUAL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "In the write operations read-data phase apply 2 signals. Can be configured in CONF state."
            },
            {
                "name": "FWRITE_QUAD",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "In the write operations read-data phase apply 4 signals. Can be configured in CONF state."
            },
            {
                "name": "FWRITE_OCT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "In the write operations read-data phase apply 8 signals. Can be configured in CONF state."
            },
            {
                "name": "USR_CONF_NXT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "1: Enable the DMA CONF phase of next seg-trans operation, which means seg-trans will continue. 0: The seg-trans will end after the current SPI seg-trans or this is not seg-trans mode. Can be configured in CONF state."
            },
            {
                "name": "SIO",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Set the bit to enable 3-line half duplex communication mosi and miso signals share the same pin. 1: enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "USR_MISO_HIGHPART",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "read-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable. Can be configured in CONF state."
            },
            {
                "name": "USR_MOSI_HIGHPART",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "write-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable.  Can be configured in CONF state."
            },
            {
                "name": "USR_DUMMY_IDLE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "spi clock is disable in dummy phase when the bit is enable. Can be configured in CONF state."
            },
            {
                "name": "USR_MOSI",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "This bit enable the write-data phase of an operation. Can be configured in CONF state."
            },
            {
                "name": "USR_MISO",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "This bit enable the read-data phase of an operation. Can be configured in CONF state."
            },
            {
                "name": "USR_DUMMY",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "This bit enable the dummy phase of an operation. Can be configured in CONF state."
            },
            {
                "name": "USR_ADDR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "This bit enable the address phase of an operation. Can be configured in CONF state."
            },
            {
                "name": "USR_COMMAND",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "This bit enable the command phase of an operation. Can be configured in CONF state."
            }
        ]
    },
    "1610760212": {
        "name": "USER1",
        "address": 1610760212,
        "size": 32,
        "access": "",
        "desc": "SPI USER control register 1",
        "fields": [
            {
                "name": "USR_DUMMY_CYCLELEN",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "The length in spi_clk cycles of dummy phase. The register value shall be (cycle_num-1). Can be configured in CONF state."
            },
            {
                "name": "MST_WFULL_ERR_END_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "1: SPI transfer is ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode."
            },
            {
                "name": "CS_SETUP_TIME",
                "bitOffset": 17,
                "bitWidth": 5,
                "desc": "(cycles+1) of prepare phase by spi clock this bits are combined with spi_cs_setup bit. Can be configured in CONF state."
            },
            {
                "name": "CS_HOLD_TIME",
                "bitOffset": 22,
                "bitWidth": 5,
                "desc": "delay cycles of cs pin by spi clock this bits are combined with spi_cs_hold bit. Can be configured in CONF state."
            },
            {
                "name": "USR_ADDR_BITLEN",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "The length in bits of address phase. The register value shall be (bit_num-1). Can be configured in CONF state."
            }
        ]
    },
    "1610760216": {
        "name": "USER2",
        "address": 1610760216,
        "size": 32,
        "access": "",
        "desc": "SPI USER control register 2",
        "fields": [
            {
                "name": "USR_COMMAND_VALUE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The value of  command. Can be configured in CONF state."
            },
            {
                "name": "MST_REMPTY_ERR_END_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "1: SPI transfer is ended when SPI TX AFIFO read empty error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI TX AFIFO read empty error is valid in GP-SPI master FD/HD-mode."
            },
            {
                "name": "USR_COMMAND_BITLEN",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "The length in bits of command phase. The register value shall be (bit_num-1). Can be configured in CONF state."
            }
        ]
    },
    "1610760220": {
        "name": "MS_DLEN",
        "address": 1610760220,
        "size": 32,
        "access": "",
        "desc": "SPI data bit length control register",
        "fields": [
            {
                "name": "MS_DATA_BITLEN",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "The value of these bits is the configured SPI transmission data bit length in master mode DMA controlled transfer or CPU controlled transfer. The value is also the configured bit length in slave mode DMA RX controlled transfer. The register value shall be (bit_num-1). Can be configured in CONF state."
            }
        ]
    },
    "1610760224": {
        "name": "MISC",
        "address": 1610760224,
        "size": 32,
        "access": "",
        "desc": "SPI misc register",
        "fields": [
            {
                "name": "CS0_DIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to CS0 pin. Can be configured in CONF state."
            },
            {
                "name": "CS1_DIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to CS1 pin. Can be configured in CONF state."
            },
            {
                "name": "CS2_DIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to CS2 pin. Can be configured in CONF state."
            },
            {
                "name": "CS3_DIS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SPI CS3 pin enable, 1: disable CS3, 0: spi_cs3 signal is from/to CS3 pin. Can be configured in CONF state."
            },
            {
                "name": "CS4_DIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "SPI CS4 pin enable, 1: disable CS4, 0: spi_cs4 signal is from/to CS4 pin. Can be configured in CONF state."
            },
            {
                "name": "CS5_DIS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SPI CS5 pin enable, 1: disable CS5, 0: spi_cs5 signal is from/to CS5 pin. Can be configured in CONF state."
            },
            {
                "name": "CK_DIS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "1: spi clk out disable,  0: spi clk out enable. Can be configured in CONF state."
            },
            {
                "name": "MASTER_CS_POL",
                "bitOffset": 7,
                "bitWidth": 6,
                "desc": "In the master mode the bits are the polarity of spi cs line, the value is equivalent to spi_cs ^ spi_master_cs_pol. Can be configured in CONF state."
            },
            {
                "name": "CLK_DATA_DTR_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "1: SPI master DTR mode is applied to SPI clk, data and spi_dqs.  0: SPI master DTR mode is  only applied to spi_dqs. This bit should be used with bit 17/18/19."
            },
            {
                "name": "DATA_DTR_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "1: SPI clk and data of SPI_DOUT and SPI_DIN state are in DTR mode, including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_DOUT and SPI_DIN state are in STR mode. Can be configured in CONF state."
            },
            {
                "name": "ADDR_DTR_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "1: SPI clk and data of SPI_SEND_ADDR state are in DTR mode, including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_ADDR state are in STR mode. Can be configured in CONF state."
            },
            {
                "name": "CMD_DTR_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "1: SPI clk and data of SPI_SEND_CMD state are in DTR mode, including master 1/2/4/8-bm. 0:  SPI clk and data of SPI_SEND_CMD state are in STR mode. Can be configured in CONF state."
            },
            {
                "name": "SLAVE_CS_POL",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "spi slave input cs polarity select. 1: inv  0: not change. Can be configured in CONF state."
            },
            {
                "name": "DQS_IDLE_EDGE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "The default value of spi_dqs. Can be configured in CONF state."
            },
            {
                "name": "CK_IDLE_EDGE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "1: spi clk line is high when idle     0: spi clk line is low when idle. Can be configured in CONF state."
            },
            {
                "name": "CS_KEEP_ACTIVE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "spi cs line keep low when the bit is set. Can be configured in CONF state."
            },
            {
                "name": "QUAD_DIN_PIN_SWAP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "1: SPI quad input swap enable, swap FSPID with FSPIQ, swap FSPIWP with FSPIHD. 0:  spi quad input swap disable. Can be configured in CONF state."
            }
        ]
    },
    "1610760228": {
        "name": "DIN_MODE",
        "address": 1610760228,
        "size": 32,
        "access": "",
        "desc": "SPI input delay mode configuration",
        "fields": [
            {
                "name": "DIN0_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "DIN1_MODE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "DIN2_MODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "DIN3_MODE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "DIN4_MODE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "DIN5_MODE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "DIN6_MODE",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "DIN7_MODE",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
            },
            {
                "name": "TIMING_HCLK_ACTIVE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "1:enable hclk in SPI input timing module.  0: disable it. Can be configured in CONF state."
            }
        ]
    },
    "1610760232": {
        "name": "DIN_NUM",
        "address": 1610760232,
        "size": 32,
        "access": "",
        "desc": "SPI input delay number configuration",
        "fields": [
            {
                "name": "DIN0_NUM",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            },
            {
                "name": "DIN1_NUM",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            },
            {
                "name": "DIN2_NUM",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            },
            {
                "name": "DIN3_NUM",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            },
            {
                "name": "DIN4_NUM",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            },
            {
                "name": "DIN5_NUM",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            },
            {
                "name": "DIN6_NUM",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            },
            {
                "name": "DIN7_NUM",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
            }
        ]
    },
    "1610760236": {
        "name": "DOUT_MODE",
        "address": 1610760236,
        "size": 32,
        "access": "",
        "desc": "SPI output delay mode configuration",
        "fields": [
            {
                "name": "DOUT0_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The output signal 0 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "DOUT1_MODE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The output signal 1 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "DOUT2_MODE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The output signal 2 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "DOUT3_MODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The output signal 3 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "DOUT4_MODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The output signal 4 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "DOUT5_MODE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The output signal 5 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "DOUT6_MODE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The output signal 6 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "DOUT7_MODE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The output signal 7 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            },
            {
                "name": "D_DQS_MODE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The output signal SPI_DQS is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
            }
        ]
    },
    "1610760240": {
        "name": "DMA_CONF",
        "address": 1610760240,
        "size": 32,
        "access": "",
        "desc": "SPI DMA control register",
        "fields": [
            {
                "name": "DMA_OUTFIFO_EMPTY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Records the status of DMA TX FIFO. 1: DMA TX FIFO is not ready for sending data. 0: DMA TX FIFO is ready for sending data."
            },
            {
                "name": "DMA_INFIFO_FULL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Records the status of DMA RX FIFO. 1: DMA RX FIFO is not ready for receiving data. 0: DMA RX FIFO is ready for receiving data."
            },
            {
                "name": "DMA_SLV_SEG_TRANS_EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Enable dma segment transfer in spi dma half slave mode. 1: enable. 0: disable."
            },
            {
                "name": "SLV_RX_SEG_TRANS_CLR_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "1: spi_dma_infifo_full_vld is cleared by spi slave cmd 5. 0: spi_dma_infifo_full_vld is cleared by spi_trans_done."
            },
            {
                "name": "SLV_TX_SEG_TRANS_CLR_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "1: spi_dma_outfifo_empty_vld is cleared by spi slave cmd 6. 0: spi_dma_outfifo_empty_vld is cleared by spi_trans_done."
            },
            {
                "name": "RX_EOF_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "1: spi_dma_inlink_eof is set when the number of dma pushed data bytes is equal to the value of spi_slv/mst_dma_rd_bytelen[19:0] in spi dma transition.  0: spi_dma_inlink_eof is set by spi_trans_done in non-seg-trans or spi_dma_seg_trans_done in seg-trans."
            },
            {
                "name": "DMA_RX_ENA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set this bit to enable SPI DMA controlled receive data mode."
            },
            {
                "name": "DMA_TX_ENA",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set this bit to enable SPI DMA controlled send data mode."
            },
            {
                "name": "RX_AFIFO_RST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set this bit to reset RX AFIFO, which is used to receive data in SPI master and slave mode transfer."
            },
            {
                "name": "BUF_AFIFO_RST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set this bit to reset BUF TX AFIFO, which is used send data out in SPI slave CPU controlled mode transfer and master mode transfer."
            },
            {
                "name": "DMA_AFIFO_RST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Set this bit to reset DMA TX AFIFO, which is used to send data out in SPI slave DMA controlled mode transfer."
            }
        ]
    },
    "1610760244": {
        "name": "DMA_INT_ENA",
        "address": 1610760244,
        "size": 32,
        "access": "",
        "desc": "SPI interrupt enable register",
        "fields": [
            {
                "name": "DMA_INFIFO_FULL_ERR_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt."
            },
            {
                "name": "DMA_OUTFIFO_EMPTY_ERR_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt."
            },
            {
                "name": "SLV_EX_QPI_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The enable bit for SPI slave Ex_QPI interrupt."
            },
            {
                "name": "SLV_EN_QPI_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The enable bit for SPI slave En_QPI interrupt."
            },
            {
                "name": "SLV_CMD7_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The enable bit for SPI slave CMD7 interrupt."
            },
            {
                "name": "SLV_CMD8_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The enable bit for SPI slave CMD8 interrupt."
            },
            {
                "name": "SLV_CMD9_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The enable bit for SPI slave CMD9 interrupt."
            },
            {
                "name": "SLV_CMDA_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The enable bit for SPI slave CMDA interrupt."
            },
            {
                "name": "SLV_RD_DMA_DONE_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SLV_RD_DMA_DONE_INT interrupt."
            },
            {
                "name": "SLV_WR_DMA_DONE_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SLV_WR_DMA_DONE_INT interrupt."
            },
            {
                "name": "SLV_RD_BUF_DONE_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SLV_RD_BUF_DONE_INT interrupt."
            },
            {
                "name": "SLV_WR_BUF_DONE_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SLV_WR_BUF_DONE_INT interrupt."
            },
            {
                "name": "TRANS_DONE_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_TRANS_DONE_INT interrupt."
            },
            {
                "name": "DMA_SEG_TRANS_DONE_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SEG_MAGIC_ERR_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SEG_MAGIC_ERR_INT interrupt."
            },
            {
                "name": "SLV_BUF_ADDR_ERR_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt."
            },
            {
                "name": "SLV_CMD_ERR_INT_ENA",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_SLV_CMD_ERR_INT interrupt."
            },
            {
                "name": "MST_RX_AFIFO_WFULL_ERR_INT_ENA",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt."
            },
            {
                "name": "MST_TX_AFIFO_REMPTY_ERR_INT_ENA",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt."
            },
            {
                "name": "APP2_INT_ENA",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_APP2_INT interrupt."
            },
            {
                "name": "APP1_INT_ENA",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The enable bit for SPI_APP1_INT interrupt."
            }
        ]
    },
    "1610760248": {
        "name": "DMA_INT_CLR",
        "address": 1610760248,
        "size": 32,
        "access": "",
        "desc": "SPI interrupt clear register",
        "fields": [
            {
                "name": "DMA_INFIFO_FULL_ERR_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt."
            },
            {
                "name": "DMA_OUTFIFO_EMPTY_ERR_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt."
            },
            {
                "name": "SLV_EX_QPI_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The clear bit for SPI slave Ex_QPI interrupt."
            },
            {
                "name": "SLV_EN_QPI_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The clear bit for SPI slave En_QPI interrupt."
            },
            {
                "name": "SLV_CMD7_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The clear bit for SPI slave CMD7 interrupt."
            },
            {
                "name": "SLV_CMD8_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The clear bit for SPI slave CMD8 interrupt."
            },
            {
                "name": "SLV_CMD9_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The clear bit for SPI slave CMD9 interrupt."
            },
            {
                "name": "SLV_CMDA_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The clear bit for SPI slave CMDA interrupt."
            },
            {
                "name": "SLV_RD_DMA_DONE_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SLV_RD_DMA_DONE_INT interrupt."
            },
            {
                "name": "SLV_WR_DMA_DONE_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SLV_WR_DMA_DONE_INT interrupt."
            },
            {
                "name": "SLV_RD_BUF_DONE_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SLV_RD_BUF_DONE_INT interrupt."
            },
            {
                "name": "SLV_WR_BUF_DONE_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SLV_WR_BUF_DONE_INT interrupt."
            },
            {
                "name": "TRANS_DONE_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_TRANS_DONE_INT interrupt."
            },
            {
                "name": "DMA_SEG_TRANS_DONE_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SEG_MAGIC_ERR_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SEG_MAGIC_ERR_INT interrupt."
            },
            {
                "name": "SLV_BUF_ADDR_ERR_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt."
            },
            {
                "name": "SLV_CMD_ERR_INT_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_SLV_CMD_ERR_INT interrupt."
            },
            {
                "name": "MST_RX_AFIFO_WFULL_ERR_INT_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt."
            },
            {
                "name": "MST_TX_AFIFO_REMPTY_ERR_INT_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt."
            },
            {
                "name": "APP2_INT_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_APP2_INT interrupt."
            },
            {
                "name": "APP1_INT_CLR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The clear bit for SPI_APP1_INT interrupt."
            }
        ]
    },
    "1610760252": {
        "name": "DMA_INT_RAW",
        "address": 1610760252,
        "size": 32,
        "access": "",
        "desc": "SPI interrupt raw register",
        "fields": [
            {
                "name": "DMA_INFIFO_FULL_ERR_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "1: The current data rate of DMA Rx is smaller than that of SPI, which will lose the receive data.  0: Others."
            },
            {
                "name": "DMA_OUTFIFO_EMPTY_ERR_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "1: The current data rate of DMA TX is smaller than that of SPI. SPI will stop in master mode and send out all 0 in slave mode.  0: Others."
            },
            {
                "name": "SLV_EX_QPI_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The raw bit for SPI slave Ex_QPI interrupt. 1: SPI slave mode Ex_QPI transmission is ended. 0: Others."
            },
            {
                "name": "SLV_EN_QPI_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The raw bit for SPI slave En_QPI interrupt. 1: SPI slave mode En_QPI transmission is ended. 0: Others."
            },
            {
                "name": "SLV_CMD7_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The raw bit for SPI slave CMD7 interrupt. 1: SPI slave mode CMD7 transmission is ended. 0: Others."
            },
            {
                "name": "SLV_CMD8_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The raw bit for SPI slave CMD8 interrupt. 1: SPI slave mode CMD8 transmission is ended. 0: Others."
            },
            {
                "name": "SLV_CMD9_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The raw bit for SPI slave CMD9 interrupt. 1: SPI slave mode CMD9 transmission is ended. 0: Others."
            },
            {
                "name": "SLV_CMDA_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The raw bit for SPI slave CMDA interrupt. 1: SPI slave mode CMDA transmission is ended. 0: Others."
            },
            {
                "name": "SLV_RD_DMA_DONE_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SLV_RD_DMA_DONE_INT interrupt. 1: SPI slave mode Rd_DMA transmission is ended. 0: Others."
            },
            {
                "name": "SLV_WR_DMA_DONE_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SLV_WR_DMA_DONE_INT interrupt. 1: SPI slave mode Wr_DMA transmission is ended. 0: Others."
            },
            {
                "name": "SLV_RD_BUF_DONE_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SLV_RD_BUF_DONE_INT interrupt. 1: SPI slave mode Rd_BUF transmission is ended. 0: Others."
            },
            {
                "name": "SLV_WR_BUF_DONE_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SLV_WR_BUF_DONE_INT interrupt. 1: SPI slave mode Wr_BUF transmission is ended. 0: Others."
            },
            {
                "name": "TRANS_DONE_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_TRANS_DONE_INT interrupt. 1: SPI master mode transmission is ended. 0: others."
            },
            {
                "name": "DMA_SEG_TRANS_DONE_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt. 1:  spi master DMA full-duplex/half-duplex seg-conf-trans ends or slave half-duplex seg-trans ends. And data has been pushed to corresponding memory.  0:  seg-conf-trans or seg-trans is not ended or not occurred."
            },
            {
                "name": "SEG_MAGIC_ERR_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SEG_MAGIC_ERR_INT interrupt. 1: The magic value in CONF buffer is error in the DMA seg-conf-trans. 0: others."
            },
            {
                "name": "SLV_BUF_ADDR_ERR_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt. 1: The accessing data address of the current SPI slave mode CPU controlled FD, Wr_BUF or Rd_BUF transmission is bigger than 63. 0: Others."
            },
            {
                "name": "SLV_CMD_ERR_INT_RAW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_SLV_CMD_ERR_INT interrupt. 1: The slave command value in the current SPI slave HD mode transmission is not supported. 0: Others."
            },
            {
                "name": "MST_RX_AFIFO_WFULL_ERR_INT_RAW",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt. 1: There is a RX AFIFO write-full error when SPI inputs data in master mode. 0: Others."
            },
            {
                "name": "MST_TX_AFIFO_REMPTY_ERR_INT_RAW",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt. 1: There is a TX BUF AFIFO read-empty error when SPI outputs data in master mode. 0: Others."
            },
            {
                "name": "APP2_INT_RAW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_APP2_INT interrupt. The value is only controlled by software."
            },
            {
                "name": "APP1_INT_RAW",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The raw bit for SPI_APP1_INT interrupt. The value is only controlled by software."
            }
        ]
    },
    "1610760256": {
        "name": "DMA_INT_ST",
        "address": 1610760256,
        "size": 32,
        "access": "",
        "desc": "SPI interrupt status register",
        "fields": [
            {
                "name": "DMA_INFIFO_FULL_ERR_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The status bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt."
            },
            {
                "name": "DMA_OUTFIFO_EMPTY_ERR_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The status bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt."
            },
            {
                "name": "SLV_EX_QPI_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The status bit for SPI slave Ex_QPI interrupt."
            },
            {
                "name": "SLV_EN_QPI_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The status bit for SPI slave En_QPI interrupt."
            },
            {
                "name": "SLV_CMD7_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The status bit for SPI slave CMD7 interrupt."
            },
            {
                "name": "SLV_CMD8_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The status bit for SPI slave CMD8 interrupt."
            },
            {
                "name": "SLV_CMD9_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The status bit for SPI slave CMD9 interrupt."
            },
            {
                "name": "SLV_CMDA_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The status bit for SPI slave CMDA interrupt."
            },
            {
                "name": "SLV_RD_DMA_DONE_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SLV_RD_DMA_DONE_INT interrupt."
            },
            {
                "name": "SLV_WR_DMA_DONE_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SLV_WR_DMA_DONE_INT interrupt."
            },
            {
                "name": "SLV_RD_BUF_DONE_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SLV_RD_BUF_DONE_INT interrupt."
            },
            {
                "name": "SLV_WR_BUF_DONE_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SLV_WR_BUF_DONE_INT interrupt."
            },
            {
                "name": "TRANS_DONE_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The status bit for SPI_TRANS_DONE_INT interrupt."
            },
            {
                "name": "DMA_SEG_TRANS_DONE_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The status bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SEG_MAGIC_ERR_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SEG_MAGIC_ERR_INT interrupt."
            },
            {
                "name": "SLV_BUF_ADDR_ERR_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt."
            },
            {
                "name": "SLV_CMD_ERR_INT_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The status bit for SPI_SLV_CMD_ERR_INT interrupt."
            },
            {
                "name": "MST_RX_AFIFO_WFULL_ERR_INT_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt."
            },
            {
                "name": "MST_TX_AFIFO_REMPTY_ERR_INT_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The status bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt."
            },
            {
                "name": "APP2_INT_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The status bit for SPI_APP2_INT interrupt."
            },
            {
                "name": "APP1_INT_ST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The status bit for SPI_APP1_INT interrupt."
            }
        ]
    },
    "1610760260": {
        "name": "DMA_INT_SET",
        "address": 1610760260,
        "size": 32,
        "access": "",
        "desc": "SPI interrupt software set register",
        "fields": [
            {
                "name": "DMA_INFIFO_FULL_ERR_INT_SET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt."
            },
            {
                "name": "DMA_OUTFIFO_EMPTY_ERR_INT_SET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt."
            },
            {
                "name": "SLV_EX_QPI_INT_SET",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The software set bit for SPI slave Ex_QPI interrupt."
            },
            {
                "name": "SLV_EN_QPI_INT_SET",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The software set bit for SPI slave En_QPI interrupt."
            },
            {
                "name": "SLV_CMD7_INT_SET",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "The software set bit for SPI slave CMD7 interrupt."
            },
            {
                "name": "SLV_CMD8_INT_SET",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "The software set bit for SPI slave CMD8 interrupt."
            },
            {
                "name": "SLV_CMD9_INT_SET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The software set bit for SPI slave CMD9 interrupt."
            },
            {
                "name": "SLV_CMDA_INT_SET",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The software set bit for SPI slave CMDA interrupt."
            },
            {
                "name": "SLV_RD_DMA_DONE_INT_SET",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SLV_RD_DMA_DONE_INT interrupt."
            },
            {
                "name": "SLV_WR_DMA_DONE_INT_SET",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SLV_WR_DMA_DONE_INT interrupt."
            },
            {
                "name": "SLV_RD_BUF_DONE_INT_SET",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SLV_RD_BUF_DONE_INT interrupt."
            },
            {
                "name": "SLV_WR_BUF_DONE_INT_SET",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SLV_WR_BUF_DONE_INT interrupt."
            },
            {
                "name": "TRANS_DONE_INT_SET",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_TRANS_DONE_INT interrupt."
            },
            {
                "name": "DMA_SEG_TRANS_DONE_INT_SET",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt."
            },
            {
                "name": "SEG_MAGIC_ERR_INT_SET",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SEG_MAGIC_ERR_INT interrupt."
            },
            {
                "name": "SLV_BUF_ADDR_ERR_INT_SET",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt."
            },
            {
                "name": "SLV_CMD_ERR_INT_SET",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_SLV_CMD_ERR_INT interrupt."
            },
            {
                "name": "MST_RX_AFIFO_WFULL_ERR_INT_SET",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt."
            },
            {
                "name": "MST_TX_AFIFO_REMPTY_ERR_INT_SET",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt."
            },
            {
                "name": "APP2_INT_SET",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_APP2_INT interrupt."
            },
            {
                "name": "APP1_INT_SET",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "The software set bit for SPI_APP1_INT interrupt."
            }
        ]
    },
    "1610760344": {
        "name": "W0",
        "address": 1610760344,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer0",
        "fields": [
            {
                "name": "BUF0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610760348": {
        "name": "W1",
        "address": 1610760348,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer1",
        "fields": [
            {
                "name": "BUF1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610760352": {
        "name": "W2",
        "address": 1610760352,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer2",
        "fields": [
            {
                "name": "BUF2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610760356": {
        "name": "W3",
        "address": 1610760356,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer3",
        "fields": [
            {
                "name": "BUF3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610760360": {
        "name": "W4",
        "address": 1610760360,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer4",
        "fields": [
            {
                "name": "BUF4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610760364": {
        "name": "W5",
        "address": 1610760364,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer5",
        "fields": [
            {
                "name": "BUF5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610760368": {
        "name": "W6",
        "address": 1610760368,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer6",
        "fields": [
            {
                "name": "BUF6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610760372": {
        "name": "W7",
        "address": 1610760372,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer7",
        "fields": [
            {
                "name": "BUF7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610760376": {
        "name": "W8",
        "address": 1610760376,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer8",
        "fields": [
            {
                "name": "BUF8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610760380": {
        "name": "W9",
        "address": 1610760380,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer9",
        "fields": [
            {
                "name": "BUF9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610760384": {
        "name": "W10",
        "address": 1610760384,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer10",
        "fields": [
            {
                "name": "BUF10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610760388": {
        "name": "W11",
        "address": 1610760388,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer11",
        "fields": [
            {
                "name": "BUF11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610760392": {
        "name": "W12",
        "address": 1610760392,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer12",
        "fields": [
            {
                "name": "BUF12",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610760396": {
        "name": "W13",
        "address": 1610760396,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer13",
        "fields": [
            {
                "name": "BUF13",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610760400": {
        "name": "W14",
        "address": 1610760400,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer14",
        "fields": [
            {
                "name": "BUF14",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610760404": {
        "name": "W15",
        "address": 1610760404,
        "size": 32,
        "access": "",
        "desc": "SPI CPU-controlled buffer15",
        "fields": [
            {
                "name": "BUF15",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "data buffer"
            }
        ]
    },
    "1610760416": {
        "name": "SLAVE",
        "address": 1610760416,
        "size": 32,
        "access": "",
        "desc": "SPI slave control register",
        "fields": [
            {
                "name": "CLK_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on. Can be configured in CONF state."
            },
            {
                "name": "CLK_MODE_13",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "{CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output data B[0]/B[7].  0: support spi clk mode 0 and 2, first edge output data B[1]/B[6]."
            },
            {
                "name": "RSCK_DATA_OUT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "It saves half a cycle when tsck is the same as rsck. 1: output data at rsck posedge   0: output data at tsck posedge"
            },
            {
                "name": "SLV_RDDMA_BITLEN_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in DMA controlled mode(Rd_DMA). 0: others"
            },
            {
                "name": "SLV_WRDMA_BITLEN_EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length in DMA controlled mode(Wr_DMA). 0: others"
            },
            {
                "name": "SLV_RDBUF_BITLEN_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in CPU controlled mode(Rd_BUF). 0: others"
            },
            {
                "name": "SLV_WRBUF_BITLEN_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length in CPU controlled mode(Wr_BUF). 0: others"
            },
            {
                "name": "DMA_SEG_MAGIC_VALUE",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "The magic value of BM table in master DMA seg-trans."
            },
            {
                "name": "MODE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set SPI work mode. 1: slave mode 0: master mode."
            },
            {
                "name": "SOFT_RESET",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Software reset enable, reset the spi clock line cs line and data lines. Can be configured in CONF state."
            },
            {
                "name": "USR_CONF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "1: Enable the DMA CONF phase of current seg-trans operation, which means seg-trans will start. 0: This is not seg-trans mode."
            }
        ]
    },
    "1610760420": {
        "name": "SLAVE1",
        "address": 1610760420,
        "size": 32,
        "access": "",
        "desc": "SPI slave control register 1",
        "fields": [
            {
                "name": "SLV_DATA_BITLEN",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "The transferred data bit length in SPI slave FD and HD mode."
            },
            {
                "name": "SLV_LAST_COMMAND",
                "bitOffset": 18,
                "bitWidth": 8,
                "desc": "In the slave mode it is the value of command."
            },
            {
                "name": "SLV_LAST_ADDR",
                "bitOffset": 26,
                "bitWidth": 6,
                "desc": "In the slave mode it is the value of address."
            }
        ]
    },
    "1610760424": {
        "name": "CLK_GATE",
        "address": 1610760424,
        "size": 32,
        "access": "",
        "desc": "SPI module clock and register clock control",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to enable clk gate"
            },
            {
                "name": "MST_CLK_ACTIVE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to power on the SPI module clock."
            },
            {
                "name": "MST_CLK_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This bit is used to select SPI module clock source in master mode. 1: PLL_CLK_80M. 0: XTAL CLK."
            }
        ]
    },
    "1610760432": {
        "name": "DATE",
        "address": 1610760432,
        "size": 32,
        "access": "",
        "desc": "Version control",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "SPI register version."
            }
        ]
    },
    "1611399168": {
        "name": "CPU_PERI_CLK_EN",
        "address": 1611399168,
        "size": 32,
        "access": "",
        "desc": "cpu_peripheral clock gating register",
        "fields": [
            {
                "name": "CLK_EN_ASSIST_DEBUG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set 1 to open assist_debug module clock"
            },
            {
                "name": "CLK_EN_DEDICATED_GPIO",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set 1 to open dedicated_gpio module clk"
            }
        ]
    },
    "1611399172": {
        "name": "CPU_PERI_RST_EN",
        "address": 1611399172,
        "size": 32,
        "access": "",
        "desc": "cpu_peripheral reset register",
        "fields": [
            {
                "name": "RST_EN_ASSIST_DEBUG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set 1 to let assist_debug module reset"
            },
            {
                "name": "RST_EN_DEDICATED_GPIO",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set 1 to let dedicated_gpio module reset"
            }
        ]
    },
    "1611399176": {
        "name": "CPU_PER_CONF",
        "address": 1611399176,
        "size": 32,
        "access": "",
        "desc": "cpu clock config register",
        "fields": [
            {
                "name": "CPUPERIOD_SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "This field used to sel cpu clock frequent."
            },
            {
                "name": "PLL_FREQ_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This field used to sel pll frequent."
            },
            {
                "name": "CPU_WAIT_MODE_FORCE_ON",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set 1 to force cpu_waiti_clk enable."
            },
            {
                "name": "CPU_WAITI_DELAY_NUM",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "This field used to set delay cycle when cpu enter waiti mode, after delay waiti_clk will close"
            }
        ]
    },
    "1611399180": {
        "name": "MEM_PD_MASK",
        "address": 1611399180,
        "size": 32,
        "access": "",
        "desc": "memory power down mask register",
        "fields": [
            {
                "name": "LSLP_MEM_PD_MASK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to mask memory power down."
            }
        ]
    },
    "1611399184": {
        "name": "PERIP_CLK_EN0",
        "address": 1611399184,
        "size": 32,
        "access": "",
        "desc": "peripheral clock gating register",
        "fields": [
            {
                "name": "SPI01_CLK_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set 1 to enable SPI01 clock"
            },
            {
                "name": "UART_CLK_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set 1 to enable UART clock"
            },
            {
                "name": "UART1_CLK_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set 1 to enable UART1 clock"
            },
            {
                "name": "SPI2_CLK_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set 1 to enable SPI2 clock"
            },
            {
                "name": "I2C_EXT0_CLK_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set 1 to enable I2C_EXT0 clock"
            },
            {
                "name": "LEDC_CLK_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set 1 to enable LEDC clock"
            },
            {
                "name": "TIMERGROUP_CLK_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set 1 to enable TIMERGROUP clock"
            },
            {
                "name": "UART_MEM_CLK_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Set 1 to enable UART_MEM clock"
            },
            {
                "name": "APB_SARADC_CLK_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set 1 to enable APB_SARADC clock"
            },
            {
                "name": "SYSTIMER_CLK_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set 1 to enable SYSTEMTIMER clock"
            },
            {
                "name": "ADC2_ARB_CLK_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set 1 to enable ADC2_ARB clock"
            }
        ]
    },
    "1611399188": {
        "name": "PERIP_CLK_EN1",
        "address": 1611399188,
        "size": 32,
        "access": "",
        "desc": "peripheral clock gating register",
        "fields": [
            {
                "name": "CRYPTO_ECC_CLK_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set 1 to enable ECC clock"
            },
            {
                "name": "CRYPTO_SHA_CLK_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set 1 to enable SHA clock"
            },
            {
                "name": "DMA_CLK_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set 1 to enable DMA clock"
            },
            {
                "name": "TSENS_CLK_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set 1 to enable TSENS clock"
            }
        ]
    },
    "1611399192": {
        "name": "PERIP_RST_EN0",
        "address": 1611399192,
        "size": 32,
        "access": "",
        "desc": "reserved",
        "fields": [
            {
                "name": "SPI01_RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set 1 to let SPI01 reset"
            },
            {
                "name": "UART_RST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set 1 to let UART reset"
            },
            {
                "name": "UART1_RST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set 1 to let UART1 reset"
            },
            {
                "name": "SPI2_RST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set 1 to let SPI2 reset"
            },
            {
                "name": "I2C_EXT0_RST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set 1 to let I2C_EXT0 reset"
            },
            {
                "name": "LEDC_RST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set 1 to let LEDC reset"
            },
            {
                "name": "TIMERGROUP_RST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set 1 to let TIMERGROUP reset"
            },
            {
                "name": "UART_MEM_RST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Set 1 to let UART_MEM reset"
            },
            {
                "name": "APB_SARADC_RST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set 1 to let APB_SARADC reset"
            },
            {
                "name": "SYSTIMER_RST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set 1 to let SYSTIMER reset"
            },
            {
                "name": "ADC2_ARB_RST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set 1 to let ADC2_ARB reset"
            }
        ]
    },
    "1611399196": {
        "name": "PERIP_RST_EN1",
        "address": 1611399196,
        "size": 32,
        "access": "",
        "desc": "peripheral reset register",
        "fields": [
            {
                "name": "CRYPTO_ECC_RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set 1 to let CRYPTO_ECC reset"
            },
            {
                "name": "CRYPTO_SHA_RST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set 1 to let CRYPTO_SHA reset"
            },
            {
                "name": "DMA_RST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set 1 to let DMA reset"
            },
            {
                "name": "TSENS_RST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set 1 to let TSENS reset"
            }
        ]
    },
    "1611399200": {
        "name": "BT_LPCK_DIV_INT",
        "address": 1611399200,
        "size": 32,
        "access": "",
        "desc": "clock config register",
        "fields": [
            {
                "name": "BT_LPCK_DIV_NUM",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "This field is lower power clock frequent division factor"
            }
        ]
    },
    "1611399204": {
        "name": "BT_LPCK_DIV_FRAC",
        "address": 1611399204,
        "size": 32,
        "access": "",
        "desc": "low power clock configuration register",
        "fields": [
            {
                "name": "BT_LPCK_DIV_B",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "This field is lower power clock frequent division factor b"
            },
            {
                "name": "BT_LPCK_DIV_A",
                "bitOffset": 12,
                "bitWidth": 12,
                "desc": "This field is lower power clock frequent division factor a"
            },
            {
                "name": "LPCLK_SEL_RTC_SLOW",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Set 1 to select rtc-slow clock as rtc low power clock"
            },
            {
                "name": "LPCLK_SEL_8M",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Set 1 to select 8m clock as rtc low power clock"
            },
            {
                "name": "LPCLK_SEL_XTAL",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set 1 to select xtal clock as rtc low power clock"
            },
            {
                "name": "LPCLK_SEL_XTAL32K",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set 1 to select xtal32k clock as low power clock"
            },
            {
                "name": "LPCLK_RTC_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set 1 to enable RTC low power clock"
            }
        ]
    },
    "1611399208": {
        "name": "CPU_INTR_FROM_CPU_0",
        "address": 1611399208,
        "size": 32,
        "access": "",
        "desc": "interrupt generate register",
        "fields": [
            {
                "name": "CPU_INTR_FROM_CPU_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to generate cpu interrupt 0"
            }
        ]
    },
    "1611399212": {
        "name": "CPU_INTR_FROM_CPU_1",
        "address": 1611399212,
        "size": 32,
        "access": "",
        "desc": "interrupt generate register",
        "fields": [
            {
                "name": "CPU_INTR_FROM_CPU_1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to generate cpu interrupt 1"
            }
        ]
    },
    "1611399216": {
        "name": "CPU_INTR_FROM_CPU_2",
        "address": 1611399216,
        "size": 32,
        "access": "",
        "desc": "interrupt generate register",
        "fields": [
            {
                "name": "CPU_INTR_FROM_CPU_2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to generate cpu interrupt 2"
            }
        ]
    },
    "1611399220": {
        "name": "CPU_INTR_FROM_CPU_3",
        "address": 1611399220,
        "size": 32,
        "access": "",
        "desc": "interrupt generate register",
        "fields": [
            {
                "name": "CPU_INTR_FROM_CPU_3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to generate cpu interrupt 3"
            }
        ]
    },
    "1611399224": {
        "name": "RSA_PD_CTRL",
        "address": 1611399224,
        "size": 32,
        "access": "",
        "desc": "rsa memory power control register",
        "fields": [
            {
                "name": "RSA_MEM_PD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to power down RSA memory. This bit has the lowest priority.When Digital Signature occupies the RSA. This bit is invalid."
            },
            {
                "name": "RSA_MEM_FORCE_PU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set 1 to force power up RSA memory. This bit has the second highest priority."
            },
            {
                "name": "RSA_MEM_FORCE_PD",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set 1 to force power down RSA memory. This bit has the highest priority."
            }
        ]
    },
    "1611399228": {
        "name": "EDMA_CTRL",
        "address": 1611399228,
        "size": 32,
        "access": "",
        "desc": "edma clcok and reset register",
        "fields": [
            {
                "name": "EDMA_CLK_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to enable EDMA clock."
            },
            {
                "name": "EDMA_RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set 1 to let EDMA reset"
            }
        ]
    },
    "1611399232": {
        "name": "CACHE_CONTROL",
        "address": 1611399232,
        "size": 32,
        "access": "",
        "desc": "cache control register",
        "fields": [
            {
                "name": "ICACHE_CLK_ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to enable icache clock"
            },
            {
                "name": "ICACHE_RESET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set 1 to let icache reset"
            },
            {
                "name": "DCACHE_CLK_ON",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set 1 to enable dcache clock"
            },
            {
                "name": "DCACHE_RESET",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set 1 to let dcache reset"
            }
        ]
    },
    "1611399236": {
        "name": "EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL",
        "address": 1611399236,
        "size": 32,
        "access": "",
        "desc": "SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG",
        "fields": [
            {
                "name": "ENABLE_SPI_MANUAL_ENCRYPT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set 1 to enable the SPI manual encrypt."
            },
            {
                "name": "ENABLE_DOWNLOAD_DB_ENCRYPT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set 1 to enable download DB encrypt."
            },
            {
                "name": "ENABLE_DOWNLOAD_G0CB_DECRYPT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set 1 to enable download G0CB decrypt"
            },
            {
                "name": "ENABLE_DOWNLOAD_MANUAL_ENCRYPT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set 1 to enable download manual encrypt"
            }
        ]
    },
    "1611399240": {
        "name": "RTC_FASTMEM_CONFIG",
        "address": 1611399240,
        "size": 32,
        "access": "",
        "desc": "fast memory config register",
        "fields": [
            {
                "name": "RTC_MEM_CRC_START",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set 1 to start the CRC of RTC memory"
            },
            {
                "name": "RTC_MEM_CRC_ADDR",
                "bitOffset": 9,
                "bitWidth": 11,
                "desc": "This field is used to set address of RTC memory for CRC."
            },
            {
                "name": "RTC_MEM_CRC_LEN",
                "bitOffset": 20,
                "bitWidth": 11,
                "desc": "This field is used to set length of RTC memory for CRC based on start address."
            },
            {
                "name": "RTC_MEM_CRC_FINISH",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "This bit stores the status of RTC memory CRC.1 means finished."
            }
        ]
    },
    "1611399244": {
        "name": "RTC_FASTMEM_CRC",
        "address": 1611399244,
        "size": 32,
        "access": "",
        "desc": "reserved",
        "fields": [
            {
                "name": "RTC_MEM_CRC_RES",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This field stores the CRC result of RTC memory."
            }
        ]
    },
    "1611399248": {
        "name": "REDUNDANT_ECO_CTRL",
        "address": 1611399248,
        "size": 32,
        "access": "",
        "desc": "eco register",
        "fields": [
            {
                "name": "REDUNDANT_ECO_DRIVE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_redundant_eco_drive"
            },
            {
                "name": "REDUNDANT_ECO_RESULT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "reg_redundant_eco_result"
            }
        ]
    },
    "1611399252": {
        "name": "CLOCK_GATE",
        "address": 1611399252,
        "size": 32,
        "access": "",
        "desc": "clock gating register",
        "fields": [
            {
                "name": "CLK_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reg_clk_en"
            }
        ]
    },
    "1611399256": {
        "name": "SYSCLK_CONF",
        "address": 1611399256,
        "size": 32,
        "access": "",
        "desc": "system clock config register",
        "fields": [
            {
                "name": "PRE_DIV_CNT",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "This field is used to set the count of prescaler of XTAL_CLK."
            },
            {
                "name": "SOC_CLK_SEL",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "This field is used to select soc clock."
            },
            {
                "name": "CLK_XTAL_FREQ",
                "bitOffset": 12,
                "bitWidth": 7,
                "desc": "This field is used to read xtal frequency in MHz."
            },
            {
                "name": "CLK_DIV_EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "reg_clk_div_en"
            }
        ]
    },
    "1611399260": {
        "name": "MEM_PVT",
        "address": 1611399260,
        "size": 32,
        "access": "",
        "desc": "mem pvt register",
        "fields": [
            {
                "name": "MEM_PATH_LEN",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "reg_mem_path_len"
            },
            {
                "name": "MEM_ERR_CNT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "reg_mem_err_cnt_clr"
            },
            {
                "name": "MONITOR_EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "reg_mem_pvt_monitor_en"
            },
            {
                "name": "MEM_TIMING_ERR_CNT",
                "bitOffset": 6,
                "bitWidth": 16,
                "desc": "reg_mem_timing_err_cnt"
            },
            {
                "name": "MEM_VT_SEL",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "reg_mem_vt_sel"
            }
        ]
    },
    "1611399264": {
        "name": "COMB_PVT_LVT_CONF",
        "address": 1611399264,
        "size": 32,
        "access": "",
        "desc": "mem pvt register",
        "fields": [
            {
                "name": "COMB_PATH_LEN_LVT",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "reg_comb_path_len_lvt"
            },
            {
                "name": "COMB_ERR_CNT_CLR_LVT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "reg_comb_err_cnt_clr_lvt"
            },
            {
                "name": "COMB_PVT_MONITOR_EN_LVT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "reg_comb_pvt_monitor_en_lvt"
            }
        ]
    },
    "1611399268": {
        "name": "COMB_PVT_NVT_CONF",
        "address": 1611399268,
        "size": 32,
        "access": "",
        "desc": "mem pvt register",
        "fields": [
            {
                "name": "COMB_PATH_LEN_NVT",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "reg_comb_path_len_nvt"
            },
            {
                "name": "COMB_ERR_CNT_CLR_NVT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "reg_comb_err_cnt_clr_nvt"
            },
            {
                "name": "COMB_PVT_MONITOR_EN_NVT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "reg_comb_pvt_monitor_en_nvt"
            }
        ]
    },
    "1611399272": {
        "name": "COMB_PVT_HVT_CONF",
        "address": 1611399272,
        "size": 32,
        "access": "",
        "desc": "mem pvt register",
        "fields": [
            {
                "name": "COMB_PATH_LEN_HVT",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "reg_comb_path_len_hvt"
            },
            {
                "name": "COMB_ERR_CNT_CLR_HVT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "reg_comb_err_cnt_clr_hvt"
            },
            {
                "name": "COMB_PVT_MONITOR_EN_HVT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "reg_comb_pvt_monitor_en_hvt"
            }
        ]
    },
    "1611399276": {
        "name": "COMB_PVT_ERR_LVT_SITE0",
        "address": 1611399276,
        "size": 32,
        "access": "",
        "desc": "mem pvt register",
        "fields": [
            {
                "name": "COMB_TIMING_ERR_CNT_LVT_SITE0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "reg_comb_timing_err_cnt_lvt_site0"
            }
        ]
    },
    "1611399280": {
        "name": "COMB_PVT_ERR_NVT_SITE0",
        "address": 1611399280,
        "size": 32,
        "access": "",
        "desc": "mem pvt register",
        "fields": [
            {
                "name": "COMB_TIMING_ERR_CNT_NVT_SITE0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "reg_comb_timing_err_cnt_nvt_site0"
            }
        ]
    },
    "1611399284": {
        "name": "COMB_PVT_ERR_HVT_SITE0",
        "address": 1611399284,
        "size": 32,
        "access": "",
        "desc": "mem pvt register",
        "fields": [
            {
                "name": "COMB_TIMING_ERR_CNT_HVT_SITE0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "reg_comb_timing_err_cnt_hvt_site0"
            }
        ]
    },
    "1611399288": {
        "name": "COMB_PVT_ERR_LVT_SITE1",
        "address": 1611399288,
        "size": 32,
        "access": "",
        "desc": "mem pvt register",
        "fields": [
            {
                "name": "COMB_TIMING_ERR_CNT_LVT_SITE1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "reg_comb_timing_err_cnt_lvt_site1"
            }
        ]
    },
    "1611399292": {
        "name": "COMB_PVT_ERR_NVT_SITE1",
        "address": 1611399292,
        "size": 32,
        "access": "",
        "desc": "mem pvt register",
        "fields": [
            {
                "name": "COMB_TIMING_ERR_CNT_NVT_SITE1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "reg_comb_timing_err_cnt_nvt_site1"
            }
        ]
    },
    "1611399296": {
        "name": "COMB_PVT_ERR_HVT_SITE1",
        "address": 1611399296,
        "size": 32,
        "access": "",
        "desc": "mem pvt register",
        "fields": [
            {
                "name": "COMB_TIMING_ERR_CNT_HVT_SITE1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "reg_comb_timing_err_cnt_hvt_site1"
            }
        ]
    },
    "1611399300": {
        "name": "COMB_PVT_ERR_LVT_SITE2",
        "address": 1611399300,
        "size": 32,
        "access": "",
        "desc": "mem pvt register",
        "fields": [
            {
                "name": "COMB_TIMING_ERR_CNT_LVT_SITE2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "reg_comb_timing_err_cnt_lvt_site2"
            }
        ]
    },
    "1611399304": {
        "name": "COMB_PVT_ERR_NVT_SITE2",
        "address": 1611399304,
        "size": 32,
        "access": "",
        "desc": "mem pvt register",
        "fields": [
            {
                "name": "COMB_TIMING_ERR_CNT_NVT_SITE2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "reg_comb_timing_err_cnt_nvt_site2"
            }
        ]
    },
    "1611399308": {
        "name": "COMB_PVT_ERR_HVT_SITE2",
        "address": 1611399308,
        "size": 32,
        "access": "",
        "desc": "mem pvt register",
        "fields": [
            {
                "name": "COMB_TIMING_ERR_CNT_HVT_SITE2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "reg_comb_timing_err_cnt_hvt_site2"
            }
        ]
    },
    "1611399312": {
        "name": "COMB_PVT_ERR_LVT_SITE3",
        "address": 1611399312,
        "size": 32,
        "access": "",
        "desc": "mem pvt register",
        "fields": [
            {
                "name": "COMB_TIMING_ERR_CNT_LVT_SITE3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "reg_comb_timing_err_cnt_lvt_site3"
            }
        ]
    },
    "1611399316": {
        "name": "COMB_PVT_ERR_NVT_SITE3",
        "address": 1611399316,
        "size": 32,
        "access": "",
        "desc": "mem pvt register",
        "fields": [
            {
                "name": "COMB_TIMING_ERR_CNT_NVT_SITE3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "reg_comb_timing_err_cnt_nvt_site3"
            }
        ]
    },
    "1611399320": {
        "name": "COMB_PVT_ERR_HVT_SITE3",
        "address": 1611399320,
        "size": 32,
        "access": "",
        "desc": "mem pvt register",
        "fields": [
            {
                "name": "COMB_TIMING_ERR_CNT_HVT_SITE3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "reg_comb_timing_err_cnt_hvt_site3"
            }
        ]
    },
    "1611403260": {
        "name": "REG_DATE",
        "address": 1611403260,
        "size": 32,
        "access": "",
        "desc": "Version register",
        "fields": [
            {
                "name": "SYSTEM_REG_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "reg_system_reg_date"
            }
        ]
    },
    "1610756096": {
        "name": "CONF",
        "address": 1610756096,
        "size": 32,
        "access": "",
        "desc": "Configure system timer clock",
        "fields": [
            {
                "name": "SYSTIMER_CLK_FO",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "systimer clock force on"
            },
            {
                "name": "TARGET2_WORK_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "target2 work enable"
            },
            {
                "name": "TARGET1_WORK_EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "target1 work enable"
            },
            {
                "name": "TARGET0_WORK_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "target0 work enable"
            },
            {
                "name": "TIMER_UNIT1_CORE1_STALL_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "If timer unit1 is stalled when core1 stalled"
            },
            {
                "name": "TIMER_UNIT1_CORE0_STALL_EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "If timer unit1 is stalled when core0 stalled"
            },
            {
                "name": "TIMER_UNIT0_CORE1_STALL_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "If timer unit0 is stalled when core1 stalled"
            },
            {
                "name": "TIMER_UNIT0_CORE0_STALL_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "If timer unit0 is stalled when core0 stalled"
            },
            {
                "name": "TIMER_UNIT1_WORK_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "timer unit1 work enable"
            },
            {
                "name": "TIMER_UNIT0_WORK_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "timer unit0 work enable"
            },
            {
                "name": "CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "register file clk gating"
            }
        ]
    },
    "1610756100": {
        "name": "UNIT0_OP",
        "address": 1610756100,
        "size": 32,
        "access": "",
        "desc": "system timer unit0 value update register",
        "fields": [
            {
                "name": "TIMER_UNIT0_VALUE_VALID",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "timer value is sync and valid"
            },
            {
                "name": "TIMER_UNIT0_UPDATE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "update timer_unit0"
            }
        ]
    },
    "1610756104": {
        "name": "UNIT1_OP",
        "address": 1610756104,
        "size": 32,
        "access": "",
        "desc": "system timer unit1 value update register",
        "fields": [
            {
                "name": "TIMER_UNIT1_VALUE_VALID",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "timer value is sync and valid"
            },
            {
                "name": "TIMER_UNIT1_UPDATE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "update timer unit1"
            }
        ]
    },
    "1610756108": {
        "name": "UNIT0_LOAD_HI",
        "address": 1610756108,
        "size": 32,
        "access": "",
        "desc": "system timer unit0 value high load register",
        "fields": [
            {
                "name": "TIMER_UNIT0_LOAD_HI",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "timer unit0 load high 20 bits"
            }
        ]
    },
    "1610756112": {
        "name": "UNIT0_LOAD_LO",
        "address": 1610756112,
        "size": 32,
        "access": "",
        "desc": "system timer unit0 value low load register",
        "fields": [
            {
                "name": "TIMER_UNIT0_LOAD_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "timer unit0 load low 32 bits"
            }
        ]
    },
    "1610756116": {
        "name": "UNIT1_LOAD_HI",
        "address": 1610756116,
        "size": 32,
        "access": "",
        "desc": "system timer unit1 value high load register",
        "fields": [
            {
                "name": "TIMER_UNIT1_LOAD_HI",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "timer unit1 load high 20 bits"
            }
        ]
    },
    "1610756120": {
        "name": "UNIT1_LOAD_LO",
        "address": 1610756120,
        "size": 32,
        "access": "",
        "desc": "system timer unit1 value low load register",
        "fields": [
            {
                "name": "TIMER_UNIT1_LOAD_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "timer unit1 load low 32 bits"
            }
        ]
    },
    "1610756124": {
        "name": "TARGET0_HI",
        "address": 1610756124,
        "size": 32,
        "access": "",
        "desc": "system timer comp0 value high register",
        "fields": [
            {
                "name": "TIMER_TARGET0_HI",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "timer taget0 high 20 bits"
            }
        ]
    },
    "1610756128": {
        "name": "TARGET0_LO",
        "address": 1610756128,
        "size": 32,
        "access": "",
        "desc": "system timer comp0 value low register",
        "fields": [
            {
                "name": "TIMER_TARGET0_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "timer taget0 low 32 bits"
            }
        ]
    },
    "1610756132": {
        "name": "TARGET1_HI",
        "address": 1610756132,
        "size": 32,
        "access": "",
        "desc": "system timer comp1 value high register",
        "fields": [
            {
                "name": "TIMER_TARGET1_HI",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "timer taget1 high 20 bits"
            }
        ]
    },
    "1610756136": {
        "name": "TARGET1_LO",
        "address": 1610756136,
        "size": 32,
        "access": "",
        "desc": "system timer comp1 value low register",
        "fields": [
            {
                "name": "TIMER_TARGET1_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "timer taget1 low 32 bits"
            }
        ]
    },
    "1610756140": {
        "name": "TARGET2_HI",
        "address": 1610756140,
        "size": 32,
        "access": "",
        "desc": "system timer comp2 value high register",
        "fields": [
            {
                "name": "TIMER_TARGET2_HI",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "timer taget2 high 20 bits"
            }
        ]
    },
    "1610756144": {
        "name": "TARGET2_LO",
        "address": 1610756144,
        "size": 32,
        "access": "",
        "desc": "system timer comp2 value low register",
        "fields": [
            {
                "name": "TIMER_TARGET2_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "timer taget2 low 32 bits"
            }
        ]
    },
    "1610756148": {
        "name": "TARGET0_CONF",
        "address": 1610756148,
        "size": 32,
        "access": "",
        "desc": "system timer comp0 target mode register",
        "fields": [
            {
                "name": "TARGET0_PERIOD",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "target0 period"
            },
            {
                "name": "TARGET0_PERIOD_MODE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set target0 to period mode"
            },
            {
                "name": "TARGET0_TIMER_UNIT_SEL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "select which unit to compare"
            }
        ]
    },
    "1610756152": {
        "name": "TARGET1_CONF",
        "address": 1610756152,
        "size": 32,
        "access": "",
        "desc": "system timer comp1 target mode register",
        "fields": [
            {
                "name": "TARGET1_PERIOD",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "target1 period"
            },
            {
                "name": "TARGET1_PERIOD_MODE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set target1 to period mode"
            },
            {
                "name": "TARGET1_TIMER_UNIT_SEL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "select which unit to compare"
            }
        ]
    },
    "1610756156": {
        "name": "TARGET2_CONF",
        "address": 1610756156,
        "size": 32,
        "access": "",
        "desc": "system timer comp2 target mode register",
        "fields": [
            {
                "name": "TARGET2_PERIOD",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "target2 period"
            },
            {
                "name": "TARGET2_PERIOD_MODE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Set target2 to period mode"
            },
            {
                "name": "TARGET2_TIMER_UNIT_SEL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "select which unit to compare"
            }
        ]
    },
    "1610756160": {
        "name": "UNIT0_VALUE_HI",
        "address": 1610756160,
        "size": 32,
        "access": "",
        "desc": "system timer unit0 value high register",
        "fields": [
            {
                "name": "TIMER_UNIT0_VALUE_HI",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "timer read value high 20bits"
            }
        ]
    },
    "1610756164": {
        "name": "UNIT0_VALUE_LO",
        "address": 1610756164,
        "size": 32,
        "access": "",
        "desc": "system timer unit0 value low register",
        "fields": [
            {
                "name": "TIMER_UNIT0_VALUE_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "timer read value low 32bits"
            }
        ]
    },
    "1610756168": {
        "name": "UNIT1_VALUE_HI",
        "address": 1610756168,
        "size": 32,
        "access": "",
        "desc": "system timer unit1 value high register",
        "fields": [
            {
                "name": "TIMER_UNIT1_VALUE_HI",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "timer read value high 20bits"
            }
        ]
    },
    "1610756172": {
        "name": "UNIT1_VALUE_LO",
        "address": 1610756172,
        "size": 32,
        "access": "",
        "desc": "system timer unit1 value low register",
        "fields": [
            {
                "name": "TIMER_UNIT1_VALUE_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "timer read value low 32bits"
            }
        ]
    },
    "1610756176": {
        "name": "COMP0_LOAD",
        "address": 1610756176,
        "size": 32,
        "access": "",
        "desc": "system timer comp0 conf sync register",
        "fields": [
            {
                "name": "TIMER_COMP0_LOAD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "timer comp0 sync enable signal"
            }
        ]
    },
    "1610756180": {
        "name": "COMP1_LOAD",
        "address": 1610756180,
        "size": 32,
        "access": "",
        "desc": "system timer comp1 conf sync register",
        "fields": [
            {
                "name": "TIMER_COMP1_LOAD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "timer comp1 sync enable signal"
            }
        ]
    },
    "1610756184": {
        "name": "COMP2_LOAD",
        "address": 1610756184,
        "size": 32,
        "access": "",
        "desc": "system timer comp2 conf sync register",
        "fields": [
            {
                "name": "TIMER_COMP2_LOAD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "timer comp2 sync enable signal"
            }
        ]
    },
    "1610756188": {
        "name": "UNIT0_LOAD",
        "address": 1610756188,
        "size": 32,
        "access": "",
        "desc": "system timer unit0 conf sync register",
        "fields": [
            {
                "name": "TIMER_UNIT0_LOAD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "timer unit0 sync enable signal"
            }
        ]
    },
    "1610756192": {
        "name": "UNIT1_LOAD",
        "address": 1610756192,
        "size": 32,
        "access": "",
        "desc": "system timer unit1 conf sync register",
        "fields": [
            {
                "name": "TIMER_UNIT1_LOAD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "timer unit1 sync enable signal"
            }
        ]
    },
    "1610756196": {
        "name": "INT_ENA",
        "address": 1610756196,
        "size": 32,
        "access": "",
        "desc": "systimer interrupt enable register",
        "fields": [
            {
                "name": "TARGET0_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "interupt0 enable"
            },
            {
                "name": "TARGET1_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "interupt1 enable"
            },
            {
                "name": "TARGET2_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "interupt2 enable"
            }
        ]
    },
    "1610756200": {
        "name": "INT_RAW",
        "address": 1610756200,
        "size": 32,
        "access": "",
        "desc": "systimer interrupt raw register",
        "fields": [
            {
                "name": "TARGET0_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "interupt0 raw"
            },
            {
                "name": "TARGET1_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "interupt1 raw"
            },
            {
                "name": "TARGET2_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "interupt2 raw"
            }
        ]
    },
    "1610756204": {
        "name": "INT_CLR",
        "address": 1610756204,
        "size": 32,
        "access": "",
        "desc": "systimer interrupt clear register",
        "fields": [
            {
                "name": "TARGET0_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "interupt0 clear"
            },
            {
                "name": "TARGET1_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "interupt1 clear"
            },
            {
                "name": "TARGET2_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "interupt2 clear"
            }
        ]
    },
    "1610756208": {
        "name": "INT_ST",
        "address": 1610756208,
        "size": 32,
        "access": "",
        "desc": "systimer interrupt status register",
        "fields": [
            {
                "name": "TARGET0_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "interupt0 status"
            },
            {
                "name": "TARGET1_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "interupt1 status"
            },
            {
                "name": "TARGET2_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "interupt2 status"
            }
        ]
    },
    "1610756348": {
        "name": "DATE",
        "address": 1610756348,
        "size": 32,
        "access": "",
        "desc": "system timer version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "systimer register version"
            }
        ]
    },
    "1610739712": {
        "name": "T0CONFIG",
        "address": 1610739712,
        "size": 32,
        "access": "",
        "desc": "Timer %s configuration register",
        "fields": [
            {
                "name": "USE_XTAL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "1: Use XTAL_CLK as the source clock of timer group. 0: Use APB_CLK as the source clock of timer group."
            },
            {
                "name": "ALARM_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "When set, the alarm is enabled. This bit is automatically cleared once an\nalarm occurs."
            },
            {
                "name": "DIVCNT_RST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "When set, Timer %s 's clock divider counter will be reset."
            },
            {
                "name": "DIVIDER",
                "bitOffset": 13,
                "bitWidth": 16,
                "desc": "Timer %s clock (T%s_clk) prescaler value."
            },
            {
                "name": "AUTORELOAD",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "When set, timer %s auto-reload at alarm is enabled."
            },
            {
                "name": "INCREASE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "When set, the timer %s time-base counter will increment every clock tick. When\ncleared, the timer %s time-base counter will decrement."
            },
            {
                "name": "EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "When set, the timer %s time-base counter is enabled."
            }
        ]
    },
    "1610739716": {
        "name": "T0LO",
        "address": 1610739716,
        "size": 32,
        "access": "",
        "desc": "Timer %s current value, low 32 bits",
        "fields": [
            {
                "name": "LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "After writing to TIMG_T%sUPDATE_REG, the low 32 bits of the time-base counter\nof timer %s can be read here."
            }
        ]
    },
    "1610739720": {
        "name": "T0HI",
        "address": 1610739720,
        "size": 32,
        "access": "",
        "desc": "Timer %s current value, high 22 bits",
        "fields": [
            {
                "name": "T0_HI",
                "bitOffset": 0,
                "bitWidth": 22,
                "desc": "After writing to TIMG_T%sUPDATE_REG, the high 22 bits of the time-base counter\nof timer %s can be read here."
            }
        ]
    },
    "1610739724": {
        "name": "T0UPDATE",
        "address": 1610739724,
        "size": 32,
        "access": "",
        "desc": "Write to copy current timer value to TIMGn_T%s_(LO/HI)_REG",
        "fields": [
            {
                "name": "T0_UPDATE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "After writing 0 or 1 to TIMG_T%sUPDATE_REG, the counter value is latched."
            }
        ]
    },
    "1610739728": {
        "name": "T0ALARMLO",
        "address": 1610739728,
        "size": 32,
        "access": "",
        "desc": "Timer %s alarm value, low 32 bits",
        "fields": [
            {
                "name": "ALARM_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Timer %s alarm trigger time-base counter value, low 32 bits."
            }
        ]
    },
    "1610739732": {
        "name": "T0ALARMHI",
        "address": 1610739732,
        "size": 32,
        "access": "",
        "desc": "Timer %s alarm value, high bits",
        "fields": [
            {
                "name": "ALARM_HI",
                "bitOffset": 0,
                "bitWidth": 22,
                "desc": "Timer %s alarm trigger time-base counter value, high 22 bits."
            }
        ]
    },
    "1610739736": {
        "name": "T0LOADLO",
        "address": 1610739736,
        "size": 32,
        "access": "",
        "desc": "Timer %s reload value, low 32 bits",
        "fields": [
            {
                "name": "LOAD_LO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low 32 bits of the value that a reload will load onto timer %s time-base\nCounter."
            }
        ]
    },
    "1610739740": {
        "name": "T0LOADHI",
        "address": 1610739740,
        "size": 32,
        "access": "",
        "desc": "Timer %s reload value, high 22 bits",
        "fields": [
            {
                "name": "LOAD_HI",
                "bitOffset": 0,
                "bitWidth": 22,
                "desc": "High 22 bits of the value that a reload will load onto timer %s time-base\ncounter."
            }
        ]
    },
    "1610739744": {
        "name": "T0LOAD",
        "address": 1610739744,
        "size": 32,
        "access": "",
        "desc": "Write to reload timer from TIMG_T%s_(LOADLOLOADHI)_REG",
        "fields": [
            {
                "name": "LOAD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Write any value to trigger a timer %s time-base counter reload."
            }
        ]
    },
    "1610739784": {
        "name": "WDTCONFIG0",
        "address": 1610739784,
        "size": 32,
        "access": "",
        "desc": "Watchdog timer configuration register",
        "fields": [
            {
                "name": "WDT_APPCPU_RESET_EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "WDT reset CPU enable."
            },
            {
                "name": "WDT_PROCPU_RESET_EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "WDT reset CPU enable."
            },
            {
                "name": "WDT_FLASHBOOT_MOD_EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "When set, Flash boot protection is enabled."
            },
            {
                "name": "WDT_SYS_RESET_LENGTH",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "System reset signal length selection. 0: 100 ns, 1: 200 ns,\n2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us."
            },
            {
                "name": "WDT_CPU_RESET_LENGTH",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "CPU reset signal length selection. 0: 100 ns, 1: 200 ns,\n2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us."
            },
            {
                "name": "WDT_USE_XTAL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "choose WDT clock:0-apb_clk; 1-xtal_clk."
            },
            {
                "name": "WDT_CONF_UPDATE_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "update the WDT configuration registers"
            },
            {
                "name": "WDT_STG3",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Stage 3 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
            },
            {
                "name": "WDT_STG2",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "Stage 2 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
            },
            {
                "name": "WDT_STG1",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "Stage 1 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
            },
            {
                "name": "WDT_STG0",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Stage 0 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
            },
            {
                "name": "WDT_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "When set, MWDT is enabled."
            }
        ]
    },
    "1610739788": {
        "name": "WDTCONFIG1",
        "address": 1610739788,
        "size": 32,
        "access": "",
        "desc": "Watchdog timer prescaler register",
        "fields": [
            {
                "name": "WDT_DIVCNT_RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "When set, WDT 's clock divider counter will be reset."
            },
            {
                "name": "WDT_CLK_PRESCALE",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "MWDT clock prescaler value. MWDT clock period = 12.5 ns *\nTIMG_WDT_CLK_PRESCALE."
            }
        ]
    },
    "1610739792": {
        "name": "WDTCONFIG2",
        "address": 1610739792,
        "size": 32,
        "access": "",
        "desc": "Watchdog timer stage 0 timeout value",
        "fields": [
            {
                "name": "WDT_STG0_HOLD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stage 0 timeout value, in MWDT clock cycles."
            }
        ]
    },
    "1610739796": {
        "name": "WDTCONFIG3",
        "address": 1610739796,
        "size": 32,
        "access": "",
        "desc": "Watchdog timer stage 1 timeout value",
        "fields": [
            {
                "name": "WDT_STG1_HOLD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stage 1 timeout value, in MWDT clock cycles."
            }
        ]
    },
    "1610739800": {
        "name": "WDTCONFIG4",
        "address": 1610739800,
        "size": 32,
        "access": "",
        "desc": "Watchdog timer stage 2 timeout value",
        "fields": [
            {
                "name": "WDT_STG2_HOLD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stage 2 timeout value, in MWDT clock cycles."
            }
        ]
    },
    "1610739804": {
        "name": "WDTCONFIG5",
        "address": 1610739804,
        "size": 32,
        "access": "",
        "desc": "Watchdog timer stage 3 timeout value",
        "fields": [
            {
                "name": "WDT_STG3_HOLD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Stage 3 timeout value, in MWDT clock cycles."
            }
        ]
    },
    "1610739808": {
        "name": "WDTFEED",
        "address": 1610739808,
        "size": 32,
        "access": "",
        "desc": "Write to feed the watchdog timer",
        "fields": [
            {
                "name": "WDT_FEED",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Write any value to feed the MWDT. (WO)"
            }
        ]
    },
    "1610739812": {
        "name": "WDTWPROTECT",
        "address": 1610739812,
        "size": 32,
        "access": "",
        "desc": "Watchdog write protect register",
        "fields": [
            {
                "name": "WDT_WKEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "If the register contains a different value than its reset value, write\nprotection is enabled."
            }
        ]
    },
    "1610739816": {
        "name": "RTCCALICFG",
        "address": 1610739816,
        "size": 32,
        "access": "",
        "desc": "RTC calibration configure register",
        "fields": [
            {
                "name": "RTC_CALI_START_CYCLING",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "RTC_CALI_CLK_SEL",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "0:rtc slow clock. 1:clk_8m, 2:xtal_32k."
            },
            {
                "name": "RTC_CALI_RDY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "RTC_CALI_MAX",
                "bitOffset": 16,
                "bitWidth": 15,
                "desc": "Reserved"
            },
            {
                "name": "RTC_CALI_START",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Reserved"
            }
        ]
    },
    "1610739820": {
        "name": "RTCCALICFG1",
        "address": 1610739820,
        "size": 32,
        "access": "",
        "desc": "RTC calibration configure1 register",
        "fields": [
            {
                "name": "RTC_CALI_CYCLING_DATA_VLD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reserved"
            },
            {
                "name": "RTC_CALI_VALUE",
                "bitOffset": 7,
                "bitWidth": 25,
                "desc": "Reserved"
            }
        ]
    },
    "1610739824": {
        "name": "INT_ENA_TIMERS",
        "address": 1610739824,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable bits",
        "fields": [
            {
                "name": "T0_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the TIMG_T0_INT interrupt."
            },
            {
                "name": "WDT_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The interrupt enable bit for the TIMG_WDT_INT interrupt."
            }
        ]
    },
    "1610739828": {
        "name": "INT_RAW_TIMERS",
        "address": 1610739828,
        "size": 32,
        "access": "",
        "desc": "Raw interrupt status",
        "fields": [
            {
                "name": "T0_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the TIMG_T0_INT interrupt."
            },
            {
                "name": "WDT_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The raw interrupt status bit for the TIMG_WDT_INT interrupt."
            }
        ]
    },
    "1610739832": {
        "name": "INT_ST_TIMERS",
        "address": 1610739832,
        "size": 32,
        "access": "",
        "desc": "Masked interrupt status",
        "fields": [
            {
                "name": "T0_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for the TIMG_T0_INT interrupt."
            },
            {
                "name": "WDT_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "The masked interrupt status bit for the TIMG_WDT_INT interrupt."
            }
        ]
    },
    "1610739836": {
        "name": "INT_CLR_TIMERS",
        "address": 1610739836,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear bits",
        "fields": [
            {
                "name": "T0_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the TIMG_T0_INT interrupt."
            },
            {
                "name": "WDT_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear the TIMG_WDT_INT interrupt."
            }
        ]
    },
    "1610739840": {
        "name": "RTCCALICFG2",
        "address": 1610739840,
        "size": 32,
        "access": "",
        "desc": "Timer group calibration register",
        "fields": [
            {
                "name": "RTC_CALI_TIMEOUT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RTC calibration timeout indicator"
            },
            {
                "name": "RTC_CALI_TIMEOUT_RST_CNT",
                "bitOffset": 3,
                "bitWidth": 4,
                "desc": "Cycles that release calibration timeout reset"
            },
            {
                "name": "RTC_CALI_TIMEOUT_THRES",
                "bitOffset": 7,
                "bitWidth": 25,
                "desc": "Threshold value for the RTC calibration timer. If the calibration timer's value exceeds this threshold, a timeout is triggered."
            }
        ]
    },
    "1610739960": {
        "name": "NTIMERS_DATE",
        "address": 1610739960,
        "size": 32,
        "access": "",
        "desc": "Timer version control register",
        "fields": [
            {
                "name": "NTIMGS_DATE",
                "bitOffset": 0,
                "bitWidth": 28,
                "desc": "Timer version control register"
            }
        ]
    },
    "1610739964": {
        "name": "REGCLK",
        "address": 1610739964,
        "size": 32,
        "access": "",
        "desc": "Timer group clock gate register",
        "fields": [
            {
                "name": "WDT_CLK_IS_ACTIVE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "enable WDT's clock"
            },
            {
                "name": "TIMER_CLK_IS_ACTIVE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "enable Timer 30's clock"
            },
            {
                "name": "CLK_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Register clock gate signal. 1: Registers can be read and written to by software. 0: Registers can not be read or written to by software."
            }
        ]
    },
    "1610612736": {
        "name": "FIFO",
        "address": 1610612736,
        "size": 32,
        "access": "",
        "desc": "FIFO data register",
        "fields": [
            {
                "name": "RXFIFO_RD_BYTE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "UART 0 accesses FIFO via this register."
            }
        ]
    },
    "1610612740": {
        "name": "INT_RAW",
        "address": 1610612740,
        "size": 32,
        "access": "",
        "desc": "Raw interrupt status",
        "fields": [
            {
                "name": "RXFIFO_FULL_INT_RAW",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver receives more data than what rxfifo_full_thrhd specifies."
            },
            {
                "name": "TXFIFO_EMPTY_INT_RAW",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when the amount of data in Tx-FIFO is less than what txfifo_empty_thrhd specifies ."
            },
            {
                "name": "PARITY_ERR_INT_RAW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects a parity error in the data."
            },
            {
                "name": "FRM_ERR_INT_RAW",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects a data frame error ."
            },
            {
                "name": "RXFIFO_OVF_INT_RAW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver receives more data than the FIFO can store."
            },
            {
                "name": "DSR_CHG_INT_RAW",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects the edge change of DSRn signal."
            },
            {
                "name": "CTS_CHG_INT_RAW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects the edge change of CTSn signal."
            },
            {
                "name": "BRK_DET_INT_RAW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects a 0 after the stop bit."
            },
            {
                "name": "RXFIFO_TOUT_INT_RAW",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver takes more time than rx_tout_thrhd to receive a byte."
            },
            {
                "name": "SW_XON_INT_RAW",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver recevies Xon char when uart_sw_flow_con_en is set to 1."
            },
            {
                "name": "SW_XOFF_INT_RAW",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver receives Xoff char when uart_sw_flow_con_en is set to 1."
            },
            {
                "name": "GLITCH_DET_INT_RAW",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects a glitch in the middle of a start bit."
            },
            {
                "name": "TX_BRK_DONE_INT_RAW",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when transmitter completes  sending  NULL characters, after all data in Tx-FIFO are sent."
            },
            {
                "name": "TX_BRK_IDLE_DONE_INT_RAW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when transmitter has kept the shortest duration after sending the  last data."
            },
            {
                "name": "TX_DONE_INT_RAW",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when transmitter has send out all data in FIFO."
            },
            {
                "name": "RS485_PARITY_ERR_INT_RAW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects a parity error from the echo of transmitter in rs485 mode."
            },
            {
                "name": "RS485_FRM_ERR_INT_RAW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects a data frame error from the echo of transmitter in rs485 mode."
            },
            {
                "name": "RS485_CLASH_INT_RAW",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when detects a clash between transmitter and receiver in rs485 mode."
            },
            {
                "name": "AT_CMD_CHAR_DET_INT_RAW",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when receiver detects the configured at_cmd char."
            },
            {
                "name": "WAKEUP_INT_RAW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "This interrupt raw bit turns to high level when input rxd edge changes more times than what reg_active_threshold specifies in light sleeping mode."
            }
        ]
    },
    "1610612744": {
        "name": "INT_ST",
        "address": 1610612744,
        "size": 32,
        "access": "",
        "desc": "Masked interrupt status",
        "fields": [
            {
                "name": "RXFIFO_FULL_INT_ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1."
            },
            {
                "name": "TXFIFO_EMPTY_INT_ST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set to 1."
            },
            {
                "name": "PARITY_ERR_INT_ST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1."
            },
            {
                "name": "FRM_ERR_INT_ST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "This is the status bit for frm_err_int_raw when frm_err_int_ena is set to 1."
            },
            {
                "name": "RXFIFO_OVF_INT_ST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1."
            },
            {
                "name": "DSR_CHG_INT_ST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1."
            },
            {
                "name": "CTS_CHG_INT_ST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1."
            },
            {
                "name": "BRK_DET_INT_ST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1."
            },
            {
                "name": "RXFIFO_TOUT_INT_ST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1."
            },
            {
                "name": "SW_XON_INT_ST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1."
            },
            {
                "name": "SW_XOFF_INT_ST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1."
            },
            {
                "name": "GLITCH_DET_INT_ST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1."
            },
            {
                "name": "TX_BRK_DONE_INT_ST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1."
            },
            {
                "name": "TX_BRK_IDLE_DONE_INT_ST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena is set to 1."
            },
            {
                "name": "TX_DONE_INT_ST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1."
            },
            {
                "name": "RS485_PARITY_ERR_INT_ST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena is set to 1."
            },
            {
                "name": "RS485_FRM_ERR_INT_ST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "This is the status bit for rs485_frm_err_int_raw when rs485_fm_err_int_ena is set to 1."
            },
            {
                "name": "RS485_CLASH_INT_ST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena is set to 1."
            },
            {
                "name": "AT_CMD_CHAR_DET_INT_ST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set to 1."
            },
            {
                "name": "WAKEUP_INT_ST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena is set to 1."
            }
        ]
    },
    "1610612748": {
        "name": "INT_ENA",
        "address": 1610612748,
        "size": 32,
        "access": "",
        "desc": "Interrupt enable bits",
        "fields": [
            {
                "name": "RXFIFO_FULL_INT_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This is the enable bit for rxfifo_full_int_st register."
            },
            {
                "name": "TXFIFO_EMPTY_INT_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "This is the enable bit for txfifo_empty_int_st register."
            },
            {
                "name": "PARITY_ERR_INT_ENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This is the enable bit for parity_err_int_st register."
            },
            {
                "name": "FRM_ERR_INT_ENA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "This is the enable bit for frm_err_int_st register."
            },
            {
                "name": "RXFIFO_OVF_INT_ENA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "This is the enable bit for rxfifo_ovf_int_st register."
            },
            {
                "name": "DSR_CHG_INT_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This is the enable bit for dsr_chg_int_st register."
            },
            {
                "name": "CTS_CHG_INT_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This is the enable bit for cts_chg_int_st register."
            },
            {
                "name": "BRK_DET_INT_ENA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This is the enable bit for brk_det_int_st register."
            },
            {
                "name": "RXFIFO_TOUT_INT_ENA",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "This is the enable bit for rxfifo_tout_int_st register."
            },
            {
                "name": "SW_XON_INT_ENA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "This is the enable bit for sw_xon_int_st register."
            },
            {
                "name": "SW_XOFF_INT_ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "This is the enable bit for sw_xoff_int_st register."
            },
            {
                "name": "GLITCH_DET_INT_ENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "This is the enable bit for glitch_det_int_st register."
            },
            {
                "name": "TX_BRK_DONE_INT_ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "This is the enable bit for tx_brk_done_int_st register."
            },
            {
                "name": "TX_BRK_IDLE_DONE_INT_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "This is the enable bit for tx_brk_idle_done_int_st register."
            },
            {
                "name": "TX_DONE_INT_ENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "This is the enable bit for tx_done_int_st register."
            },
            {
                "name": "RS485_PARITY_ERR_INT_ENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "This is the enable bit for rs485_parity_err_int_st register."
            },
            {
                "name": "RS485_FRM_ERR_INT_ENA",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "This is the enable bit for rs485_parity_err_int_st register."
            },
            {
                "name": "RS485_CLASH_INT_ENA",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "This is the enable bit for rs485_clash_int_st register."
            },
            {
                "name": "AT_CMD_CHAR_DET_INT_ENA",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "This is the enable bit for at_cmd_char_det_int_st register."
            },
            {
                "name": "WAKEUP_INT_ENA",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "This is the enable bit for uart_wakeup_int_st register."
            }
        ]
    },
    "1610612752": {
        "name": "INT_CLR",
        "address": 1610612752,
        "size": 32,
        "access": "",
        "desc": "Interrupt clear bits",
        "fields": [
            {
                "name": "RXFIFO_FULL_INT_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to clear the rxfifo_full_int_raw interrupt."
            },
            {
                "name": "TXFIFO_EMPTY_INT_CLR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to clear txfifo_empty_int_raw interrupt."
            },
            {
                "name": "PARITY_ERR_INT_CLR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to clear parity_err_int_raw interrupt."
            },
            {
                "name": "FRM_ERR_INT_CLR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to clear frm_err_int_raw interrupt."
            },
            {
                "name": "RXFIFO_OVF_INT_CLR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to clear rxfifo_ovf_int_raw interrupt."
            },
            {
                "name": "DSR_CHG_INT_CLR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to clear the dsr_chg_int_raw interrupt."
            },
            {
                "name": "CTS_CHG_INT_CLR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Set this bit to clear the cts_chg_int_raw interrupt."
            },
            {
                "name": "BRK_DET_INT_CLR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set this bit to clear the brk_det_int_raw interrupt."
            },
            {
                "name": "RXFIFO_TOUT_INT_CLR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to clear the rxfifo_tout_int_raw interrupt."
            },
            {
                "name": "SW_XON_INT_CLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to clear the sw_xon_int_raw interrupt."
            },
            {
                "name": "SW_XOFF_INT_CLR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Set this bit to clear the sw_xoff_int_raw interrupt."
            },
            {
                "name": "GLITCH_DET_INT_CLR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Set this bit to clear the glitch_det_int_raw interrupt."
            },
            {
                "name": "TX_BRK_DONE_INT_CLR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to clear the tx_brk_done_int_raw interrupt.."
            },
            {
                "name": "TX_BRK_IDLE_DONE_INT_CLR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set this bit to clear the tx_brk_idle_done_int_raw interrupt."
            },
            {
                "name": "TX_DONE_INT_CLR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Set this bit to clear the tx_done_int_raw interrupt."
            },
            {
                "name": "RS485_PARITY_ERR_INT_CLR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Set this bit to clear the rs485_parity_err_int_raw interrupt."
            },
            {
                "name": "RS485_FRM_ERR_INT_CLR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Set this bit to clear the rs485_frm_err_int_raw interrupt."
            },
            {
                "name": "RS485_CLASH_INT_CLR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Set this bit to clear the rs485_clash_int_raw interrupt."
            },
            {
                "name": "AT_CMD_CHAR_DET_INT_CLR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Set this bit to clear the at_cmd_char_det_int_raw interrupt."
            },
            {
                "name": "WAKEUP_INT_CLR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Set this bit to clear the uart_wakeup_int_raw interrupt."
            }
        ]
    },
    "1610612756": {
        "name": "CLKDIV",
        "address": 1610612756,
        "size": 32,
        "access": "",
        "desc": "Clock divider configuration",
        "fields": [
            {
                "name": "CLKDIV",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "The integral part of the frequency divider factor."
            },
            {
                "name": "FRAG",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "The decimal part of the frequency divider factor."
            }
        ]
    },
    "1610612760": {
        "name": "RX_FILT",
        "address": 1610612760,
        "size": 32,
        "access": "",
        "desc": "Rx Filter configuration",
        "fields": [
            {
                "name": "GLITCH_FILT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "when input pulse width is lower than this value, the pulse is ignored."
            },
            {
                "name": "GLITCH_FILT_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to enable Rx signal filter."
            }
        ]
    },
    "1610612764": {
        "name": "STATUS",
        "address": 1610612764,
        "size": 32,
        "access": "",
        "desc": "UART status register",
        "fields": [
            {
                "name": "RXFIFO_CNT",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Stores the byte number of valid data in Rx-FIFO."
            },
            {
                "name": "DSRN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "The register represent the level value of the internal uart dsr signal."
            },
            {
                "name": "CTSN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "This register represent the level value of the internal uart cts signal."
            },
            {
                "name": "RXD",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "This register represent the  level value of the internal uart rxd signal."
            },
            {
                "name": "TXFIFO_CNT",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Stores the byte number of data in Tx-FIFO."
            },
            {
                "name": "DTRN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "This bit represents the level of the internal uart dtr signal."
            },
            {
                "name": "RTSN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "This bit represents the level of the internal uart rts signal."
            },
            {
                "name": "TXD",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "This bit represents the  level of the internal uart txd signal."
            }
        ]
    },
    "1610612768": {
        "name": "CONF0",
        "address": 1610612768,
        "size": 32,
        "access": "",
        "desc": "a",
        "fields": [
            {
                "name": "PARITY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This register is used to configure the parity check mode."
            },
            {
                "name": "PARITY_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to enable uart parity check."
            },
            {
                "name": "BIT_NUM",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "This register is used to set the length of data."
            },
            {
                "name": "STOP_BIT_NUM",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "This register is used to set the length of  stop bit."
            },
            {
                "name": "SW_RTS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "This register is used to configure the software rts signal which is used in software flow control."
            },
            {
                "name": "SW_DTR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "This register is used to configure the software dtr signal which is used in software flow control."
            },
            {
                "name": "TXD_BRK",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Set this bit to enbale transmitter to  send NULL when the process of sending data is done."
            },
            {
                "name": "IRDA_DPLX",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set this bit to enable IrDA loopback mode."
            },
            {
                "name": "IRDA_TX_EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "This is the start enable bit for IrDA transmitter."
            },
            {
                "name": "IRDA_WCTL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "1'h1: The IrDA transmitter's 11th bit is the same as 10th bit. 1'h0: Set IrDA transmitter's 11th bit to 0."
            },
            {
                "name": "IRDA_TX_INV",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Set this bit to invert the level of  IrDA transmitter."
            },
            {
                "name": "IRDA_RX_INV",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Set this bit to invert the level of IrDA receiver."
            },
            {
                "name": "LOOPBACK",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Set this bit to enable uart loopback test mode."
            },
            {
                "name": "TX_FLOW_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Set this bit to enable flow control function for transmitter."
            },
            {
                "name": "IRDA_EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Set this bit to enable IrDA protocol."
            },
            {
                "name": "RXFIFO_RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Set this bit to reset the uart receive-FIFO."
            },
            {
                "name": "TXFIFO_RST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Set this bit to reset the uart transmit-FIFO."
            },
            {
                "name": "RXD_INV",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Set this bit to inverse the level value of uart rxd signal."
            },
            {
                "name": "CTS_INV",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Set this bit to inverse the level value of uart cts signal."
            },
            {
                "name": "DSR_INV",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Set this bit to inverse the level value of uart dsr signal."
            },
            {
                "name": "TXD_INV",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to inverse the level value of uart txd signal."
            },
            {
                "name": "RTS_INV",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Set this bit to inverse the level value of uart rts signal."
            },
            {
                "name": "DTR_INV",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Set this bit to inverse the level value of uart dtr signal."
            },
            {
                "name": "CLK_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
            },
            {
                "name": "ERR_WR_MASK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "1'h1: Receiver stops storing data into FIFO when data is wrong. 1'h0: Receiver stores the data even if the  received data is wrong."
            },
            {
                "name": "AUTOBAUD_EN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "This is the enable bit for detecting baudrate."
            },
            {
                "name": "MEM_CLK_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "UART memory clock gate enable signal."
            }
        ]
    },
    "1610612772": {
        "name": "CONF1",
        "address": 1610612772,
        "size": 32,
        "access": "",
        "desc": "Configuration register 1",
        "fields": [
            {
                "name": "RXFIFO_FULL_THRHD",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "It will produce rxfifo_full_int interrupt when receiver receives more data than this register value."
            },
            {
                "name": "TXFIFO_EMPTY_THRHD",
                "bitOffset": 9,
                "bitWidth": 9,
                "desc": "It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less than this register value."
            },
            {
                "name": "DIS_RX_DAT_OVF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Disable UART Rx data overflow detect."
            },
            {
                "name": "RX_TOUT_FLOW_DIS",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Set this bit to stop accumulating idle_cnt when hardware flow control works."
            },
            {
                "name": "RX_FLOW_EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "This is the flow enable bit for UART receiver."
            },
            {
                "name": "RX_TOUT_EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "This is the enble bit for uart receiver's timeout function."
            }
        ]
    },
    "1610612776": {
        "name": "LOWPULSE",
        "address": 1610612776,
        "size": 32,
        "access": "",
        "desc": "Autobaud minimum low pulse duration register",
        "fields": [
            {
                "name": "MIN_CNT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "This register stores the value of the minimum duration time of the low level pulse. It is used in baud rate-detect process."
            }
        ]
    },
    "1610612780": {
        "name": "HIGHPULSE",
        "address": 1610612780,
        "size": 32,
        "access": "",
        "desc": "Autobaud minimum high pulse duration register",
        "fields": [
            {
                "name": "MIN_CNT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "This register stores  the value of the maxinum duration time for the high level pulse. It is used in baud rate-detect process."
            }
        ]
    },
    "1610612784": {
        "name": "RXD_CNT",
        "address": 1610612784,
        "size": 32,
        "access": "",
        "desc": "Autobaud edge change count register",
        "fields": [
            {
                "name": "RXD_EDGE_CNT",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "This register stores the count of rxd edge change. It is used in baud rate-detect process."
            }
        ]
    },
    "1610612788": {
        "name": "FLOW_CONF",
        "address": 1610612788,
        "size": 32,
        "access": "",
        "desc": "Software flow-control configuration",
        "fields": [
            {
                "name": "SW_FLOW_CON_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to enable software flow control. It is used with register sw_xon or sw_xoff."
            },
            {
                "name": "XONOFF_DEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to remove flow control char from the received data."
            },
            {
                "name": "FORCE_XON",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to enable the transmitter to go on sending data."
            },
            {
                "name": "FORCE_XOFF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to stop the  transmitter from sending data."
            },
            {
                "name": "SEND_XON",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Set this bit to send Xon char. It is cleared by hardware automatically."
            },
            {
                "name": "SEND_XOFF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Set this bit to send Xoff char. It is cleared by hardware automatically."
            }
        ]
    },
    "1610612792": {
        "name": "SLEEP_CONF",
        "address": 1610612792,
        "size": 32,
        "access": "",
        "desc": "Sleep-mode configuration",
        "fields": [
            {
                "name": "ACTIVE_THRESHOLD",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "The uart is activated from light sleeping mode when the input rxd edge changes more times than this register value."
            }
        ]
    },
    "1610612796": {
        "name": "SWFC_CONF0",
        "address": 1610612796,
        "size": 32,
        "access": "",
        "desc": "Software flow-control character configuration",
        "fields": [
            {
                "name": "XOFF_THRESHOLD",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "When the data amount in Rx-FIFO is more than this register value with uart_sw_flow_con_en set to 1, it will send a Xoff char."
            },
            {
                "name": "XOFF_CHAR",
                "bitOffset": 9,
                "bitWidth": 8,
                "desc": "This register stores the Xoff flow control char."
            }
        ]
    },
    "1610612800": {
        "name": "SWFC_CONF1",
        "address": 1610612800,
        "size": 32,
        "access": "",
        "desc": "Software flow-control character configuration",
        "fields": [
            {
                "name": "XON_THRESHOLD",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "When the data amount in Rx-FIFO is less than this register value with uart_sw_flow_con_en set to 1, it will send a Xon char."
            },
            {
                "name": "XON_CHAR",
                "bitOffset": 9,
                "bitWidth": 8,
                "desc": "This register stores the Xon flow control char."
            }
        ]
    },
    "1610612804": {
        "name": "TXBRK_CONF",
        "address": 1610612804,
        "size": 32,
        "access": "",
        "desc": "Tx Break character configuration",
        "fields": [
            {
                "name": "TX_BRK_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This register is used to configure the number of 0 to be sent after the process of sending data is done. It is active when txd_brk is set to 1."
            }
        ]
    },
    "1610612808": {
        "name": "IDLE_CONF",
        "address": 1610612808,
        "size": 32,
        "access": "",
        "desc": "Frame-end idle configuration",
        "fields": [
            {
                "name": "RX_IDLE_THRHD",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "It will produce frame end signal when receiver takes more time to receive one byte data than this register value."
            },
            {
                "name": "TX_IDLE_NUM",
                "bitOffset": 10,
                "bitWidth": 10,
                "desc": "This register is used to configure the duration time between transfers."
            }
        ]
    },
    "1610612812": {
        "name": "RS485_CONF",
        "address": 1610612812,
        "size": 32,
        "access": "",
        "desc": "RS485 mode configuration",
        "fields": [
            {
                "name": "RS485_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to choose the rs485 mode."
            },
            {
                "name": "DL0_EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set this bit to delay the stop bit by 1 bit."
            },
            {
                "name": "DL1_EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Set this bit to delay the stop bit by 1 bit."
            },
            {
                "name": "RS485TX_RX_EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Set this bit to enable receiver could receive data when the transmitter is transmitting data in rs485 mode."
            },
            {
                "name": "RS485RXBY_TX_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "1'h1: enable rs485 transmitter to send data when rs485 receiver line is busy."
            },
            {
                "name": "RS485_RX_DLY_NUM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "This register is used to delay the receiver's internal data signal."
            },
            {
                "name": "RS485_TX_DLY_NUM",
                "bitOffset": 6,
                "bitWidth": 4,
                "desc": "This register is used to delay the transmitter's internal data signal."
            }
        ]
    },
    "1610612816": {
        "name": "AT_CMD_PRECNT",
        "address": 1610612816,
        "size": 32,
        "access": "",
        "desc": "Pre-sequence timing configuration",
        "fields": [
            {
                "name": "PRE_IDLE_NUM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "This register is used to configure the idle duration time before the first at_cmd is received by receiver."
            }
        ]
    },
    "1610612820": {
        "name": "AT_CMD_POSTCNT",
        "address": 1610612820,
        "size": 32,
        "access": "",
        "desc": "Post-sequence timing configuration",
        "fields": [
            {
                "name": "POST_IDLE_NUM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "This register is used to configure the duration time between the last at_cmd and the next data."
            }
        ]
    },
    "1610612824": {
        "name": "AT_CMD_GAPTOUT",
        "address": 1610612824,
        "size": 32,
        "access": "",
        "desc": "Timeout configuration",
        "fields": [
            {
                "name": "RX_GAP_TOUT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "This register is used to configure the duration time between the at_cmd chars."
            }
        ]
    },
    "1610612828": {
        "name": "AT_CMD_CHAR",
        "address": 1610612828,
        "size": 32,
        "access": "",
        "desc": "AT escape sequence detection configuration",
        "fields": [
            {
                "name": "AT_CMD_CHAR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "This register is used to configure the content of at_cmd char."
            },
            {
                "name": "CHAR_NUM",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "This register is used to configure the num of continuous at_cmd chars received by receiver."
            }
        ]
    },
    "1610612832": {
        "name": "MEM_CONF",
        "address": 1610612832,
        "size": 32,
        "access": "",
        "desc": "UART threshold and allocation configuration",
        "fields": [
            {
                "name": "RX_SIZE",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "This register is used to configure the amount of mem allocated for receive-FIFO. The default number is 128 bytes."
            },
            {
                "name": "TX_SIZE",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "This register is used to configure the amount of mem allocated for transmit-FIFO. The default number is 128 bytes."
            },
            {
                "name": "RX_FLOW_THRHD",
                "bitOffset": 7,
                "bitWidth": 9,
                "desc": "This register is used to configure the maximum amount of data that can be received  when hardware flow control works."
            },
            {
                "name": "RX_TOUT_THRHD",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "This register is used to configure the threshold time that receiver takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when the receiver takes more time to receive one byte with rx_tout_en set to 1."
            },
            {
                "name": "MEM_FORCE_PD",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Set this bit to force power down UART memory."
            },
            {
                "name": "MEM_FORCE_PU",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set this bit to force power up UART memory."
            }
        ]
    },
    "1610612836": {
        "name": "MEM_TX_STATUS",
        "address": 1610612836,
        "size": 32,
        "access": "",
        "desc": "Tx-FIFO write and read offset address.",
        "fields": [
            {
                "name": "APB_TX_WADDR",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "This register stores the offset address in Tx-FIFO when software writes Tx-FIFO via APB."
            },
            {
                "name": "TX_RADDR",
                "bitOffset": 11,
                "bitWidth": 10,
                "desc": "This register stores the offset address in Tx-FIFO when Tx-FSM reads data via Tx-FIFO_Ctrl."
            }
        ]
    },
    "1610612840": {
        "name": "MEM_RX_STATUS",
        "address": 1610612840,
        "size": 32,
        "access": "",
        "desc": "Rx-FIFO write and read offset address.",
        "fields": [
            {
                "name": "APB_RX_RADDR",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "This register stores the offset address in RX-FIFO when software reads data from Rx-FIFO via APB. UART0 is 10'h100. UART1 is 10'h180."
            },
            {
                "name": "RX_WADDR",
                "bitOffset": 11,
                "bitWidth": 10,
                "desc": "This register stores the offset address in Rx-FIFO when Rx-FIFO_Ctrl writes Rx-FIFO. UART0 is 10'h100. UART1 is 10'h180."
            }
        ]
    },
    "1610612844": {
        "name": "FSM_STATUS",
        "address": 1610612844,
        "size": 32,
        "access": "",
        "desc": "UART transmit and receive status.",
        "fields": [
            {
                "name": "ST_URX_OUT",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "This is the status register of receiver."
            },
            {
                "name": "ST_UTX_OUT",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "This is the status register of transmitter."
            }
        ]
    },
    "1610612848": {
        "name": "POSPULSE",
        "address": 1610612848,
        "size": 32,
        "access": "",
        "desc": "Autobaud high pulse register",
        "fields": [
            {
                "name": "POSEDGE_MIN_CNT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "This register stores the minimal input clock count between two positive edges. It is used in boudrate-detect process."
            }
        ]
    },
    "1610612852": {
        "name": "NEGPULSE",
        "address": 1610612852,
        "size": 32,
        "access": "",
        "desc": "Autobaud low pulse register",
        "fields": [
            {
                "name": "NEGEDGE_MIN_CNT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "This register stores the minimal input clock count between two negative edges. It is used in boudrate-detect process."
            }
        ]
    },
    "1610612856": {
        "name": "CLK_CONF",
        "address": 1610612856,
        "size": 32,
        "access": "",
        "desc": "UART core clock configuration",
        "fields": [
            {
                "name": "SCLK_DIV_B",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "The  denominator of the frequency divider factor."
            },
            {
                "name": "SCLK_DIV_A",
                "bitOffset": 6,
                "bitWidth": 6,
                "desc": "The numerator of the frequency divider factor."
            },
            {
                "name": "SCLK_DIV_NUM",
                "bitOffset": 12,
                "bitWidth": 8,
                "desc": "The integral part of the frequency divider factor."
            },
            {
                "name": "SCLK_SEL",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "UART clock source select. 1: 80Mhz, 2: 8Mhz, 3: XTAL."
            },
            {
                "name": "SCLK_EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Set this bit to enable UART Tx/Rx clock."
            },
            {
                "name": "RST_CORE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit, reset UART Tx/Rx."
            },
            {
                "name": "TX_SCLK_EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Set this bit to enable UART Tx clock."
            },
            {
                "name": "RX_SCLK_EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Set this bit to enable UART Rx clock."
            },
            {
                "name": "TX_RST_CORE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit, reset UART Tx."
            },
            {
                "name": "RX_RST_CORE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Write 1 then write 0 to this bit, reset UART Rx."
            }
        ]
    },
    "1610612860": {
        "name": "DATE",
        "address": 1610612860,
        "size": 32,
        "access": "",
        "desc": "UART Version register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "This is the version register."
            }
        ]
    },
    "1610612864": {
        "name": "ID",
        "address": 1610612864,
        "size": 32,
        "access": "",
        "desc": "UART ID register",
        "fields": [
            {
                "name": "ID",
                "bitOffset": 0,
                "bitWidth": 30,
                "desc": "This register is used to configure the uart_id."
            },
            {
                "name": "HIGH_SPEED",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "This bit used to select synchronize mode. 1: Registers are auto synchronized into UART Core clock and UART core should be keep the same with APB clock. 0: After configure registers, software needs to write 1 to UART_REG_UPDATE to synchronize registers."
            },
            {
                "name": "REG_UPDATE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Software write 1 would synchronize registers into UART Core clock domain and would be cleared by hardware after synchronization is done."
            }
        ]
    },
    "1611448320": {
        "name": "PLAIN_MEM[%s]",
        "address": 1611448320,
        "size": 32,
        "access": "",
        "desc": "The memory that stores plaintext",
        "fields": []
    },
    "1611448384": {
        "name": "LINESIZE",
        "address": 1611448384,
        "size": 32,
        "access": "",
        "desc": "XTS-AES line-size register",
        "fields": [
            {
                "name": "LINESIZE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This bit stores the line size parameter. 0: 16Byte, 1: 32Byte."
            }
        ]
    },
    "1611448388": {
        "name": "DESTINATION",
        "address": 1611448388,
        "size": 32,
        "access": "",
        "desc": "XTS-AES destination register",
        "fields": [
            {
                "name": "DESTINATION",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "This bit stores the destination. 0: flash(default). 1: reserved."
            }
        ]
    },
    "1611448392": {
        "name": "PHYSICAL_ADDRESS",
        "address": 1611448392,
        "size": 32,
        "access": "",
        "desc": "XTS-AES physical address register",
        "fields": [
            {
                "name": "PHYSICAL_ADDRESS",
                "bitOffset": 0,
                "bitWidth": 30,
                "desc": "Those bits stores the physical address. If linesize is 16-byte, the physical address should be aligned of 16 bytes. If linesize is 32-byte, the physical address should be aligned of 32 bytes."
            }
        ]
    },
    "1611448396": {
        "name": "TRIGGER",
        "address": 1611448396,
        "size": 32,
        "access": "",
        "desc": "XTS-AES trigger register",
        "fields": [
            {
                "name": "TRIGGER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to start manual encryption calculation"
            }
        ]
    },
    "1611448400": {
        "name": "RELEASE",
        "address": 1611448400,
        "size": 32,
        "access": "",
        "desc": "XTS-AES release register",
        "fields": [
            {
                "name": "RELEASE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to release the manual encrypted result, after that the result will be visible to spi"
            }
        ]
    },
    "1611448404": {
        "name": "DESTROY",
        "address": 1611448404,
        "size": 32,
        "access": "",
        "desc": "XTS-AES destroy register",
        "fields": [
            {
                "name": "DESTROY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set this bit to destroy XTS-AES result."
            }
        ]
    },
    "1611448408": {
        "name": "STATE",
        "address": 1611448408,
        "size": 32,
        "access": "",
        "desc": "XTS-AES status register",
        "fields": [
            {
                "name": "STATE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Those bits shows XTS-AES status. 0=IDLE, 1=WORK, 2=RELEASE, 3=USE. IDLE means that XTS-AES is idle. WORK means that XTS-AES is busy with calculation. RELEASE means the encrypted result is generated but not visible to mspi. USE means that the encrypted result is visible to mspi."
            }
        ]
    },
    "1611448412": {
        "name": "DATE",
        "address": 1611448412,
        "size": 32,
        "access": "",
        "desc": "XTS-AES version control register",
        "fields": [
            {
                "name": "DATE",
                "bitOffset": 0,
                "bitWidth": 30,
                "desc": "Those bits stores the version information of XTS-AES."
            }
        ]
    }
}