// Seed: 4271001164
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always @(1) id_2 = 1;
  logic id_4 = 1;
  type_9 id_5 (
      .id_0(1'b0),
      .id_1(1'd0),
      .id_2(1),
      .id_3(id_4)
  );
  logic id_6, id_7;
endmodule
module module_1 (
    output id_0,
    output id_1
);
  always @(posedge 1'b0) begin
    id_0 <= id_2;
  end
endmodule
