
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 4964457dc, gcc 11.2.1 -fPIC -Os)


-- Executing script file `I_DELAY_primitive_inst.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_FAB'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_FAB'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v' to AST representation.
Generating RTLIL representation for module `\I_DELAY_primitive_inst'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \I_DELAY_primitive_inst

3.2. Analyzing design hierarchy..
Top module:  \I_DELAY_primitive_inst
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-33.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-81.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-80.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-25.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-84.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-341.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \I_DELAY_primitive_inst

4.17.2. Analyzing design hierarchy..
Top module:  \I_DELAY_primitive_inst
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:28$1 in module I_DELAY_primitive_inst.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\I_DELAY_primitive_inst.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:28$1'.
     1/1: $0\dff[0:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\I_DELAY_primitive_inst.\dff' using process `\I_DELAY_primitive_inst.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:28$1'.
  created $dff cell `$procdff$5' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\I_DELAY_primitive_inst.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:28$1'.
Removing empty process `I_DELAY_primitive_inst.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/./rtl/I_DELAY_primitive_inst.v:28$1'.
Cleaned up 1 empty switch.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.19. Executing FLATTEN pass (flatten design).

# -------------------- 
#  Design entry stats  
# -------------------- 

4.20. Printing statistics.

=== I_DELAY_primitive_inst ===

   Number of wires:                 12
   Number of wire bits:             17
   Number of public wires:           9
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            1
     $mux                            1
     I_DELAY                         1

4.21. Executing SPLITNETS pass (splitting up multi-bit signals).

4.22. Executing DEMUXMAP pass.

4.23. Executing FLATTEN pass (flatten design).

4.24. Executing DEMUXMAP pass.

4.25. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

4.26. Executing DEMINOUT pass (demote inout ports to input or output).

4.27. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.29. Executing CHECK pass (checking for obvious problems).
Checking module I_DELAY_primitive_inst...
Found and reported 0 problems.

4.30. Printing statistics.

=== I_DELAY_primitive_inst ===

   Number of wires:                 10
   Number of wire bits:             15
   Number of public wires:           9
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            1
     $mux                            1
     I_DELAY                         1

FF init value for cell $procdff$5 ($dff): \dff = 1'x

4.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.36. Executing OPT_SHARE pass.

4.37. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.40. Executing FSM pass (extract and optimize FSM).

4.40.1. Executing FSM_DETECT pass (finding FSMs in design).

4.40.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.40.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.40.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.40.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.40.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.40.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.41. Executing WREDUCE pass (reducing word size of cells).

4.42. Executing PEEPOPT pass (run peephole optimizers).

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.49. Executing OPT_SHARE pass.

4.50. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$5 ($dff) from module I_DELAY_primitive_inst (D = \in, Q = \dff, rval = 1'0).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.56. Executing OPT_SHARE pass.

4.57. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 2

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.65. Executing OPT_SHARE pass.

4.66. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.74. Executing OPT_SHARE pass.

4.75. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.76. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.78. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.79. Executing WREDUCE pass (reducing word size of cells).

4.80. Executing PEEPOPT pass (run peephole optimizers).

4.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.82. Executing DEMUXMAP pass.

4.83. Executing SPLITNETS pass (splitting up multi-bit signals).

4.84. Printing statistics.

=== I_DELAY_primitive_inst ===

   Number of wires:                  9
   Number of wire bits:             14
   Number of public wires:           9
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff                           1
     I_DELAY                         1

4.85. Executing RS_DSP_MULTADD pass.

4.86. Executing WREDUCE pass (reducing word size of cells).

4.87. Executing RS_DSP_MACC pass.

4.88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.89. Executing TECHMAP pass (map to technology primitives).

4.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.90. Printing statistics.

=== I_DELAY_primitive_inst ===

   Number of wires:                  9
   Number of wire bits:             14
   Number of public wires:           9
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff                           1
     I_DELAY                         1

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.92. Printing statistics.

=== I_DELAY_primitive_inst ===

   Number of wires:                  9
   Number of wire bits:             14
   Number of public wires:           9
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff                           1
     I_DELAY                         1

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.96. Executing RS_DSP_SIMD pass.

4.97. Executing TECHMAP pass (map to technology primitives).

4.97.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.97.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.98. Executing TECHMAP pass (map to technology primitives).

4.98.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.98.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.99. Executing rs_pack_dsp_regs pass.

4.100. Executing RS_DSP_IO_REGS pass.

4.101. Executing TECHMAP pass (map to technology primitives).

4.101.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.101.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.102. Executing TECHMAP pass (map to technology primitives).

4.102.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.102.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.103. Printing statistics.

=== I_DELAY_primitive_inst ===

   Number of wires:                  9
   Number of wire bits:             14
   Number of public wires:           9
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff                           1
     I_DELAY                         1

4.104. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module I_DELAY_primitive_inst:
  created 0 $alu and 0 $macc cells.

4.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.107. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.108. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.110. Executing OPT_SHARE pass.

4.111. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.114. Printing statistics.

=== I_DELAY_primitive_inst ===

   Number of wires:                  9
   Number of wire bits:             14
   Number of public wires:           9
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff                           1
     I_DELAY                         1

4.115. Executing MEMORY pass.

4.115.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.115.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.115.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.115.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.115.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.115.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.115.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.115.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.115.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.115.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.116. Printing statistics.

=== I_DELAY_primitive_inst ===

   Number of wires:                  9
   Number of wire bits:             14
   Number of public wires:           9
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff                           1
     I_DELAY                         1

4.117. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.119. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.120. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.121. Executing Rs_BRAM_Split pass.

4.122. Executing TECHMAP pass (map to technology primitives).

4.122.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.122.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.123. Executing TECHMAP pass (map to technology primitives).

4.123.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.123.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.124. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.127. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.128. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.130. Executing OPT_SHARE pass.

4.131. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.134. Executing PMUXTREE pass.

4.135. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~1 debug messages>

4.136. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.137. Executing TECHMAP pass (map to technology primitives).

4.137.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.137.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.137.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~75 debug messages>

4.138. Printing statistics.

=== I_DELAY_primitive_inst ===

   Number of wires:                 10
   Number of wire bits:             15
   Number of public wires:           9
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_DFF_P_                        1
     $_MUX_                          1
     I_DELAY                         1

4.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.142. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.144. Executing OPT_SHARE pass.

4.145. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.148. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.149. Executing TECHMAP pass (map to technology primitives).

4.149.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.149.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.150. Printing statistics.

=== I_DELAY_primitive_inst ===

   Number of wires:                 10
   Number of wire bits:             15
   Number of public wires:           9
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_DFF_P_                        1
     $_MUX_                          1
     I_DELAY                         1

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.156. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.164. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.165. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.169. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.170. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.172. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.173. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=1, #remove=0, time=0.00 sec.]

4.174. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.175. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.176. Printing statistics.

=== I_DELAY_primitive_inst ===

   Number of wires:                 10
   Number of wire bits:             15
   Number of public wires:           9
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_DFF_P_                        1
     $_MUX_                          1
     I_DELAY                         1

   Number of Generic REGs:          1

ABC-DFF iteration : 1

4.177. Executing ABC pass (technology mapping using ABC).

4.177.1. Summary of detected clock domains:
  3 cells in clk=\CLK_IN, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.177.2. Extracting gate netlist of module `\I_DELAY_primitive_inst' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLK_IN
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 1 outputs (dfl=1).

4.177.2.1. Executing ABC.
[Time = 0.07 sec.]

4.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.179. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.180. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.181. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.182. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.183. Executing OPT_SHARE pass.

4.184. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.185. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

4.186. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.187. Executing ABC pass (technology mapping using ABC).

4.187.1. Summary of detected clock domains:
  3 cells in clk=\CLK_IN, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.187.2. Extracting gate netlist of module `\I_DELAY_primitive_inst' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLK_IN
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs (dfl=1).

4.187.2.1. Executing ABC.
[Time = 0.04 sec.]

4.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.190. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.191. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.192. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.193. Executing OPT_SHARE pass.

4.194. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.195. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

4.196. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.197. Executing ABC pass (technology mapping using ABC).

4.197.1. Summary of detected clock domains:
  3 cells in clk=\CLK_IN, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.197.2. Extracting gate netlist of module `\I_DELAY_primitive_inst' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLK_IN
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs (dfl=2).

4.197.2.1. Executing ABC.
[Time = 0.05 sec.]

4.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.199. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.200. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.201. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.202. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.203. Executing OPT_SHARE pass.

4.204. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.205. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

4.206. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.207. Executing ABC pass (technology mapping using ABC).

4.207.1. Summary of detected clock domains:
  3 cells in clk=\CLK_IN, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.207.2. Extracting gate netlist of module `\I_DELAY_primitive_inst' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLK_IN
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs (dfl=2).

4.207.2.1. Executing ABC.
[Time = 0.05 sec.]

4.208. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.209. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.210. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.211. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.212. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.213. Executing OPT_SHARE pass.

4.214. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.215. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

4.216. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.217. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.219. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.220. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.221. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.222. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.223. Executing OPT_SHARE pass.

4.224. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.225. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.226. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.227. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.228. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.229. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.230. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.231. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.232. Executing OPT_SHARE pass.

4.233. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.234. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.235. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.236. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.237. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.238. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.239. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.240. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.241. Executing OPT_SHARE pass.

4.242. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.243. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=1, #remove=0, time=0.00 sec.]

4.244. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.245. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.246. Executing BMUXMAP pass.

4.247. Executing DEMUXMAP pass.

4.248. Executing SPLITNETS pass (splitting up multi-bit signals).

4.249. Executing ABC pass (technology mapping using ABC).

4.249.1. Extracting gate netlist of module `\I_DELAY_primitive_inst' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs (dfl=1).

4.249.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.06 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 2]{map}[9]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.12 sec. at Pass 3]{postMap}[18]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.20 sec. at Pass 4]{map}[54]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.58 sec. at Pass 5]{postMap}[100]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.64 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.62 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.68 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.56 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    3.86 sec.
[Time = 5.92 sec.]

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.251. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.252. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.253. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.254. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.255. Executing OPT_SHARE pass.

4.256. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.257. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.258. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.259. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.261. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.262. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.263. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.264. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.265. Executing OPT_SHARE pass.

4.266. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.267. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.269. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.270. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.271. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.272. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.273. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.274. Executing OPT_SHARE pass.

4.275. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.276. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=1, #remove=0, time=0.00 sec.]

4.277. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.279. Printing statistics.

=== I_DELAY_primitive_inst ===

   Number of wires:                 10
   Number of wire bits:             15
   Number of public wires:           9
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_DFF_P_                        1
     $lut                            1
     I_DELAY                         1

4.280. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.281. Executing RS_DFFSR_CONV pass.

4.282. Printing statistics.

=== I_DELAY_primitive_inst ===

   Number of wires:                 10
   Number of wire bits:             15
   Number of public wires:           9
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $_DFF_P_                        1
     $lut                            1
     I_DELAY                         1

4.283. Executing TECHMAP pass (map to technology primitives).

4.283.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.283.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.283.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~124 debug messages>

4.284. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.
<suppressed ~1 debug messages>

4.285. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.287. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.288. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.289. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.291. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.292. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.293. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.295. Executing OPT_SHARE pass.

4.296. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.297. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.298. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.299. Executing TECHMAP pass (map to technology primitives).

4.299.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.299.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.300. Executing ABC pass (technology mapping using ABC).

4.300.1. Extracting gate netlist of module `\I_DELAY_primitive_inst' to `<abc-temp-dir>/input.blif'..
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 1 outputs (dfl=1).

4.300.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 2]{map}[9]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.12 sec. at Pass 3]{postMap}[18]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.18 sec. at Pass 4]{map}[54]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.52 sec. at Pass 5]{postMap}[100]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.63 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.63 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.64 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.60 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    3.80 sec.
[Time = 5.86 sec.]

4.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

4.302. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.303. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \I_DELAY_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.304. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \I_DELAY_primitive_inst.
Performed a total of 0 changes.

4.305. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\I_DELAY_primitive_inst'.
Removed a total of 0 cells.

4.306. Executing OPT_SHARE pass.

4.307. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.308. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.309. Executing OPT_EXPR pass (perform const folding).
Optimizing module I_DELAY_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.310. Executing HIERARCHY pass (managing design hierarchy).

4.310.1. Analyzing design hierarchy..
Top module:  \I_DELAY_primitive_inst

4.310.2. Analyzing design hierarchy..
Top module:  \I_DELAY_primitive_inst
Removed 0 unused modules.

4.311. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.312. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.313. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FCLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10.
Generating RTLIL representation for module `\FCLK_BUF'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-309.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:319.1-327.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:337.1-349.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_FAB' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:359.1-363.10.
Generating RTLIL representation for module `\I_FAB'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:373.1-392.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:402.1-408.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:418.1-424.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:434.1-440.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:450.1-456.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:466.1-472.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:482.1-488.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:498.1-510.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-532.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:542.1-553.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:563.1-574.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-592.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:602.1-614.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_FAB' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:624.1-628.10.
Generating RTLIL representation for module `\O_FAB'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:638.1-647.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:657.1-674.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:684.1-702.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:712.1-726.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:736.1-753.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:763.1-802.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:812.1-851.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:861.1-867.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:877.1-883.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:893.1-901.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:911.1-919.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:929.1-984.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:994.1-1023.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1040.1-1045.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1053.1-1058.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1067.1-1073.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1081.1-1087.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1096.1-1102.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1111.1-1117.10.
Generating RTLIL representation for module `\LATCHNS'.
Successfully finished Verilog frontend.
 ***************************
   Inserting Input Buffers
 ***************************
WARNING: port '\CLK_IN' has no associated I_BUF
WARNING: port '\DLY_ADJ' has no associated I_BUF
WARNING: port '\DLY_INCDEC' has no associated I_BUF
WARNING: port '\DLY_LOAD' has no associated I_BUF
WARNING: port '\in' has no associated I_BUF
WARNING: port '\reset' has no associated I_BUF
 ***************************
   Inserting Clock Buffers
 ***************************
INFO: inserting CLK_BUF before '$ibuf_CLK_IN'
 *****************************
   Inserting Output Buffers
 *****************************
WARNING: OUTPUT port '\DLY_TAP_VALUE' has no associated O_BUF
WARNING: OUTPUT port '\O' has no associated O_BUF
 *****************************
   Mapping Tri-state Buffers  
 *****************************

4.314. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..

4.315. Executing TECHMAP pass (map to technology primitives).

4.315.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.315.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~19 debug messages>

4.316. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..
Removed 0 unused cells and 39 unused wires.
<suppressed ~1 debug messages>

4.317. Printing statistics.

=== I_DELAY_primitive_inst ===

   Number of wires:                 19
   Number of wire bits:             29
   Number of public wires:           9
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $lut                            1
     CLK_BUF                         1
     DFFRE                           1
     I_BUF                           6
     I_DELAY                         1
     O_BUF                           7

4.318. Executing TECHMAP pass (map to technology primitives).

4.318.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.318.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~17 debug messages>

4.319. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \I_DELAY_primitive_inst..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.320. Printing statistics.

=== I_DELAY_primitive_inst ===

   Number of wires:                 19
   Number of wire bits:             29
   Number of public wires:           9
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     CLK_BUF                         1
     DFFRE                           1
     I_BUF                           6
     I_DELAY                         1
     LUT2                            1
     O_BUF                           7

 *****************************
         Rewire_Obuft         
 *****************************

==========================
Post Design clean up ... 

Split to bits ... 

4.321. Executing SPLITNETS pass (splitting up multi-bit signals).

Split into bits ...     [0.00 sec.]
Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Backward clean up ...   [0.00 sec.]
Before cleanup :

4.322. Printing statistics.

=== I_DELAY_primitive_inst ===

   Number of wires:                 24
   Number of wire bits:             29
   Number of public wires:           9
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     CLK_BUF                         1
     DFFRE                           1
     I_BUF                           6
     I_DELAY                         1
     LUT2                            1
     O_BUFT                          7

 --------------------------
   Removed assigns : 0
   Removed wires   : 0
   Removed cells   : 0
 --------------------------
After cleanup :

4.323. Printing statistics.

=== I_DELAY_primitive_inst ===

   Number of wires:                 24
   Number of wire bits:             29
   Number of public wires:           9
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     CLK_BUF                         1
     DFFRE                           1
     I_BUF                           6
     I_DELAY                         1
     LUT2                            1
     O_BUFT                          7


Total time for 'obs_clean' ...   
 [0.00 sec.]

4.324. Executing SPLITNETS pass (splitting up multi-bit signals).

4.325. Executing HIERARCHY pass (managing design hierarchy).

4.325.1. Analyzing design hierarchy..
Top module:  \I_DELAY_primitive_inst

4.325.2. Analyzing design hierarchy..
Top module:  \I_DELAY_primitive_inst
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

Inserting I_FAB/O_FAB cells ...

Skip O_FAB insertion on net '$obuf_O' (Primitive output)

Inserting I_FAB/O_FAB cells done.

4.326. Printing statistics.

=== I_DELAY_primitive_inst ===

   Number of wires:                 39
   Number of wire bits:             44
   Number of public wires:           9
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     CLK_BUF                         1
     DFFRE                           1
     I_BUF                           6
     I_DELAY                         1
     I_FAB                           6
     LUT2                            1
     O_BUFT                          7
     O_FAB                           9

   Number of LUTs:                   1
   Number of REGs:                   1
   Number of CARRY ADDERs:           0

4.327. Executing Verilog backend.
Dumping module `\I_DELAY_primitive_inst'.

# -------------------- 
# Core Synthesis done 
# -------------------- 

4.328. Executing Verilog backend.
Dumping module `\I_DELAY_primitive_inst'.

4.328.1. Executing BLIF backend.
Extracting primitives

-- Running command `write_rtlil design.rtlil' --

4.328.2. Executing RTLIL backend.
Output filename: design.rtlil
Running SplitNets

4.328.3. Executing SPLITNETS pass (splitting up multi-bit signals).
Gathering Wires Data
Adding wires between directly connected input and output primitives
Upgrading fabric wires to ports
Handling I_BUF->Fabric->CLK_BUF
Handling Dangling outs
Deleting primitive cells and extra wires
Deleting non-primitive cells and upgrading wires to ports in interface module
Handling I_BUF->Fabric->CLK_BUF in interface module
Removing extra wires from interface module
Cleaning fabric netlist
Removing cells from wrapper module
Instantiating fabric and interface modules
Removing extra wires from wrapper module
Fixing wrapper ports
Flattening wrapper module

4.328.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_I_DELAY_primitive_inst.
<suppressed ~1 debug messages>
Removing extra assigns from wrapper module

4.328.5. Executing Verilog backend.
Dumping module `\I_DELAY_primitive_inst'.

4.328.5.1. Executing BLIF backend.

4.328.5.2. Executing Verilog backend.
Dumping module `\I_DELAY_primitive_inst'.

4.328.5.2.1. Executing BLIF backend.
Dumping config.json
Updating sdc

4.328.5.2.2. Executing Verilog backend.
Dumping module `\fabric_I_DELAY_primitive_inst'.

4.328.5.2.2.1. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 51223390fa, CPU: user 0.59s system 0.07s, MEM: 23.35 MB peak
Yosys 0.38 (git sha1 4964457dc, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (181 sec), 0% 43x read_verilog (0 sec), ...
