<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-mio-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-mio-defs.h</h1><a href="cvmx-mio-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-mio-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon mio.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_MIO_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_MIO_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a><a class="code" href="cvmx-mio-defs_8h.html#af97091517bb7321db92582e09f8183d8">00055</a> <span class="preprocessor">#define CVMX_MIO_BOOT_BIST_STAT (CVMX_ADD_IO_SEG(0x00011800000000F8ull))</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_COMP CVMX_MIO_BOOT_COMP_FUNC()</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_BOOT_COMP_FUNC(<span class="keywordtype">void</span>)
<a name="l00059"></a>00059 {
<a name="l00060"></a>00060     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00061"></a>00061         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_BOOT_COMP not supported on this chip\n&quot;</span>);
<a name="l00062"></a>00062     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800000000B8ull);
<a name="l00063"></a>00063 }
<a name="l00064"></a>00064 <span class="preprocessor">#else</span>
<a name="l00065"></a><a class="code" href="cvmx-mio-defs_8h.html#ac863db590a942709e9a98c83a74c153e">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_COMP (CVMX_ADD_IO_SEG(0x00011800000000B8ull))</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_CTL CVMX_MIO_BOOT_CTL_FUNC()</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_BOOT_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00070"></a>00070 {
<a name="l00071"></a>00071     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>)))
<a name="l00072"></a>00072         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_BOOT_CTL not supported on this chip\n&quot;</span>);
<a name="l00073"></a>00073     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800000000D0ull);
<a name="l00074"></a>00074 }
<a name="l00075"></a>00075 <span class="preprocessor">#else</span>
<a name="l00076"></a><a class="code" href="cvmx-mio-defs_8h.html#a7fac06481c69b86b9bf062319b33c627">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_CTL (CVMX_ADD_IO_SEG(0x00011800000000D0ull))</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a5194b4185b2a57a56ac5e874100c1758">CVMX_MIO_BOOT_DMA_ADRX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(
<a name="l00082"></a>00082           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00083"></a>00083           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00084"></a>00084           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00085"></a>00085           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00086"></a>00086         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_BOOT_DMA_ADRX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00087"></a>00087     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000110ull) + ((offset) &amp; 1) * 8;
<a name="l00088"></a>00088 }
<a name="l00089"></a>00089 <span class="preprocessor">#else</span>
<a name="l00090"></a><a class="code" href="cvmx-mio-defs_8h.html#a5194b4185b2a57a56ac5e874100c1758">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_DMA_ADRX(offset) (CVMX_ADD_IO_SEG(0x0001180000000110ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a612eacd381430ca5ace798124cf009b7">CVMX_MIO_BOOT_DMA_CFGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00094"></a>00094 {
<a name="l00095"></a>00095     <span class="keywordflow">if</span> (!(
<a name="l00096"></a>00096           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00097"></a>00097           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00098"></a>00098           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00099"></a>00099           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00100"></a>00100           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00101"></a>00101           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00102"></a>00102           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00104"></a>00104           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00105"></a>00105           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00106"></a>00106           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00107"></a>00107         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_BOOT_DMA_CFGX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00108"></a>00108     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000100ull) + ((offset) &amp; 3) * 8;
<a name="l00109"></a>00109 }
<a name="l00110"></a>00110 <span class="preprocessor">#else</span>
<a name="l00111"></a><a class="code" href="cvmx-mio-defs_8h.html#a612eacd381430ca5ace798124cf009b7">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_DMA_CFGX(offset) (CVMX_ADD_IO_SEG(0x0001180000000100ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#ae252846bd2f40b8e1df08feac9bdfe28">CVMX_MIO_BOOT_DMA_INTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00115"></a>00115 {
<a name="l00116"></a>00116     <span class="keywordflow">if</span> (!(
<a name="l00117"></a>00117           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00118"></a>00118           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00119"></a>00119           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00120"></a>00120           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00121"></a>00121           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00122"></a>00122           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00123"></a>00123           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00124"></a>00124           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00126"></a>00126           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00127"></a>00127           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00128"></a>00128         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_BOOT_DMA_INTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00129"></a>00129     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000138ull) + ((offset) &amp; 3) * 8;
<a name="l00130"></a>00130 }
<a name="l00131"></a>00131 <span class="preprocessor">#else</span>
<a name="l00132"></a><a class="code" href="cvmx-mio-defs_8h.html#ae252846bd2f40b8e1df08feac9bdfe28">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_DMA_INTX(offset) (CVMX_ADD_IO_SEG(0x0001180000000138ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a7ec7c5e49292f27463e529f91ca6aa30">CVMX_MIO_BOOT_DMA_INT_ENX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00136"></a>00136 {
<a name="l00137"></a>00137     <span class="keywordflow">if</span> (!(
<a name="l00138"></a>00138           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00139"></a>00139           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00140"></a>00140           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00141"></a>00141           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00142"></a>00142           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00143"></a>00143           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00144"></a>00144           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00145"></a>00145         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_BOOT_DMA_INT_ENX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00146"></a>00146     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000150ull) + ((offset) &amp; 3) * 8;
<a name="l00147"></a>00147 }
<a name="l00148"></a>00148 <span class="preprocessor">#else</span>
<a name="l00149"></a><a class="code" href="cvmx-mio-defs_8h.html#a7ec7c5e49292f27463e529f91ca6aa30">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_DMA_INT_ENX(offset) (CVMX_ADD_IO_SEG(0x0001180000000150ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a0e13fb7a3d78995065b08615fe1dea6d">CVMX_MIO_BOOT_DMA_INT_W1SX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00153"></a>00153 {
<a name="l00154"></a>00154     <span class="keywordflow">if</span> (!(
<a name="l00155"></a>00155           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00156"></a>00156           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00157"></a>00157           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00158"></a>00158         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_BOOT_DMA_INT_W1SX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00159"></a>00159     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000150ull) + ((offset) &amp; 1) * 8;
<a name="l00160"></a>00160 }
<a name="l00161"></a>00161 <span class="preprocessor">#else</span>
<a name="l00162"></a><a class="code" href="cvmx-mio-defs_8h.html#a0e13fb7a3d78995065b08615fe1dea6d">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_DMA_INT_W1SX(offset) (CVMX_ADD_IO_SEG(0x0001180000000150ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a46a8c4a153cf1a976006aa1612bd7c39">CVMX_MIO_BOOT_DMA_TIMX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00166"></a>00166 {
<a name="l00167"></a>00167     <span class="keywordflow">if</span> (!(
<a name="l00168"></a>00168           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00169"></a>00169           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00170"></a>00170           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00171"></a>00171           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00172"></a>00172           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00173"></a>00173           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00174"></a>00174           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00175"></a>00175           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00176"></a>00176           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00177"></a>00177           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00178"></a>00178           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00179"></a>00179         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_BOOT_DMA_TIMX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00180"></a>00180     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000120ull) + ((offset) &amp; 3) * 8;
<a name="l00181"></a>00181 }
<a name="l00182"></a>00182 <span class="preprocessor">#else</span>
<a name="l00183"></a><a class="code" href="cvmx-mio-defs_8h.html#a46a8c4a153cf1a976006aa1612bd7c39">00183</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_DMA_TIMX(offset) (CVMX_ADD_IO_SEG(0x0001180000000120ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_ECO CVMX_MIO_BOOT_ECO_FUNC()</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_BOOT_ECO_FUNC(<span class="keywordtype">void</span>)
<a name="l00188"></a>00188 {
<a name="l00189"></a>00189     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00190"></a>00190         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_BOOT_ECO not supported on this chip\n&quot;</span>);
<a name="l00191"></a>00191     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800000001F8ull);
<a name="l00192"></a>00192 }
<a name="l00193"></a>00193 <span class="preprocessor">#else</span>
<a name="l00194"></a><a class="code" href="cvmx-mio-defs_8h.html#a24d0253f6d442236ac0dec6d651de9b1">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_ECO (CVMX_ADD_IO_SEG(0x00011800000001F8ull))</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00196"></a><a class="code" href="cvmx-mio-defs_8h.html#a0e38c9b2dbf35453f9d310f73614f0ef">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_ERR (CVMX_ADD_IO_SEG(0x00011800000000A0ull))</span>
<a name="l00197"></a><a class="code" href="cvmx-mio-defs_8h.html#a0b9851e7adee10ccdfc8e2d63f775d74">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_INT (CVMX_ADD_IO_SEG(0x00011800000000A8ull))</span>
<a name="l00198"></a><a class="code" href="cvmx-mio-defs_8h.html#a9e63e961e42ecb64a2f6dae524a8bcd6">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_LOC_ADR (CVMX_ADD_IO_SEG(0x0001180000000090ull))</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#aec54054f91f1e2959f6c93770e3ad25a">CVMX_MIO_BOOT_LOC_CFGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202     <span class="keywordflow">if</span> (!(
<a name="l00203"></a>00203           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00204"></a>00204           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00205"></a>00205           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00206"></a>00206           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00207"></a>00207           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00208"></a>00208           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00209"></a>00209           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00210"></a>00210           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00211"></a>00211           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00212"></a>00212           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00214"></a>00214           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00215"></a>00215           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00216"></a>00216           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00217"></a>00217           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00218"></a>00218           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00219"></a>00219           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00220"></a>00220         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_BOOT_LOC_CFGX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00221"></a>00221     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000080ull) + ((offset) &amp; 1) * 8;
<a name="l00222"></a>00222 }
<a name="l00223"></a>00223 <span class="preprocessor">#else</span>
<a name="l00224"></a><a class="code" href="cvmx-mio-defs_8h.html#aec54054f91f1e2959f6c93770e3ad25a">00224</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_LOC_CFGX(offset) (CVMX_ADD_IO_SEG(0x0001180000000080ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00226"></a><a class="code" href="cvmx-mio-defs_8h.html#a10c298caadb39c49932fd22040dd735d">00226</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_LOC_DAT (CVMX_ADD_IO_SEG(0x0001180000000098ull))</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_PIN_DEFS CVMX_MIO_BOOT_PIN_DEFS_FUNC()</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_BOOT_PIN_DEFS_FUNC(<span class="keywordtype">void</span>)
<a name="l00230"></a>00230 {
<a name="l00231"></a>00231     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00232"></a>00232         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_BOOT_PIN_DEFS not supported on this chip\n&quot;</span>);
<a name="l00233"></a>00233     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800000000C0ull);
<a name="l00234"></a>00234 }
<a name="l00235"></a>00235 <span class="preprocessor">#else</span>
<a name="l00236"></a><a class="code" href="cvmx-mio-defs_8h.html#a0d9952723c90168f6e9af73ac1ede1f8">00236</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_PIN_DEFS (CVMX_ADD_IO_SEG(0x00011800000000C0ull))</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#ac1506d3b5466b925ffcabe365d26bc58">CVMX_MIO_BOOT_REG_CFGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00240"></a>00240 {
<a name="l00241"></a>00241     <span class="keywordflow">if</span> (!(
<a name="l00242"></a>00242           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00243"></a>00243           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00244"></a>00244           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00245"></a>00245           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00246"></a>00246           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00247"></a>00247           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00248"></a>00248           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00249"></a>00249           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00250"></a>00250           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00251"></a>00251           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00252"></a>00252           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00253"></a>00253           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00254"></a>00254           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00255"></a>00255           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00256"></a>00256           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00258"></a>00258           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00259"></a>00259         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_BOOT_REG_CFGX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00260"></a>00260     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000000ull) + ((offset) &amp; 7) * 8;
<a name="l00261"></a>00261 }
<a name="l00262"></a>00262 <span class="preprocessor">#else</span>
<a name="l00263"></a><a class="code" href="cvmx-mio-defs_8h.html#ac1506d3b5466b925ffcabe365d26bc58">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_REG_CFGX(offset) (CVMX_ADD_IO_SEG(0x0001180000000000ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a99e76b1234641331ba3f5af5268bd8d5">CVMX_MIO_BOOT_REG_TIMX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00267"></a>00267 {
<a name="l00268"></a>00268     <span class="keywordflow">if</span> (!(
<a name="l00269"></a>00269           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00270"></a>00270           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00271"></a>00271           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00272"></a>00272           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00273"></a>00273           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00274"></a>00274           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00275"></a>00275           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00276"></a>00276           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00277"></a>00277           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00278"></a>00278           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00280"></a>00280           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00281"></a>00281           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00282"></a>00282           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00283"></a>00283           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00284"></a>00284           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00285"></a>00285           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00286"></a>00286         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_BOOT_REG_TIMX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00287"></a>00287     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000040ull) + ((offset) &amp; 7) * 8;
<a name="l00288"></a>00288 }
<a name="l00289"></a>00289 <span class="preprocessor">#else</span>
<a name="l00290"></a><a class="code" href="cvmx-mio-defs_8h.html#a99e76b1234641331ba3f5af5268bd8d5">00290</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_REG_TIMX(offset) (CVMX_ADD_IO_SEG(0x0001180000000040ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00292"></a><a class="code" href="cvmx-mio-defs_8h.html#a99498fb2366ad554f43f2f0fbcafae37">00292</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_BOOT_THR (CVMX_ADD_IO_SEG(0x00011800000000B0ull))</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_ACCESS_WDOG CVMX_MIO_EMM_ACCESS_WDOG_FUNC()</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_ACCESS_WDOG_FUNC(<span class="keywordtype">void</span>)
<a name="l00296"></a>00296 {
<a name="l00297"></a>00297     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00298"></a>00298         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_ACCESS_WDOG not supported on this chip\n&quot;</span>);
<a name="l00299"></a>00299     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800000020F0ull);
<a name="l00300"></a>00300 }
<a name="l00301"></a>00301 <span class="preprocessor">#else</span>
<a name="l00302"></a><a class="code" href="cvmx-mio-defs_8h.html#a0044b30388572c92bd9accb675acb106">00302</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_ACCESS_WDOG (CVMX_ADD_IO_SEG(0x00011800000020F0ull))</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_BUF_DAT CVMX_MIO_EMM_BUF_DAT_FUNC()</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_BUF_DAT_FUNC(<span class="keywordtype">void</span>)
<a name="l00307"></a>00307 {
<a name="l00308"></a>00308     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00309"></a>00309         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_BUF_DAT not supported on this chip\n&quot;</span>);
<a name="l00310"></a>00310     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800000020E8ull);
<a name="l00311"></a>00311 }
<a name="l00312"></a>00312 <span class="preprocessor">#else</span>
<a name="l00313"></a><a class="code" href="cvmx-mio-defs_8h.html#ab3ef440f12ef628d082938029a85ff45">00313</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_BUF_DAT (CVMX_ADD_IO_SEG(0x00011800000020E8ull))</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_BUF_IDX CVMX_MIO_EMM_BUF_IDX_FUNC()</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_BUF_IDX_FUNC(<span class="keywordtype">void</span>)
<a name="l00318"></a>00318 {
<a name="l00319"></a>00319     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00320"></a>00320         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_BUF_IDX not supported on this chip\n&quot;</span>);
<a name="l00321"></a>00321     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800000020E0ull);
<a name="l00322"></a>00322 }
<a name="l00323"></a>00323 <span class="preprocessor">#else</span>
<a name="l00324"></a><a class="code" href="cvmx-mio-defs_8h.html#ab166ae5dba2e493d2fea85831b22df0f">00324</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_BUF_IDX (CVMX_ADD_IO_SEG(0x00011800000020E0ull))</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_CFG CVMX_MIO_EMM_CFG_FUNC()</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00329"></a>00329 {
<a name="l00330"></a>00330     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00331"></a>00331         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_CFG not supported on this chip\n&quot;</span>);
<a name="l00332"></a>00332     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000002000ull);
<a name="l00333"></a>00333 }
<a name="l00334"></a>00334 <span class="preprocessor">#else</span>
<a name="l00335"></a><a class="code" href="cvmx-mio-defs_8h.html#acd12b305bd9610f7125f8bf93969c726">00335</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_CFG (CVMX_ADD_IO_SEG(0x0001180000002000ull))</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_CMD CVMX_MIO_EMM_CMD_FUNC()</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_CMD_FUNC(<span class="keywordtype">void</span>)
<a name="l00340"></a>00340 {
<a name="l00341"></a>00341     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00342"></a>00342         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_CMD not supported on this chip\n&quot;</span>);
<a name="l00343"></a>00343     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000002058ull);
<a name="l00344"></a>00344 }
<a name="l00345"></a>00345 <span class="preprocessor">#else</span>
<a name="l00346"></a><a class="code" href="cvmx-mio-defs_8h.html#ab896a249b8f3a931a94962912fd60567">00346</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_CMD (CVMX_ADD_IO_SEG(0x0001180000002058ull))</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_DMA CVMX_MIO_EMM_DMA_FUNC()</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_DMA_FUNC(<span class="keywordtype">void</span>)
<a name="l00351"></a>00351 {
<a name="l00352"></a>00352     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00353"></a>00353         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_DMA not supported on this chip\n&quot;</span>);
<a name="l00354"></a>00354     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000002050ull);
<a name="l00355"></a>00355 }
<a name="l00356"></a>00356 <span class="preprocessor">#else</span>
<a name="l00357"></a><a class="code" href="cvmx-mio-defs_8h.html#a160818374bb177c003cda0a391c067aa">00357</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_DMA (CVMX_ADD_IO_SEG(0x0001180000002050ull))</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_DMA_ADR CVMX_MIO_EMM_DMA_ADR_FUNC()</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_DMA_ADR_FUNC(<span class="keywordtype">void</span>)
<a name="l00362"></a>00362 {
<a name="l00363"></a>00363     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00364"></a>00364         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_DMA_ADR not supported on this chip\n&quot;</span>);
<a name="l00365"></a>00365     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000188ull);
<a name="l00366"></a>00366 }
<a name="l00367"></a>00367 <span class="preprocessor">#else</span>
<a name="l00368"></a><a class="code" href="cvmx-mio-defs_8h.html#a0feb08b06c0cd4f23107246bc3ff4076">00368</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_DMA_ADR (CVMX_ADD_IO_SEG(0x0001180000000188ull))</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_DMA_CFG CVMX_MIO_EMM_DMA_CFG_FUNC()</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_DMA_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00373"></a>00373 {
<a name="l00374"></a>00374     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00375"></a>00375         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_DMA_CFG not supported on this chip\n&quot;</span>);
<a name="l00376"></a>00376     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000180ull);
<a name="l00377"></a>00377 }
<a name="l00378"></a>00378 <span class="preprocessor">#else</span>
<a name="l00379"></a><a class="code" href="cvmx-mio-defs_8h.html#a9a9f0976078b34d6b1456aace8c5d36e">00379</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_DMA_CFG (CVMX_ADD_IO_SEG(0x0001180000000180ull))</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_DMA_FIFO_ADR CVMX_MIO_EMM_DMA_FIFO_ADR_FUNC()</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_DMA_FIFO_ADR_FUNC(<span class="keywordtype">void</span>)
<a name="l00384"></a>00384 {
<a name="l00385"></a>00385     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00386"></a>00386         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_DMA_FIFO_ADR not supported on this chip\n&quot;</span>);
<a name="l00387"></a>00387     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000170ull);
<a name="l00388"></a>00388 }
<a name="l00389"></a>00389 <span class="preprocessor">#else</span>
<a name="l00390"></a><a class="code" href="cvmx-mio-defs_8h.html#ae3a14e83dff5e639a4afe4657920536e">00390</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_DMA_FIFO_ADR (CVMX_ADD_IO_SEG(0x0001180000000170ull))</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_DMA_FIFO_CFG CVMX_MIO_EMM_DMA_FIFO_CFG_FUNC()</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_DMA_FIFO_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00395"></a>00395 {
<a name="l00396"></a>00396     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00397"></a>00397         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_DMA_FIFO_CFG not supported on this chip\n&quot;</span>);
<a name="l00398"></a>00398     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000160ull);
<a name="l00399"></a>00399 }
<a name="l00400"></a>00400 <span class="preprocessor">#else</span>
<a name="l00401"></a><a class="code" href="cvmx-mio-defs_8h.html#aa87c9e2dfc44752edab06aa74b042e2c">00401</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_DMA_FIFO_CFG (CVMX_ADD_IO_SEG(0x0001180000000160ull))</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_DMA_FIFO_CMD CVMX_MIO_EMM_DMA_FIFO_CMD_FUNC()</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_DMA_FIFO_CMD_FUNC(<span class="keywordtype">void</span>)
<a name="l00406"></a>00406 {
<a name="l00407"></a>00407     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00408"></a>00408         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_DMA_FIFO_CMD not supported on this chip\n&quot;</span>);
<a name="l00409"></a>00409     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000178ull);
<a name="l00410"></a>00410 }
<a name="l00411"></a>00411 <span class="preprocessor">#else</span>
<a name="l00412"></a><a class="code" href="cvmx-mio-defs_8h.html#a7ce60073664e193304dbe1d2ee9fcf20">00412</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_DMA_FIFO_CMD (CVMX_ADD_IO_SEG(0x0001180000000178ull))</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_DMA_INT CVMX_MIO_EMM_DMA_INT_FUNC()</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_DMA_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00417"></a>00417 {
<a name="l00418"></a>00418     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00419"></a>00419         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_DMA_INT not supported on this chip\n&quot;</span>);
<a name="l00420"></a>00420     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000190ull);
<a name="l00421"></a>00421 }
<a name="l00422"></a>00422 <span class="preprocessor">#else</span>
<a name="l00423"></a><a class="code" href="cvmx-mio-defs_8h.html#a8d1a78bb037e8115e1e2c263802d2951">00423</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_DMA_INT (CVMX_ADD_IO_SEG(0x0001180000000190ull))</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00425"></a>00425 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00426"></a>00426 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_DMA_INT_W1S CVMX_MIO_EMM_DMA_INT_W1S_FUNC()</span>
<a name="l00427"></a>00427 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_DMA_INT_W1S_FUNC(<span class="keywordtype">void</span>)
<a name="l00428"></a>00428 {
<a name="l00429"></a>00429     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00430"></a>00430         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_DMA_INT_W1S not supported on this chip\n&quot;</span>);
<a name="l00431"></a>00431     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000198ull);
<a name="l00432"></a>00432 }
<a name="l00433"></a>00433 <span class="preprocessor">#else</span>
<a name="l00434"></a><a class="code" href="cvmx-mio-defs_8h.html#acbbb8624235be841f047a68eb6e33642">00434</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_DMA_INT_W1S (CVMX_ADD_IO_SEG(0x0001180000000198ull))</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00437"></a>00437 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_INT CVMX_MIO_EMM_INT_FUNC()</span>
<a name="l00438"></a>00438 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00439"></a>00439 {
<a name="l00440"></a>00440     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00441"></a>00441         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_INT not supported on this chip\n&quot;</span>);
<a name="l00442"></a>00442     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000002078ull);
<a name="l00443"></a>00443 }
<a name="l00444"></a>00444 <span class="preprocessor">#else</span>
<a name="l00445"></a><a class="code" href="cvmx-mio-defs_8h.html#a4ff07615f2dd95768918cf186d97653c">00445</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_INT (CVMX_ADD_IO_SEG(0x0001180000002078ull))</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_INT_EN CVMX_MIO_EMM_INT_EN_FUNC()</span>
<a name="l00449"></a>00449 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_INT_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l00450"></a>00450 {
<a name="l00451"></a>00451     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00452"></a>00452         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_INT_EN not supported on this chip\n&quot;</span>);
<a name="l00453"></a>00453     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000002080ull);
<a name="l00454"></a>00454 }
<a name="l00455"></a>00455 <span class="preprocessor">#else</span>
<a name="l00456"></a><a class="code" href="cvmx-mio-defs_8h.html#a8cf99c180dca18b0cedf9008e9418353">00456</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_INT_EN (CVMX_ADD_IO_SEG(0x0001180000002080ull))</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_INT_W1S CVMX_MIO_EMM_INT_W1S_FUNC()</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_INT_W1S_FUNC(<span class="keywordtype">void</span>)
<a name="l00461"></a>00461 {
<a name="l00462"></a>00462     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00463"></a>00463         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_INT_W1S not supported on this chip\n&quot;</span>);
<a name="l00464"></a>00464     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000002080ull);
<a name="l00465"></a>00465 }
<a name="l00466"></a>00466 <span class="preprocessor">#else</span>
<a name="l00467"></a><a class="code" href="cvmx-mio-defs_8h.html#a884cbad1002971f8eb7f0de2a3d034f8">00467</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_INT_W1S (CVMX_ADD_IO_SEG(0x0001180000002080ull))</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a0d3869095360f02f7459167e646f8793">CVMX_MIO_EMM_MODEX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00471"></a>00471 {
<a name="l00472"></a>00472     <span class="keywordflow">if</span> (!(
<a name="l00473"></a>00473           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00474"></a>00474           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00475"></a>00475           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00476"></a>00476           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00477"></a>00477           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00478"></a>00478           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00479"></a>00479           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00480"></a>00480         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_MODEX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00481"></a>00481     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000002008ull) + ((offset) &amp; 3) * 8;
<a name="l00482"></a>00482 }
<a name="l00483"></a>00483 <span class="preprocessor">#else</span>
<a name="l00484"></a><a class="code" href="cvmx-mio-defs_8h.html#a0d3869095360f02f7459167e646f8793">00484</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_MODEX(offset) (CVMX_ADD_IO_SEG(0x0001180000002008ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00487"></a>00487 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_RCA CVMX_MIO_EMM_RCA_FUNC()</span>
<a name="l00488"></a>00488 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_RCA_FUNC(<span class="keywordtype">void</span>)
<a name="l00489"></a>00489 {
<a name="l00490"></a>00490     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00491"></a>00491         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_RCA not supported on this chip\n&quot;</span>);
<a name="l00492"></a>00492     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800000020A0ull);
<a name="l00493"></a>00493 }
<a name="l00494"></a>00494 <span class="preprocessor">#else</span>
<a name="l00495"></a><a class="code" href="cvmx-mio-defs_8h.html#a25350d8881d7b6bc1d49642f80f122d3">00495</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_RCA (CVMX_ADD_IO_SEG(0x00011800000020A0ull))</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_RSP_HI CVMX_MIO_EMM_RSP_HI_FUNC()</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_RSP_HI_FUNC(<span class="keywordtype">void</span>)
<a name="l00500"></a>00500 {
<a name="l00501"></a>00501     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00502"></a>00502         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_RSP_HI not supported on this chip\n&quot;</span>);
<a name="l00503"></a>00503     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000002070ull);
<a name="l00504"></a>00504 }
<a name="l00505"></a>00505 <span class="preprocessor">#else</span>
<a name="l00506"></a><a class="code" href="cvmx-mio-defs_8h.html#a7af50f3c3edf7d9f620d1ef4e26a1ec9">00506</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_RSP_HI (CVMX_ADD_IO_SEG(0x0001180000002070ull))</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_RSP_LO CVMX_MIO_EMM_RSP_LO_FUNC()</span>
<a name="l00510"></a>00510 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_RSP_LO_FUNC(<span class="keywordtype">void</span>)
<a name="l00511"></a>00511 {
<a name="l00512"></a>00512     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00513"></a>00513         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_RSP_LO not supported on this chip\n&quot;</span>);
<a name="l00514"></a>00514     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000002068ull);
<a name="l00515"></a>00515 }
<a name="l00516"></a>00516 <span class="preprocessor">#else</span>
<a name="l00517"></a><a class="code" href="cvmx-mio-defs_8h.html#a8fa3c57f8ef11a32344e9cf90e60c136">00517</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_RSP_LO (CVMX_ADD_IO_SEG(0x0001180000002068ull))</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00520"></a>00520 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_RSP_STS CVMX_MIO_EMM_RSP_STS_FUNC()</span>
<a name="l00521"></a>00521 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_RSP_STS_FUNC(<span class="keywordtype">void</span>)
<a name="l00522"></a>00522 {
<a name="l00523"></a>00523     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00524"></a>00524         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_RSP_STS not supported on this chip\n&quot;</span>);
<a name="l00525"></a>00525     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000002060ull);
<a name="l00526"></a>00526 }
<a name="l00527"></a>00527 <span class="preprocessor">#else</span>
<a name="l00528"></a><a class="code" href="cvmx-mio-defs_8h.html#af8a6fdb579dd84ccac48cba6f99b81ac">00528</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_RSP_STS (CVMX_ADD_IO_SEG(0x0001180000002060ull))</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00531"></a>00531 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_SAMPLE CVMX_MIO_EMM_SAMPLE_FUNC()</span>
<a name="l00532"></a>00532 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_SAMPLE_FUNC(<span class="keywordtype">void</span>)
<a name="l00533"></a>00533 {
<a name="l00534"></a>00534     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00535"></a>00535         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_SAMPLE not supported on this chip\n&quot;</span>);
<a name="l00536"></a>00536     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000002090ull);
<a name="l00537"></a>00537 }
<a name="l00538"></a>00538 <span class="preprocessor">#else</span>
<a name="l00539"></a><a class="code" href="cvmx-mio-defs_8h.html#a3497728563ed9ad8cd21dbb3b19f6171">00539</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_SAMPLE (CVMX_ADD_IO_SEG(0x0001180000002090ull))</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00542"></a>00542 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_STS_MASK CVMX_MIO_EMM_STS_MASK_FUNC()</span>
<a name="l00543"></a>00543 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_STS_MASK_FUNC(<span class="keywordtype">void</span>)
<a name="l00544"></a>00544 {
<a name="l00545"></a>00545     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00546"></a>00546         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_STS_MASK not supported on this chip\n&quot;</span>);
<a name="l00547"></a>00547     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000002098ull);
<a name="l00548"></a>00548 }
<a name="l00549"></a>00549 <span class="preprocessor">#else</span>
<a name="l00550"></a><a class="code" href="cvmx-mio-defs_8h.html#abed7717af3e0bbfe35225a1eed135dc0">00550</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_STS_MASK (CVMX_ADD_IO_SEG(0x0001180000002098ull))</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00553"></a>00553 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_SWITCH CVMX_MIO_EMM_SWITCH_FUNC()</span>
<a name="l00554"></a>00554 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_SWITCH_FUNC(<span class="keywordtype">void</span>)
<a name="l00555"></a>00555 {
<a name="l00556"></a>00556     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00557"></a>00557         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_SWITCH not supported on this chip\n&quot;</span>);
<a name="l00558"></a>00558     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000002048ull);
<a name="l00559"></a>00559 }
<a name="l00560"></a>00560 <span class="preprocessor">#else</span>
<a name="l00561"></a><a class="code" href="cvmx-mio-defs_8h.html#a02fca5c1182dedc55f56788b6f6d996c">00561</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_SWITCH (CVMX_ADD_IO_SEG(0x0001180000002048ull))</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00564"></a>00564 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_WDOG CVMX_MIO_EMM_WDOG_FUNC()</span>
<a name="l00565"></a>00565 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_EMM_WDOG_FUNC(<span class="keywordtype">void</span>)
<a name="l00566"></a>00566 {
<a name="l00567"></a>00567     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00568"></a>00568         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_EMM_WDOG not supported on this chip\n&quot;</span>);
<a name="l00569"></a>00569     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000002088ull);
<a name="l00570"></a>00570 }
<a name="l00571"></a>00571 <span class="preprocessor">#else</span>
<a name="l00572"></a><a class="code" href="cvmx-mio-defs_8h.html#a69b0d610efe5907cc04cb2a46a486f2d">00572</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_EMM_WDOG (CVMX_ADD_IO_SEG(0x0001180000002088ull))</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a529b99f388e4883739cf059179d6b418">CVMX_MIO_FUS_BNK_DATX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00576"></a>00576 {
<a name="l00577"></a>00577     <span class="keywordflow">if</span> (!(
<a name="l00578"></a>00578           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00579"></a>00579           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00580"></a>00580           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00581"></a>00581           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00582"></a>00582           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00583"></a>00583           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00584"></a>00584           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00585"></a>00585           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00586"></a>00586           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00587"></a>00587           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00588"></a>00588           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00589"></a>00589           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00590"></a>00590           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00591"></a>00591           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00592"></a>00592         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_FUS_BNK_DATX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00593"></a>00593     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001520ull) + ((offset) &amp; 3) * 8;
<a name="l00594"></a>00594 }
<a name="l00595"></a>00595 <span class="preprocessor">#else</span>
<a name="l00596"></a><a class="code" href="cvmx-mio-defs_8h.html#a529b99f388e4883739cf059179d6b418">00596</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_BNK_DATX(offset) (CVMX_ADD_IO_SEG(0x0001180000001520ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00597"></a>00597 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00598"></a><a class="code" href="cvmx-mio-defs_8h.html#a297d5e44eeb0b5d63ce82a6cd2c4944c">00598</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_DAT0 (CVMX_ADD_IO_SEG(0x0001180000001400ull))</span>
<a name="l00599"></a><a class="code" href="cvmx-mio-defs_8h.html#aea1b7c030d7f89a9f514309404352f5d">00599</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_DAT1 (CVMX_ADD_IO_SEG(0x0001180000001408ull))</span>
<a name="l00600"></a><a class="code" href="cvmx-mio-defs_8h.html#a9ba2c930ac66ee146858866a8527501e">00600</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_DAT2 (CVMX_ADD_IO_SEG(0x0001180000001410ull))</span>
<a name="l00601"></a><a class="code" href="cvmx-mio-defs_8h.html#a0814dcc651386d1f0228b75a76e77329">00601</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_DAT3 (CVMX_ADD_IO_SEG(0x0001180000001418ull))</span>
<a name="l00602"></a>00602 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00603"></a>00603 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_DAT4 CVMX_MIO_FUS_DAT4_FUNC()</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_FUS_DAT4_FUNC(<span class="keywordtype">void</span>)
<a name="l00605"></a>00605 {
<a name="l00606"></a>00606     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00607"></a>00607         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_FUS_DAT4 not supported on this chip\n&quot;</span>);
<a name="l00608"></a>00608     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001420ull);
<a name="l00609"></a>00609 }
<a name="l00610"></a>00610 <span class="preprocessor">#else</span>
<a name="l00611"></a><a class="code" href="cvmx-mio-defs_8h.html#a8f1ff009a074c1e3b9d807377defbb9b">00611</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_DAT4 (CVMX_ADD_IO_SEG(0x0001180000001420ull))</span>
<a name="l00612"></a>00612 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00613"></a>00613 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00614"></a>00614 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_EMA CVMX_MIO_FUS_EMA_FUNC()</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_FUS_EMA_FUNC(<span class="keywordtype">void</span>)
<a name="l00616"></a>00616 {
<a name="l00617"></a>00617     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00618"></a>00618         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_FUS_EMA not supported on this chip\n&quot;</span>);
<a name="l00619"></a>00619     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001550ull);
<a name="l00620"></a>00620 }
<a name="l00621"></a>00621 <span class="preprocessor">#else</span>
<a name="l00622"></a><a class="code" href="cvmx-mio-defs_8h.html#adb58341cfd0991f5824e26f3bb6a3e04">00622</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_EMA (CVMX_ADD_IO_SEG(0x0001180000001550ull))</span>
<a name="l00623"></a>00623 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00624"></a>00624 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00625"></a>00625 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_INT CVMX_MIO_FUS_INT_FUNC()</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_FUS_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00627"></a>00627 {
<a name="l00628"></a>00628     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00629"></a>00629         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_FUS_INT not supported on this chip\n&quot;</span>);
<a name="l00630"></a>00630     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001548ull);
<a name="l00631"></a>00631 }
<a name="l00632"></a>00632 <span class="preprocessor">#else</span>
<a name="l00633"></a><a class="code" href="cvmx-mio-defs_8h.html#aaced945cacca667297edfd34299a373a">00633</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_INT (CVMX_ADD_IO_SEG(0x0001180000001548ull))</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00635"></a>00635 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00636"></a>00636 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_PDF CVMX_MIO_FUS_PDF_FUNC()</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a3123dffc902075229e6cc6057907ac50">CVMX_MIO_FUS_PDF_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00638"></a>00638 {
<a name="l00639"></a>00639     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00640"></a>00640         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00641"></a>00641         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00642"></a>00642         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00643"></a>00643         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00644"></a>00644             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00645"></a>00645                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001428ull);
<a name="l00646"></a>00646             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00647"></a>00647                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001428ull);
<a name="l00648"></a>00648             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001428ull);
<a name="l00649"></a>00649             <span class="keywordflow">break</span>;
<a name="l00650"></a>00650         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00651"></a>00651         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00652"></a>00652         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00653"></a>00653         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00654"></a>00654         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00655"></a>00655         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00656"></a>00656         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00657"></a>00657         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00658"></a>00658         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00659"></a>00659             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001420ull);
<a name="l00660"></a>00660             <span class="keywordflow">break</span>;
<a name="l00661"></a>00661     }
<a name="l00662"></a>00662     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_FUS_PDF not supported on this chip\n&quot;</span>);
<a name="l00663"></a>00663     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001428ull);
<a name="l00664"></a>00664 }
<a name="l00665"></a>00665 <span class="preprocessor">#else</span>
<a name="l00666"></a><a class="code" href="cvmx-mio-defs_8h.html#a3a4d4ba23be564548137d1b185452e24">00666</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_PDF CVMX_MIO_FUS_PDF_FUNC()</span>
<a name="l00667"></a><a class="code" href="cvmx-mio-defs_8h.html#a3123dffc902075229e6cc6057907ac50">00667</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a3123dffc902075229e6cc6057907ac50">CVMX_MIO_FUS_PDF_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00668"></a>00668 {
<a name="l00669"></a>00669     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00670"></a>00670         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00671"></a>00671         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00672"></a>00672         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00673"></a>00673         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00674"></a>00674             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00675"></a>00675                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001428ull);
<a name="l00676"></a>00676             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00677"></a>00677                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001428ull);
<a name="l00678"></a>00678             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001428ull);
<a name="l00679"></a>00679         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00680"></a>00680         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00681"></a>00681         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00682"></a>00682         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00683"></a>00683         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00684"></a>00684         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00685"></a>00685         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00686"></a>00686         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00687"></a>00687         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00688"></a>00688             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001420ull);
<a name="l00689"></a>00689     }
<a name="l00690"></a>00690     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001428ull);
<a name="l00691"></a>00691 }
<a name="l00692"></a>00692 <span class="preprocessor">#endif</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_PLL CVMX_MIO_FUS_PLL_FUNC()</span>
<a name="l00695"></a>00695 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_FUS_PLL_FUNC(<span class="keywordtype">void</span>)
<a name="l00696"></a>00696 {
<a name="l00697"></a>00697     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00698"></a>00698         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_FUS_PLL not supported on this chip\n&quot;</span>);
<a name="l00699"></a>00699     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001580ull);
<a name="l00700"></a>00700 }
<a name="l00701"></a>00701 <span class="preprocessor">#else</span>
<a name="l00702"></a><a class="code" href="cvmx-mio-defs_8h.html#a2dba0a6c0ff61f18edfcd36fa7a198f7">00702</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_PLL (CVMX_ADD_IO_SEG(0x0001180000001580ull))</span>
<a name="l00703"></a>00703 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00704"></a><a class="code" href="cvmx-mio-defs_8h.html#af0ab9393be05521f7f2721941d4418ea">00704</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_PROG (CVMX_ADD_IO_SEG(0x0001180000001510ull))</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_PROG_TIMES CVMX_MIO_FUS_PROG_TIMES_FUNC()</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_FUS_PROG_TIMES_FUNC(<span class="keywordtype">void</span>)
<a name="l00708"></a>00708 {
<a name="l00709"></a>00709     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00710"></a>00710         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_FUS_PROG_TIMES not supported on this chip\n&quot;</span>);
<a name="l00711"></a>00711     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001518ull);
<a name="l00712"></a>00712 }
<a name="l00713"></a>00713 <span class="preprocessor">#else</span>
<a name="l00714"></a><a class="code" href="cvmx-mio-defs_8h.html#a20ed409be97a5e44dfd08634c7a076b8">00714</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_PROG_TIMES (CVMX_ADD_IO_SEG(0x0001180000001518ull))</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00716"></a><a class="code" href="cvmx-mio-defs_8h.html#ae4bb0340f523be717694f169d498c0c8">00716</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_RCMD (CVMX_ADD_IO_SEG(0x0001180000001500ull))</span>
<a name="l00717"></a>00717 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_READ_TIMES CVMX_MIO_FUS_READ_TIMES_FUNC()</span>
<a name="l00719"></a>00719 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_FUS_READ_TIMES_FUNC(<span class="keywordtype">void</span>)
<a name="l00720"></a>00720 {
<a name="l00721"></a>00721     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00722"></a>00722         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_FUS_READ_TIMES not supported on this chip\n&quot;</span>);
<a name="l00723"></a>00723     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001570ull);
<a name="l00724"></a>00724 }
<a name="l00725"></a>00725 <span class="preprocessor">#else</span>
<a name="l00726"></a><a class="code" href="cvmx-mio-defs_8h.html#a2569fccfdf9a6086a412e615d9936e4d">00726</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_READ_TIMES (CVMX_ADD_IO_SEG(0x0001180000001570ull))</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_REPAIR_RES0 CVMX_MIO_FUS_REPAIR_RES0_FUNC()</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_FUS_REPAIR_RES0_FUNC(<span class="keywordtype">void</span>)
<a name="l00731"></a>00731 {
<a name="l00732"></a>00732     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00733"></a>00733         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_FUS_REPAIR_RES0 not supported on this chip\n&quot;</span>);
<a name="l00734"></a>00734     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001558ull);
<a name="l00735"></a>00735 }
<a name="l00736"></a>00736 <span class="preprocessor">#else</span>
<a name="l00737"></a><a class="code" href="cvmx-mio-defs_8h.html#acdbb7d8790cf1a849b16a3faa7181e7f">00737</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_REPAIR_RES0 (CVMX_ADD_IO_SEG(0x0001180000001558ull))</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00739"></a>00739 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00740"></a>00740 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_REPAIR_RES1 CVMX_MIO_FUS_REPAIR_RES1_FUNC()</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_FUS_REPAIR_RES1_FUNC(<span class="keywordtype">void</span>)
<a name="l00742"></a>00742 {
<a name="l00743"></a>00743     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00744"></a>00744         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_FUS_REPAIR_RES1 not supported on this chip\n&quot;</span>);
<a name="l00745"></a>00745     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001560ull);
<a name="l00746"></a>00746 }
<a name="l00747"></a>00747 <span class="preprocessor">#else</span>
<a name="l00748"></a><a class="code" href="cvmx-mio-defs_8h.html#a8c6b15d3550286f59700cd6462f7a377">00748</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_REPAIR_RES1 (CVMX_ADD_IO_SEG(0x0001180000001560ull))</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00750"></a>00750 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00751"></a>00751 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_REPAIR_RES2 CVMX_MIO_FUS_REPAIR_RES2_FUNC()</span>
<a name="l00752"></a>00752 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_FUS_REPAIR_RES2_FUNC(<span class="keywordtype">void</span>)
<a name="l00753"></a>00753 {
<a name="l00754"></a>00754     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00755"></a>00755         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_FUS_REPAIR_RES2 not supported on this chip\n&quot;</span>);
<a name="l00756"></a>00756     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001568ull);
<a name="l00757"></a>00757 }
<a name="l00758"></a>00758 <span class="preprocessor">#else</span>
<a name="l00759"></a><a class="code" href="cvmx-mio-defs_8h.html#af7f5d6fa0e621fa1d5201ffa8396acff">00759</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_REPAIR_RES2 (CVMX_ADD_IO_SEG(0x0001180000001568ull))</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00761"></a>00761 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00762"></a>00762 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a42e8c067268e29ee9a51e2abfdd9b1c7">CVMX_MIO_FUS_RPR_DATX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00763"></a>00763 {
<a name="l00764"></a>00764     <span class="keywordflow">if</span> (!(
<a name="l00765"></a>00765           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00766"></a>00766           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00767"></a>00767           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00768"></a>00768           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00769"></a>00769           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00770"></a>00770         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_FUS_RPR_DATX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00771"></a>00771     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001530ull) + ((offset) &amp; 1) * 8;
<a name="l00772"></a>00772 }
<a name="l00773"></a>00773 <span class="preprocessor">#else</span>
<a name="l00774"></a><a class="code" href="cvmx-mio-defs_8h.html#a42e8c067268e29ee9a51e2abfdd9b1c7">00774</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_RPR_DATX(offset) (CVMX_ADD_IO_SEG(0x0001180000001530ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00775"></a>00775 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00776"></a>00776 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00777"></a>00777 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_SOFT_REPAIR CVMX_MIO_FUS_SOFT_REPAIR_FUNC()</span>
<a name="l00778"></a>00778 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_FUS_SOFT_REPAIR_FUNC(<span class="keywordtype">void</span>)
<a name="l00779"></a>00779 {
<a name="l00780"></a>00780     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00781"></a>00781         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_FUS_SOFT_REPAIR not supported on this chip\n&quot;</span>);
<a name="l00782"></a>00782     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001540ull);
<a name="l00783"></a>00783 }
<a name="l00784"></a>00784 <span class="preprocessor">#else</span>
<a name="l00785"></a><a class="code" href="cvmx-mio-defs_8h.html#a7f9f08dcc32f8fbb03f270283f17af35">00785</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_SOFT_REPAIR (CVMX_ADD_IO_SEG(0x0001180000001540ull))</span>
<a name="l00786"></a>00786 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00787"></a><a class="code" href="cvmx-mio-defs_8h.html#aef11cdfb71f29e1a143eb97b6c530265">00787</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_SPR_REPAIR_RES (CVMX_ADD_IO_SEG(0x0001180000001548ull))</span>
<a name="l00788"></a><a class="code" href="cvmx-mio-defs_8h.html#ae5d48aed48c9de6138aa582c4643e660">00788</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_SPR_REPAIR_SUM (CVMX_ADD_IO_SEG(0x0001180000001540ull))</span>
<a name="l00789"></a>00789 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00790"></a>00790 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_TGG CVMX_MIO_FUS_TGG_FUNC()</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a06c03208f2e7a486f929d7f1fff45042">CVMX_MIO_FUS_TGG_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00792"></a>00792 {
<a name="l00793"></a>00793     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00794"></a>00794         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00795"></a>00795         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00796"></a>00796         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00797"></a>00797         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00798"></a>00798             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00799"></a>00799                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001430ull);
<a name="l00800"></a>00800             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00801"></a>00801                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001430ull);
<a name="l00802"></a>00802             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001430ull);
<a name="l00803"></a>00803             <span class="keywordflow">break</span>;
<a name="l00804"></a>00804         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00805"></a>00805         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00806"></a>00806         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00807"></a>00807             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001428ull);
<a name="l00808"></a>00808             <span class="keywordflow">break</span>;
<a name="l00809"></a>00809     }
<a name="l00810"></a>00810     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_FUS_TGG not supported on this chip\n&quot;</span>);
<a name="l00811"></a>00811     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001430ull);
<a name="l00812"></a>00812 }
<a name="l00813"></a>00813 <span class="preprocessor">#else</span>
<a name="l00814"></a><a class="code" href="cvmx-mio-defs_8h.html#acdbab1a19ef5cae03393976907a4fcc0">00814</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_TGG CVMX_MIO_FUS_TGG_FUNC()</span>
<a name="l00815"></a><a class="code" href="cvmx-mio-defs_8h.html#a06c03208f2e7a486f929d7f1fff45042">00815</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a06c03208f2e7a486f929d7f1fff45042">CVMX_MIO_FUS_TGG_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00816"></a>00816 {
<a name="l00817"></a>00817     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00818"></a>00818         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00819"></a>00819         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00820"></a>00820         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00821"></a>00821         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00822"></a>00822             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00823"></a>00823                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001430ull);
<a name="l00824"></a>00824             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00825"></a>00825                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001430ull);
<a name="l00826"></a>00826             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001430ull);
<a name="l00827"></a>00827         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00828"></a>00828         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00829"></a>00829         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00830"></a>00830             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001428ull);
<a name="l00831"></a>00831     }
<a name="l00832"></a>00832     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001430ull);
<a name="l00833"></a>00833 }
<a name="l00834"></a>00834 <span class="preprocessor">#endif</span>
<a name="l00835"></a>00835 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_UNLOCK CVMX_MIO_FUS_UNLOCK_FUNC()</span>
<a name="l00837"></a>00837 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_FUS_UNLOCK_FUNC(<span class="keywordtype">void</span>)
<a name="l00838"></a>00838 {
<a name="l00839"></a>00839     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>)))
<a name="l00840"></a>00840         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_FUS_UNLOCK not supported on this chip\n&quot;</span>);
<a name="l00841"></a>00841     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001578ull);
<a name="l00842"></a>00842 }
<a name="l00843"></a>00843 <span class="preprocessor">#else</span>
<a name="l00844"></a><a class="code" href="cvmx-mio-defs_8h.html#a710a56484f40d99fe948d5750beedb6e">00844</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_UNLOCK (CVMX_ADD_IO_SEG(0x0001180000001578ull))</span>
<a name="l00845"></a>00845 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00846"></a><a class="code" href="cvmx-mio-defs_8h.html#ae0d42da6600d2d3825e0f09c2e7a71e2">00846</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_FUS_WADR (CVMX_ADD_IO_SEG(0x0001180000001508ull))</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00848"></a>00848 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_GPIO_COMP CVMX_MIO_GPIO_COMP_FUNC()</span>
<a name="l00849"></a>00849 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_GPIO_COMP_FUNC(<span class="keywordtype">void</span>)
<a name="l00850"></a>00850 {
<a name="l00851"></a>00851     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00852"></a>00852         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_GPIO_COMP not supported on this chip\n&quot;</span>);
<a name="l00853"></a>00853     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800000000C8ull);
<a name="l00854"></a>00854 }
<a name="l00855"></a>00855 <span class="preprocessor">#else</span>
<a name="l00856"></a><a class="code" href="cvmx-mio-defs_8h.html#a26ef1c3ad0568e8a7d27ccc85d234561">00856</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_GPIO_COMP (CVMX_ADD_IO_SEG(0x00011800000000C8ull))</span>
<a name="l00857"></a>00857 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00858"></a>00858 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00859"></a>00859 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_NDF_DMA_CFG CVMX_MIO_NDF_DMA_CFG_FUNC()</span>
<a name="l00860"></a>00860 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_NDF_DMA_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00861"></a>00861 {
<a name="l00862"></a>00862     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00863"></a>00863         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_NDF_DMA_CFG not supported on this chip\n&quot;</span>);
<a name="l00864"></a>00864     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000168ull);
<a name="l00865"></a>00865 }
<a name="l00866"></a>00866 <span class="preprocessor">#else</span>
<a name="l00867"></a><a class="code" href="cvmx-mio-defs_8h.html#a6eda530483cea9501a289c41cb31e22f">00867</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_NDF_DMA_CFG (CVMX_ADD_IO_SEG(0x0001180000000168ull))</span>
<a name="l00868"></a>00868 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00869"></a>00869 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00870"></a>00870 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_NDF_DMA_INT CVMX_MIO_NDF_DMA_INT_FUNC()</span>
<a name="l00871"></a>00871 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_NDF_DMA_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00872"></a>00872 {
<a name="l00873"></a>00873     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00874"></a>00874         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_NDF_DMA_INT not supported on this chip\n&quot;</span>);
<a name="l00875"></a>00875     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000170ull);
<a name="l00876"></a>00876 }
<a name="l00877"></a>00877 <span class="preprocessor">#else</span>
<a name="l00878"></a><a class="code" href="cvmx-mio-defs_8h.html#a50e0c28a8974c242938249da6f7ebad1">00878</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_NDF_DMA_INT (CVMX_ADD_IO_SEG(0x0001180000000170ull))</span>
<a name="l00879"></a>00879 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00880"></a>00880 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00881"></a>00881 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_NDF_DMA_INT_EN CVMX_MIO_NDF_DMA_INT_EN_FUNC()</span>
<a name="l00882"></a>00882 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_NDF_DMA_INT_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l00883"></a>00883 {
<a name="l00884"></a>00884     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00885"></a>00885         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_NDF_DMA_INT_EN not supported on this chip\n&quot;</span>);
<a name="l00886"></a>00886     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000178ull);
<a name="l00887"></a>00887 }
<a name="l00888"></a>00888 <span class="preprocessor">#else</span>
<a name="l00889"></a><a class="code" href="cvmx-mio-defs_8h.html#a7af09756831d112d9f6d5c098d88e1dd">00889</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_NDF_DMA_INT_EN (CVMX_ADD_IO_SEG(0x0001180000000178ull))</span>
<a name="l00890"></a>00890 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00891"></a>00891 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00892"></a>00892 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PLL_CTL CVMX_MIO_PLL_CTL_FUNC()</span>
<a name="l00893"></a>00893 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PLL_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00894"></a>00894 {
<a name="l00895"></a>00895     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>)))
<a name="l00896"></a>00896         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PLL_CTL not supported on this chip\n&quot;</span>);
<a name="l00897"></a>00897     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001448ull);
<a name="l00898"></a>00898 }
<a name="l00899"></a>00899 <span class="preprocessor">#else</span>
<a name="l00900"></a><a class="code" href="cvmx-mio-defs_8h.html#abb574d3184919706be9751fabb3ae55b">00900</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PLL_CTL (CVMX_ADD_IO_SEG(0x0001180000001448ull))</span>
<a name="l00901"></a>00901 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00902"></a>00902 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00903"></a>00903 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PLL_SETTING CVMX_MIO_PLL_SETTING_FUNC()</span>
<a name="l00904"></a>00904 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PLL_SETTING_FUNC(<span class="keywordtype">void</span>)
<a name="l00905"></a>00905 {
<a name="l00906"></a>00906     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>)))
<a name="l00907"></a>00907         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PLL_SETTING not supported on this chip\n&quot;</span>);
<a name="l00908"></a>00908     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001440ull);
<a name="l00909"></a>00909 }
<a name="l00910"></a>00910 <span class="preprocessor">#else</span>
<a name="l00911"></a><a class="code" href="cvmx-mio-defs_8h.html#a5169bb9f56fb52169099868b4f38c26c">00911</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PLL_SETTING (CVMX_ADD_IO_SEG(0x0001180000001440ull))</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00913"></a>00913 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00914"></a>00914 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_CKOUT_HI_INCR CVMX_MIO_PTP_CKOUT_HI_INCR_FUNC()</span>
<a name="l00915"></a>00915 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_CKOUT_HI_INCR_FUNC(<span class="keywordtype">void</span>)
<a name="l00916"></a>00916 {
<a name="l00917"></a>00917     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00918"></a>00918         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_CKOUT_HI_INCR not supported on this chip\n&quot;</span>);
<a name="l00919"></a>00919     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F40ull);
<a name="l00920"></a>00920 }
<a name="l00921"></a>00921 <span class="preprocessor">#else</span>
<a name="l00922"></a><a class="code" href="cvmx-mio-defs_8h.html#accff48474ab12129a3c1f0486392340d">00922</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_CKOUT_HI_INCR (CVMX_ADD_IO_SEG(0x0001070000000F40ull))</span>
<a name="l00923"></a>00923 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00924"></a>00924 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00925"></a>00925 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_CKOUT_LO_INCR CVMX_MIO_PTP_CKOUT_LO_INCR_FUNC()</span>
<a name="l00926"></a>00926 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_CKOUT_LO_INCR_FUNC(<span class="keywordtype">void</span>)
<a name="l00927"></a>00927 {
<a name="l00928"></a>00928     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00929"></a>00929         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_CKOUT_LO_INCR not supported on this chip\n&quot;</span>);
<a name="l00930"></a>00930     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F48ull);
<a name="l00931"></a>00931 }
<a name="l00932"></a>00932 <span class="preprocessor">#else</span>
<a name="l00933"></a><a class="code" href="cvmx-mio-defs_8h.html#a22f422793d985331fa70292809cd9c4b">00933</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_CKOUT_LO_INCR (CVMX_ADD_IO_SEG(0x0001070000000F48ull))</span>
<a name="l00934"></a>00934 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00935"></a>00935 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00936"></a>00936 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_CKOUT_THRESH_HI CVMX_MIO_PTP_CKOUT_THRESH_HI_FUNC()</span>
<a name="l00937"></a>00937 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_CKOUT_THRESH_HI_FUNC(<span class="keywordtype">void</span>)
<a name="l00938"></a>00938 {
<a name="l00939"></a>00939     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00940"></a>00940         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_CKOUT_THRESH_HI not supported on this chip\n&quot;</span>);
<a name="l00941"></a>00941     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F38ull);
<a name="l00942"></a>00942 }
<a name="l00943"></a>00943 <span class="preprocessor">#else</span>
<a name="l00944"></a><a class="code" href="cvmx-mio-defs_8h.html#ab0b589a763d552668fa43b3fcc0993ab">00944</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_CKOUT_THRESH_HI (CVMX_ADD_IO_SEG(0x0001070000000F38ull))</span>
<a name="l00945"></a>00945 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_CKOUT_THRESH_LO CVMX_MIO_PTP_CKOUT_THRESH_LO_FUNC()</span>
<a name="l00948"></a>00948 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_CKOUT_THRESH_LO_FUNC(<span class="keywordtype">void</span>)
<a name="l00949"></a>00949 {
<a name="l00950"></a>00950     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00951"></a>00951         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_CKOUT_THRESH_LO not supported on this chip\n&quot;</span>);
<a name="l00952"></a>00952     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F30ull);
<a name="l00953"></a>00953 }
<a name="l00954"></a>00954 <span class="preprocessor">#else</span>
<a name="l00955"></a><a class="code" href="cvmx-mio-defs_8h.html#ae05af5d6efb3d4d45c314151b8e8b1a2">00955</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_CKOUT_THRESH_LO (CVMX_ADD_IO_SEG(0x0001070000000F30ull))</span>
<a name="l00956"></a>00956 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00958"></a>00958 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_CLOCK_CFG CVMX_MIO_PTP_CLOCK_CFG_FUNC()</span>
<a name="l00959"></a>00959 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_CLOCK_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00960"></a>00960 {
<a name="l00961"></a>00961     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00962"></a>00962         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_CLOCK_CFG not supported on this chip\n&quot;</span>);
<a name="l00963"></a>00963     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F00ull);
<a name="l00964"></a>00964 }
<a name="l00965"></a>00965 <span class="preprocessor">#else</span>
<a name="l00966"></a><a class="code" href="cvmx-mio-defs_8h.html#ad729e6408e33397db55df58376f246ae">00966</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_CLOCK_CFG (CVMX_ADD_IO_SEG(0x0001070000000F00ull))</span>
<a name="l00967"></a>00967 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00969"></a>00969 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_CLOCK_COMP CVMX_MIO_PTP_CLOCK_COMP_FUNC()</span>
<a name="l00970"></a>00970 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_CLOCK_COMP_FUNC(<span class="keywordtype">void</span>)
<a name="l00971"></a>00971 {
<a name="l00972"></a>00972     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00973"></a>00973         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_CLOCK_COMP not supported on this chip\n&quot;</span>);
<a name="l00974"></a>00974     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F18ull);
<a name="l00975"></a>00975 }
<a name="l00976"></a>00976 <span class="preprocessor">#else</span>
<a name="l00977"></a><a class="code" href="cvmx-mio-defs_8h.html#a0d4baaba111601dddffb05e0021a061a">00977</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_CLOCK_COMP (CVMX_ADD_IO_SEG(0x0001070000000F18ull))</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00980"></a>00980 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_CLOCK_HI CVMX_MIO_PTP_CLOCK_HI_FUNC()</span>
<a name="l00981"></a>00981 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_CLOCK_HI_FUNC(<span class="keywordtype">void</span>)
<a name="l00982"></a>00982 {
<a name="l00983"></a>00983     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00984"></a>00984         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_CLOCK_HI not supported on this chip\n&quot;</span>);
<a name="l00985"></a>00985     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F10ull);
<a name="l00986"></a>00986 }
<a name="l00987"></a>00987 <span class="preprocessor">#else</span>
<a name="l00988"></a><a class="code" href="cvmx-mio-defs_8h.html#aa50e29ca9b9fe2b72e5eba4883a439f8">00988</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_CLOCK_HI (CVMX_ADD_IO_SEG(0x0001070000000F10ull))</span>
<a name="l00989"></a>00989 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00990"></a>00990 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_CLOCK_LO CVMX_MIO_PTP_CLOCK_LO_FUNC()</span>
<a name="l00992"></a>00992 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_CLOCK_LO_FUNC(<span class="keywordtype">void</span>)
<a name="l00993"></a>00993 {
<a name="l00994"></a>00994     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00995"></a>00995         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_CLOCK_LO not supported on this chip\n&quot;</span>);
<a name="l00996"></a>00996     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F08ull);
<a name="l00997"></a>00997 }
<a name="l00998"></a>00998 <span class="preprocessor">#else</span>
<a name="l00999"></a><a class="code" href="cvmx-mio-defs_8h.html#a6f99bae24a7ac5807c161ecb8ab05661">00999</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_CLOCK_LO (CVMX_ADD_IO_SEG(0x0001070000000F08ull))</span>
<a name="l01000"></a>01000 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_DPLL_ERR_INT CVMX_MIO_PTP_DPLL_ERR_INT_FUNC()</span>
<a name="l01003"></a>01003 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_DPLL_ERR_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l01004"></a>01004 {
<a name="l01005"></a>01005     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l01006"></a>01006         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_DPLL_ERR_INT not supported on this chip\n&quot;</span>);
<a name="l01007"></a>01007     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F90ull);
<a name="l01008"></a>01008 }
<a name="l01009"></a>01009 <span class="preprocessor">#else</span>
<a name="l01010"></a><a class="code" href="cvmx-mio-defs_8h.html#a54b50ecf2b9ff91d564d449caf98f60e">01010</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_DPLL_ERR_INT (CVMX_ADD_IO_SEG(0x0001070000000F90ull))</span>
<a name="l01011"></a>01011 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01012"></a>01012 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_DPLL_ERR_THRESH CVMX_MIO_PTP_DPLL_ERR_THRESH_FUNC()</span>
<a name="l01014"></a>01014 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_DPLL_ERR_THRESH_FUNC(<span class="keywordtype">void</span>)
<a name="l01015"></a>01015 {
<a name="l01016"></a>01016     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l01017"></a>01017         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_DPLL_ERR_THRESH not supported on this chip\n&quot;</span>);
<a name="l01018"></a>01018     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F88ull);
<a name="l01019"></a>01019 }
<a name="l01020"></a>01020 <span class="preprocessor">#else</span>
<a name="l01021"></a><a class="code" href="cvmx-mio-defs_8h.html#a49ccd57c362bd0fa4ba27c1bea7f2b93">01021</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_DPLL_ERR_THRESH (CVMX_ADD_IO_SEG(0x0001070000000F88ull))</span>
<a name="l01022"></a>01022 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01023"></a>01023 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01024"></a>01024 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_DPLL_INCR CVMX_MIO_PTP_DPLL_INCR_FUNC()</span>
<a name="l01025"></a>01025 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_DPLL_INCR_FUNC(<span class="keywordtype">void</span>)
<a name="l01026"></a>01026 {
<a name="l01027"></a>01027     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l01028"></a>01028         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_DPLL_INCR not supported on this chip\n&quot;</span>);
<a name="l01029"></a>01029     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F80ull);
<a name="l01030"></a>01030 }
<a name="l01031"></a>01031 <span class="preprocessor">#else</span>
<a name="l01032"></a><a class="code" href="cvmx-mio-defs_8h.html#aa8cd4c82564baff9096bb2dbb344190f">01032</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_DPLL_INCR (CVMX_ADD_IO_SEG(0x0001070000000F80ull))</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01034"></a>01034 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01035"></a>01035 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_EVT_CNT CVMX_MIO_PTP_EVT_CNT_FUNC()</span>
<a name="l01036"></a>01036 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_EVT_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l01037"></a>01037 {
<a name="l01038"></a>01038     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l01039"></a>01039         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_EVT_CNT not supported on this chip\n&quot;</span>);
<a name="l01040"></a>01040     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F28ull);
<a name="l01041"></a>01041 }
<a name="l01042"></a>01042 <span class="preprocessor">#else</span>
<a name="l01043"></a><a class="code" href="cvmx-mio-defs_8h.html#a0216a28e10f52fdc5a4868c6b69a682f">01043</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_EVT_CNT (CVMX_ADD_IO_SEG(0x0001070000000F28ull))</span>
<a name="l01044"></a>01044 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01045"></a>01045 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01046"></a>01046 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_EVT_INT CVMX_MIO_PTP_EVT_INT_FUNC()</span>
<a name="l01047"></a>01047 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_EVT_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l01048"></a>01048 {
<a name="l01049"></a>01049     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l01050"></a>01050         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_EVT_INT not supported on this chip\n&quot;</span>);
<a name="l01051"></a>01051     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F70ull);
<a name="l01052"></a>01052 }
<a name="l01053"></a>01053 <span class="preprocessor">#else</span>
<a name="l01054"></a><a class="code" href="cvmx-mio-defs_8h.html#a267c8dc863ccdbe5bda40e7eb8d36f65">01054</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_EVT_INT (CVMX_ADD_IO_SEG(0x0001070000000F70ull))</span>
<a name="l01055"></a>01055 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01056"></a>01056 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01057"></a>01057 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_PHY_1PPS_IN CVMX_MIO_PTP_PHY_1PPS_IN_FUNC()</span>
<a name="l01058"></a>01058 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_PHY_1PPS_IN_FUNC(<span class="keywordtype">void</span>)
<a name="l01059"></a>01059 {
<a name="l01060"></a>01060     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01061"></a>01061         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_PHY_1PPS_IN not supported on this chip\n&quot;</span>);
<a name="l01062"></a>01062     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F70ull);
<a name="l01063"></a>01063 }
<a name="l01064"></a>01064 <span class="preprocessor">#else</span>
<a name="l01065"></a><a class="code" href="cvmx-mio-defs_8h.html#aa11bbb303645e399f16ef89b158fddbb">01065</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_PHY_1PPS_IN (CVMX_ADD_IO_SEG(0x0001070000000F70ull))</span>
<a name="l01066"></a>01066 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01067"></a>01067 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01068"></a>01068 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_PPS_HI_INCR CVMX_MIO_PTP_PPS_HI_INCR_FUNC()</span>
<a name="l01069"></a>01069 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_PPS_HI_INCR_FUNC(<span class="keywordtype">void</span>)
<a name="l01070"></a>01070 {
<a name="l01071"></a>01071     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l01072"></a>01072         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_PPS_HI_INCR not supported on this chip\n&quot;</span>);
<a name="l01073"></a>01073     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F60ull);
<a name="l01074"></a>01074 }
<a name="l01075"></a>01075 <span class="preprocessor">#else</span>
<a name="l01076"></a><a class="code" href="cvmx-mio-defs_8h.html#a7a612e969265f394b9b2b8dca6746d0a">01076</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_PPS_HI_INCR (CVMX_ADD_IO_SEG(0x0001070000000F60ull))</span>
<a name="l01077"></a>01077 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01078"></a>01078 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01079"></a>01079 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_PPS_LO_INCR CVMX_MIO_PTP_PPS_LO_INCR_FUNC()</span>
<a name="l01080"></a>01080 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_PPS_LO_INCR_FUNC(<span class="keywordtype">void</span>)
<a name="l01081"></a>01081 {
<a name="l01082"></a>01082     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l01083"></a>01083         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_PPS_LO_INCR not supported on this chip\n&quot;</span>);
<a name="l01084"></a>01084     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F68ull);
<a name="l01085"></a>01085 }
<a name="l01086"></a>01086 <span class="preprocessor">#else</span>
<a name="l01087"></a><a class="code" href="cvmx-mio-defs_8h.html#aede1759de4b6e91f255ee8480a4220d1">01087</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_PPS_LO_INCR (CVMX_ADD_IO_SEG(0x0001070000000F68ull))</span>
<a name="l01088"></a>01088 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01089"></a>01089 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01090"></a>01090 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_PPS_THRESH_HI CVMX_MIO_PTP_PPS_THRESH_HI_FUNC()</span>
<a name="l01091"></a>01091 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_PPS_THRESH_HI_FUNC(<span class="keywordtype">void</span>)
<a name="l01092"></a>01092 {
<a name="l01093"></a>01093     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l01094"></a>01094         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_PPS_THRESH_HI not supported on this chip\n&quot;</span>);
<a name="l01095"></a>01095     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F58ull);
<a name="l01096"></a>01096 }
<a name="l01097"></a>01097 <span class="preprocessor">#else</span>
<a name="l01098"></a><a class="code" href="cvmx-mio-defs_8h.html#a5e8fe2c08755818c0483d7ce43a1976c">01098</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_PPS_THRESH_HI (CVMX_ADD_IO_SEG(0x0001070000000F58ull))</span>
<a name="l01099"></a>01099 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01100"></a>01100 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01101"></a>01101 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_PPS_THRESH_LO CVMX_MIO_PTP_PPS_THRESH_LO_FUNC()</span>
<a name="l01102"></a>01102 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_PPS_THRESH_LO_FUNC(<span class="keywordtype">void</span>)
<a name="l01103"></a>01103 {
<a name="l01104"></a>01104     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l01105"></a>01105         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_PPS_THRESH_LO not supported on this chip\n&quot;</span>);
<a name="l01106"></a>01106     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F50ull);
<a name="l01107"></a>01107 }
<a name="l01108"></a>01108 <span class="preprocessor">#else</span>
<a name="l01109"></a><a class="code" href="cvmx-mio-defs_8h.html#a78f7c4dcf35b0913dba9d012b9767ebb">01109</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_PPS_THRESH_LO (CVMX_ADD_IO_SEG(0x0001070000000F50ull))</span>
<a name="l01110"></a>01110 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01111"></a>01111 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01112"></a>01112 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_TIMESTAMP CVMX_MIO_PTP_TIMESTAMP_FUNC()</span>
<a name="l01113"></a>01113 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_PTP_TIMESTAMP_FUNC(<span class="keywordtype">void</span>)
<a name="l01114"></a>01114 {
<a name="l01115"></a>01115     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l01116"></a>01116         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_PTP_TIMESTAMP not supported on this chip\n&quot;</span>);
<a name="l01117"></a>01117     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000000F20ull);
<a name="l01118"></a>01118 }
<a name="l01119"></a>01119 <span class="preprocessor">#else</span>
<a name="l01120"></a><a class="code" href="cvmx-mio-defs_8h.html#a089eb26d0e5da564ba2df06ccb69811b">01120</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_PTP_TIMESTAMP (CVMX_ADD_IO_SEG(0x0001070000000F20ull))</span>
<a name="l01121"></a>01121 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01122"></a>01122 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01123"></a>01123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a5a049cf705a6c7467eceaa31ebdca560">CVMX_MIO_QLMX_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01124"></a>01124 {
<a name="l01125"></a>01125     <span class="keywordflow">if</span> (!(
<a name="l01126"></a>01126           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l01127"></a>01127           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l01128"></a>01128           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 4))) ||
<a name="l01129"></a>01129           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01130"></a>01130         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_QLMX_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01131"></a>01131     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001590ull) + ((offset) &amp; 7) * 8;
<a name="l01132"></a>01132 }
<a name="l01133"></a>01133 <span class="preprocessor">#else</span>
<a name="l01134"></a><a class="code" href="cvmx-mio-defs_8h.html#a5a049cf705a6c7467eceaa31ebdca560">01134</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_QLMX_CFG(offset) (CVMX_ADD_IO_SEG(0x0001180000001590ull) + ((offset) &amp; 7) * 8)</span>
<a name="l01135"></a>01135 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01136"></a>01136 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01137"></a>01137 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_RST_BOOT CVMX_MIO_RST_BOOT_FUNC()</span>
<a name="l01138"></a>01138 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_RST_BOOT_FUNC(<span class="keywordtype">void</span>)
<a name="l01139"></a>01139 {
<a name="l01140"></a>01140     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01141"></a>01141         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_RST_BOOT not supported on this chip\n&quot;</span>);
<a name="l01142"></a>01142     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001600ull);
<a name="l01143"></a>01143 }
<a name="l01144"></a>01144 <span class="preprocessor">#else</span>
<a name="l01145"></a><a class="code" href="cvmx-mio-defs_8h.html#a4258a6ad59ed7dc4f7fc4f3761599c5b">01145</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_RST_BOOT (CVMX_ADD_IO_SEG(0x0001180000001600ull))</span>
<a name="l01146"></a>01146 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01147"></a>01147 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01148"></a>01148 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_RST_CFG CVMX_MIO_RST_CFG_FUNC()</span>
<a name="l01149"></a>01149 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_RST_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l01150"></a>01150 {
<a name="l01151"></a>01151     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01152"></a>01152         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_RST_CFG not supported on this chip\n&quot;</span>);
<a name="l01153"></a>01153     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001610ull);
<a name="l01154"></a>01154 }
<a name="l01155"></a>01155 <span class="preprocessor">#else</span>
<a name="l01156"></a><a class="code" href="cvmx-mio-defs_8h.html#a541fe0e3ed7472996eeadddb52e5e8dd">01156</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_RST_CFG (CVMX_ADD_IO_SEG(0x0001180000001610ull))</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01158"></a>01158 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01159"></a>01159 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_RST_CKILL CVMX_MIO_RST_CKILL_FUNC()</span>
<a name="l01160"></a>01160 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_RST_CKILL_FUNC(<span class="keywordtype">void</span>)
<a name="l01161"></a>01161 {
<a name="l01162"></a>01162     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01163"></a>01163         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_RST_CKILL not supported on this chip\n&quot;</span>);
<a name="l01164"></a>01164     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001638ull);
<a name="l01165"></a>01165 }
<a name="l01166"></a>01166 <span class="preprocessor">#else</span>
<a name="l01167"></a><a class="code" href="cvmx-mio-defs_8h.html#abd9dae0747fad2c58fdb082ae7878d2e">01167</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_RST_CKILL (CVMX_ADD_IO_SEG(0x0001180000001638ull))</span>
<a name="l01168"></a>01168 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01169"></a>01169 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01170"></a>01170 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#ad4ebdbb747d33f0c6ca7951fb358a4e6">CVMX_MIO_RST_CNTLX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01171"></a>01171 {
<a name="l01172"></a>01172     <span class="keywordflow">if</span> (!(
<a name="l01173"></a>01173           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01174"></a>01174           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01175"></a>01175           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01176"></a>01176           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01177"></a>01177         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_RST_CNTLX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01178"></a>01178     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001648ull) + ((offset) &amp; 3) * 8;
<a name="l01179"></a>01179 }
<a name="l01180"></a>01180 <span class="preprocessor">#else</span>
<a name="l01181"></a><a class="code" href="cvmx-mio-defs_8h.html#ad4ebdbb747d33f0c6ca7951fb358a4e6">01181</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_RST_CNTLX(offset) (CVMX_ADD_IO_SEG(0x0001180000001648ull) + ((offset) &amp; 3) * 8)</span>
<a name="l01182"></a>01182 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01183"></a>01183 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01184"></a>01184 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a17d0669f091a7a99224b1fd0f34907f2">CVMX_MIO_RST_CTLX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01185"></a>01185 {
<a name="l01186"></a>01186     <span class="keywordflow">if</span> (!(
<a name="l01187"></a>01187           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01188"></a>01188           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01189"></a>01189           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01190"></a>01190           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01191"></a>01191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01192"></a>01192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_RST_CTLX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01193"></a>01193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001618ull) + ((offset) &amp; 1) * 8;
<a name="l01194"></a>01194 }
<a name="l01195"></a>01195 <span class="preprocessor">#else</span>
<a name="l01196"></a><a class="code" href="cvmx-mio-defs_8h.html#a17d0669f091a7a99224b1fd0f34907f2">01196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_RST_CTLX(offset) (CVMX_ADD_IO_SEG(0x0001180000001618ull) + ((offset) &amp; 1) * 8)</span>
<a name="l01197"></a>01197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01198"></a>01198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01199"></a>01199 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_RST_DELAY CVMX_MIO_RST_DELAY_FUNC()</span>
<a name="l01200"></a>01200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_RST_DELAY_FUNC(<span class="keywordtype">void</span>)
<a name="l01201"></a>01201 {
<a name="l01202"></a>01202     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01203"></a>01203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_RST_DELAY not supported on this chip\n&quot;</span>);
<a name="l01204"></a>01204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001608ull);
<a name="l01205"></a>01205 }
<a name="l01206"></a>01206 <span class="preprocessor">#else</span>
<a name="l01207"></a><a class="code" href="cvmx-mio-defs_8h.html#a296f43d97c011f5188a372db1a221706">01207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_RST_DELAY (CVMX_ADD_IO_SEG(0x0001180000001608ull))</span>
<a name="l01208"></a>01208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01209"></a>01209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01210"></a>01210 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_RST_INT CVMX_MIO_RST_INT_FUNC()</span>
<a name="l01211"></a>01211 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_RST_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l01212"></a>01212 {
<a name="l01213"></a>01213     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01214"></a>01214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_RST_INT not supported on this chip\n&quot;</span>);
<a name="l01215"></a>01215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001628ull);
<a name="l01216"></a>01216 }
<a name="l01217"></a>01217 <span class="preprocessor">#else</span>
<a name="l01218"></a><a class="code" href="cvmx-mio-defs_8h.html#a0fa5305d996f65e2c29e12f4e82f1661">01218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_RST_INT (CVMX_ADD_IO_SEG(0x0001180000001628ull))</span>
<a name="l01219"></a>01219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01220"></a>01220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01221"></a>01221 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_RST_INT_EN CVMX_MIO_RST_INT_EN_FUNC()</span>
<a name="l01222"></a>01222 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_RST_INT_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l01223"></a>01223 {
<a name="l01224"></a>01224     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l01225"></a>01225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_RST_INT_EN not supported on this chip\n&quot;</span>);
<a name="l01226"></a>01226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001630ull);
<a name="l01227"></a>01227 }
<a name="l01228"></a>01228 <span class="preprocessor">#else</span>
<a name="l01229"></a><a class="code" href="cvmx-mio-defs_8h.html#af2ec945d0435c16140099fe3561efc7a">01229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_RST_INT_EN (CVMX_ADD_IO_SEG(0x0001180000001630ull))</span>
<a name="l01230"></a>01230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01231"></a>01231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01232"></a>01232 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#ac73cacc1225dc96985c188110491747c">CVMX_MIO_TWSX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01233"></a>01233 {
<a name="l01234"></a>01234     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01235"></a>01235         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01236"></a>01236         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01237"></a>01237         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01238"></a>01238         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01239"></a>01239         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01240"></a>01240         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01241"></a>01241         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01242"></a>01242         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01243"></a>01243             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01244"></a>01244                 <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01245"></a>01245                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001010ull) + ((offset) &amp; 1) * 512;
<a name="l01246"></a>01246             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01247"></a>01247                 <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01248"></a>01248                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001010ull) + ((offset) &amp; 1) * 512;
<a name="l01249"></a>01249         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01250"></a>01250         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01251"></a>01251             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01252"></a>01252                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001010ull) + ((offset) &amp; 1) * 512;
<a name="l01253"></a>01253             <span class="keywordflow">break</span>;
<a name="l01254"></a>01254         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01255"></a>01255         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01256"></a>01256         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01257"></a>01257         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01258"></a>01258         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01259"></a>01259             <span class="keywordflow">if</span> ((offset == 0))
<a name="l01260"></a>01260                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001010ull) + ((offset) &amp; 0) * 512;
<a name="l01261"></a>01261             <span class="keywordflow">break</span>;
<a name="l01262"></a>01262         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01263"></a>01263             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l01264"></a>01264                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001010ull) + ((offset) &amp; 3) * 256;
<a name="l01265"></a>01265             <span class="keywordflow">break</span>;
<a name="l01266"></a>01266     }
<a name="l01267"></a>01267     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_TWSX_INT (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01268"></a>01268     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001010ull) + ((offset) &amp; 3) * 256;
<a name="l01269"></a>01269 }
<a name="l01270"></a>01270 <span class="preprocessor">#else</span>
<a name="l01271"></a><a class="code" href="cvmx-mio-defs_8h.html#ac73cacc1225dc96985c188110491747c">01271</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#ac73cacc1225dc96985c188110491747c">CVMX_MIO_TWSX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01272"></a>01272 {
<a name="l01273"></a>01273     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01274"></a>01274         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01275"></a>01275         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01276"></a>01276         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01277"></a>01277         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01278"></a>01278         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01279"></a>01279         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01280"></a>01280         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01281"></a>01281         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01282"></a>01282             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01283"></a>01283                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001010ull) + (offset) * 512;
<a name="l01284"></a>01284             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01285"></a>01285                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001010ull) + (offset) * 512;
<a name="l01286"></a>01286         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01287"></a>01287         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01288"></a>01288             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001010ull) + (offset) * 512;
<a name="l01289"></a>01289         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01290"></a>01290         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01291"></a>01291         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01292"></a>01292         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01293"></a>01293         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01294"></a>01294             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001010ull) + (offset) * 512;
<a name="l01295"></a>01295         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01296"></a>01296             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001010ull) + (offset) * 256;
<a name="l01297"></a>01297     }
<a name="l01298"></a>01298     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001010ull) + (offset) * 256;
<a name="l01299"></a>01299 }
<a name="l01300"></a>01300 <span class="preprocessor">#endif</span>
<a name="l01301"></a>01301 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01302"></a>01302 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a6d0e992b1c7afa0763a04bbe18257143">CVMX_MIO_TWSX_INT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01303"></a>01303 {
<a name="l01304"></a>01304     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01305"></a>01305         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01306"></a>01306             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01307"></a>01307                 <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01308"></a>01308                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001020ull) + ((offset) &amp; 1) * 512;
<a name="l01309"></a>01309         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01310"></a>01310             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01311"></a>01311                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001020ull) + ((offset) &amp; 1) * 512;
<a name="l01312"></a>01312             <span class="keywordflow">break</span>;
<a name="l01313"></a>01313         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01314"></a>01314             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l01315"></a>01315                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001020ull) + ((offset) &amp; 3) * 256;
<a name="l01316"></a>01316             <span class="keywordflow">break</span>;
<a name="l01317"></a>01317     }
<a name="l01318"></a>01318     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_TWSX_INT_W1S (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01319"></a>01319     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001020ull) + ((offset) &amp; 3) * 256;
<a name="l01320"></a>01320 }
<a name="l01321"></a>01321 <span class="preprocessor">#else</span>
<a name="l01322"></a><a class="code" href="cvmx-mio-defs_8h.html#a6d0e992b1c7afa0763a04bbe18257143">01322</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a6d0e992b1c7afa0763a04bbe18257143">CVMX_MIO_TWSX_INT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01323"></a>01323 {
<a name="l01324"></a>01324     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01325"></a>01325         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01326"></a>01326             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01327"></a>01327                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001020ull) + (offset) * 512;
<a name="l01328"></a>01328         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01329"></a>01329             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001020ull) + (offset) * 512;
<a name="l01330"></a>01330         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01331"></a>01331             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001020ull) + (offset) * 256;
<a name="l01332"></a>01332     }
<a name="l01333"></a>01333     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001020ull) + (offset) * 256;
<a name="l01334"></a>01334 }
<a name="l01335"></a>01335 <span class="preprocessor">#endif</span>
<a name="l01336"></a>01336 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01337"></a>01337 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#add58a26da726f39eeabe945b8a5bdab8">CVMX_MIO_TWSX_SW_TWSI</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01338"></a>01338 {
<a name="l01339"></a>01339     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01340"></a>01340         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01341"></a>01341         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01342"></a>01342         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01343"></a>01343         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01344"></a>01344         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01345"></a>01345         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01346"></a>01346         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01347"></a>01347         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01348"></a>01348             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01349"></a>01349                 <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01350"></a>01350                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001000ull) + ((offset) &amp; 1) * 512;
<a name="l01351"></a>01351             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01352"></a>01352                 <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01353"></a>01353                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001000ull) + ((offset) &amp; 1) * 512;
<a name="l01354"></a>01354         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01355"></a>01355         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01356"></a>01356             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01357"></a>01357                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001000ull) + ((offset) &amp; 1) * 512;
<a name="l01358"></a>01358             <span class="keywordflow">break</span>;
<a name="l01359"></a>01359         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01360"></a>01360         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01361"></a>01361         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01362"></a>01362         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01363"></a>01363         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01364"></a>01364             <span class="keywordflow">if</span> ((offset == 0))
<a name="l01365"></a>01365                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001000ull) + ((offset) &amp; 0) * 512;
<a name="l01366"></a>01366             <span class="keywordflow">break</span>;
<a name="l01367"></a>01367         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01368"></a>01368             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l01369"></a>01369                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001000ull) + ((offset) &amp; 3) * 256;
<a name="l01370"></a>01370             <span class="keywordflow">break</span>;
<a name="l01371"></a>01371     }
<a name="l01372"></a>01372     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_TWSX_SW_TWSI (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01373"></a>01373     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001000ull) + ((offset) &amp; 3) * 256;
<a name="l01374"></a>01374 }
<a name="l01375"></a>01375 <span class="preprocessor">#else</span>
<a name="l01376"></a><a class="code" href="cvmx-mio-defs_8h.html#add58a26da726f39eeabe945b8a5bdab8">01376</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#add58a26da726f39eeabe945b8a5bdab8">CVMX_MIO_TWSX_SW_TWSI</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01377"></a>01377 {
<a name="l01378"></a>01378     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01379"></a>01379         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01380"></a>01380         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01381"></a>01381         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01382"></a>01382         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01383"></a>01383         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01384"></a>01384         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01385"></a>01385         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01386"></a>01386         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01387"></a>01387             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01388"></a>01388                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001000ull) + (offset) * 512;
<a name="l01389"></a>01389             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01390"></a>01390                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001000ull) + (offset) * 512;
<a name="l01391"></a>01391         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01392"></a>01392         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01393"></a>01393             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001000ull) + (offset) * 512;
<a name="l01394"></a>01394         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01395"></a>01395         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01396"></a>01396         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01397"></a>01397         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01398"></a>01398         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01399"></a>01399             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001000ull) + (offset) * 512;
<a name="l01400"></a>01400         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01401"></a>01401             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001000ull) + (offset) * 256;
<a name="l01402"></a>01402     }
<a name="l01403"></a>01403     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001000ull) + (offset) * 256;
<a name="l01404"></a>01404 }
<a name="l01405"></a>01405 <span class="preprocessor">#endif</span>
<a name="l01406"></a>01406 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01407"></a>01407 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a1f1fdb17e4c3dd00761a7c6aa905cb22">CVMX_MIO_TWSX_SW_TWSI_EXT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01408"></a>01408 {
<a name="l01409"></a>01409     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01410"></a>01410         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01411"></a>01411         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01412"></a>01412         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01413"></a>01413         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01414"></a>01414         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01415"></a>01415         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01416"></a>01416         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01417"></a>01417         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01418"></a>01418             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01419"></a>01419                 <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01420"></a>01420                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001018ull) + ((offset) &amp; 1) * 512;
<a name="l01421"></a>01421             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01422"></a>01422                 <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01423"></a>01423                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001018ull) + ((offset) &amp; 1) * 512;
<a name="l01424"></a>01424         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01425"></a>01425         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01426"></a>01426             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01427"></a>01427                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001018ull) + ((offset) &amp; 1) * 512;
<a name="l01428"></a>01428             <span class="keywordflow">break</span>;
<a name="l01429"></a>01429         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01430"></a>01430         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01431"></a>01431         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01432"></a>01432         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01433"></a>01433         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01434"></a>01434             <span class="keywordflow">if</span> ((offset == 0))
<a name="l01435"></a>01435                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001018ull) + ((offset) &amp; 0) * 512;
<a name="l01436"></a>01436             <span class="keywordflow">break</span>;
<a name="l01437"></a>01437         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01438"></a>01438             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l01439"></a>01439                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001018ull) + ((offset) &amp; 3) * 256;
<a name="l01440"></a>01440             <span class="keywordflow">break</span>;
<a name="l01441"></a>01441     }
<a name="l01442"></a>01442     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_TWSX_SW_TWSI_EXT (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01443"></a>01443     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001018ull) + ((offset) &amp; 3) * 256;
<a name="l01444"></a>01444 }
<a name="l01445"></a>01445 <span class="preprocessor">#else</span>
<a name="l01446"></a><a class="code" href="cvmx-mio-defs_8h.html#a1f1fdb17e4c3dd00761a7c6aa905cb22">01446</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a1f1fdb17e4c3dd00761a7c6aa905cb22">CVMX_MIO_TWSX_SW_TWSI_EXT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01447"></a>01447 {
<a name="l01448"></a>01448     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01449"></a>01449         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01450"></a>01450         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01451"></a>01451         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01452"></a>01452         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01453"></a>01453         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01454"></a>01454         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01455"></a>01455         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01456"></a>01456         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01457"></a>01457             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01458"></a>01458                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001018ull) + (offset) * 512;
<a name="l01459"></a>01459             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01460"></a>01460                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001018ull) + (offset) * 512;
<a name="l01461"></a>01461         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01462"></a>01462         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01463"></a>01463             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001018ull) + (offset) * 512;
<a name="l01464"></a>01464         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01465"></a>01465         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01466"></a>01466         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01467"></a>01467         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01468"></a>01468         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01469"></a>01469             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001018ull) + (offset) * 512;
<a name="l01470"></a>01470         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01471"></a>01471             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001018ull) + (offset) * 256;
<a name="l01472"></a>01472     }
<a name="l01473"></a>01473     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001018ull) + (offset) * 256;
<a name="l01474"></a>01474 }
<a name="l01475"></a>01475 <span class="preprocessor">#endif</span>
<a name="l01476"></a>01476 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01477"></a>01477 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a8d02bbd062a6209b9efb5672d471a5c9">CVMX_MIO_TWSX_TWSI_SW</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01478"></a>01478 {
<a name="l01479"></a>01479     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01480"></a>01480         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01481"></a>01481         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01482"></a>01482         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01483"></a>01483         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01484"></a>01484         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01485"></a>01485         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01486"></a>01486         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01487"></a>01487         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01488"></a>01488             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01489"></a>01489                 <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01490"></a>01490                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001008ull) + ((offset) &amp; 1) * 512;
<a name="l01491"></a>01491             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01492"></a>01492                 <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01493"></a>01493                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001008ull) + ((offset) &amp; 1) * 512;
<a name="l01494"></a>01494         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01495"></a>01495         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01496"></a>01496             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01497"></a>01497                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001008ull) + ((offset) &amp; 1) * 512;
<a name="l01498"></a>01498             <span class="keywordflow">break</span>;
<a name="l01499"></a>01499         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01500"></a>01500         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01501"></a>01501         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01502"></a>01502         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01503"></a>01503         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01504"></a>01504             <span class="keywordflow">if</span> ((offset == 0))
<a name="l01505"></a>01505                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001008ull) + ((offset) &amp; 0) * 512;
<a name="l01506"></a>01506             <span class="keywordflow">break</span>;
<a name="l01507"></a>01507         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01508"></a>01508             <span class="keywordflow">if</span> ((offset &lt;= 2))
<a name="l01509"></a>01509                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001008ull) + ((offset) &amp; 3) * 256;
<a name="l01510"></a>01510             <span class="keywordflow">break</span>;
<a name="l01511"></a>01511     }
<a name="l01512"></a>01512     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_TWSX_TWSI_SW (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01513"></a>01513     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001008ull) + ((offset) &amp; 3) * 256;
<a name="l01514"></a>01514 }
<a name="l01515"></a>01515 <span class="preprocessor">#else</span>
<a name="l01516"></a><a class="code" href="cvmx-mio-defs_8h.html#a8d02bbd062a6209b9efb5672d471a5c9">01516</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a8d02bbd062a6209b9efb5672d471a5c9">CVMX_MIO_TWSX_TWSI_SW</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01517"></a>01517 {
<a name="l01518"></a>01518     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01519"></a>01519         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01520"></a>01520         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01521"></a>01521         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01522"></a>01522         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01523"></a>01523         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01524"></a>01524         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01525"></a>01525         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01526"></a>01526         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01527"></a>01527             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01528"></a>01528                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001008ull) + (offset) * 512;
<a name="l01529"></a>01529             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01530"></a>01530                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001008ull) + (offset) * 512;
<a name="l01531"></a>01531         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01532"></a>01532         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01533"></a>01533             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001008ull) + (offset) * 512;
<a name="l01534"></a>01534         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01535"></a>01535         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01536"></a>01536         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01537"></a>01537         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01538"></a>01538         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01539"></a>01539             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001008ull) + (offset) * 512;
<a name="l01540"></a>01540         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01541"></a>01541             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001008ull) + (offset) * 256;
<a name="l01542"></a>01542     }
<a name="l01543"></a>01543     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000001008ull) + (offset) * 256;
<a name="l01544"></a>01544 }
<a name="l01545"></a>01545 <span class="preprocessor">#endif</span>
<a name="l01546"></a>01546 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01547"></a>01547 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_DLH CVMX_MIO_UART2_DLH_FUNC()</span>
<a name="l01548"></a>01548 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_DLH_FUNC(<span class="keywordtype">void</span>)
<a name="l01549"></a>01549 {
<a name="l01550"></a>01550     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01551"></a>01551         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_DLH not supported on this chip\n&quot;</span>);
<a name="l01552"></a>01552     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000488ull);
<a name="l01553"></a>01553 }
<a name="l01554"></a>01554 <span class="preprocessor">#else</span>
<a name="l01555"></a><a class="code" href="cvmx-mio-defs_8h.html#a8ced9e8fef6ea60a63c3f2e3dc9bc897">01555</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_DLH (CVMX_ADD_IO_SEG(0x0001180000000488ull))</span>
<a name="l01556"></a>01556 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01557"></a>01557 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01558"></a>01558 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_DLL CVMX_MIO_UART2_DLL_FUNC()</span>
<a name="l01559"></a>01559 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_DLL_FUNC(<span class="keywordtype">void</span>)
<a name="l01560"></a>01560 {
<a name="l01561"></a>01561     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01562"></a>01562         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_DLL not supported on this chip\n&quot;</span>);
<a name="l01563"></a>01563     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000480ull);
<a name="l01564"></a>01564 }
<a name="l01565"></a>01565 <span class="preprocessor">#else</span>
<a name="l01566"></a><a class="code" href="cvmx-mio-defs_8h.html#aeaba1d06527327bb85796935500d6d1d">01566</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_DLL (CVMX_ADD_IO_SEG(0x0001180000000480ull))</span>
<a name="l01567"></a>01567 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01568"></a>01568 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01569"></a>01569 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_FAR CVMX_MIO_UART2_FAR_FUNC()</span>
<a name="l01570"></a>01570 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_FAR_FUNC(<span class="keywordtype">void</span>)
<a name="l01571"></a>01571 {
<a name="l01572"></a>01572     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01573"></a>01573         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_FAR not supported on this chip\n&quot;</span>);
<a name="l01574"></a>01574     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000520ull);
<a name="l01575"></a>01575 }
<a name="l01576"></a>01576 <span class="preprocessor">#else</span>
<a name="l01577"></a><a class="code" href="cvmx-mio-defs_8h.html#a5a5fdb1120e7b69f350ebac05d1da9f4">01577</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_FAR (CVMX_ADD_IO_SEG(0x0001180000000520ull))</span>
<a name="l01578"></a>01578 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01579"></a>01579 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01580"></a>01580 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_FCR CVMX_MIO_UART2_FCR_FUNC()</span>
<a name="l01581"></a>01581 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_FCR_FUNC(<span class="keywordtype">void</span>)
<a name="l01582"></a>01582 {
<a name="l01583"></a>01583     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01584"></a>01584         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_FCR not supported on this chip\n&quot;</span>);
<a name="l01585"></a>01585     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000450ull);
<a name="l01586"></a>01586 }
<a name="l01587"></a>01587 <span class="preprocessor">#else</span>
<a name="l01588"></a><a class="code" href="cvmx-mio-defs_8h.html#a1e76295bf7ecf874cb9b330403eb2164">01588</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_FCR (CVMX_ADD_IO_SEG(0x0001180000000450ull))</span>
<a name="l01589"></a>01589 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01590"></a>01590 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01591"></a>01591 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_HTX CVMX_MIO_UART2_HTX_FUNC()</span>
<a name="l01592"></a>01592 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_HTX_FUNC(<span class="keywordtype">void</span>)
<a name="l01593"></a>01593 {
<a name="l01594"></a>01594     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01595"></a>01595         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_HTX not supported on this chip\n&quot;</span>);
<a name="l01596"></a>01596     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000708ull);
<a name="l01597"></a>01597 }
<a name="l01598"></a>01598 <span class="preprocessor">#else</span>
<a name="l01599"></a><a class="code" href="cvmx-mio-defs_8h.html#a1c7b856c341b90dabb3cdb85fb113000">01599</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_HTX (CVMX_ADD_IO_SEG(0x0001180000000708ull))</span>
<a name="l01600"></a>01600 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01601"></a>01601 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01602"></a>01602 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_IER CVMX_MIO_UART2_IER_FUNC()</span>
<a name="l01603"></a>01603 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_IER_FUNC(<span class="keywordtype">void</span>)
<a name="l01604"></a>01604 {
<a name="l01605"></a>01605     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01606"></a>01606         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_IER not supported on this chip\n&quot;</span>);
<a name="l01607"></a>01607     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000408ull);
<a name="l01608"></a>01608 }
<a name="l01609"></a>01609 <span class="preprocessor">#else</span>
<a name="l01610"></a><a class="code" href="cvmx-mio-defs_8h.html#aa7e30e482f0d04d49263ea865525b4c5">01610</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_IER (CVMX_ADD_IO_SEG(0x0001180000000408ull))</span>
<a name="l01611"></a>01611 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01612"></a>01612 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01613"></a>01613 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_IIR CVMX_MIO_UART2_IIR_FUNC()</span>
<a name="l01614"></a>01614 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_IIR_FUNC(<span class="keywordtype">void</span>)
<a name="l01615"></a>01615 {
<a name="l01616"></a>01616     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01617"></a>01617         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_IIR not supported on this chip\n&quot;</span>);
<a name="l01618"></a>01618     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000410ull);
<a name="l01619"></a>01619 }
<a name="l01620"></a>01620 <span class="preprocessor">#else</span>
<a name="l01621"></a><a class="code" href="cvmx-mio-defs_8h.html#a2cffdccd4d99cc3c8e203d28e3b55719">01621</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_IIR (CVMX_ADD_IO_SEG(0x0001180000000410ull))</span>
<a name="l01622"></a>01622 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01623"></a>01623 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01624"></a>01624 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_LCR CVMX_MIO_UART2_LCR_FUNC()</span>
<a name="l01625"></a>01625 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_LCR_FUNC(<span class="keywordtype">void</span>)
<a name="l01626"></a>01626 {
<a name="l01627"></a>01627     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01628"></a>01628         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_LCR not supported on this chip\n&quot;</span>);
<a name="l01629"></a>01629     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000418ull);
<a name="l01630"></a>01630 }
<a name="l01631"></a>01631 <span class="preprocessor">#else</span>
<a name="l01632"></a><a class="code" href="cvmx-mio-defs_8h.html#a1e2e315847ba11161c90fe078c7b6c38">01632</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_LCR (CVMX_ADD_IO_SEG(0x0001180000000418ull))</span>
<a name="l01633"></a>01633 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01634"></a>01634 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01635"></a>01635 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_LSR CVMX_MIO_UART2_LSR_FUNC()</span>
<a name="l01636"></a>01636 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_LSR_FUNC(<span class="keywordtype">void</span>)
<a name="l01637"></a>01637 {
<a name="l01638"></a>01638     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01639"></a>01639         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_LSR not supported on this chip\n&quot;</span>);
<a name="l01640"></a>01640     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000428ull);
<a name="l01641"></a>01641 }
<a name="l01642"></a>01642 <span class="preprocessor">#else</span>
<a name="l01643"></a><a class="code" href="cvmx-mio-defs_8h.html#a98768ca762a9a72f4e02e0bdafc6f9a2">01643</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_LSR (CVMX_ADD_IO_SEG(0x0001180000000428ull))</span>
<a name="l01644"></a>01644 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01645"></a>01645 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01646"></a>01646 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_MCR CVMX_MIO_UART2_MCR_FUNC()</span>
<a name="l01647"></a>01647 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_MCR_FUNC(<span class="keywordtype">void</span>)
<a name="l01648"></a>01648 {
<a name="l01649"></a>01649     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01650"></a>01650         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_MCR not supported on this chip\n&quot;</span>);
<a name="l01651"></a>01651     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000420ull);
<a name="l01652"></a>01652 }
<a name="l01653"></a>01653 <span class="preprocessor">#else</span>
<a name="l01654"></a><a class="code" href="cvmx-mio-defs_8h.html#a830ea3f7abbcae7da05fb827bb7358a1">01654</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_MCR (CVMX_ADD_IO_SEG(0x0001180000000420ull))</span>
<a name="l01655"></a>01655 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01656"></a>01656 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01657"></a>01657 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_MSR CVMX_MIO_UART2_MSR_FUNC()</span>
<a name="l01658"></a>01658 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_MSR_FUNC(<span class="keywordtype">void</span>)
<a name="l01659"></a>01659 {
<a name="l01660"></a>01660     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01661"></a>01661         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_MSR not supported on this chip\n&quot;</span>);
<a name="l01662"></a>01662     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000430ull);
<a name="l01663"></a>01663 }
<a name="l01664"></a>01664 <span class="preprocessor">#else</span>
<a name="l01665"></a><a class="code" href="cvmx-mio-defs_8h.html#aeaea733171fa6232f095d7d15efe86cc">01665</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_MSR (CVMX_ADD_IO_SEG(0x0001180000000430ull))</span>
<a name="l01666"></a>01666 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01667"></a>01667 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01668"></a>01668 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_RBR CVMX_MIO_UART2_RBR_FUNC()</span>
<a name="l01669"></a>01669 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_RBR_FUNC(<span class="keywordtype">void</span>)
<a name="l01670"></a>01670 {
<a name="l01671"></a>01671     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01672"></a>01672         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_RBR not supported on this chip\n&quot;</span>);
<a name="l01673"></a>01673     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000400ull);
<a name="l01674"></a>01674 }
<a name="l01675"></a>01675 <span class="preprocessor">#else</span>
<a name="l01676"></a><a class="code" href="cvmx-mio-defs_8h.html#aeb2b1d583871e652754e9e47c49f7e09">01676</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_RBR (CVMX_ADD_IO_SEG(0x0001180000000400ull))</span>
<a name="l01677"></a>01677 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01678"></a>01678 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01679"></a>01679 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_RFL CVMX_MIO_UART2_RFL_FUNC()</span>
<a name="l01680"></a>01680 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_RFL_FUNC(<span class="keywordtype">void</span>)
<a name="l01681"></a>01681 {
<a name="l01682"></a>01682     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01683"></a>01683         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_RFL not supported on this chip\n&quot;</span>);
<a name="l01684"></a>01684     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000608ull);
<a name="l01685"></a>01685 }
<a name="l01686"></a>01686 <span class="preprocessor">#else</span>
<a name="l01687"></a><a class="code" href="cvmx-mio-defs_8h.html#af1581f4e1f92025e1af50e3df0d218f9">01687</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_RFL (CVMX_ADD_IO_SEG(0x0001180000000608ull))</span>
<a name="l01688"></a>01688 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01689"></a>01689 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01690"></a>01690 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_RFW CVMX_MIO_UART2_RFW_FUNC()</span>
<a name="l01691"></a>01691 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_RFW_FUNC(<span class="keywordtype">void</span>)
<a name="l01692"></a>01692 {
<a name="l01693"></a>01693     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01694"></a>01694         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_RFW not supported on this chip\n&quot;</span>);
<a name="l01695"></a>01695     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000530ull);
<a name="l01696"></a>01696 }
<a name="l01697"></a>01697 <span class="preprocessor">#else</span>
<a name="l01698"></a><a class="code" href="cvmx-mio-defs_8h.html#a03c58eea41a29f9b99b2df3d47854260">01698</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_RFW (CVMX_ADD_IO_SEG(0x0001180000000530ull))</span>
<a name="l01699"></a>01699 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01700"></a>01700 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01701"></a>01701 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_SBCR CVMX_MIO_UART2_SBCR_FUNC()</span>
<a name="l01702"></a>01702 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_SBCR_FUNC(<span class="keywordtype">void</span>)
<a name="l01703"></a>01703 {
<a name="l01704"></a>01704     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01705"></a>01705         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_SBCR not supported on this chip\n&quot;</span>);
<a name="l01706"></a>01706     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000620ull);
<a name="l01707"></a>01707 }
<a name="l01708"></a>01708 <span class="preprocessor">#else</span>
<a name="l01709"></a><a class="code" href="cvmx-mio-defs_8h.html#a2441f0e0a3bd6e2103c1dd62f6c08e9d">01709</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_SBCR (CVMX_ADD_IO_SEG(0x0001180000000620ull))</span>
<a name="l01710"></a>01710 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01711"></a>01711 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01712"></a>01712 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_SCR CVMX_MIO_UART2_SCR_FUNC()</span>
<a name="l01713"></a>01713 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_SCR_FUNC(<span class="keywordtype">void</span>)
<a name="l01714"></a>01714 {
<a name="l01715"></a>01715     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01716"></a>01716         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_SCR not supported on this chip\n&quot;</span>);
<a name="l01717"></a>01717     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000438ull);
<a name="l01718"></a>01718 }
<a name="l01719"></a>01719 <span class="preprocessor">#else</span>
<a name="l01720"></a><a class="code" href="cvmx-mio-defs_8h.html#ab2e93fb247e04c86bff965728b7d53b7">01720</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_SCR (CVMX_ADD_IO_SEG(0x0001180000000438ull))</span>
<a name="l01721"></a>01721 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01722"></a>01722 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01723"></a>01723 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_SFE CVMX_MIO_UART2_SFE_FUNC()</span>
<a name="l01724"></a>01724 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_SFE_FUNC(<span class="keywordtype">void</span>)
<a name="l01725"></a>01725 {
<a name="l01726"></a>01726     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01727"></a>01727         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_SFE not supported on this chip\n&quot;</span>);
<a name="l01728"></a>01728     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000630ull);
<a name="l01729"></a>01729 }
<a name="l01730"></a>01730 <span class="preprocessor">#else</span>
<a name="l01731"></a><a class="code" href="cvmx-mio-defs_8h.html#a8e00831aac11e163851d7bf034f62cf4">01731</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_SFE (CVMX_ADD_IO_SEG(0x0001180000000630ull))</span>
<a name="l01732"></a>01732 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01733"></a>01733 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01734"></a>01734 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_SRR CVMX_MIO_UART2_SRR_FUNC()</span>
<a name="l01735"></a>01735 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_SRR_FUNC(<span class="keywordtype">void</span>)
<a name="l01736"></a>01736 {
<a name="l01737"></a>01737     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01738"></a>01738         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_SRR not supported on this chip\n&quot;</span>);
<a name="l01739"></a>01739     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000610ull);
<a name="l01740"></a>01740 }
<a name="l01741"></a>01741 <span class="preprocessor">#else</span>
<a name="l01742"></a><a class="code" href="cvmx-mio-defs_8h.html#a73290a33352a5e4047b3d3eb6b3debe1">01742</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_SRR (CVMX_ADD_IO_SEG(0x0001180000000610ull))</span>
<a name="l01743"></a>01743 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01744"></a>01744 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01745"></a>01745 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_SRT CVMX_MIO_UART2_SRT_FUNC()</span>
<a name="l01746"></a>01746 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_SRT_FUNC(<span class="keywordtype">void</span>)
<a name="l01747"></a>01747 {
<a name="l01748"></a>01748     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01749"></a>01749         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_SRT not supported on this chip\n&quot;</span>);
<a name="l01750"></a>01750     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000638ull);
<a name="l01751"></a>01751 }
<a name="l01752"></a>01752 <span class="preprocessor">#else</span>
<a name="l01753"></a><a class="code" href="cvmx-mio-defs_8h.html#a2e0bcfe5040f8774a4b875fc5e90f34c">01753</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_SRT (CVMX_ADD_IO_SEG(0x0001180000000638ull))</span>
<a name="l01754"></a>01754 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01755"></a>01755 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01756"></a>01756 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_SRTS CVMX_MIO_UART2_SRTS_FUNC()</span>
<a name="l01757"></a>01757 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_SRTS_FUNC(<span class="keywordtype">void</span>)
<a name="l01758"></a>01758 {
<a name="l01759"></a>01759     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01760"></a>01760         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_SRTS not supported on this chip\n&quot;</span>);
<a name="l01761"></a>01761     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000618ull);
<a name="l01762"></a>01762 }
<a name="l01763"></a>01763 <span class="preprocessor">#else</span>
<a name="l01764"></a><a class="code" href="cvmx-mio-defs_8h.html#a3c0069ac4746e65f88aa14a6ba51d1da">01764</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_SRTS (CVMX_ADD_IO_SEG(0x0001180000000618ull))</span>
<a name="l01765"></a>01765 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01766"></a>01766 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01767"></a>01767 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_STT CVMX_MIO_UART2_STT_FUNC()</span>
<a name="l01768"></a>01768 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_STT_FUNC(<span class="keywordtype">void</span>)
<a name="l01769"></a>01769 {
<a name="l01770"></a>01770     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01771"></a>01771         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_STT not supported on this chip\n&quot;</span>);
<a name="l01772"></a>01772     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000700ull);
<a name="l01773"></a>01773 }
<a name="l01774"></a>01774 <span class="preprocessor">#else</span>
<a name="l01775"></a><a class="code" href="cvmx-mio-defs_8h.html#abc6603667d7cf461a8d634d94b847184">01775</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_STT (CVMX_ADD_IO_SEG(0x0001180000000700ull))</span>
<a name="l01776"></a>01776 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01777"></a>01777 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01778"></a>01778 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_TFL CVMX_MIO_UART2_TFL_FUNC()</span>
<a name="l01779"></a>01779 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_TFL_FUNC(<span class="keywordtype">void</span>)
<a name="l01780"></a>01780 {
<a name="l01781"></a>01781     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01782"></a>01782         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_TFL not supported on this chip\n&quot;</span>);
<a name="l01783"></a>01783     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000600ull);
<a name="l01784"></a>01784 }
<a name="l01785"></a>01785 <span class="preprocessor">#else</span>
<a name="l01786"></a><a class="code" href="cvmx-mio-defs_8h.html#a597c6a2b203f17513ad42446d67172e9">01786</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_TFL (CVMX_ADD_IO_SEG(0x0001180000000600ull))</span>
<a name="l01787"></a>01787 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01788"></a>01788 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01789"></a>01789 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_TFR CVMX_MIO_UART2_TFR_FUNC()</span>
<a name="l01790"></a>01790 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_TFR_FUNC(<span class="keywordtype">void</span>)
<a name="l01791"></a>01791 {
<a name="l01792"></a>01792     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01793"></a>01793         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_TFR not supported on this chip\n&quot;</span>);
<a name="l01794"></a>01794     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000528ull);
<a name="l01795"></a>01795 }
<a name="l01796"></a>01796 <span class="preprocessor">#else</span>
<a name="l01797"></a><a class="code" href="cvmx-mio-defs_8h.html#a378a0286b0e093626ea29ca53ee2a2d5">01797</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_TFR (CVMX_ADD_IO_SEG(0x0001180000000528ull))</span>
<a name="l01798"></a>01798 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01799"></a>01799 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01800"></a>01800 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_THR CVMX_MIO_UART2_THR_FUNC()</span>
<a name="l01801"></a>01801 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_THR_FUNC(<span class="keywordtype">void</span>)
<a name="l01802"></a>01802 {
<a name="l01803"></a>01803     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01804"></a>01804         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_THR not supported on this chip\n&quot;</span>);
<a name="l01805"></a>01805     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000440ull);
<a name="l01806"></a>01806 }
<a name="l01807"></a>01807 <span class="preprocessor">#else</span>
<a name="l01808"></a><a class="code" href="cvmx-mio-defs_8h.html#ad3f49f428f44a72530f7ce1fa75312f1">01808</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_THR (CVMX_ADD_IO_SEG(0x0001180000000440ull))</span>
<a name="l01809"></a>01809 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01810"></a>01810 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01811"></a>01811 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_USR CVMX_MIO_UART2_USR_FUNC()</span>
<a name="l01812"></a>01812 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MIO_UART2_USR_FUNC(<span class="keywordtype">void</span>)
<a name="l01813"></a>01813 {
<a name="l01814"></a>01814     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>)))
<a name="l01815"></a>01815         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UART2_USR not supported on this chip\n&quot;</span>);
<a name="l01816"></a>01816     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000538ull);
<a name="l01817"></a>01817 }
<a name="l01818"></a>01818 <span class="preprocessor">#else</span>
<a name="l01819"></a><a class="code" href="cvmx-mio-defs_8h.html#ae19f80bd78cb5f9439a6a0b77381fed1">01819</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UART2_USR (CVMX_ADD_IO_SEG(0x0001180000000538ull))</span>
<a name="l01820"></a>01820 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01821"></a>01821 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01822"></a>01822 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#ac9fa79c65b94db29dd11f7bb256a7440">CVMX_MIO_UARTX_DLH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01823"></a>01823 {
<a name="l01824"></a>01824     <span class="keywordflow">if</span> (!(
<a name="l01825"></a>01825           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01826"></a>01826           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01827"></a>01827           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01828"></a>01828           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01829"></a>01829           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01830"></a>01830           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01831"></a>01831           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01832"></a>01832           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01833"></a>01833           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01834"></a>01834           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01835"></a>01835           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01836"></a>01836           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01837"></a>01837           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01838"></a>01838           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01839"></a>01839           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01840"></a>01840           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01841"></a>01841           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01842"></a>01842         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_DLH(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01843"></a>01843     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000888ull) + ((offset) &amp; 1) * 1024;
<a name="l01844"></a>01844 }
<a name="l01845"></a>01845 <span class="preprocessor">#else</span>
<a name="l01846"></a><a class="code" href="cvmx-mio-defs_8h.html#ac9fa79c65b94db29dd11f7bb256a7440">01846</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_DLH(offset) (CVMX_ADD_IO_SEG(0x0001180000000888ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l01847"></a>01847 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01848"></a>01848 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01849"></a>01849 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#ab1a45923c416487fadda65b7e51a29f7">CVMX_MIO_UARTX_DLL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01850"></a>01850 {
<a name="l01851"></a>01851     <span class="keywordflow">if</span> (!(
<a name="l01852"></a>01852           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01853"></a>01853           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01854"></a>01854           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01855"></a>01855           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01856"></a>01856           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01857"></a>01857           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01858"></a>01858           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01859"></a>01859           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01860"></a>01860           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01861"></a>01861           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01862"></a>01862           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01863"></a>01863           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01864"></a>01864           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01865"></a>01865           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01866"></a>01866           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01867"></a>01867           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01868"></a>01868           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01869"></a>01869         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_DLL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01870"></a>01870     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000880ull) + ((offset) &amp; 1) * 1024;
<a name="l01871"></a>01871 }
<a name="l01872"></a>01872 <span class="preprocessor">#else</span>
<a name="l01873"></a><a class="code" href="cvmx-mio-defs_8h.html#ab1a45923c416487fadda65b7e51a29f7">01873</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_DLL(offset) (CVMX_ADD_IO_SEG(0x0001180000000880ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l01874"></a>01874 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01875"></a>01875 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01876"></a>01876 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#aa47853c2f9694ff5f3c8f93126df79b2">CVMX_MIO_UARTX_FAR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01877"></a>01877 {
<a name="l01878"></a>01878     <span class="keywordflow">if</span> (!(
<a name="l01879"></a>01879           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01880"></a>01880           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01881"></a>01881           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01882"></a>01882           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01883"></a>01883           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01884"></a>01884           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01885"></a>01885           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01886"></a>01886           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01887"></a>01887           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01888"></a>01888           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01889"></a>01889           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01890"></a>01890           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01891"></a>01891           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01892"></a>01892           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01893"></a>01893           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01894"></a>01894           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01895"></a>01895           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01896"></a>01896         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_FAR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01897"></a>01897     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000920ull) + ((offset) &amp; 1) * 1024;
<a name="l01898"></a>01898 }
<a name="l01899"></a>01899 <span class="preprocessor">#else</span>
<a name="l01900"></a><a class="code" href="cvmx-mio-defs_8h.html#aa47853c2f9694ff5f3c8f93126df79b2">01900</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_FAR(offset) (CVMX_ADD_IO_SEG(0x0001180000000920ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l01901"></a>01901 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01902"></a>01902 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01903"></a>01903 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#ac539ef4a5ecb6fc89124520edacd5d9d">CVMX_MIO_UARTX_FCR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01904"></a>01904 {
<a name="l01905"></a>01905     <span class="keywordflow">if</span> (!(
<a name="l01906"></a>01906           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01907"></a>01907           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01908"></a>01908           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01909"></a>01909           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01910"></a>01910           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01911"></a>01911           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01912"></a>01912           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01913"></a>01913           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01914"></a>01914           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01915"></a>01915           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01916"></a>01916           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01917"></a>01917           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01918"></a>01918           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01919"></a>01919           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01920"></a>01920           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01921"></a>01921           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01922"></a>01922           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01923"></a>01923         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_FCR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01924"></a>01924     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000850ull) + ((offset) &amp; 1) * 1024;
<a name="l01925"></a>01925 }
<a name="l01926"></a>01926 <span class="preprocessor">#else</span>
<a name="l01927"></a><a class="code" href="cvmx-mio-defs_8h.html#ac539ef4a5ecb6fc89124520edacd5d9d">01927</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_FCR(offset) (CVMX_ADD_IO_SEG(0x0001180000000850ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l01928"></a>01928 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01929"></a>01929 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01930"></a>01930 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a6728aafe6f3c97f9bf9efeda266fb80d">CVMX_MIO_UARTX_HTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01931"></a>01931 {
<a name="l01932"></a>01932     <span class="keywordflow">if</span> (!(
<a name="l01933"></a>01933           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01934"></a>01934           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01935"></a>01935           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01936"></a>01936           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01937"></a>01937           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01938"></a>01938           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01939"></a>01939           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01940"></a>01940           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01941"></a>01941           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01942"></a>01942           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01943"></a>01943           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01944"></a>01944           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01945"></a>01945           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01946"></a>01946           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01947"></a>01947           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01948"></a>01948           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01949"></a>01949           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01950"></a>01950         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_HTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01951"></a>01951     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000B08ull) + ((offset) &amp; 1) * 1024;
<a name="l01952"></a>01952 }
<a name="l01953"></a>01953 <span class="preprocessor">#else</span>
<a name="l01954"></a><a class="code" href="cvmx-mio-defs_8h.html#a6728aafe6f3c97f9bf9efeda266fb80d">01954</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_HTX(offset) (CVMX_ADD_IO_SEG(0x0001180000000B08ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l01955"></a>01955 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01956"></a>01956 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01957"></a>01957 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#acbc5570965bd8bb956561a461525f29f">CVMX_MIO_UARTX_IER</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01958"></a>01958 {
<a name="l01959"></a>01959     <span class="keywordflow">if</span> (!(
<a name="l01960"></a>01960           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01961"></a>01961           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01962"></a>01962           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01963"></a>01963           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01964"></a>01964           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01965"></a>01965           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01966"></a>01966           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01967"></a>01967           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01968"></a>01968           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01969"></a>01969           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01970"></a>01970           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01971"></a>01971           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01972"></a>01972           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01973"></a>01973           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01974"></a>01974           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01975"></a>01975           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01976"></a>01976           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01977"></a>01977         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_IER(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01978"></a>01978     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000808ull) + ((offset) &amp; 1) * 1024;
<a name="l01979"></a>01979 }
<a name="l01980"></a>01980 <span class="preprocessor">#else</span>
<a name="l01981"></a><a class="code" href="cvmx-mio-defs_8h.html#acbc5570965bd8bb956561a461525f29f">01981</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_IER(offset) (CVMX_ADD_IO_SEG(0x0001180000000808ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l01982"></a>01982 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01983"></a>01983 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01984"></a>01984 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a8c56a2bd4f3609f9b43a57c3c6485961">CVMX_MIO_UARTX_IIR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01985"></a>01985 {
<a name="l01986"></a>01986     <span class="keywordflow">if</span> (!(
<a name="l01987"></a>01987           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01988"></a>01988           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01989"></a>01989           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01990"></a>01990           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01991"></a>01991           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01992"></a>01992           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01993"></a>01993           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01994"></a>01994           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01995"></a>01995           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01996"></a>01996           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01997"></a>01997           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01998"></a>01998           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01999"></a>01999           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02000"></a>02000           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02001"></a>02001           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02002"></a>02002           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02003"></a>02003           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02004"></a>02004         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_IIR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02005"></a>02005     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000810ull) + ((offset) &amp; 1) * 1024;
<a name="l02006"></a>02006 }
<a name="l02007"></a>02007 <span class="preprocessor">#else</span>
<a name="l02008"></a><a class="code" href="cvmx-mio-defs_8h.html#a8c56a2bd4f3609f9b43a57c3c6485961">02008</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_IIR(offset) (CVMX_ADD_IO_SEG(0x0001180000000810ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02009"></a>02009 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02010"></a>02010 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02011"></a>02011 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a4d09b589d2a33467cf95c87bc4182ca0">CVMX_MIO_UARTX_LCR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02012"></a>02012 {
<a name="l02013"></a>02013     <span class="keywordflow">if</span> (!(
<a name="l02014"></a>02014           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02015"></a>02015           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02016"></a>02016           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02017"></a>02017           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02018"></a>02018           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02019"></a>02019           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02020"></a>02020           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02021"></a>02021           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02022"></a>02022           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02023"></a>02023           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02024"></a>02024           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02025"></a>02025           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02026"></a>02026           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02027"></a>02027           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02028"></a>02028           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02029"></a>02029           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02030"></a>02030           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02031"></a>02031         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_LCR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02032"></a>02032     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000818ull) + ((offset) &amp; 1) * 1024;
<a name="l02033"></a>02033 }
<a name="l02034"></a>02034 <span class="preprocessor">#else</span>
<a name="l02035"></a><a class="code" href="cvmx-mio-defs_8h.html#a4d09b589d2a33467cf95c87bc4182ca0">02035</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_LCR(offset) (CVMX_ADD_IO_SEG(0x0001180000000818ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02036"></a>02036 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02037"></a>02037 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02038"></a>02038 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a621634e3dd30ee1f9b8b7bbb6f252c78">CVMX_MIO_UARTX_LSR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02039"></a>02039 {
<a name="l02040"></a>02040     <span class="keywordflow">if</span> (!(
<a name="l02041"></a>02041           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02042"></a>02042           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02043"></a>02043           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02044"></a>02044           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02045"></a>02045           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02046"></a>02046           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02047"></a>02047           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02048"></a>02048           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02049"></a>02049           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02050"></a>02050           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02051"></a>02051           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02052"></a>02052           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02053"></a>02053           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02054"></a>02054           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02055"></a>02055           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02056"></a>02056           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02057"></a>02057           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02058"></a>02058         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_LSR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02059"></a>02059     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000828ull) + ((offset) &amp; 1) * 1024;
<a name="l02060"></a>02060 }
<a name="l02061"></a>02061 <span class="preprocessor">#else</span>
<a name="l02062"></a><a class="code" href="cvmx-mio-defs_8h.html#a621634e3dd30ee1f9b8b7bbb6f252c78">02062</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_LSR(offset) (CVMX_ADD_IO_SEG(0x0001180000000828ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02063"></a>02063 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02064"></a>02064 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02065"></a>02065 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a5ab20a55a3c1982203fdefc62e44bca1">CVMX_MIO_UARTX_MCR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02066"></a>02066 {
<a name="l02067"></a>02067     <span class="keywordflow">if</span> (!(
<a name="l02068"></a>02068           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02069"></a>02069           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02070"></a>02070           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02071"></a>02071           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02072"></a>02072           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02073"></a>02073           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02074"></a>02074           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02075"></a>02075           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02076"></a>02076           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02077"></a>02077           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02078"></a>02078           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02079"></a>02079           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02080"></a>02080           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02081"></a>02081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02082"></a>02082           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02083"></a>02083           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02084"></a>02084           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02085"></a>02085         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_MCR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02086"></a>02086     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000820ull) + ((offset) &amp; 1) * 1024;
<a name="l02087"></a>02087 }
<a name="l02088"></a>02088 <span class="preprocessor">#else</span>
<a name="l02089"></a><a class="code" href="cvmx-mio-defs_8h.html#a5ab20a55a3c1982203fdefc62e44bca1">02089</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_MCR(offset) (CVMX_ADD_IO_SEG(0x0001180000000820ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02090"></a>02090 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02091"></a>02091 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02092"></a>02092 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a82c502dee160137c16318de9a8a54d01">CVMX_MIO_UARTX_MSR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02093"></a>02093 {
<a name="l02094"></a>02094     <span class="keywordflow">if</span> (!(
<a name="l02095"></a>02095           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02096"></a>02096           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02097"></a>02097           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02098"></a>02098           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02099"></a>02099           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02100"></a>02100           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02101"></a>02101           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02102"></a>02102           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02103"></a>02103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02104"></a>02104           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02105"></a>02105           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02106"></a>02106           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02107"></a>02107           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02108"></a>02108           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02109"></a>02109           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02110"></a>02110           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02111"></a>02111           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02112"></a>02112         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_MSR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02113"></a>02113     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000830ull) + ((offset) &amp; 1) * 1024;
<a name="l02114"></a>02114 }
<a name="l02115"></a>02115 <span class="preprocessor">#else</span>
<a name="l02116"></a><a class="code" href="cvmx-mio-defs_8h.html#a82c502dee160137c16318de9a8a54d01">02116</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_MSR(offset) (CVMX_ADD_IO_SEG(0x0001180000000830ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02117"></a>02117 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02118"></a>02118 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02119"></a>02119 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a1f1cb00594382a74c8d76a2df822edab">CVMX_MIO_UARTX_RBR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02120"></a>02120 {
<a name="l02121"></a>02121     <span class="keywordflow">if</span> (!(
<a name="l02122"></a>02122           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02123"></a>02123           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02124"></a>02124           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02125"></a>02125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02126"></a>02126           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02127"></a>02127           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02128"></a>02128           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02129"></a>02129           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02130"></a>02130           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02131"></a>02131           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02132"></a>02132           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02133"></a>02133           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02134"></a>02134           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02135"></a>02135           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02136"></a>02136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02137"></a>02137           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02138"></a>02138           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02139"></a>02139         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_RBR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02140"></a>02140     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000800ull) + ((offset) &amp; 1) * 1024;
<a name="l02141"></a>02141 }
<a name="l02142"></a>02142 <span class="preprocessor">#else</span>
<a name="l02143"></a><a class="code" href="cvmx-mio-defs_8h.html#a1f1cb00594382a74c8d76a2df822edab">02143</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_RBR(offset) (CVMX_ADD_IO_SEG(0x0001180000000800ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02144"></a>02144 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02145"></a>02145 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02146"></a>02146 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a7fbf92f729adc81d4ee98a66168fa7df">CVMX_MIO_UARTX_RFL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02147"></a>02147 {
<a name="l02148"></a>02148     <span class="keywordflow">if</span> (!(
<a name="l02149"></a>02149           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02150"></a>02150           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02151"></a>02151           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02152"></a>02152           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02153"></a>02153           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02154"></a>02154           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02155"></a>02155           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02156"></a>02156           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02157"></a>02157           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02158"></a>02158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02159"></a>02159           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02160"></a>02160           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02161"></a>02161           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02162"></a>02162           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02163"></a>02163           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02164"></a>02164           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02165"></a>02165           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02166"></a>02166         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_RFL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02167"></a>02167     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000A08ull) + ((offset) &amp; 1) * 1024;
<a name="l02168"></a>02168 }
<a name="l02169"></a>02169 <span class="preprocessor">#else</span>
<a name="l02170"></a><a class="code" href="cvmx-mio-defs_8h.html#a7fbf92f729adc81d4ee98a66168fa7df">02170</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_RFL(offset) (CVMX_ADD_IO_SEG(0x0001180000000A08ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02171"></a>02171 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02172"></a>02172 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02173"></a>02173 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a0be09214cac614113460e7bc3eda8153">CVMX_MIO_UARTX_RFW</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02174"></a>02174 {
<a name="l02175"></a>02175     <span class="keywordflow">if</span> (!(
<a name="l02176"></a>02176           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02177"></a>02177           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02178"></a>02178           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02179"></a>02179           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02180"></a>02180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02181"></a>02181           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02182"></a>02182           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02183"></a>02183           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02184"></a>02184           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02185"></a>02185           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02186"></a>02186           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02187"></a>02187           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02188"></a>02188           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02189"></a>02189           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02190"></a>02190           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02191"></a>02191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02192"></a>02192           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02193"></a>02193         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_RFW(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02194"></a>02194     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000930ull) + ((offset) &amp; 1) * 1024;
<a name="l02195"></a>02195 }
<a name="l02196"></a>02196 <span class="preprocessor">#else</span>
<a name="l02197"></a><a class="code" href="cvmx-mio-defs_8h.html#a0be09214cac614113460e7bc3eda8153">02197</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_RFW(offset) (CVMX_ADD_IO_SEG(0x0001180000000930ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02198"></a>02198 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02199"></a>02199 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02200"></a>02200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#ad9163676de1f3d6155d05ad334d34b92">CVMX_MIO_UARTX_SBCR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02201"></a>02201 {
<a name="l02202"></a>02202     <span class="keywordflow">if</span> (!(
<a name="l02203"></a>02203           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02204"></a>02204           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02205"></a>02205           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02206"></a>02206           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02207"></a>02207           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02208"></a>02208           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02209"></a>02209           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02210"></a>02210           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02211"></a>02211           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02212"></a>02212           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02213"></a>02213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02214"></a>02214           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02215"></a>02215           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02216"></a>02216           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02217"></a>02217           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02218"></a>02218           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02219"></a>02219           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02220"></a>02220         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_SBCR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02221"></a>02221     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000A20ull) + ((offset) &amp; 1) * 1024;
<a name="l02222"></a>02222 }
<a name="l02223"></a>02223 <span class="preprocessor">#else</span>
<a name="l02224"></a><a class="code" href="cvmx-mio-defs_8h.html#ad9163676de1f3d6155d05ad334d34b92">02224</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_SBCR(offset) (CVMX_ADD_IO_SEG(0x0001180000000A20ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02225"></a>02225 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02226"></a>02226 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02227"></a>02227 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a476297f4d2bc8bac4c865b8a355a97b8">CVMX_MIO_UARTX_SCR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02228"></a>02228 {
<a name="l02229"></a>02229     <span class="keywordflow">if</span> (!(
<a name="l02230"></a>02230           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02231"></a>02231           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02232"></a>02232           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02233"></a>02233           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02234"></a>02234           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02235"></a>02235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02236"></a>02236           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02237"></a>02237           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02238"></a>02238           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02239"></a>02239           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02240"></a>02240           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02241"></a>02241           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02242"></a>02242           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02243"></a>02243           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02244"></a>02244           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02245"></a>02245           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02246"></a>02246           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02247"></a>02247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_SCR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02248"></a>02248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000838ull) + ((offset) &amp; 1) * 1024;
<a name="l02249"></a>02249 }
<a name="l02250"></a>02250 <span class="preprocessor">#else</span>
<a name="l02251"></a><a class="code" href="cvmx-mio-defs_8h.html#a476297f4d2bc8bac4c865b8a355a97b8">02251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_SCR(offset) (CVMX_ADD_IO_SEG(0x0001180000000838ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02252"></a>02252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02253"></a>02253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02254"></a>02254 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#af48843add2ce21eed8987b44800c2a34">CVMX_MIO_UARTX_SFE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02255"></a>02255 {
<a name="l02256"></a>02256     <span class="keywordflow">if</span> (!(
<a name="l02257"></a>02257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02258"></a>02258           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02259"></a>02259           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02260"></a>02260           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02261"></a>02261           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02262"></a>02262           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02263"></a>02263           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02264"></a>02264           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02265"></a>02265           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02266"></a>02266           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02267"></a>02267           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02268"></a>02268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02269"></a>02269           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02270"></a>02270           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02271"></a>02271           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02272"></a>02272           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02273"></a>02273           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02274"></a>02274         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_SFE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02275"></a>02275     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000A30ull) + ((offset) &amp; 1) * 1024;
<a name="l02276"></a>02276 }
<a name="l02277"></a>02277 <span class="preprocessor">#else</span>
<a name="l02278"></a><a class="code" href="cvmx-mio-defs_8h.html#af48843add2ce21eed8987b44800c2a34">02278</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_SFE(offset) (CVMX_ADD_IO_SEG(0x0001180000000A30ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02279"></a>02279 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02280"></a>02280 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02281"></a>02281 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#aacd552af1e06aee72a36a61247cca15d">CVMX_MIO_UARTX_SRR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02282"></a>02282 {
<a name="l02283"></a>02283     <span class="keywordflow">if</span> (!(
<a name="l02284"></a>02284           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02285"></a>02285           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02286"></a>02286           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02287"></a>02287           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02288"></a>02288           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02289"></a>02289           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02290"></a>02290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02291"></a>02291           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02292"></a>02292           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02293"></a>02293           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02294"></a>02294           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02295"></a>02295           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02296"></a>02296           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02297"></a>02297           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02298"></a>02298           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02299"></a>02299           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02300"></a>02300           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02301"></a>02301         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_SRR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02302"></a>02302     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000A10ull) + ((offset) &amp; 1) * 1024;
<a name="l02303"></a>02303 }
<a name="l02304"></a>02304 <span class="preprocessor">#else</span>
<a name="l02305"></a><a class="code" href="cvmx-mio-defs_8h.html#aacd552af1e06aee72a36a61247cca15d">02305</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_SRR(offset) (CVMX_ADD_IO_SEG(0x0001180000000A10ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02306"></a>02306 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02307"></a>02307 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02308"></a>02308 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a8e9b8f7ea299b81098375b3adba3bb59">CVMX_MIO_UARTX_SRT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02309"></a>02309 {
<a name="l02310"></a>02310     <span class="keywordflow">if</span> (!(
<a name="l02311"></a>02311           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02312"></a>02312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02313"></a>02313           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02314"></a>02314           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02315"></a>02315           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02316"></a>02316           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02317"></a>02317           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02318"></a>02318           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02319"></a>02319           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02320"></a>02320           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02321"></a>02321           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02322"></a>02322           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02323"></a>02323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02324"></a>02324           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02325"></a>02325           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02326"></a>02326           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02327"></a>02327           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02328"></a>02328         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_SRT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02329"></a>02329     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000A38ull) + ((offset) &amp; 1) * 1024;
<a name="l02330"></a>02330 }
<a name="l02331"></a>02331 <span class="preprocessor">#else</span>
<a name="l02332"></a><a class="code" href="cvmx-mio-defs_8h.html#a8e9b8f7ea299b81098375b3adba3bb59">02332</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_SRT(offset) (CVMX_ADD_IO_SEG(0x0001180000000A38ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02333"></a>02333 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02334"></a>02334 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02335"></a>02335 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#aa333ee5588ce33d9f0e00cf1830c4e8c">CVMX_MIO_UARTX_SRTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02336"></a>02336 {
<a name="l02337"></a>02337     <span class="keywordflow">if</span> (!(
<a name="l02338"></a>02338           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02339"></a>02339           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02340"></a>02340           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02341"></a>02341           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02342"></a>02342           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02343"></a>02343           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02344"></a>02344           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02345"></a>02345           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02346"></a>02346           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02347"></a>02347           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02348"></a>02348           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02349"></a>02349           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02350"></a>02350           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02351"></a>02351           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02352"></a>02352           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02353"></a>02353           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02354"></a>02354           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02355"></a>02355         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_SRTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02356"></a>02356     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000A18ull) + ((offset) &amp; 1) * 1024;
<a name="l02357"></a>02357 }
<a name="l02358"></a>02358 <span class="preprocessor">#else</span>
<a name="l02359"></a><a class="code" href="cvmx-mio-defs_8h.html#aa333ee5588ce33d9f0e00cf1830c4e8c">02359</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_SRTS(offset) (CVMX_ADD_IO_SEG(0x0001180000000A18ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02360"></a>02360 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02361"></a>02361 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02362"></a>02362 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a665ae529fdcfde776d1d990cddc865e8">CVMX_MIO_UARTX_STT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02363"></a>02363 {
<a name="l02364"></a>02364     <span class="keywordflow">if</span> (!(
<a name="l02365"></a>02365           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02366"></a>02366           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02367"></a>02367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02368"></a>02368           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02369"></a>02369           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02370"></a>02370           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02371"></a>02371           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02372"></a>02372           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02373"></a>02373           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02374"></a>02374           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02375"></a>02375           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02376"></a>02376           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02377"></a>02377           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02378"></a>02378           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02379"></a>02379           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02380"></a>02380           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02381"></a>02381           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02382"></a>02382         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_STT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02383"></a>02383     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000B00ull) + ((offset) &amp; 1) * 1024;
<a name="l02384"></a>02384 }
<a name="l02385"></a>02385 <span class="preprocessor">#else</span>
<a name="l02386"></a><a class="code" href="cvmx-mio-defs_8h.html#a665ae529fdcfde776d1d990cddc865e8">02386</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_STT(offset) (CVMX_ADD_IO_SEG(0x0001180000000B00ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02387"></a>02387 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02388"></a>02388 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02389"></a>02389 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a7c830b47df2476aa9e9aecf76e19da72">CVMX_MIO_UARTX_TFL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02390"></a>02390 {
<a name="l02391"></a>02391     <span class="keywordflow">if</span> (!(
<a name="l02392"></a>02392           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02393"></a>02393           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02394"></a>02394           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02395"></a>02395           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02396"></a>02396           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02397"></a>02397           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02398"></a>02398           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02399"></a>02399           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02400"></a>02400           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02401"></a>02401           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02402"></a>02402           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02403"></a>02403           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02404"></a>02404           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02405"></a>02405           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02406"></a>02406           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02407"></a>02407           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02408"></a>02408           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02409"></a>02409         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_TFL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02410"></a>02410     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000A00ull) + ((offset) &amp; 1) * 1024;
<a name="l02411"></a>02411 }
<a name="l02412"></a>02412 <span class="preprocessor">#else</span>
<a name="l02413"></a><a class="code" href="cvmx-mio-defs_8h.html#a7c830b47df2476aa9e9aecf76e19da72">02413</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_TFL(offset) (CVMX_ADD_IO_SEG(0x0001180000000A00ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02414"></a>02414 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02415"></a>02415 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02416"></a>02416 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#a8737fd593b6c0d579c503a3458497cc5">CVMX_MIO_UARTX_TFR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02417"></a>02417 {
<a name="l02418"></a>02418     <span class="keywordflow">if</span> (!(
<a name="l02419"></a>02419           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02420"></a>02420           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02421"></a>02421           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02422"></a>02422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02423"></a>02423           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02424"></a>02424           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02425"></a>02425           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02426"></a>02426           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02427"></a>02427           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02428"></a>02428           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02429"></a>02429           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02430"></a>02430           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02431"></a>02431           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02432"></a>02432           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02433"></a>02433           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02434"></a>02434           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02435"></a>02435           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02436"></a>02436         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_TFR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02437"></a>02437     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000928ull) + ((offset) &amp; 1) * 1024;
<a name="l02438"></a>02438 }
<a name="l02439"></a>02439 <span class="preprocessor">#else</span>
<a name="l02440"></a><a class="code" href="cvmx-mio-defs_8h.html#a8737fd593b6c0d579c503a3458497cc5">02440</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_TFR(offset) (CVMX_ADD_IO_SEG(0x0001180000000928ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02441"></a>02441 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02442"></a>02442 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02443"></a>02443 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#ac2b15cda014f5ff8fa54376f49a0abf9">CVMX_MIO_UARTX_THR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02444"></a>02444 {
<a name="l02445"></a>02445     <span class="keywordflow">if</span> (!(
<a name="l02446"></a>02446           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02447"></a>02447           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02448"></a>02448           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02449"></a>02449           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02450"></a>02450           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02451"></a>02451           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02452"></a>02452           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02453"></a>02453           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02454"></a>02454           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02455"></a>02455           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02456"></a>02456           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02457"></a>02457           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02458"></a>02458           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02459"></a>02459           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02460"></a>02460           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02461"></a>02461           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02462"></a>02462           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02463"></a>02463         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_THR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02464"></a>02464     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000840ull) + ((offset) &amp; 1) * 1024;
<a name="l02465"></a>02465 }
<a name="l02466"></a>02466 <span class="preprocessor">#else</span>
<a name="l02467"></a><a class="code" href="cvmx-mio-defs_8h.html#ac2b15cda014f5ff8fa54376f49a0abf9">02467</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_THR(offset) (CVMX_ADD_IO_SEG(0x0001180000000840ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02468"></a>02468 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02469"></a>02469 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02470"></a>02470 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mio-defs_8h.html#ad0cbe743df0ddbfa1e86e9f8c80b57ca">CVMX_MIO_UARTX_USR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02471"></a>02471 {
<a name="l02472"></a>02472     <span class="keywordflow">if</span> (!(
<a name="l02473"></a>02473           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02474"></a>02474           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02475"></a>02475           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02476"></a>02476           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02477"></a>02477           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02478"></a>02478           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02479"></a>02479           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02480"></a>02480           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02481"></a>02481           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02482"></a>02482           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02483"></a>02483           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02484"></a>02484           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02485"></a>02485           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02486"></a>02486           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02487"></a>02487           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02488"></a>02488           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02489"></a>02489           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02490"></a>02490         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIO_UARTX_USR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02491"></a>02491     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180000000938ull) + ((offset) &amp; 1) * 1024;
<a name="l02492"></a>02492 }
<a name="l02493"></a>02493 <span class="preprocessor">#else</span>
<a name="l02494"></a><a class="code" href="cvmx-mio-defs_8h.html#ad0cbe743df0ddbfa1e86e9f8c80b57ca">02494</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIO_UARTX_USR(offset) (CVMX_ADD_IO_SEG(0x0001180000000938ull) + ((offset) &amp; 1) * 1024)</span>
<a name="l02495"></a>02495 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02496"></a>02496 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02497"></a>02497 <span class="comment">/**</span>
<a name="l02498"></a>02498 <span class="comment"> * cvmx_mio_boot_bist_stat</span>
<a name="l02499"></a>02499 <span class="comment"> *</span>
<a name="l02500"></a>02500 <span class="comment"> * The boot BIST status register contains the BIST status for the MIO boot memories: 0 = pass, 1</span>
<a name="l02501"></a>02501 <span class="comment"> * = fail.</span>
<a name="l02502"></a>02502 <span class="comment"> */</span>
<a name="l02503"></a><a class="code" href="unioncvmx__mio__boot__bist__stat.html">02503</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__bist__stat.html" title="cvmx_mio_boot_bist_stat">cvmx_mio_boot_bist_stat</a> {
<a name="l02504"></a><a class="code" href="unioncvmx__mio__boot__bist__stat.html#a0c77ae980491c3938f14e95ceb02b725">02504</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__bist__stat.html#a0c77ae980491c3938f14e95ceb02b725">u64</a>;
<a name="l02505"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__s.html">02505</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__s.html">cvmx_mio_boot_bist_stat_s</a> {
<a name="l02506"></a>02506 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02507"></a>02507 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__s.html#a7e41f70fed9a9debf5a407b624d82813">reserved_0_63</a>                : 64;
<a name="l02508"></a>02508 <span class="preprocessor">#else</span>
<a name="l02509"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__s.html#a7e41f70fed9a9debf5a407b624d82813">02509</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__s.html#a7e41f70fed9a9debf5a407b624d82813">reserved_0_63</a>                : 64;
<a name="l02510"></a>02510 <span class="preprocessor">#endif</span>
<a name="l02511"></a>02511 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__bist__stat.html#aaa83fa1fc981ae232f282744a662fc60">s</a>;
<a name="l02512"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn30xx.html">02512</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn30xx.html">cvmx_mio_boot_bist_stat_cn30xx</a> {
<a name="l02513"></a>02513 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02514"></a>02514 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn30xx.html#a49d2746a1dcd53ecac53eaf704f2292f">reserved_4_63</a>                : 60;
<a name="l02515"></a>02515     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn30xx.html#ae0ce331f244850596ef6c1fa2d376689">ncbo_1</a>                       : 1;  <span class="comment">/**&lt; NCB output FIFO 1 BIST status */</span>
<a name="l02516"></a>02516     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn30xx.html#ae4db2f8a3b0f71a5be66703049e54a40">ncbo_0</a>                       : 1;  <span class="comment">/**&lt; NCB output FIFO 0 BIST status */</span>
<a name="l02517"></a>02517     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn30xx.html#af93e8d33d674b79bef07f5eb731d41e3">loc</a>                          : 1;  <span class="comment">/**&lt; Local memory BIST status */</span>
<a name="l02518"></a>02518     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn30xx.html#a930873eb11d7785ab1ad7e8333873bae">ncbi</a>                         : 1;  <span class="comment">/**&lt; NCB input FIFO BIST status */</span>
<a name="l02519"></a>02519 <span class="preprocessor">#else</span>
<a name="l02520"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn30xx.html#a930873eb11d7785ab1ad7e8333873bae">02520</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn30xx.html#a930873eb11d7785ab1ad7e8333873bae">ncbi</a>                         : 1;
<a name="l02521"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn30xx.html#af93e8d33d674b79bef07f5eb731d41e3">02521</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn30xx.html#af93e8d33d674b79bef07f5eb731d41e3">loc</a>                          : 1;
<a name="l02522"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn30xx.html#ae4db2f8a3b0f71a5be66703049e54a40">02522</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn30xx.html#ae4db2f8a3b0f71a5be66703049e54a40">ncbo_0</a>                       : 1;
<a name="l02523"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn30xx.html#ae0ce331f244850596ef6c1fa2d376689">02523</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn30xx.html#ae0ce331f244850596ef6c1fa2d376689">ncbo_1</a>                       : 1;
<a name="l02524"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn30xx.html#a49d2746a1dcd53ecac53eaf704f2292f">02524</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn30xx.html#a49d2746a1dcd53ecac53eaf704f2292f">reserved_4_63</a>                : 60;
<a name="l02525"></a>02525 <span class="preprocessor">#endif</span>
<a name="l02526"></a>02526 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__bist__stat.html#afda2e1c6c5f1463b5f16e1d317f234cb">cn30xx</a>;
<a name="l02527"></a><a class="code" href="unioncvmx__mio__boot__bist__stat.html#ad9419c0ca5bc6b03d73249f45c33a61c">02527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn30xx.html">cvmx_mio_boot_bist_stat_cn30xx</a> <a class="code" href="unioncvmx__mio__boot__bist__stat.html#ad9419c0ca5bc6b03d73249f45c33a61c">cn31xx</a>;
<a name="l02528"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn38xx.html">02528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn38xx.html">cvmx_mio_boot_bist_stat_cn38xx</a> {
<a name="l02529"></a>02529 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02530"></a>02530 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn38xx.html#a8989f3189712c673ff24dc9a47ca1efa">reserved_3_63</a>                : 61;
<a name="l02531"></a>02531     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn38xx.html#a5e0f0bb49f08d9b46058c7958fb68b95">ncbo_0</a>                       : 1;  <span class="comment">/**&lt; NCB output FIFO BIST status */</span>
<a name="l02532"></a>02532     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn38xx.html#a56567cb360cbd74df937daefdf9f7f08">loc</a>                          : 1;  <span class="comment">/**&lt; Local memory BIST status */</span>
<a name="l02533"></a>02533     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn38xx.html#a54136bd9c7d259a88e6270ab90618bc7">ncbi</a>                         : 1;  <span class="comment">/**&lt; NCB input FIFO BIST status */</span>
<a name="l02534"></a>02534 <span class="preprocessor">#else</span>
<a name="l02535"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn38xx.html#a54136bd9c7d259a88e6270ab90618bc7">02535</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn38xx.html#a54136bd9c7d259a88e6270ab90618bc7">ncbi</a>                         : 1;
<a name="l02536"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn38xx.html#a56567cb360cbd74df937daefdf9f7f08">02536</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn38xx.html#a56567cb360cbd74df937daefdf9f7f08">loc</a>                          : 1;
<a name="l02537"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn38xx.html#a5e0f0bb49f08d9b46058c7958fb68b95">02537</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn38xx.html#a5e0f0bb49f08d9b46058c7958fb68b95">ncbo_0</a>                       : 1;
<a name="l02538"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn38xx.html#a8989f3189712c673ff24dc9a47ca1efa">02538</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn38xx.html#a8989f3189712c673ff24dc9a47ca1efa">reserved_3_63</a>                : 61;
<a name="l02539"></a>02539 <span class="preprocessor">#endif</span>
<a name="l02540"></a>02540 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__bist__stat.html#aa210b899feb38b5d0d86ee7c558db0cd">cn38xx</a>;
<a name="l02541"></a><a class="code" href="unioncvmx__mio__boot__bist__stat.html#a7b4d7d8d3f1537f12a61bff47b17aa05">02541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn38xx.html">cvmx_mio_boot_bist_stat_cn38xx</a> <a class="code" href="unioncvmx__mio__boot__bist__stat.html#a7b4d7d8d3f1537f12a61bff47b17aa05">cn38xxp2</a>;
<a name="l02542"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html">02542</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html">cvmx_mio_boot_bist_stat_cn50xx</a> {
<a name="l02543"></a>02543 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02544"></a>02544 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#adeffb903950009df3290a62d1d0a8f7b">reserved_6_63</a>                : 58;
<a name="l02545"></a>02545     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#a62024a244d1e4ef4f76e6947258ad80a">pcm_1</a>                        : 1;  <span class="comment">/**&lt; PCM memory 1 BIST status */</span>
<a name="l02546"></a>02546     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#a62f3a0bda4acf9c3a34f34e41ca81f69">pcm_0</a>                        : 1;  <span class="comment">/**&lt; PCM memory 0 BIST status */</span>
<a name="l02547"></a>02547     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#a2af5e0c23823587c1e2127aadbd88064">ncbo_1</a>                       : 1;  <span class="comment">/**&lt; NCB output FIFO 1 BIST status */</span>
<a name="l02548"></a>02548     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#a23d33558136530cb556f40c479a499b8">ncbo_0</a>                       : 1;  <span class="comment">/**&lt; NCB output FIFO 0 BIST status */</span>
<a name="l02549"></a>02549     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#a17a1a17fd5218705906c9153afb87206">loc</a>                          : 1;  <span class="comment">/**&lt; Local memory region BIST status */</span>
<a name="l02550"></a>02550     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#afd5ae3b32659edb2ccb76b7281176c22">ncbi</a>                         : 1;  <span class="comment">/**&lt; NCB input FIFO BIST status */</span>
<a name="l02551"></a>02551 <span class="preprocessor">#else</span>
<a name="l02552"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#afd5ae3b32659edb2ccb76b7281176c22">02552</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#afd5ae3b32659edb2ccb76b7281176c22">ncbi</a>                         : 1;
<a name="l02553"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#a17a1a17fd5218705906c9153afb87206">02553</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#a17a1a17fd5218705906c9153afb87206">loc</a>                          : 1;
<a name="l02554"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#a23d33558136530cb556f40c479a499b8">02554</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#a23d33558136530cb556f40c479a499b8">ncbo_0</a>                       : 1;
<a name="l02555"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#a2af5e0c23823587c1e2127aadbd88064">02555</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#a2af5e0c23823587c1e2127aadbd88064">ncbo_1</a>                       : 1;
<a name="l02556"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#a62f3a0bda4acf9c3a34f34e41ca81f69">02556</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#a62f3a0bda4acf9c3a34f34e41ca81f69">pcm_0</a>                        : 1;
<a name="l02557"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#a62024a244d1e4ef4f76e6947258ad80a">02557</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#a62024a244d1e4ef4f76e6947258ad80a">pcm_1</a>                        : 1;
<a name="l02558"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#adeffb903950009df3290a62d1d0a8f7b">02558</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn50xx.html#adeffb903950009df3290a62d1d0a8f7b">reserved_6_63</a>                : 58;
<a name="l02559"></a>02559 <span class="preprocessor">#endif</span>
<a name="l02560"></a>02560 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__bist__stat.html#aa3166793f9573869db8aad85b258b597">cn50xx</a>;
<a name="l02561"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html">02561</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html">cvmx_mio_boot_bist_stat_cn52xx</a> {
<a name="l02562"></a>02562 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02563"></a>02563 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html#a0d97749d422ed6e6fa2a8f0e13c5af40">reserved_6_63</a>                : 58;
<a name="l02564"></a>02564     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html#aa7e2af29e41cc1e487ee4736bf9d1040">ndf</a>                          : 2;  <span class="comment">/**&lt; NAND flash BIST status */</span>
<a name="l02565"></a>02565     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html#a9770a6242084c9e53f8116a7b6848467">ncbo_0</a>                       : 1;  <span class="comment">/**&lt; NCB output FIFO BIST status */</span>
<a name="l02566"></a>02566     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html#ae71d750279bfd99423a3f0089d0f44a1">dma</a>                          : 1;  <span class="comment">/**&lt; DMA memory BIST status */</span>
<a name="l02567"></a>02567     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html#a13c78d3745efd72d18266334ab46a3de">loc</a>                          : 1;  <span class="comment">/**&lt; Local memory region BIST status */</span>
<a name="l02568"></a>02568     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html#a50eccee067fd2df0a223af27d4fd9ff5">ncbi</a>                         : 1;  <span class="comment">/**&lt; NCB input FIFO BIST status */</span>
<a name="l02569"></a>02569 <span class="preprocessor">#else</span>
<a name="l02570"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html#a50eccee067fd2df0a223af27d4fd9ff5">02570</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html#a50eccee067fd2df0a223af27d4fd9ff5">ncbi</a>                         : 1;
<a name="l02571"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html#a13c78d3745efd72d18266334ab46a3de">02571</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html#a13c78d3745efd72d18266334ab46a3de">loc</a>                          : 1;
<a name="l02572"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html#ae71d750279bfd99423a3f0089d0f44a1">02572</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html#ae71d750279bfd99423a3f0089d0f44a1">dma</a>                          : 1;
<a name="l02573"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html#a9770a6242084c9e53f8116a7b6848467">02573</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html#a9770a6242084c9e53f8116a7b6848467">ncbo_0</a>                       : 1;
<a name="l02574"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html#aa7e2af29e41cc1e487ee4736bf9d1040">02574</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html#aa7e2af29e41cc1e487ee4736bf9d1040">ndf</a>                          : 2;
<a name="l02575"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html#a0d97749d422ed6e6fa2a8f0e13c5af40">02575</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xx.html#a0d97749d422ed6e6fa2a8f0e13c5af40">reserved_6_63</a>                : 58;
<a name="l02576"></a>02576 <span class="preprocessor">#endif</span>
<a name="l02577"></a>02577 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__bist__stat.html#a3f97ef00e499be694cdd947fb64734c7">cn52xx</a>;
<a name="l02578"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html">02578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html">cvmx_mio_boot_bist_stat_cn52xxp1</a> {
<a name="l02579"></a>02579 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02580"></a>02580 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html#a7b630474958eb894c82869c9ac7e5366">reserved_4_63</a>                : 60;
<a name="l02581"></a>02581     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html#af0ae21417753df0fa1dbd9c146cc463b">ncbo_0</a>                       : 1;  <span class="comment">/**&lt; NCB output FIFO BIST status */</span>
<a name="l02582"></a>02582     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html#ae95b2d2ad7358dd6b0ba9d4a0ba7f0af">dma</a>                          : 1;  <span class="comment">/**&lt; DMA memory BIST status */</span>
<a name="l02583"></a>02583     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html#ab6a835493cdf3fb8f39fae07dd83ac22">loc</a>                          : 1;  <span class="comment">/**&lt; Local memory region BIST status */</span>
<a name="l02584"></a>02584     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html#ac5491536a6d476777d07e926fe576a7e">ncbi</a>                         : 1;  <span class="comment">/**&lt; NCB input FIFO BIST status */</span>
<a name="l02585"></a>02585 <span class="preprocessor">#else</span>
<a name="l02586"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html#ac5491536a6d476777d07e926fe576a7e">02586</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html#ac5491536a6d476777d07e926fe576a7e">ncbi</a>                         : 1;
<a name="l02587"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html#ab6a835493cdf3fb8f39fae07dd83ac22">02587</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html#ab6a835493cdf3fb8f39fae07dd83ac22">loc</a>                          : 1;
<a name="l02588"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html#ae95b2d2ad7358dd6b0ba9d4a0ba7f0af">02588</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html#ae95b2d2ad7358dd6b0ba9d4a0ba7f0af">dma</a>                          : 1;
<a name="l02589"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html#af0ae21417753df0fa1dbd9c146cc463b">02589</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html#af0ae21417753df0fa1dbd9c146cc463b">ncbo_0</a>                       : 1;
<a name="l02590"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html#a7b630474958eb894c82869c9ac7e5366">02590</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html#a7b630474958eb894c82869c9ac7e5366">reserved_4_63</a>                : 60;
<a name="l02591"></a>02591 <span class="preprocessor">#endif</span>
<a name="l02592"></a>02592 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__bist__stat.html#af1810d86fb7e905a0f116f75747abfdc">cn52xxp1</a>;
<a name="l02593"></a><a class="code" href="unioncvmx__mio__boot__bist__stat.html#aa6cb94bce7bde14eaae9778cbbb119d3">02593</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html">cvmx_mio_boot_bist_stat_cn52xxp1</a> <a class="code" href="unioncvmx__mio__boot__bist__stat.html#aa6cb94bce7bde14eaae9778cbbb119d3">cn56xx</a>;
<a name="l02594"></a><a class="code" href="unioncvmx__mio__boot__bist__stat.html#a7065dbf36c377d8c649558545473a309">02594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn52xxp1.html">cvmx_mio_boot_bist_stat_cn52xxp1</a> <a class="code" href="unioncvmx__mio__boot__bist__stat.html#a7065dbf36c377d8c649558545473a309">cn56xxp1</a>;
<a name="l02595"></a><a class="code" href="unioncvmx__mio__boot__bist__stat.html#adb6db17559ce1e98ab15e1dd0aa03782">02595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn38xx.html">cvmx_mio_boot_bist_stat_cn38xx</a> <a class="code" href="unioncvmx__mio__boot__bist__stat.html#adb6db17559ce1e98ab15e1dd0aa03782">cn58xx</a>;
<a name="l02596"></a><a class="code" href="unioncvmx__mio__boot__bist__stat.html#a620cdbb122cf0c0b4d0a5a9fee4a169d">02596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn38xx.html">cvmx_mio_boot_bist_stat_cn38xx</a> <a class="code" href="unioncvmx__mio__boot__bist__stat.html#a620cdbb122cf0c0b4d0a5a9fee4a169d">cn58xxp1</a>;
<a name="l02597"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn61xx.html">02597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn61xx.html">cvmx_mio_boot_bist_stat_cn61xx</a> {
<a name="l02598"></a>02598 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02599"></a>02599 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn61xx.html#a3ed9e9512e82e07e34e39d8ae57b7c42">reserved_12_63</a>               : 52;
<a name="l02600"></a>02600     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn61xx.html#a8573d6f38b13f261619a2042103be158">stat</a>                         : 12; <span class="comment">/**&lt; BIST status */</span>
<a name="l02601"></a>02601 <span class="preprocessor">#else</span>
<a name="l02602"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn61xx.html#a8573d6f38b13f261619a2042103be158">02602</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn61xx.html#a8573d6f38b13f261619a2042103be158">stat</a>                         : 12;
<a name="l02603"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn61xx.html#a3ed9e9512e82e07e34e39d8ae57b7c42">02603</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn61xx.html#a3ed9e9512e82e07e34e39d8ae57b7c42">reserved_12_63</a>               : 52;
<a name="l02604"></a>02604 <span class="preprocessor">#endif</span>
<a name="l02605"></a>02605 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__bist__stat.html#a20cad6685047ceb7939e9022c1ec09a8">cn61xx</a>;
<a name="l02606"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn63xx.html">02606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn63xx.html">cvmx_mio_boot_bist_stat_cn63xx</a> {
<a name="l02607"></a>02607 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02608"></a>02608 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn63xx.html#a7fe1df90204ae4bf488323d214fea84f">reserved_9_63</a>                : 55;
<a name="l02609"></a>02609     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn63xx.html#aa0b6e4135f45dac9922075782cd56bf8">stat</a>                         : 9;  <span class="comment">/**&lt; BIST status */</span>
<a name="l02610"></a>02610 <span class="preprocessor">#else</span>
<a name="l02611"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn63xx.html#aa0b6e4135f45dac9922075782cd56bf8">02611</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn63xx.html#aa0b6e4135f45dac9922075782cd56bf8">stat</a>                         : 9;
<a name="l02612"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn63xx.html#a7fe1df90204ae4bf488323d214fea84f">02612</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn63xx.html#a7fe1df90204ae4bf488323d214fea84f">reserved_9_63</a>                : 55;
<a name="l02613"></a>02613 <span class="preprocessor">#endif</span>
<a name="l02614"></a>02614 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__bist__stat.html#af87dc767013ca86583cb6ccd435be1c9">cn63xx</a>;
<a name="l02615"></a><a class="code" href="unioncvmx__mio__boot__bist__stat.html#ab206f2d7a390f9b8dc13890c6af61a43">02615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn63xx.html">cvmx_mio_boot_bist_stat_cn63xx</a> <a class="code" href="unioncvmx__mio__boot__bist__stat.html#ab206f2d7a390f9b8dc13890c6af61a43">cn63xxp1</a>;
<a name="l02616"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn66xx.html">02616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn66xx.html">cvmx_mio_boot_bist_stat_cn66xx</a> {
<a name="l02617"></a>02617 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02618"></a>02618 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn66xx.html#acdd8e7c8e18cdd9d1550ea121f34fa8c">reserved_10_63</a>               : 54;
<a name="l02619"></a>02619     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn66xx.html#a4b366283c1600dccad103840571aeda0">stat</a>                         : 10; <span class="comment">/**&lt; BIST status */</span>
<a name="l02620"></a>02620 <span class="preprocessor">#else</span>
<a name="l02621"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn66xx.html#a4b366283c1600dccad103840571aeda0">02621</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn66xx.html#a4b366283c1600dccad103840571aeda0">stat</a>                         : 10;
<a name="l02622"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn66xx.html#acdd8e7c8e18cdd9d1550ea121f34fa8c">02622</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn66xx.html#acdd8e7c8e18cdd9d1550ea121f34fa8c">reserved_10_63</a>               : 54;
<a name="l02623"></a>02623 <span class="preprocessor">#endif</span>
<a name="l02624"></a>02624 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__bist__stat.html#af3725f2d422efffba9c4551ab9336d89">cn66xx</a>;
<a name="l02625"></a><a class="code" href="unioncvmx__mio__boot__bist__stat.html#a6b0d4d253f0716392eda45834839e3fd">02625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn66xx.html">cvmx_mio_boot_bist_stat_cn66xx</a> <a class="code" href="unioncvmx__mio__boot__bist__stat.html#a6b0d4d253f0716392eda45834839e3fd">cn68xx</a>;
<a name="l02626"></a><a class="code" href="unioncvmx__mio__boot__bist__stat.html#ade262a719515b377dc8e9def4c656594">02626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn66xx.html">cvmx_mio_boot_bist_stat_cn66xx</a> <a class="code" href="unioncvmx__mio__boot__bist__stat.html#ade262a719515b377dc8e9def4c656594">cn68xxp1</a>;
<a name="l02627"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn70xx.html">02627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn70xx.html">cvmx_mio_boot_bist_stat_cn70xx</a> {
<a name="l02628"></a>02628 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02629"></a>02629 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn70xx.html#ad4535f210d9222fe57b9bfc887ea1dd5">reserved_14_63</a>               : 50;
<a name="l02630"></a>02630     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn70xx.html#a55b41d24621b24355e5202985d34ac27">stat</a>                         : 14; <span class="comment">/**&lt; BIST status */</span>
<a name="l02631"></a>02631 <span class="preprocessor">#else</span>
<a name="l02632"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn70xx.html#a55b41d24621b24355e5202985d34ac27">02632</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn70xx.html#a55b41d24621b24355e5202985d34ac27">stat</a>                         : 14;
<a name="l02633"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn70xx.html#ad4535f210d9222fe57b9bfc887ea1dd5">02633</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn70xx.html#ad4535f210d9222fe57b9bfc887ea1dd5">reserved_14_63</a>               : 50;
<a name="l02634"></a>02634 <span class="preprocessor">#endif</span>
<a name="l02635"></a>02635 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__bist__stat.html#aef0e857e5d8d5ee50682c2eb1ee2c3c0">cn70xx</a>;
<a name="l02636"></a><a class="code" href="unioncvmx__mio__boot__bist__stat.html#a25c4f5817b779e6da222192ed9fbbf63">02636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn70xx.html">cvmx_mio_boot_bist_stat_cn70xx</a> <a class="code" href="unioncvmx__mio__boot__bist__stat.html#a25c4f5817b779e6da222192ed9fbbf63">cn70xxp1</a>;
<a name="l02637"></a><a class="code" href="unioncvmx__mio__boot__bist__stat.html#aa4b44507fbbf9820aeafb48a43402fa4">02637</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn70xx.html">cvmx_mio_boot_bist_stat_cn70xx</a> <a class="code" href="unioncvmx__mio__boot__bist__stat.html#aa4b44507fbbf9820aeafb48a43402fa4">cn73xx</a>;
<a name="l02638"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn78xx.html">02638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn78xx.html">cvmx_mio_boot_bist_stat_cn78xx</a> {
<a name="l02639"></a>02639 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02640"></a>02640 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn78xx.html#a7d0fee7f052ec6d6de0564153d8d97d1">reserved_8_63</a>                : 56;
<a name="l02641"></a>02641     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn78xx.html#acdc2dd799bb3b6e9fb29be752231007b">stat</a>                         : 8;  <span class="comment">/**&lt; BIST status. */</span>
<a name="l02642"></a>02642 <span class="preprocessor">#else</span>
<a name="l02643"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn78xx.html#acdc2dd799bb3b6e9fb29be752231007b">02643</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn78xx.html#acdc2dd799bb3b6e9fb29be752231007b">stat</a>                         : 8;
<a name="l02644"></a><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn78xx.html#a7d0fee7f052ec6d6de0564153d8d97d1">02644</a>     uint64_t <a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn78xx.html#a7d0fee7f052ec6d6de0564153d8d97d1">reserved_8_63</a>                : 56;
<a name="l02645"></a>02645 <span class="preprocessor">#endif</span>
<a name="l02646"></a>02646 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__bist__stat.html#ad17c3e92f97fa6fc8089d2c43c68939f">cn78xx</a>;
<a name="l02647"></a><a class="code" href="unioncvmx__mio__boot__bist__stat.html#a0d8e65b2bf220af722a7375ebe008ec8">02647</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn78xx.html">cvmx_mio_boot_bist_stat_cn78xx</a> <a class="code" href="unioncvmx__mio__boot__bist__stat.html#a0d8e65b2bf220af722a7375ebe008ec8">cn78xxp1</a>;
<a name="l02648"></a><a class="code" href="unioncvmx__mio__boot__bist__stat.html#ab066b390bd7497dae9b0ed3fa3a18f49">02648</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn61xx.html">cvmx_mio_boot_bist_stat_cn61xx</a> <a class="code" href="unioncvmx__mio__boot__bist__stat.html#ab066b390bd7497dae9b0ed3fa3a18f49">cnf71xx</a>;
<a name="l02649"></a><a class="code" href="unioncvmx__mio__boot__bist__stat.html#ae219ce2f355ed5b8624c41dd6844ba10">02649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__bist__stat_1_1cvmx__mio__boot__bist__stat__cn70xx.html">cvmx_mio_boot_bist_stat_cn70xx</a> <a class="code" href="unioncvmx__mio__boot__bist__stat.html#ae219ce2f355ed5b8624c41dd6844ba10">cnf75xx</a>;
<a name="l02650"></a>02650 };
<a name="l02651"></a><a class="code" href="cvmx-mio-defs_8h.html#a0003459828fd4c7a2fbb2a8ddfc6acdb">02651</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__bist__stat.html" title="cvmx_mio_boot_bist_stat">cvmx_mio_boot_bist_stat</a> <a class="code" href="unioncvmx__mio__boot__bist__stat.html" title="cvmx_mio_boot_bist_stat">cvmx_mio_boot_bist_stat_t</a>;
<a name="l02652"></a>02652 <span class="comment"></span>
<a name="l02653"></a>02653 <span class="comment">/**</span>
<a name="l02654"></a>02654 <span class="comment"> * cvmx_mio_boot_comp</span>
<a name="l02655"></a>02655 <span class="comment"> *</span>
<a name="l02656"></a>02656 <span class="comment"> * This register sets the output impedance of boot-bus output pins.</span>
<a name="l02657"></a>02657 <span class="comment"> *</span>
<a name="l02658"></a>02658 <span class="comment"> */</span>
<a name="l02659"></a><a class="code" href="unioncvmx__mio__boot__comp.html">02659</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__comp.html" title="cvmx_mio_boot_comp">cvmx_mio_boot_comp</a> {
<a name="l02660"></a><a class="code" href="unioncvmx__mio__boot__comp.html#a289af72ce02a38c70553fe152806246b">02660</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__comp.html#a289af72ce02a38c70553fe152806246b">u64</a>;
<a name="l02661"></a><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__s.html">02661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__s.html">cvmx_mio_boot_comp_s</a> {
<a name="l02662"></a>02662 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02663"></a>02663 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__s.html#a598a786f4156fe3b5be90947bc9131bb">reserved_0_63</a>                : 64;
<a name="l02664"></a>02664 <span class="preprocessor">#else</span>
<a name="l02665"></a><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__s.html#a598a786f4156fe3b5be90947bc9131bb">02665</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__s.html#a598a786f4156fe3b5be90947bc9131bb">reserved_0_63</a>                : 64;
<a name="l02666"></a>02666 <span class="preprocessor">#endif</span>
<a name="l02667"></a>02667 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__comp.html#ac10fd433108b0ca50f3474103a959a7d">s</a>;
<a name="l02668"></a><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn50xx.html">02668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn50xx.html">cvmx_mio_boot_comp_cn50xx</a> {
<a name="l02669"></a>02669 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02670"></a>02670 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn50xx.html#aeb5a550c6446f419956b3c8002bb342f">reserved_10_63</a>               : 54;
<a name="l02671"></a>02671     uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn50xx.html#a0b7499f816a9ab61074124152e7394c0">pctl</a>                         : 5;  <span class="comment">/**&lt; Boot bus PCTL */</span>
<a name="l02672"></a>02672     uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn50xx.html#adb52f9840bd7b94d97be7cd30ada4516">nctl</a>                         : 5;  <span class="comment">/**&lt; Boot bus NCTL */</span>
<a name="l02673"></a>02673 <span class="preprocessor">#else</span>
<a name="l02674"></a><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn50xx.html#adb52f9840bd7b94d97be7cd30ada4516">02674</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn50xx.html#adb52f9840bd7b94d97be7cd30ada4516">nctl</a>                         : 5;
<a name="l02675"></a><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn50xx.html#a0b7499f816a9ab61074124152e7394c0">02675</a>     uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn50xx.html#a0b7499f816a9ab61074124152e7394c0">pctl</a>                         : 5;
<a name="l02676"></a><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn50xx.html#aeb5a550c6446f419956b3c8002bb342f">02676</a>     uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn50xx.html#aeb5a550c6446f419956b3c8002bb342f">reserved_10_63</a>               : 54;
<a name="l02677"></a>02677 <span class="preprocessor">#endif</span>
<a name="l02678"></a>02678 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__comp.html#a0ada90781d03c241a2800ecd8a313bb7">cn50xx</a>;
<a name="l02679"></a><a class="code" href="unioncvmx__mio__boot__comp.html#a95f47dfdbfc6d52a06e0b0bac067a7a8">02679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn50xx.html">cvmx_mio_boot_comp_cn50xx</a>      <a class="code" href="unioncvmx__mio__boot__comp.html#a95f47dfdbfc6d52a06e0b0bac067a7a8">cn52xx</a>;
<a name="l02680"></a><a class="code" href="unioncvmx__mio__boot__comp.html#a19fc6ebdb0348b387fbea5e3515f1638">02680</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn50xx.html">cvmx_mio_boot_comp_cn50xx</a>      <a class="code" href="unioncvmx__mio__boot__comp.html#a19fc6ebdb0348b387fbea5e3515f1638">cn52xxp1</a>;
<a name="l02681"></a><a class="code" href="unioncvmx__mio__boot__comp.html#a68a9ad457baf9ab1e7a582be1316035e">02681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn50xx.html">cvmx_mio_boot_comp_cn50xx</a>      <a class="code" href="unioncvmx__mio__boot__comp.html#a68a9ad457baf9ab1e7a582be1316035e">cn56xx</a>;
<a name="l02682"></a><a class="code" href="unioncvmx__mio__boot__comp.html#a518695af1def8f214a76599fe1093d8a">02682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn50xx.html">cvmx_mio_boot_comp_cn50xx</a>      <a class="code" href="unioncvmx__mio__boot__comp.html#a518695af1def8f214a76599fe1093d8a">cn56xxp1</a>;
<a name="l02683"></a><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn61xx.html">02683</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn61xx.html">cvmx_mio_boot_comp_cn61xx</a> {
<a name="l02684"></a>02684 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02685"></a>02685 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn61xx.html#ad285442912f5c5ea7dc366aaf247f11b">reserved_12_63</a>               : 52;
<a name="l02686"></a>02686     uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn61xx.html#a125f62ef15794ce444af804a8e829b1e">pctl</a>                         : 6;  <span class="comment">/**&lt; Boot bus PCTL */</span>
<a name="l02687"></a>02687     uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn61xx.html#a6c341b9c9083011d9921680fdad73ee1">nctl</a>                         : 6;  <span class="comment">/**&lt; Boot bus NCTL */</span>
<a name="l02688"></a>02688 <span class="preprocessor">#else</span>
<a name="l02689"></a><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn61xx.html#a6c341b9c9083011d9921680fdad73ee1">02689</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn61xx.html#a6c341b9c9083011d9921680fdad73ee1">nctl</a>                         : 6;
<a name="l02690"></a><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn61xx.html#a125f62ef15794ce444af804a8e829b1e">02690</a>     uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn61xx.html#a125f62ef15794ce444af804a8e829b1e">pctl</a>                         : 6;
<a name="l02691"></a><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn61xx.html#ad285442912f5c5ea7dc366aaf247f11b">02691</a>     uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn61xx.html#ad285442912f5c5ea7dc366aaf247f11b">reserved_12_63</a>               : 52;
<a name="l02692"></a>02692 <span class="preprocessor">#endif</span>
<a name="l02693"></a>02693 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__comp.html#a467498831a6cdd2846bb26c735f19f8d">cn61xx</a>;
<a name="l02694"></a><a class="code" href="unioncvmx__mio__boot__comp.html#ad3cab193ee4629b1687b806c7677134e">02694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn61xx.html">cvmx_mio_boot_comp_cn61xx</a>      <a class="code" href="unioncvmx__mio__boot__comp.html#ad3cab193ee4629b1687b806c7677134e">cn63xx</a>;
<a name="l02695"></a><a class="code" href="unioncvmx__mio__boot__comp.html#a83d3dd8a3e3472cb93521c05b9fef030">02695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn61xx.html">cvmx_mio_boot_comp_cn61xx</a>      <a class="code" href="unioncvmx__mio__boot__comp.html#a83d3dd8a3e3472cb93521c05b9fef030">cn63xxp1</a>;
<a name="l02696"></a><a class="code" href="unioncvmx__mio__boot__comp.html#a98759bbc26f1070079e422028b5b98d9">02696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn61xx.html">cvmx_mio_boot_comp_cn61xx</a>      <a class="code" href="unioncvmx__mio__boot__comp.html#a98759bbc26f1070079e422028b5b98d9">cn66xx</a>;
<a name="l02697"></a><a class="code" href="unioncvmx__mio__boot__comp.html#a9e5518632b46bbaf8eb43fc7c2ee889d">02697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn61xx.html">cvmx_mio_boot_comp_cn61xx</a>      <a class="code" href="unioncvmx__mio__boot__comp.html#a9e5518632b46bbaf8eb43fc7c2ee889d">cn68xx</a>;
<a name="l02698"></a><a class="code" href="unioncvmx__mio__boot__comp.html#a9b6c049dda5fa337dcea5a393cc4de5e">02698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn61xx.html">cvmx_mio_boot_comp_cn61xx</a>      <a class="code" href="unioncvmx__mio__boot__comp.html#a9b6c049dda5fa337dcea5a393cc4de5e">cn68xxp1</a>;
<a name="l02699"></a><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html">02699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html">cvmx_mio_boot_comp_cn70xx</a> {
<a name="l02700"></a>02700 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02701"></a>02701 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html#a57a5877bb6d79492a25ca560507864de">reserved_11_63</a>               : 53;
<a name="l02702"></a>02702     uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html#a708318ea82699cc1c2919c413473e015">pctl</a>                         : 3;  <span class="comment">/**&lt; Boot bus PCTL */</span>
<a name="l02703"></a>02703     uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html#a86bcefa72e35f027b1d0a553e8a8ea2c">reserved_3_7</a>                 : 5;
<a name="l02704"></a>02704     uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html#afeaf11cc88a3d835cdb6e7f330055e3a">nctl</a>                         : 3;  <span class="comment">/**&lt; Boot bus NCTL */</span>
<a name="l02705"></a>02705 <span class="preprocessor">#else</span>
<a name="l02706"></a><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html#afeaf11cc88a3d835cdb6e7f330055e3a">02706</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html#afeaf11cc88a3d835cdb6e7f330055e3a">nctl</a>                         : 3;
<a name="l02707"></a><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html#a86bcefa72e35f027b1d0a553e8a8ea2c">02707</a>     uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html#a86bcefa72e35f027b1d0a553e8a8ea2c">reserved_3_7</a>                 : 5;
<a name="l02708"></a><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html#a708318ea82699cc1c2919c413473e015">02708</a>     uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html#a708318ea82699cc1c2919c413473e015">pctl</a>                         : 3;
<a name="l02709"></a><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html#a57a5877bb6d79492a25ca560507864de">02709</a>     uint64_t <a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html#a57a5877bb6d79492a25ca560507864de">reserved_11_63</a>               : 53;
<a name="l02710"></a>02710 <span class="preprocessor">#endif</span>
<a name="l02711"></a>02711 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__comp.html#add44066046371d027379a21fdf807996">cn70xx</a>;
<a name="l02712"></a><a class="code" href="unioncvmx__mio__boot__comp.html#afc2e9b3d9673008f9627db2f92cabdb8">02712</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html">cvmx_mio_boot_comp_cn70xx</a>      <a class="code" href="unioncvmx__mio__boot__comp.html#afc2e9b3d9673008f9627db2f92cabdb8">cn70xxp1</a>;
<a name="l02713"></a><a class="code" href="unioncvmx__mio__boot__comp.html#a236eaff66c062ee2be6cf75e60494212">02713</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html">cvmx_mio_boot_comp_cn70xx</a>      <a class="code" href="unioncvmx__mio__boot__comp.html#a236eaff66c062ee2be6cf75e60494212">cn73xx</a>;
<a name="l02714"></a><a class="code" href="unioncvmx__mio__boot__comp.html#a851bff6aaa3e0f6613ff0ba284113946">02714</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html">cvmx_mio_boot_comp_cn70xx</a>      <a class="code" href="unioncvmx__mio__boot__comp.html#a851bff6aaa3e0f6613ff0ba284113946">cn78xx</a>;
<a name="l02715"></a><a class="code" href="unioncvmx__mio__boot__comp.html#aa479e38d2737194f0a1a40af7a6f4d51">02715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html">cvmx_mio_boot_comp_cn70xx</a>      <a class="code" href="unioncvmx__mio__boot__comp.html#aa479e38d2737194f0a1a40af7a6f4d51">cn78xxp1</a>;
<a name="l02716"></a><a class="code" href="unioncvmx__mio__boot__comp.html#a234d9a15672d4fcb79e21ead35358334">02716</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn61xx.html">cvmx_mio_boot_comp_cn61xx</a>      <a class="code" href="unioncvmx__mio__boot__comp.html#a234d9a15672d4fcb79e21ead35358334">cnf71xx</a>;
<a name="l02717"></a><a class="code" href="unioncvmx__mio__boot__comp.html#ab296688302a7769361e4b5474a7ce3e4">02717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__comp_1_1cvmx__mio__boot__comp__cn70xx.html">cvmx_mio_boot_comp_cn70xx</a>      <a class="code" href="unioncvmx__mio__boot__comp.html#ab296688302a7769361e4b5474a7ce3e4">cnf75xx</a>;
<a name="l02718"></a>02718 };
<a name="l02719"></a><a class="code" href="cvmx-mio-defs_8h.html#aabfef18e254c47fef7d88bf722327374">02719</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__comp.html" title="cvmx_mio_boot_comp">cvmx_mio_boot_comp</a> <a class="code" href="unioncvmx__mio__boot__comp.html" title="cvmx_mio_boot_comp">cvmx_mio_boot_comp_t</a>;
<a name="l02720"></a>02720 <span class="comment"></span>
<a name="l02721"></a>02721 <span class="comment">/**</span>
<a name="l02722"></a>02722 <span class="comment"> * cvmx_mio_boot_ctl</span>
<a name="l02723"></a>02723 <span class="comment"> *</span>
<a name="l02724"></a>02724 <span class="comment"> * The hardware allows only one controller to use the BootBus and the MIO_NDF_DMA engine</span>
<a name="l02725"></a>02725 <span class="comment"> * at a time.  The SEL field determines the owner.</span>
<a name="l02726"></a>02726 <span class="comment"> * This field should be changed only when the current controller operations are complete.</span>
<a name="l02727"></a>02727 <span class="comment"> * Here are several situations.</span>
<a name="l02728"></a>02728 <span class="comment"> *    1.  If eMMC/SD is currently doing a read or write command without a DMA then the</span>
<a name="l02729"></a>02729 <span class="comment"> *        MIO_EMM_INT[CMD_DONE] should occur before SEL is changed.</span>
<a name="l02730"></a>02730 <span class="comment"> *    2.  If eMMC/SD is currently doing a dma operation with the device then the</span>
<a name="l02731"></a>02731 <span class="comment"> *        MIO_EMM_INT[DMA_DONE] should occur before SEL is changed.  Care must be taken not to</span>
<a name="l02732"></a>02732 <span class="comment"> *        reprogram the MIO_NDF_DMA_CFG register until both the previous MIO_NDF_DMA_INT[DONE]</span>
<a name="l02733"></a>02733 <span class="comment"> *        has occurred and the new SEL has been set.</span>
<a name="l02734"></a>02734 <span class="comment"> *    3.  If NAND is currently doing one or more operations to the external device without using</span>
<a name="l02735"></a>02735 <span class="comment"> *        the DMA then the NDF_INT[EMPTY] should occur to guarantee all commands are executed</span>
<a name="l02736"></a>02736 <span class="comment"> *        before changing the SEL value.</span>
<a name="l02737"></a>02737 <span class="comment"> *    4.  If NAND is currently doing one or more operations to the external device which includes</span>
<a name="l02738"></a>02738 <span class="comment"> *        DMAs then the SEL should not change until both the last MIO_NDF_DMA_INT[DONE] and</span>
<a name="l02739"></a>02739 <span class="comment"> *        NDF_INT[EMPTY] have occurred.</span>
<a name="l02740"></a>02740 <span class="comment"> */</span>
<a name="l02741"></a><a class="code" href="unioncvmx__mio__boot__ctl.html">02741</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__ctl.html" title="cvmx_mio_boot_ctl">cvmx_mio_boot_ctl</a> {
<a name="l02742"></a><a class="code" href="unioncvmx__mio__boot__ctl.html#a6f0261748d6c4205283f33ce767c3869">02742</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__ctl.html#a6f0261748d6c4205283f33ce767c3869">u64</a>;
<a name="l02743"></a><a class="code" href="structcvmx__mio__boot__ctl_1_1cvmx__mio__boot__ctl__s.html">02743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__ctl_1_1cvmx__mio__boot__ctl__s.html">cvmx_mio_boot_ctl_s</a> {
<a name="l02744"></a>02744 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02745"></a>02745 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__ctl_1_1cvmx__mio__boot__ctl__s.html#a9ad6be57c7cf31ac7ba7ac84c5e8bd18">reserved_1_63</a>                : 63;
<a name="l02746"></a>02746     uint64_t <a class="code" href="structcvmx__mio__boot__ctl_1_1cvmx__mio__boot__ctl__s.html#ab1590eea9ab61ff55c84b688eda0ca5d">sel</a>                          : 1;  <span class="comment">/**&lt; Controller Selection.</span>
<a name="l02747"></a>02747 <span class="comment">                                                         0 = eMMC/SD,</span>
<a name="l02748"></a>02748 <span class="comment">                                                         1 = NAND */</span>
<a name="l02749"></a>02749 <span class="preprocessor">#else</span>
<a name="l02750"></a><a class="code" href="structcvmx__mio__boot__ctl_1_1cvmx__mio__boot__ctl__s.html#ab1590eea9ab61ff55c84b688eda0ca5d">02750</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__ctl_1_1cvmx__mio__boot__ctl__s.html#ab1590eea9ab61ff55c84b688eda0ca5d">sel</a>                          : 1;
<a name="l02751"></a><a class="code" href="structcvmx__mio__boot__ctl_1_1cvmx__mio__boot__ctl__s.html#a9ad6be57c7cf31ac7ba7ac84c5e8bd18">02751</a>     uint64_t <a class="code" href="structcvmx__mio__boot__ctl_1_1cvmx__mio__boot__ctl__s.html#a9ad6be57c7cf31ac7ba7ac84c5e8bd18">reserved_1_63</a>                : 63;
<a name="l02752"></a>02752 <span class="preprocessor">#endif</span>
<a name="l02753"></a>02753 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__ctl.html#a203635c39ae1ff76b33551ccdf819569">s</a>;
<a name="l02754"></a><a class="code" href="unioncvmx__mio__boot__ctl.html#a32f3b3dcc35571b868f81d8febc560d0">02754</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__ctl_1_1cvmx__mio__boot__ctl__s.html">cvmx_mio_boot_ctl_s</a>            <a class="code" href="unioncvmx__mio__boot__ctl.html#a32f3b3dcc35571b868f81d8febc560d0">cn70xx</a>;
<a name="l02755"></a><a class="code" href="unioncvmx__mio__boot__ctl.html#a5f81c1fe2ac19302dea7e752def59bd9">02755</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__ctl_1_1cvmx__mio__boot__ctl__s.html">cvmx_mio_boot_ctl_s</a>            <a class="code" href="unioncvmx__mio__boot__ctl.html#a5f81c1fe2ac19302dea7e752def59bd9">cn70xxp1</a>;
<a name="l02756"></a>02756 };
<a name="l02757"></a><a class="code" href="cvmx-mio-defs_8h.html#ab44d1780040cc4b403bd8c58eac174b3">02757</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__ctl.html" title="cvmx_mio_boot_ctl">cvmx_mio_boot_ctl</a> <a class="code" href="unioncvmx__mio__boot__ctl.html" title="cvmx_mio_boot_ctl">cvmx_mio_boot_ctl_t</a>;
<a name="l02758"></a>02758 <span class="comment"></span>
<a name="l02759"></a>02759 <span class="comment">/**</span>
<a name="l02760"></a>02760 <span class="comment"> * cvmx_mio_boot_dma_adr#</span>
<a name="l02761"></a>02761 <span class="comment"> *</span>
<a name="l02762"></a>02762 <span class="comment"> * This is the DMA engine n address register (one register for each of two engines).</span>
<a name="l02763"></a>02763 <span class="comment"> *</span>
<a name="l02764"></a>02764 <span class="comment"> */</span>
<a name="l02765"></a><a class="code" href="unioncvmx__mio__boot__dma__adrx.html">02765</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__dma__adrx.html" title="cvmx_mio_boot_dma_adr#">cvmx_mio_boot_dma_adrx</a> {
<a name="l02766"></a><a class="code" href="unioncvmx__mio__boot__dma__adrx.html#a9e440b2a948b9c953df4ce104a8ecb8c">02766</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__dma__adrx.html#a9e440b2a948b9c953df4ce104a8ecb8c">u64</a>;
<a name="l02767"></a><a class="code" href="structcvmx__mio__boot__dma__adrx_1_1cvmx__mio__boot__dma__adrx__s.html">02767</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__adrx_1_1cvmx__mio__boot__dma__adrx__s.html">cvmx_mio_boot_dma_adrx_s</a> {
<a name="l02768"></a>02768 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02769"></a>02769 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__dma__adrx_1_1cvmx__mio__boot__dma__adrx__s.html#af8aa4f6c8f4cf153d279ee260f9f8883">reserved_42_63</a>               : 22;
<a name="l02770"></a>02770     uint64_t <a class="code" href="structcvmx__mio__boot__dma__adrx_1_1cvmx__mio__boot__dma__adrx__s.html#a8f9a4ef74ba561c70947a56f1a96f210">adr</a>                          : 42; <span class="comment">/**&lt; DMA engine 0-1 address. This value must be aligned to the bus width (i.e. 16-bit aligned</span>
<a name="l02771"></a>02771 <span class="comment">                                                         if WIDTH=0, 32-bit aligned if WIDTH=1). */</span>
<a name="l02772"></a>02772 <span class="preprocessor">#else</span>
<a name="l02773"></a><a class="code" href="structcvmx__mio__boot__dma__adrx_1_1cvmx__mio__boot__dma__adrx__s.html#a8f9a4ef74ba561c70947a56f1a96f210">02773</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__dma__adrx_1_1cvmx__mio__boot__dma__adrx__s.html#a8f9a4ef74ba561c70947a56f1a96f210">adr</a>                          : 42;
<a name="l02774"></a><a class="code" href="structcvmx__mio__boot__dma__adrx_1_1cvmx__mio__boot__dma__adrx__s.html#af8aa4f6c8f4cf153d279ee260f9f8883">02774</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__adrx_1_1cvmx__mio__boot__dma__adrx__s.html#af8aa4f6c8f4cf153d279ee260f9f8883">reserved_42_63</a>               : 22;
<a name="l02775"></a>02775 <span class="preprocessor">#endif</span>
<a name="l02776"></a>02776 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__dma__adrx.html#aa9ddd4fd338f804cbe28387691ad8936">s</a>;
<a name="l02777"></a><a class="code" href="unioncvmx__mio__boot__dma__adrx.html#a9269f46bc2a622113335638bb1a2d807">02777</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__adrx_1_1cvmx__mio__boot__dma__adrx__s.html">cvmx_mio_boot_dma_adrx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__adrx.html#a9269f46bc2a622113335638bb1a2d807">cn73xx</a>;
<a name="l02778"></a><a class="code" href="unioncvmx__mio__boot__dma__adrx.html#a5561a386b665ea00651c4f0ee071a846">02778</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__adrx_1_1cvmx__mio__boot__dma__adrx__s.html">cvmx_mio_boot_dma_adrx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__adrx.html#a5561a386b665ea00651c4f0ee071a846">cn78xx</a>;
<a name="l02779"></a><a class="code" href="unioncvmx__mio__boot__dma__adrx.html#aaeb447aede6b670afb0981e4376f5070">02779</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__adrx_1_1cvmx__mio__boot__dma__adrx__s.html">cvmx_mio_boot_dma_adrx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__adrx.html#aaeb447aede6b670afb0981e4376f5070">cn78xxp1</a>;
<a name="l02780"></a><a class="code" href="unioncvmx__mio__boot__dma__adrx.html#a292401341383487f62dbd83a324b1988">02780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__adrx_1_1cvmx__mio__boot__dma__adrx__s.html">cvmx_mio_boot_dma_adrx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__adrx.html#a292401341383487f62dbd83a324b1988">cnf75xx</a>;
<a name="l02781"></a>02781 };
<a name="l02782"></a><a class="code" href="cvmx-mio-defs_8h.html#a52161bcca91e3d855528815573691ab9">02782</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__dma__adrx.html" title="cvmx_mio_boot_dma_adr#">cvmx_mio_boot_dma_adrx</a> <a class="code" href="unioncvmx__mio__boot__dma__adrx.html" title="cvmx_mio_boot_dma_adr#">cvmx_mio_boot_dma_adrx_t</a>;
<a name="l02783"></a>02783 <span class="comment"></span>
<a name="l02784"></a>02784 <span class="comment">/**</span>
<a name="l02785"></a>02785 <span class="comment"> * cvmx_mio_boot_dma_cfg#</span>
<a name="l02786"></a>02786 <span class="comment"> *</span>
<a name="l02787"></a>02787 <span class="comment"> * This is the DMA engine n configuration register (one register for each of two engines).</span>
<a name="l02788"></a>02788 <span class="comment"> * Care must be taken to insure that the DMA duration not exceed the processor timeout of 2^29</span>
<a name="l02789"></a>02789 <span class="comment"> * core clocks or the RML timeout specified in SLI_WINDOW_CTL[TIME] coprocessor clocks if</span>
<a name="l02790"></a>02790 <span class="comment"> * accesses to the boot bus occur while DMA operations are in progress.</span>
<a name="l02791"></a>02791 <span class="comment"> * The DMA operation duration in coprocessor clocks as:</span>
<a name="l02792"></a>02792 <span class="comment"> * MIO_BOOT_DMA_CFG()[SIZE] * MIO_BOOT_DMA_TIM()[TIM_MULT] * CYCLE_TIME.</span>
<a name="l02793"></a>02793 <span class="comment"> * Where:</span>
<a name="l02794"></a>02794 <span class="comment"> * CYCLE_TIME = MIO_BOOT_DMA_TIM()[RD_DLY+PAUSE+DMACK_H+WE_N+WE_A+OE_N+OE_A+DMACK_S].</span>
<a name="l02795"></a>02795 <span class="comment"> * Coprocessor clocks can be converted to core clocks by multiplying the value by the clock ratio</span>
<a name="l02796"></a>02796 <span class="comment"> * RST_BOOT[C_MUL] / RST_BOOT[PNR_MUL].</span>
<a name="l02797"></a>02797 <span class="comment"> */</span>
<a name="l02798"></a><a class="code" href="unioncvmx__mio__boot__dma__cfgx.html">02798</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__dma__cfgx.html" title="cvmx_mio_boot_dma_cfg#">cvmx_mio_boot_dma_cfgx</a> {
<a name="l02799"></a><a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#a8931bdb62a40b655f0c748470e2a26fb">02799</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#a8931bdb62a40b655f0c748470e2a26fb">u64</a>;
<a name="l02800"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html">02800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html">cvmx_mio_boot_dma_cfgx_s</a> {
<a name="l02801"></a>02801 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02802"></a>02802 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#a06a4a22a4034dc4cb8cc90113699ea66">en</a>                           : 1;  <span class="comment">/**&lt; DMA engine 0-1 enable. */</span>
<a name="l02803"></a>02803     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#af1df08079fb45fe8b4282616ffe4dd5e">rw</a>                           : 1;  <span class="comment">/**&lt; DMA engine 0-1 R/W bit (0 = read, 1 = write). */</span>
<a name="l02804"></a>02804     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#ae08794575743bc186dd2dad90d494b52">clr</a>                          : 1;  <span class="comment">/**&lt; DMA engine 0-1 clear EN on device terminated burst. */</span>
<a name="l02805"></a>02805     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#a7ca05b43c9cbbdb8d3634769b390f59a">reserved_60_60</a>               : 1;
<a name="l02806"></a>02806     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#a24888fac3b7a79389ff24530a5ff6b7c">swap32</a>                       : 1;  <span class="comment">/**&lt; DMA engine 0-1 32-bit swap. */</span>
<a name="l02807"></a>02807     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#ae798c0809b2a2e65a1e18d46f0c55406">swap16</a>                       : 1;  <span class="comment">/**&lt; DMA engine 0-1 16-bit swap. */</span>
<a name="l02808"></a>02808     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#aaaa58061f1eee660bf306bf30847ee59">swap8</a>                        : 1;  <span class="comment">/**&lt; DMA engine 0-1 8-bit swap. */</span>
<a name="l02809"></a>02809     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#af4dcd3056d6f5065eeade687332e1b75">endian</a>                       : 1;  <span class="comment">/**&lt; DMA engine 0-1 IOB endian mode (0 = big, 1 = little). */</span>
<a name="l02810"></a>02810     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#ac8aa83d4567fcdcb2f049b5d0a4e9f77">size</a>                         : 20; <span class="comment">/**&lt; DMA engine 0-1 size. SIZE is specified in number of bus transfers, where one transfer is</span>
<a name="l02811"></a>02811 <span class="comment">                                                         equal to the following number of bytes, dependent on MIO_BOOT_DMA_TIM()[WIDTH] and</span>
<a name="l02812"></a>02812 <span class="comment">                                                         MIO_BOOT_DMA_TIM()[DDR]:</span>
<a name="l02813"></a>02813 <span class="comment">                                                         _ If WIDTH=0, DDR=0, then transfer is 2 bytes.</span>
<a name="l02814"></a>02814 <span class="comment">                                                         _ If WIDTH=0, DDR=1, then transfer is 4 bytes.</span>
<a name="l02815"></a>02815 <span class="comment">                                                         _ If WIDTH=1, DDR=0, then transfer is 4 bytes.</span>
<a name="l02816"></a>02816 <span class="comment">                                                         _ If WIDTH=1, DDR=1, then transfer is 8 bytes. */</span>
<a name="l02817"></a>02817     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#a66275a6a15b8fc4a889e1359e0a484ea">adr</a>                          : 36; <span class="comment">/**&lt; DMA Engine X address */</span>
<a name="l02818"></a>02818 <span class="preprocessor">#else</span>
<a name="l02819"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#a66275a6a15b8fc4a889e1359e0a484ea">02819</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#a66275a6a15b8fc4a889e1359e0a484ea">adr</a>                          : 36;
<a name="l02820"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#ac8aa83d4567fcdcb2f049b5d0a4e9f77">02820</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#ac8aa83d4567fcdcb2f049b5d0a4e9f77">size</a>                         : 20;
<a name="l02821"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#af4dcd3056d6f5065eeade687332e1b75">02821</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#af4dcd3056d6f5065eeade687332e1b75">endian</a>                       : 1;
<a name="l02822"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#aaaa58061f1eee660bf306bf30847ee59">02822</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#aaaa58061f1eee660bf306bf30847ee59">swap8</a>                        : 1;
<a name="l02823"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#ae798c0809b2a2e65a1e18d46f0c55406">02823</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#ae798c0809b2a2e65a1e18d46f0c55406">swap16</a>                       : 1;
<a name="l02824"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#a24888fac3b7a79389ff24530a5ff6b7c">02824</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#a24888fac3b7a79389ff24530a5ff6b7c">swap32</a>                       : 1;
<a name="l02825"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#a7ca05b43c9cbbdb8d3634769b390f59a">02825</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#a7ca05b43c9cbbdb8d3634769b390f59a">reserved_60_60</a>               : 1;
<a name="l02826"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#ae08794575743bc186dd2dad90d494b52">02826</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#ae08794575743bc186dd2dad90d494b52">clr</a>                          : 1;
<a name="l02827"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#af1df08079fb45fe8b4282616ffe4dd5e">02827</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#af1df08079fb45fe8b4282616ffe4dd5e">rw</a>                           : 1;
<a name="l02828"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#a06a4a22a4034dc4cb8cc90113699ea66">02828</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html#a06a4a22a4034dc4cb8cc90113699ea66">en</a>                           : 1;
<a name="l02829"></a>02829 <span class="preprocessor">#endif</span>
<a name="l02830"></a>02830 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#acaa1aa003f5f345b3cf4786798982336">s</a>;
<a name="l02831"></a><a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#a73fb5f58292039b897765e8b1cd944e5">02831</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html">cvmx_mio_boot_dma_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#a73fb5f58292039b897765e8b1cd944e5">cn52xx</a>;
<a name="l02832"></a><a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#a62bd3a853b3e33ef5adb14e0a79d858f">02832</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html">cvmx_mio_boot_dma_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#a62bd3a853b3e33ef5adb14e0a79d858f">cn52xxp1</a>;
<a name="l02833"></a><a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#afec32aa42e0d9b206627c25251f834ef">02833</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html">cvmx_mio_boot_dma_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#afec32aa42e0d9b206627c25251f834ef">cn56xx</a>;
<a name="l02834"></a><a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#ab23f8c0b1493252c78980cc1ecc0be8d">02834</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html">cvmx_mio_boot_dma_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#ab23f8c0b1493252c78980cc1ecc0be8d">cn56xxp1</a>;
<a name="l02835"></a><a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#a0974164056c3ab0916805154a927c8f0">02835</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html">cvmx_mio_boot_dma_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#a0974164056c3ab0916805154a927c8f0">cn61xx</a>;
<a name="l02836"></a><a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#a770290de95776b3d66c6b372241da4b5">02836</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html">cvmx_mio_boot_dma_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#a770290de95776b3d66c6b372241da4b5">cn63xx</a>;
<a name="l02837"></a><a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#ac58afb5b21de7909a513da18a1af89e0">02837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html">cvmx_mio_boot_dma_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#ac58afb5b21de7909a513da18a1af89e0">cn63xxp1</a>;
<a name="l02838"></a><a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#a794700eba241b2fdaac77acf88a99695">02838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html">cvmx_mio_boot_dma_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#a794700eba241b2fdaac77acf88a99695">cn66xx</a>;
<a name="l02839"></a><a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#ad3532e50f097725b20df8b6dfcc1ecef">02839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html">cvmx_mio_boot_dma_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#ad3532e50f097725b20df8b6dfcc1ecef">cn68xx</a>;
<a name="l02840"></a><a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#a2a13faeb78fb613d0a39f6cbe85aea62">02840</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html">cvmx_mio_boot_dma_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#a2a13faeb78fb613d0a39f6cbe85aea62">cn68xxp1</a>;
<a name="l02841"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html">02841</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html">cvmx_mio_boot_dma_cfgx_cn73xx</a> {
<a name="l02842"></a>02842 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02843"></a>02843 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#a70e0a40b63d6e1c390b4eecc95e29d46">en</a>                           : 1;  <span class="comment">/**&lt; DMA engine 0-1 enable. */</span>
<a name="l02844"></a>02844     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#af010183f9ddf88504dee84081becd16c">rw</a>                           : 1;  <span class="comment">/**&lt; DMA engine 0-1 R/W bit (0 = read, 1 = write). */</span>
<a name="l02845"></a>02845     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#a0aa4b7876d078dbbc3194208bc2bb12a">clr</a>                          : 1;  <span class="comment">/**&lt; DMA engine 0-1 clear EN on device terminated burst. */</span>
<a name="l02846"></a>02846     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#a0faddd5d37841ac28b4606e10054538e">reserved_60_60</a>               : 1;
<a name="l02847"></a>02847     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#acce7812fcc2c8600f89d21065f3f2696">swap32</a>                       : 1;  <span class="comment">/**&lt; DMA engine 0-1 32-bit swap. */</span>
<a name="l02848"></a>02848     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#aee0576b44caaab00fc200fc277b3909e">swap16</a>                       : 1;  <span class="comment">/**&lt; DMA engine 0-1 16-bit swap. */</span>
<a name="l02849"></a>02849     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#ac6bab27eade1ebe99546d2c2238558d5">swap8</a>                        : 1;  <span class="comment">/**&lt; DMA engine 0-1 8-bit swap. */</span>
<a name="l02850"></a>02850     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#a96b726969cef7666ce6e1dff5ebe68e8">endian</a>                       : 1;  <span class="comment">/**&lt; DMA engine 0-1 IOB endian mode (0 = big, 1 = little). */</span>
<a name="l02851"></a>02851     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#a221de4431d45bd1e0d56647bbbde4d46">size</a>                         : 20; <span class="comment">/**&lt; DMA engine 0-1 size. SIZE is specified in number of bus transfers, where one transfer is</span>
<a name="l02852"></a>02852 <span class="comment">                                                         equal to the following number of bytes, dependent on MIO_BOOT_DMA_TIM()[WIDTH] and</span>
<a name="l02853"></a>02853 <span class="comment">                                                         MIO_BOOT_DMA_TIM()[DDR]:</span>
<a name="l02854"></a>02854 <span class="comment">                                                         _ If WIDTH=0, DDR=0, then transfer is 2 bytes.</span>
<a name="l02855"></a>02855 <span class="comment">                                                         _ If WIDTH=0, DDR=1, then transfer is 4 bytes.</span>
<a name="l02856"></a>02856 <span class="comment">                                                         _ If WIDTH=1, DDR=0, then transfer is 4 bytes.</span>
<a name="l02857"></a>02857 <span class="comment">                                                         _ If WIDTH=1, DDR=1, then transfer is 8 bytes. */</span>
<a name="l02858"></a>02858     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#ac4d60ead18d8af94f6e49ac59e132b4a">reserved_0_35</a>                : 36;
<a name="l02859"></a>02859 <span class="preprocessor">#else</span>
<a name="l02860"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#ac4d60ead18d8af94f6e49ac59e132b4a">02860</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#ac4d60ead18d8af94f6e49ac59e132b4a">reserved_0_35</a>                : 36;
<a name="l02861"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#a221de4431d45bd1e0d56647bbbde4d46">02861</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#a221de4431d45bd1e0d56647bbbde4d46">size</a>                         : 20;
<a name="l02862"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#a96b726969cef7666ce6e1dff5ebe68e8">02862</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#a96b726969cef7666ce6e1dff5ebe68e8">endian</a>                       : 1;
<a name="l02863"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#ac6bab27eade1ebe99546d2c2238558d5">02863</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#ac6bab27eade1ebe99546d2c2238558d5">swap8</a>                        : 1;
<a name="l02864"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#aee0576b44caaab00fc200fc277b3909e">02864</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#aee0576b44caaab00fc200fc277b3909e">swap16</a>                       : 1;
<a name="l02865"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#acce7812fcc2c8600f89d21065f3f2696">02865</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#acce7812fcc2c8600f89d21065f3f2696">swap32</a>                       : 1;
<a name="l02866"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#a0faddd5d37841ac28b4606e10054538e">02866</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#a0faddd5d37841ac28b4606e10054538e">reserved_60_60</a>               : 1;
<a name="l02867"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#a0aa4b7876d078dbbc3194208bc2bb12a">02867</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#a0aa4b7876d078dbbc3194208bc2bb12a">clr</a>                          : 1;
<a name="l02868"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#af010183f9ddf88504dee84081becd16c">02868</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#af010183f9ddf88504dee84081becd16c">rw</a>                           : 1;
<a name="l02869"></a><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#a70e0a40b63d6e1c390b4eecc95e29d46">02869</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html#a70e0a40b63d6e1c390b4eecc95e29d46">en</a>                           : 1;
<a name="l02870"></a>02870 <span class="preprocessor">#endif</span>
<a name="l02871"></a>02871 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#abe3ce9d9b653432c68564825b884a454">cn73xx</a>;
<a name="l02872"></a><a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#a7ec3f8202b7939a020a00af99a0e0cc3">02872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html">cvmx_mio_boot_dma_cfgx_cn73xx</a>  <a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#a7ec3f8202b7939a020a00af99a0e0cc3">cn78xx</a>;
<a name="l02873"></a><a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#aaca0a7b83f233f8f4ea33a16e42f0498">02873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html">cvmx_mio_boot_dma_cfgx_cn73xx</a>  <a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#aaca0a7b83f233f8f4ea33a16e42f0498">cn78xxp1</a>;
<a name="l02874"></a><a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#aaca2aa192ab2498617e8b2194a2286eb">02874</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__s.html">cvmx_mio_boot_dma_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#aaca2aa192ab2498617e8b2194a2286eb">cnf71xx</a>;
<a name="l02875"></a><a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#a4e74a7fe08691ee34a476be7844db9f9">02875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__cfgx_1_1cvmx__mio__boot__dma__cfgx__cn73xx.html">cvmx_mio_boot_dma_cfgx_cn73xx</a>  <a class="code" href="unioncvmx__mio__boot__dma__cfgx.html#a4e74a7fe08691ee34a476be7844db9f9">cnf75xx</a>;
<a name="l02876"></a>02876 };
<a name="l02877"></a><a class="code" href="cvmx-mio-defs_8h.html#ad5f5d4f690510fda0a1157e618777ef1">02877</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__dma__cfgx.html" title="cvmx_mio_boot_dma_cfg#">cvmx_mio_boot_dma_cfgx</a> <a class="code" href="unioncvmx__mio__boot__dma__cfgx.html" title="cvmx_mio_boot_dma_cfg#">cvmx_mio_boot_dma_cfgx_t</a>;
<a name="l02878"></a>02878 <span class="comment"></span>
<a name="l02879"></a>02879 <span class="comment">/**</span>
<a name="l02880"></a>02880 <span class="comment"> * cvmx_mio_boot_dma_int#</span>
<a name="l02881"></a>02881 <span class="comment"> *</span>
<a name="l02882"></a>02882 <span class="comment"> * This is the DMA engine n interrupt register (one register for each of two engines).</span>
<a name="l02883"></a>02883 <span class="comment"> *</span>
<a name="l02884"></a>02884 <span class="comment"> */</span>
<a name="l02885"></a><a class="code" href="unioncvmx__mio__boot__dma__intx.html">02885</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__dma__intx.html" title="cvmx_mio_boot_dma_int#">cvmx_mio_boot_dma_intx</a> {
<a name="l02886"></a><a class="code" href="unioncvmx__mio__boot__dma__intx.html#a9b5dd0f8d38d350ade9a9df8d48fa988">02886</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__dma__intx.html#a9b5dd0f8d38d350ade9a9df8d48fa988">u64</a>;
<a name="l02887"></a><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html">02887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html">cvmx_mio_boot_dma_intx_s</a> {
<a name="l02888"></a>02888 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02889"></a>02889 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html#a11f0b8f5e9c2bccc9ac09bbba8a58f1b">reserved_2_63</a>                : 62;
<a name="l02890"></a>02890     uint64_t <a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html#acff6ef73fd1d7dace6b8b5db7145408c">dmarq</a>                        : 1;  <span class="comment">/**&lt; DMA engine DMARQ asserted interrupt. Throws MIO_BOOT_INTSN_E::MIO_BOOT_DMA(0..1)_DMARQ. */</span>
<a name="l02891"></a>02891     uint64_t <a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html#a48bab7a1a1e0c31eaaaf7dea3c338d4b">done</a>                         : 1;  <span class="comment">/**&lt; DMA engine request completion interrupt. Throws MIO_BOOT_INTSN_E::MIO_BOOT_DMA(0..1)_DONE. */</span>
<a name="l02892"></a>02892 <span class="preprocessor">#else</span>
<a name="l02893"></a><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html#a48bab7a1a1e0c31eaaaf7dea3c338d4b">02893</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html#a48bab7a1a1e0c31eaaaf7dea3c338d4b">done</a>                         : 1;
<a name="l02894"></a><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html#acff6ef73fd1d7dace6b8b5db7145408c">02894</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html#acff6ef73fd1d7dace6b8b5db7145408c">dmarq</a>                        : 1;
<a name="l02895"></a><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html#a11f0b8f5e9c2bccc9ac09bbba8a58f1b">02895</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html#a11f0b8f5e9c2bccc9ac09bbba8a58f1b">reserved_2_63</a>                : 62;
<a name="l02896"></a>02896 <span class="preprocessor">#endif</span>
<a name="l02897"></a>02897 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__dma__intx.html#a541bed7818cc01193838b2457d3188c1">s</a>;
<a name="l02898"></a><a class="code" href="unioncvmx__mio__boot__dma__intx.html#a4411e4ae8d8d5da62bd0a6504a3789b0">02898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html">cvmx_mio_boot_dma_intx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__intx.html#a4411e4ae8d8d5da62bd0a6504a3789b0">cn52xx</a>;
<a name="l02899"></a><a class="code" href="unioncvmx__mio__boot__dma__intx.html#a395a4eea8dee6e33150f2d53d7a6b673">02899</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html">cvmx_mio_boot_dma_intx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__intx.html#a395a4eea8dee6e33150f2d53d7a6b673">cn52xxp1</a>;
<a name="l02900"></a><a class="code" href="unioncvmx__mio__boot__dma__intx.html#aefef506795dd46516676d2ef355fa835">02900</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html">cvmx_mio_boot_dma_intx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__intx.html#aefef506795dd46516676d2ef355fa835">cn56xx</a>;
<a name="l02901"></a><a class="code" href="unioncvmx__mio__boot__dma__intx.html#a6c6a2beb090e52939f9e094c5f79a55b">02901</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html">cvmx_mio_boot_dma_intx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__intx.html#a6c6a2beb090e52939f9e094c5f79a55b">cn56xxp1</a>;
<a name="l02902"></a><a class="code" href="unioncvmx__mio__boot__dma__intx.html#ad3f517b33cff21f7687d254a497a18c8">02902</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html">cvmx_mio_boot_dma_intx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__intx.html#ad3f517b33cff21f7687d254a497a18c8">cn61xx</a>;
<a name="l02903"></a><a class="code" href="unioncvmx__mio__boot__dma__intx.html#a4aba075072ad5f0347b9c36e18ac41e8">02903</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html">cvmx_mio_boot_dma_intx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__intx.html#a4aba075072ad5f0347b9c36e18ac41e8">cn63xx</a>;
<a name="l02904"></a><a class="code" href="unioncvmx__mio__boot__dma__intx.html#ae40a67e475f9bdeadeb5462a72fd7059">02904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html">cvmx_mio_boot_dma_intx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__intx.html#ae40a67e475f9bdeadeb5462a72fd7059">cn63xxp1</a>;
<a name="l02905"></a><a class="code" href="unioncvmx__mio__boot__dma__intx.html#a801dc7e1be6de9797f6bde64dba2e4d5">02905</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html">cvmx_mio_boot_dma_intx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__intx.html#a801dc7e1be6de9797f6bde64dba2e4d5">cn66xx</a>;
<a name="l02906"></a><a class="code" href="unioncvmx__mio__boot__dma__intx.html#a87b5303977ba3ec0bd9226a2835f4658">02906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html">cvmx_mio_boot_dma_intx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__intx.html#a87b5303977ba3ec0bd9226a2835f4658">cn68xx</a>;
<a name="l02907"></a><a class="code" href="unioncvmx__mio__boot__dma__intx.html#af23b36131e0f0198d4eb38e5ccd7a8aa">02907</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html">cvmx_mio_boot_dma_intx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__intx.html#af23b36131e0f0198d4eb38e5ccd7a8aa">cn68xxp1</a>;
<a name="l02908"></a><a class="code" href="unioncvmx__mio__boot__dma__intx.html#aa435dceaa04afc49cfb9c1c7c2895d81">02908</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html">cvmx_mio_boot_dma_intx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__intx.html#aa435dceaa04afc49cfb9c1c7c2895d81">cn73xx</a>;
<a name="l02909"></a><a class="code" href="unioncvmx__mio__boot__dma__intx.html#a8cef62be4b82d08a199877bb5fbcdb9a">02909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html">cvmx_mio_boot_dma_intx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__intx.html#a8cef62be4b82d08a199877bb5fbcdb9a">cn78xx</a>;
<a name="l02910"></a><a class="code" href="unioncvmx__mio__boot__dma__intx.html#a0d6f00fcf81652d7f2883e5eb45153f5">02910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html">cvmx_mio_boot_dma_intx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__intx.html#a0d6f00fcf81652d7f2883e5eb45153f5">cn78xxp1</a>;
<a name="l02911"></a><a class="code" href="unioncvmx__mio__boot__dma__intx.html#a81d2ad1e5cf3ab5f129f3e8ce67df038">02911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html">cvmx_mio_boot_dma_intx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__intx.html#a81d2ad1e5cf3ab5f129f3e8ce67df038">cnf71xx</a>;
<a name="l02912"></a><a class="code" href="unioncvmx__mio__boot__dma__intx.html#a548c2db725147a2deb013e612bf12b99">02912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__intx_1_1cvmx__mio__boot__dma__intx__s.html">cvmx_mio_boot_dma_intx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__intx.html#a548c2db725147a2deb013e612bf12b99">cnf75xx</a>;
<a name="l02913"></a>02913 };
<a name="l02914"></a><a class="code" href="cvmx-mio-defs_8h.html#aafa3a2f2348488cef98bb0b8a664c053">02914</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__dma__intx.html" title="cvmx_mio_boot_dma_int#">cvmx_mio_boot_dma_intx</a> <a class="code" href="unioncvmx__mio__boot__dma__intx.html" title="cvmx_mio_boot_dma_int#">cvmx_mio_boot_dma_intx_t</a>;
<a name="l02915"></a>02915 <span class="comment"></span>
<a name="l02916"></a>02916 <span class="comment">/**</span>
<a name="l02917"></a>02917 <span class="comment"> * cvmx_mio_boot_dma_int_en#</span>
<a name="l02918"></a>02918 <span class="comment"> *</span>
<a name="l02919"></a>02919 <span class="comment"> * MIO_BOOT_DMA_INT_EN = MIO Boot DMA Interrupt Enable Register (1 per engine * 2 engines)</span>
<a name="l02920"></a>02920 <span class="comment"> *</span>
<a name="l02921"></a>02921 <span class="comment"> */</span>
<a name="l02922"></a><a class="code" href="unioncvmx__mio__boot__dma__int__enx.html">02922</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__dma__int__enx.html" title="cvmx_mio_boot_dma_int_en#">cvmx_mio_boot_dma_int_enx</a> {
<a name="l02923"></a><a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#a0fd9942fb0402a383121d565262c8ed6">02923</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#a0fd9942fb0402a383121d565262c8ed6">u64</a>;
<a name="l02924"></a><a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html">02924</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html">cvmx_mio_boot_dma_int_enx_s</a> {
<a name="l02925"></a>02925 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02926"></a>02926 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html#a5c0c07d1bfa09135b1857cac8b3c114d">reserved_2_63</a>                : 62;
<a name="l02927"></a>02927     uint64_t <a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html#ac3ef005f8a571836f562d8e135a55049">dmarq</a>                        : 1;  <span class="comment">/**&lt; DMA Engine X DMARQ asserted interrupt enable */</span>
<a name="l02928"></a>02928     uint64_t <a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html#a2ea6ea3244c2e850ea5c659b8530e58f">done</a>                         : 1;  <span class="comment">/**&lt; DMA Engine X request completion interrupt enable */</span>
<a name="l02929"></a>02929 <span class="preprocessor">#else</span>
<a name="l02930"></a><a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html#a2ea6ea3244c2e850ea5c659b8530e58f">02930</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html#a2ea6ea3244c2e850ea5c659b8530e58f">done</a>                         : 1;
<a name="l02931"></a><a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html#ac3ef005f8a571836f562d8e135a55049">02931</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html#ac3ef005f8a571836f562d8e135a55049">dmarq</a>                        : 1;
<a name="l02932"></a><a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html#a5c0c07d1bfa09135b1857cac8b3c114d">02932</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html#a5c0c07d1bfa09135b1857cac8b3c114d">reserved_2_63</a>                : 62;
<a name="l02933"></a>02933 <span class="preprocessor">#endif</span>
<a name="l02934"></a>02934 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#aa104fc61db8f3bd2ed7a7ace470ccb61">s</a>;
<a name="l02935"></a><a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#ad8d1dde1e6ad9988a4e31de3569a702a">02935</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html">cvmx_mio_boot_dma_int_enx_s</a>    <a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#ad8d1dde1e6ad9988a4e31de3569a702a">cn52xx</a>;
<a name="l02936"></a><a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#aecc50582747ff1eee64d854f33323138">02936</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html">cvmx_mio_boot_dma_int_enx_s</a>    <a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#aecc50582747ff1eee64d854f33323138">cn52xxp1</a>;
<a name="l02937"></a><a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#a1e007d2eb51eec7c97d801c0427cfbc4">02937</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html">cvmx_mio_boot_dma_int_enx_s</a>    <a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#a1e007d2eb51eec7c97d801c0427cfbc4">cn56xx</a>;
<a name="l02938"></a><a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#abc5c9b534bb1e416f769a1821f88e1cf">02938</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html">cvmx_mio_boot_dma_int_enx_s</a>    <a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#abc5c9b534bb1e416f769a1821f88e1cf">cn56xxp1</a>;
<a name="l02939"></a><a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#ab8e1a2ea6effdee455ffe321df1e12c3">02939</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html">cvmx_mio_boot_dma_int_enx_s</a>    <a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#ab8e1a2ea6effdee455ffe321df1e12c3">cn61xx</a>;
<a name="l02940"></a><a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#a3a923703f77f6ab5003a4a0d83de64b5">02940</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html">cvmx_mio_boot_dma_int_enx_s</a>    <a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#a3a923703f77f6ab5003a4a0d83de64b5">cn63xx</a>;
<a name="l02941"></a><a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#a7ed8e47730ece2243a506c5a209bfa5a">02941</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html">cvmx_mio_boot_dma_int_enx_s</a>    <a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#a7ed8e47730ece2243a506c5a209bfa5a">cn63xxp1</a>;
<a name="l02942"></a><a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#ad18a21007cc06e645ac7cc1cf45c307f">02942</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html">cvmx_mio_boot_dma_int_enx_s</a>    <a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#ad18a21007cc06e645ac7cc1cf45c307f">cn66xx</a>;
<a name="l02943"></a><a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#a67a99f701a42504d896793f8d4a3ea25">02943</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html">cvmx_mio_boot_dma_int_enx_s</a>    <a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#a67a99f701a42504d896793f8d4a3ea25">cn68xx</a>;
<a name="l02944"></a><a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#af21047b903f80ceac8c7b587f3e4bf94">02944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html">cvmx_mio_boot_dma_int_enx_s</a>    <a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#af21047b903f80ceac8c7b587f3e4bf94">cn68xxp1</a>;
<a name="l02945"></a><a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#a2c5a0710060d8c6493e4543a1e46f482">02945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__int__enx_1_1cvmx__mio__boot__dma__int__enx__s.html">cvmx_mio_boot_dma_int_enx_s</a>    <a class="code" href="unioncvmx__mio__boot__dma__int__enx.html#a2c5a0710060d8c6493e4543a1e46f482">cnf71xx</a>;
<a name="l02946"></a>02946 };
<a name="l02947"></a><a class="code" href="cvmx-mio-defs_8h.html#ae11e80a7f95a8ad1eb53ca82dc69ec40">02947</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__dma__int__enx.html" title="cvmx_mio_boot_dma_int_en#">cvmx_mio_boot_dma_int_enx</a> <a class="code" href="unioncvmx__mio__boot__dma__int__enx.html" title="cvmx_mio_boot_dma_int_en#">cvmx_mio_boot_dma_int_enx_t</a>;
<a name="l02948"></a>02948 <span class="comment"></span>
<a name="l02949"></a>02949 <span class="comment">/**</span>
<a name="l02950"></a>02950 <span class="comment"> * cvmx_mio_boot_dma_int_w1s#</span>
<a name="l02951"></a>02951 <span class="comment"> *</span>
<a name="l02952"></a>02952 <span class="comment"> * This register sets MIO_BOOT_DMA_INT() interrupts.</span>
<a name="l02953"></a>02953 <span class="comment"> *</span>
<a name="l02954"></a>02954 <span class="comment"> */</span>
<a name="l02955"></a><a class="code" href="unioncvmx__mio__boot__dma__int__w1sx.html">02955</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__dma__int__w1sx.html" title="cvmx_mio_boot_dma_int_w1s#">cvmx_mio_boot_dma_int_w1sx</a> {
<a name="l02956"></a><a class="code" href="unioncvmx__mio__boot__dma__int__w1sx.html#af3a07c1bfa14f1637d4cc819913473bb">02956</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__dma__int__w1sx.html#af3a07c1bfa14f1637d4cc819913473bb">u64</a>;
<a name="l02957"></a><a class="code" href="structcvmx__mio__boot__dma__int__w1sx_1_1cvmx__mio__boot__dma__int__w1sx__s.html">02957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__int__w1sx_1_1cvmx__mio__boot__dma__int__w1sx__s.html">cvmx_mio_boot_dma_int_w1sx_s</a> {
<a name="l02958"></a>02958 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02959"></a>02959 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__dma__int__w1sx_1_1cvmx__mio__boot__dma__int__w1sx__s.html#abbb8a67f772743cc9eca2cc4ac152d27">reserved_2_63</a>                : 62;
<a name="l02960"></a>02960     uint64_t <a class="code" href="structcvmx__mio__boot__dma__int__w1sx_1_1cvmx__mio__boot__dma__int__w1sx__s.html#a2cf333e3e6207089c98c0e8f302307cf">dmarq</a>                        : 1;  <span class="comment">/**&lt; Reads MIO_BOOT_DMA_INT()[DMARQ]. */</span>
<a name="l02961"></a>02961     uint64_t <a class="code" href="structcvmx__mio__boot__dma__int__w1sx_1_1cvmx__mio__boot__dma__int__w1sx__s.html#aa9050c219c25d17f3d99d5c7a2eae8f3">done</a>                         : 1;  <span class="comment">/**&lt; Reads or sets MIO_BOOT_DMA_INT()[DONE]. */</span>
<a name="l02962"></a>02962 <span class="preprocessor">#else</span>
<a name="l02963"></a><a class="code" href="structcvmx__mio__boot__dma__int__w1sx_1_1cvmx__mio__boot__dma__int__w1sx__s.html#aa9050c219c25d17f3d99d5c7a2eae8f3">02963</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__dma__int__w1sx_1_1cvmx__mio__boot__dma__int__w1sx__s.html#aa9050c219c25d17f3d99d5c7a2eae8f3">done</a>                         : 1;
<a name="l02964"></a><a class="code" href="structcvmx__mio__boot__dma__int__w1sx_1_1cvmx__mio__boot__dma__int__w1sx__s.html#a2cf333e3e6207089c98c0e8f302307cf">02964</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__int__w1sx_1_1cvmx__mio__boot__dma__int__w1sx__s.html#a2cf333e3e6207089c98c0e8f302307cf">dmarq</a>                        : 1;
<a name="l02965"></a><a class="code" href="structcvmx__mio__boot__dma__int__w1sx_1_1cvmx__mio__boot__dma__int__w1sx__s.html#abbb8a67f772743cc9eca2cc4ac152d27">02965</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__int__w1sx_1_1cvmx__mio__boot__dma__int__w1sx__s.html#abbb8a67f772743cc9eca2cc4ac152d27">reserved_2_63</a>                : 62;
<a name="l02966"></a>02966 <span class="preprocessor">#endif</span>
<a name="l02967"></a>02967 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__dma__int__w1sx.html#aef39ee01cfb0e27849c6c58ca40d6c90">s</a>;
<a name="l02968"></a><a class="code" href="unioncvmx__mio__boot__dma__int__w1sx.html#a3d1422a1711f2955edee1ae6069194d1">02968</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__int__w1sx_1_1cvmx__mio__boot__dma__int__w1sx__s.html">cvmx_mio_boot_dma_int_w1sx_s</a>   <a class="code" href="unioncvmx__mio__boot__dma__int__w1sx.html#a3d1422a1711f2955edee1ae6069194d1">cn73xx</a>;
<a name="l02969"></a><a class="code" href="unioncvmx__mio__boot__dma__int__w1sx.html#a0d32ddf0617d53d03fa398515d2bfa58">02969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__int__w1sx_1_1cvmx__mio__boot__dma__int__w1sx__s.html">cvmx_mio_boot_dma_int_w1sx_s</a>   <a class="code" href="unioncvmx__mio__boot__dma__int__w1sx.html#a0d32ddf0617d53d03fa398515d2bfa58">cn78xx</a>;
<a name="l02970"></a><a class="code" href="unioncvmx__mio__boot__dma__int__w1sx.html#ae5e4a5db4995f271728dee6299359931">02970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__int__w1sx_1_1cvmx__mio__boot__dma__int__w1sx__s.html">cvmx_mio_boot_dma_int_w1sx_s</a>   <a class="code" href="unioncvmx__mio__boot__dma__int__w1sx.html#ae5e4a5db4995f271728dee6299359931">cnf75xx</a>;
<a name="l02971"></a>02971 };
<a name="l02972"></a><a class="code" href="cvmx-mio-defs_8h.html#ab0ea35388fcba1d92ad7ded8d836ae59">02972</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__dma__int__w1sx.html" title="cvmx_mio_boot_dma_int_w1s#">cvmx_mio_boot_dma_int_w1sx</a> <a class="code" href="unioncvmx__mio__boot__dma__int__w1sx.html" title="cvmx_mio_boot_dma_int_w1s#">cvmx_mio_boot_dma_int_w1sx_t</a>;
<a name="l02973"></a>02973 <span class="comment"></span>
<a name="l02974"></a>02974 <span class="comment">/**</span>
<a name="l02975"></a>02975 <span class="comment"> * cvmx_mio_boot_dma_tim#</span>
<a name="l02976"></a>02976 <span class="comment"> *</span>
<a name="l02977"></a>02977 <span class="comment"> * This is the DMA engine n timing register (one register for each of two engines).</span>
<a name="l02978"></a>02978 <span class="comment"> *</span>
<a name="l02979"></a>02979 <span class="comment"> */</span>
<a name="l02980"></a><a class="code" href="unioncvmx__mio__boot__dma__timx.html">02980</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__dma__timx.html" title="cvmx_mio_boot_dma_tim#">cvmx_mio_boot_dma_timx</a> {
<a name="l02981"></a><a class="code" href="unioncvmx__mio__boot__dma__timx.html#abd1d67ce2691e65bdd5886d13b419f5a">02981</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__dma__timx.html#abd1d67ce2691e65bdd5886d13b419f5a">u64</a>;
<a name="l02982"></a><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html">02982</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html">cvmx_mio_boot_dma_timx_s</a> {
<a name="l02983"></a>02983 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02984"></a>02984 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#aa95f4ad409158b4e2273caa834ab6e42">dmack_pi</a>                     : 1;  <span class="comment">/**&lt; DMA acknowledgment polarity inversion. [DMACK_PI] inverts the assertion level of</span>
<a name="l02985"></a>02985 <span class="comment">                                                         BOOT_DMACKn. The default polarity of BOOT_DMACK&lt;1:0&gt; is selected on the first deassertion</span>
<a name="l02986"></a>02986 <span class="comment">                                                         of reset by the values on BOOT_AD&lt;12:11&gt;, where 0 specifies active high and 1 specifies</span>
<a name="l02987"></a>02987 <span class="comment">                                                         active low. (See MIO_BOOT_PIN_DEFS for a read-only copy of the default polarity.)</span>
<a name="l02988"></a>02988 <span class="comment">                                                         BOOT_AD&lt;12:11&gt; have internal pull-down resistors, so place a pull-up resistor on</span>
<a name="l02989"></a>02989 <span class="comment">                                                         BOOT_AD&lt;n+11&gt; for active low default polarity on engine n. To interface with CF cards in</span>
<a name="l02990"></a>02990 <span class="comment">                                                         True IDE Mode, either a pull-up resistor should be placed on BOOT_AD&lt;n+11&gt; OR the</span>
<a name="l02991"></a>02991 <span class="comment">                                                         corresponding DMACK_PI&lt;n&gt; should be set. */</span>
<a name="l02992"></a>02992     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#a6432856247dc04e3d5d0f33a29ae30df">dmarq_pi</a>                     : 1;  <span class="comment">/**&lt; DMA request polarity inversion. [DMARQ_PI] inverts the assertion level of BOOT_DMARQn. The</span>
<a name="l02993"></a>02993 <span class="comment">                                                         default polarity of BOOT_DMARQ&lt;1:0&gt; is active high, so that setting the polarity inversion</span>
<a name="l02994"></a>02994 <span class="comment">                                                         bits changes the polarity to active low. To interface with CF cards in True IDE Mode, the</span>
<a name="l02995"></a>02995 <span class="comment">                                                         corresponding DMARQ_PI&lt;n&gt; should be clear. */</span>
<a name="l02996"></a>02996     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#a799138bc95da3ed546614cf2359fc22d">tim_mult</a>                     : 2;  <span class="comment">/**&lt; Timing multiplier. This field specifies the timing multiplier for an engine. The timing</span>
<a name="l02997"></a>02997 <span class="comment">                                                         multiplier applies to all timing parameters, except for [DMARQ] and [RD_DLY], which simply</span>
<a name="l02998"></a>02998 <span class="comment">                                                         count coprocessor-clock cycles. [TIM_MULT] is encoded as follows:</span>
<a name="l02999"></a>02999 <span class="comment">                                                         0x0 = 4*.</span>
<a name="l03000"></a>03000 <span class="comment">                                                         0x1 = 1*.</span>
<a name="l03001"></a>03001 <span class="comment">                                                         0x2 = 2*.</span>
<a name="l03002"></a>03002 <span class="comment">                                                         0x3 = 8*. */</span>
<a name="l03003"></a>03003     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#a2f60baf8b00c282fef690042d45d5f7d">rd_dly</a>                       : 3;  <span class="comment">/**&lt; Read sample delay. This field specifies the read sample delay in coprocessor-clock cycles</span>
<a name="l03004"></a>03004 <span class="comment">                                                         for an engine. For read operations, the data bus is normally sampled on the same</span>
<a name="l03005"></a>03005 <span class="comment">                                                         coprocessor-clock edge that drives BOOT_OE_L high (and also low in DDR mode). This</span>
<a name="l03006"></a>03006 <span class="comment">                                                         parameter can delay that sampling edge by up to seven coprocessor-clock cycles.</span>
<a name="l03007"></a>03007 <span class="comment">                                                         The number of coprocessor-clock cycles counted by the [OE_A] and [DMACK_H] + [PAUSE]</span>
<a name="l03008"></a>03008 <span class="comment">                                                         timing</span>
<a name="l03009"></a>03009 <span class="comment">                                                         parameters must be greater than [RD_DLY]. */</span>
<a name="l03010"></a>03010     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#aa4f8bbe427e277fc5891baa0cb3611f9">ddr</a>                          : 1;  <span class="comment">/**&lt; DDR mode. If DDR is set, then [WE_N] must be less than [WE_A]. */</span>
<a name="l03011"></a>03011     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#aa728651cfa2eab0c69e43624c43f982d">width</a>                        : 1;  <span class="comment">/**&lt; Bus width (0 = 16 bits, 1 = 32 bits). */</span>
<a name="l03012"></a>03012     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#ab132686ae9a99055cb7828bc0d61e671">reserved_48_54</a>               : 7;
<a name="l03013"></a>03013     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#ad943dba082718cb5f8fb7027fb0b33c9">pause</a>                        : 6;  <span class="comment">/**&lt; Pause count. */</span>
<a name="l03014"></a>03014     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#ab69a43ffdce68eb628b1f7ea4624a9f7">dmack_h</a>                      : 6;  <span class="comment">/**&lt; DMA acknowledgment hold count. */</span>
<a name="l03015"></a>03015     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#ac55008c18c35ea0421715a691f492ecf">we_n</a>                         : 6;  <span class="comment">/**&lt; Write enable negated count. */</span>
<a name="l03016"></a>03016     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#a95ae3e2880b3002d6c8820dac5271d39">we_a</a>                         : 6;  <span class="comment">/**&lt; Write enable asserted count. */</span>
<a name="l03017"></a>03017     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#a5a1ff1d243864252da8141fc9707ff31">oe_n</a>                         : 6;  <span class="comment">/**&lt; Output enable negated count. */</span>
<a name="l03018"></a>03018     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#aa3c6c0b638206dca277c8788e9122eb7">oe_a</a>                         : 6;  <span class="comment">/**&lt; Output enable asserted count. */</span>
<a name="l03019"></a>03019     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#a1e104b0dd7e9f621f575053c92ad2283">dmack_s</a>                      : 6;  <span class="comment">/**&lt; DMA acknowledgment setup count. */</span>
<a name="l03020"></a>03020     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#ab7f4306b95157d8fb44be37beb3a7b64">dmarq</a>                        : 6;  <span class="comment">/**&lt; DMA request count. (Must be nonzero.) */</span>
<a name="l03021"></a>03021 <span class="preprocessor">#else</span>
<a name="l03022"></a><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#ab7f4306b95157d8fb44be37beb3a7b64">03022</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#ab7f4306b95157d8fb44be37beb3a7b64">dmarq</a>                        : 6;
<a name="l03023"></a><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#a1e104b0dd7e9f621f575053c92ad2283">03023</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#a1e104b0dd7e9f621f575053c92ad2283">dmack_s</a>                      : 6;
<a name="l03024"></a><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#aa3c6c0b638206dca277c8788e9122eb7">03024</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#aa3c6c0b638206dca277c8788e9122eb7">oe_a</a>                         : 6;
<a name="l03025"></a><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#a5a1ff1d243864252da8141fc9707ff31">03025</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#a5a1ff1d243864252da8141fc9707ff31">oe_n</a>                         : 6;
<a name="l03026"></a><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#a95ae3e2880b3002d6c8820dac5271d39">03026</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#a95ae3e2880b3002d6c8820dac5271d39">we_a</a>                         : 6;
<a name="l03027"></a><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#ac55008c18c35ea0421715a691f492ecf">03027</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#ac55008c18c35ea0421715a691f492ecf">we_n</a>                         : 6;
<a name="l03028"></a><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#ab69a43ffdce68eb628b1f7ea4624a9f7">03028</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#ab69a43ffdce68eb628b1f7ea4624a9f7">dmack_h</a>                      : 6;
<a name="l03029"></a><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#ad943dba082718cb5f8fb7027fb0b33c9">03029</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#ad943dba082718cb5f8fb7027fb0b33c9">pause</a>                        : 6;
<a name="l03030"></a><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#ab132686ae9a99055cb7828bc0d61e671">03030</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#ab132686ae9a99055cb7828bc0d61e671">reserved_48_54</a>               : 7;
<a name="l03031"></a><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#aa728651cfa2eab0c69e43624c43f982d">03031</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#aa728651cfa2eab0c69e43624c43f982d">width</a>                        : 1;
<a name="l03032"></a><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#aa4f8bbe427e277fc5891baa0cb3611f9">03032</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#aa4f8bbe427e277fc5891baa0cb3611f9">ddr</a>                          : 1;
<a name="l03033"></a><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#a2f60baf8b00c282fef690042d45d5f7d">03033</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#a2f60baf8b00c282fef690042d45d5f7d">rd_dly</a>                       : 3;
<a name="l03034"></a><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#a799138bc95da3ed546614cf2359fc22d">03034</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#a799138bc95da3ed546614cf2359fc22d">tim_mult</a>                     : 2;
<a name="l03035"></a><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#a6432856247dc04e3d5d0f33a29ae30df">03035</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#a6432856247dc04e3d5d0f33a29ae30df">dmarq_pi</a>                     : 1;
<a name="l03036"></a><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#aa95f4ad409158b4e2273caa834ab6e42">03036</a>     uint64_t <a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html#aa95f4ad409158b4e2273caa834ab6e42">dmack_pi</a>                     : 1;
<a name="l03037"></a>03037 <span class="preprocessor">#endif</span>
<a name="l03038"></a>03038 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__dma__timx.html#a98fa942ba42442155e3af63937c7bb0a">s</a>;
<a name="l03039"></a><a class="code" href="unioncvmx__mio__boot__dma__timx.html#a52037bbd28d0cf30356e9babb9d77dc0">03039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html">cvmx_mio_boot_dma_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__timx.html#a52037bbd28d0cf30356e9babb9d77dc0">cn52xx</a>;
<a name="l03040"></a><a class="code" href="unioncvmx__mio__boot__dma__timx.html#a36352c335e99441b04e7e1fe7976dbdb">03040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html">cvmx_mio_boot_dma_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__timx.html#a36352c335e99441b04e7e1fe7976dbdb">cn52xxp1</a>;
<a name="l03041"></a><a class="code" href="unioncvmx__mio__boot__dma__timx.html#aea76a31bf0d668bb763362b3ac01243b">03041</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html">cvmx_mio_boot_dma_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__timx.html#aea76a31bf0d668bb763362b3ac01243b">cn56xx</a>;
<a name="l03042"></a><a class="code" href="unioncvmx__mio__boot__dma__timx.html#af87f177290bdc3a90e16f0ea148ea4c9">03042</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html">cvmx_mio_boot_dma_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__timx.html#af87f177290bdc3a90e16f0ea148ea4c9">cn56xxp1</a>;
<a name="l03043"></a><a class="code" href="unioncvmx__mio__boot__dma__timx.html#a9ec21cfdeb9899fb1f813df7242d8d5c">03043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html">cvmx_mio_boot_dma_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__timx.html#a9ec21cfdeb9899fb1f813df7242d8d5c">cn61xx</a>;
<a name="l03044"></a><a class="code" href="unioncvmx__mio__boot__dma__timx.html#a40eb0a1afb641294e5bec2107642aee1">03044</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html">cvmx_mio_boot_dma_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__timx.html#a40eb0a1afb641294e5bec2107642aee1">cn63xx</a>;
<a name="l03045"></a><a class="code" href="unioncvmx__mio__boot__dma__timx.html#a5b2beeef8cf314ae235056d06b068759">03045</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html">cvmx_mio_boot_dma_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__timx.html#a5b2beeef8cf314ae235056d06b068759">cn63xxp1</a>;
<a name="l03046"></a><a class="code" href="unioncvmx__mio__boot__dma__timx.html#afdf65adf29dadca44f0a88b085c62bfe">03046</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html">cvmx_mio_boot_dma_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__timx.html#afdf65adf29dadca44f0a88b085c62bfe">cn66xx</a>;
<a name="l03047"></a><a class="code" href="unioncvmx__mio__boot__dma__timx.html#a7d23abfe1cdf901dfceebff911149adf">03047</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html">cvmx_mio_boot_dma_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__timx.html#a7d23abfe1cdf901dfceebff911149adf">cn68xx</a>;
<a name="l03048"></a><a class="code" href="unioncvmx__mio__boot__dma__timx.html#af29afcecc97f75d2b69ea58b28cb7f3f">03048</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html">cvmx_mio_boot_dma_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__timx.html#af29afcecc97f75d2b69ea58b28cb7f3f">cn68xxp1</a>;
<a name="l03049"></a><a class="code" href="unioncvmx__mio__boot__dma__timx.html#a4246c5d99947155a04b4a6ebb97ba30f">03049</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html">cvmx_mio_boot_dma_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__timx.html#a4246c5d99947155a04b4a6ebb97ba30f">cn73xx</a>;
<a name="l03050"></a><a class="code" href="unioncvmx__mio__boot__dma__timx.html#a85f622f72a63f7ad85aec79f621dcd63">03050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html">cvmx_mio_boot_dma_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__timx.html#a85f622f72a63f7ad85aec79f621dcd63">cn78xx</a>;
<a name="l03051"></a><a class="code" href="unioncvmx__mio__boot__dma__timx.html#aff8a3ee11aa83b0c8fee349feb511346">03051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html">cvmx_mio_boot_dma_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__timx.html#aff8a3ee11aa83b0c8fee349feb511346">cn78xxp1</a>;
<a name="l03052"></a><a class="code" href="unioncvmx__mio__boot__dma__timx.html#a524965239ecfec65836da36dbcd68077">03052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html">cvmx_mio_boot_dma_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__timx.html#a524965239ecfec65836da36dbcd68077">cnf71xx</a>;
<a name="l03053"></a><a class="code" href="unioncvmx__mio__boot__dma__timx.html#ac5d9a8f938c452c74fed8c759505d271">03053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__dma__timx_1_1cvmx__mio__boot__dma__timx__s.html">cvmx_mio_boot_dma_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__dma__timx.html#ac5d9a8f938c452c74fed8c759505d271">cnf75xx</a>;
<a name="l03054"></a>03054 };
<a name="l03055"></a><a class="code" href="cvmx-mio-defs_8h.html#af06f9f7956405d2571beff547182462d">03055</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__dma__timx.html" title="cvmx_mio_boot_dma_tim#">cvmx_mio_boot_dma_timx</a> <a class="code" href="unioncvmx__mio__boot__dma__timx.html" title="cvmx_mio_boot_dma_tim#">cvmx_mio_boot_dma_timx_t</a>;
<a name="l03056"></a>03056 <span class="comment"></span>
<a name="l03057"></a>03057 <span class="comment">/**</span>
<a name="l03058"></a>03058 <span class="comment"> * cvmx_mio_boot_eco</span>
<a name="l03059"></a>03059 <span class="comment"> */</span>
<a name="l03060"></a><a class="code" href="unioncvmx__mio__boot__eco.html">03060</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__eco.html" title="cvmx_mio_boot_eco">cvmx_mio_boot_eco</a> {
<a name="l03061"></a><a class="code" href="unioncvmx__mio__boot__eco.html#a75bbb1a1b07a83cfe891d75b2ce3da31">03061</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__eco.html#a75bbb1a1b07a83cfe891d75b2ce3da31">u64</a>;
<a name="l03062"></a><a class="code" href="structcvmx__mio__boot__eco_1_1cvmx__mio__boot__eco__s.html">03062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__eco_1_1cvmx__mio__boot__eco__s.html">cvmx_mio_boot_eco_s</a> {
<a name="l03063"></a>03063 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03064"></a>03064 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__eco_1_1cvmx__mio__boot__eco__s.html#abea47cc36e2d2c94190d5c069aeb47f2">reserved_32_63</a>               : 32;
<a name="l03065"></a>03065     uint64_t <a class="code" href="structcvmx__mio__boot__eco_1_1cvmx__mio__boot__eco__s.html#a0913b7bfd91613c6ad94730ad9030689">eco_rw</a>                       : 32; <span class="comment">/**&lt; ECO flops. */</span>
<a name="l03066"></a>03066 <span class="preprocessor">#else</span>
<a name="l03067"></a><a class="code" href="structcvmx__mio__boot__eco_1_1cvmx__mio__boot__eco__s.html#a0913b7bfd91613c6ad94730ad9030689">03067</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__eco_1_1cvmx__mio__boot__eco__s.html#a0913b7bfd91613c6ad94730ad9030689">eco_rw</a>                       : 32;
<a name="l03068"></a><a class="code" href="structcvmx__mio__boot__eco_1_1cvmx__mio__boot__eco__s.html#abea47cc36e2d2c94190d5c069aeb47f2">03068</a>     uint64_t <a class="code" href="structcvmx__mio__boot__eco_1_1cvmx__mio__boot__eco__s.html#abea47cc36e2d2c94190d5c069aeb47f2">reserved_32_63</a>               : 32;
<a name="l03069"></a>03069 <span class="preprocessor">#endif</span>
<a name="l03070"></a>03070 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__eco.html#aebe157e17fe1ced1364f483ad71f1053">s</a>;
<a name="l03071"></a><a class="code" href="unioncvmx__mio__boot__eco.html#a261a9cad2392239773df2eb3213632c1">03071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__eco_1_1cvmx__mio__boot__eco__s.html">cvmx_mio_boot_eco_s</a>            <a class="code" href="unioncvmx__mio__boot__eco.html#a261a9cad2392239773df2eb3213632c1">cn73xx</a>;
<a name="l03072"></a><a class="code" href="unioncvmx__mio__boot__eco.html#af01d6bb5f04baddd98c4a9f9d97fce45">03072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__eco_1_1cvmx__mio__boot__eco__s.html">cvmx_mio_boot_eco_s</a>            <a class="code" href="unioncvmx__mio__boot__eco.html#af01d6bb5f04baddd98c4a9f9d97fce45">cn78xx</a>;
<a name="l03073"></a><a class="code" href="unioncvmx__mio__boot__eco.html#a8087a1a7e1e2a1650c11bde9a3aa75db">03073</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__eco_1_1cvmx__mio__boot__eco__s.html">cvmx_mio_boot_eco_s</a>            <a class="code" href="unioncvmx__mio__boot__eco.html#a8087a1a7e1e2a1650c11bde9a3aa75db">cnf75xx</a>;
<a name="l03074"></a>03074 };
<a name="l03075"></a><a class="code" href="cvmx-mio-defs_8h.html#a31fffa5e7fc806956a4c2ac1ebab4eb1">03075</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__eco.html" title="cvmx_mio_boot_eco">cvmx_mio_boot_eco</a> <a class="code" href="unioncvmx__mio__boot__eco.html" title="cvmx_mio_boot_eco">cvmx_mio_boot_eco_t</a>;
<a name="l03076"></a>03076 <span class="comment"></span>
<a name="l03077"></a>03077 <span class="comment">/**</span>
<a name="l03078"></a>03078 <span class="comment"> * cvmx_mio_boot_err</span>
<a name="l03079"></a>03079 <span class="comment"> *</span>
<a name="l03080"></a>03080 <span class="comment"> * The boot-error register contains the address decode error and wait mode error bits.</span>
<a name="l03081"></a>03081 <span class="comment"> *</span>
<a name="l03082"></a>03082 <span class="comment"> */</span>
<a name="l03083"></a><a class="code" href="unioncvmx__mio__boot__err.html">03083</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__err.html" title="cvmx_mio_boot_err">cvmx_mio_boot_err</a> {
<a name="l03084"></a><a class="code" href="unioncvmx__mio__boot__err.html#ae7193a5506557ed2603fe1bd3a746c50">03084</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__err.html#ae7193a5506557ed2603fe1bd3a746c50">u64</a>;
<a name="l03085"></a><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">03085</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a> {
<a name="l03086"></a>03086 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03087"></a>03087 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html#af690e232d77d2b55ad5e10bf988e283f">reserved_2_63</a>                : 62;
<a name="l03088"></a>03088     uint64_t <a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html#a9f6eb8d559844f335e78ed1084bb1796">wait_err</a>                     : 1;  <span class="comment">/**&lt; Wait mode error. This bit is set when wait mode is enabled and the external wait signal is</span>
<a name="l03089"></a>03089 <span class="comment">                                                         not deasserted after 32K coprocessor-clock cycles. Throws</span>
<a name="l03090"></a>03090 <span class="comment">                                                         MIO_BOOT_INTSN_E::MIO_BOOT_ERR_WAIT_ERR. */</span>
<a name="l03091"></a>03091     uint64_t <a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html#a7a2b6d6b7c9fb9f942f5e3438e6591f7">adr_err</a>                      : 1;  <span class="comment">/**&lt; Address decode error. This bit is set when a boot-bus access does not hit in any of the</span>
<a name="l03092"></a>03092 <span class="comment">                                                         eight remote regions or two local regions. Throws MIO_BOOT_INTSN_E::MIO_BOOT_ERR_ADR_ERR. */</span>
<a name="l03093"></a>03093 <span class="preprocessor">#else</span>
<a name="l03094"></a><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html#a7a2b6d6b7c9fb9f942f5e3438e6591f7">03094</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html#a7a2b6d6b7c9fb9f942f5e3438e6591f7">adr_err</a>                      : 1;
<a name="l03095"></a><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html#a9f6eb8d559844f335e78ed1084bb1796">03095</a>     uint64_t <a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html#a9f6eb8d559844f335e78ed1084bb1796">wait_err</a>                     : 1;
<a name="l03096"></a><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html#af690e232d77d2b55ad5e10bf988e283f">03096</a>     uint64_t <a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html#af690e232d77d2b55ad5e10bf988e283f">reserved_2_63</a>                : 62;
<a name="l03097"></a>03097 <span class="preprocessor">#endif</span>
<a name="l03098"></a>03098 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__err.html#a61655e4cda9743afdfeae692a6801008">s</a>;
<a name="l03099"></a><a class="code" href="unioncvmx__mio__boot__err.html#a213c71c9b49cd5be1d00dadd60328c86">03099</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#a213c71c9b49cd5be1d00dadd60328c86">cn30xx</a>;
<a name="l03100"></a><a class="code" href="unioncvmx__mio__boot__err.html#a28962311560530f82ae6bd717f1d6008">03100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#a28962311560530f82ae6bd717f1d6008">cn31xx</a>;
<a name="l03101"></a><a class="code" href="unioncvmx__mio__boot__err.html#a131a83504e73026802d5f47a778da392">03101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#a131a83504e73026802d5f47a778da392">cn38xx</a>;
<a name="l03102"></a><a class="code" href="unioncvmx__mio__boot__err.html#a26fe30cc331f466de105c1939c30214a">03102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#a26fe30cc331f466de105c1939c30214a">cn38xxp2</a>;
<a name="l03103"></a><a class="code" href="unioncvmx__mio__boot__err.html#ab982bf48f18d4f0090b6c4f73d412d39">03103</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#ab982bf48f18d4f0090b6c4f73d412d39">cn50xx</a>;
<a name="l03104"></a><a class="code" href="unioncvmx__mio__boot__err.html#abfa0f4ba754957dafeaced6d4fcc667e">03104</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#abfa0f4ba754957dafeaced6d4fcc667e">cn52xx</a>;
<a name="l03105"></a><a class="code" href="unioncvmx__mio__boot__err.html#ab8f9c0b853e591ccbb46c5074f07364e">03105</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#ab8f9c0b853e591ccbb46c5074f07364e">cn52xxp1</a>;
<a name="l03106"></a><a class="code" href="unioncvmx__mio__boot__err.html#a1be7fe8f96005f4e81e533941074f825">03106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#a1be7fe8f96005f4e81e533941074f825">cn56xx</a>;
<a name="l03107"></a><a class="code" href="unioncvmx__mio__boot__err.html#a102a5328ec935a398bdba02eade23ab3">03107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#a102a5328ec935a398bdba02eade23ab3">cn56xxp1</a>;
<a name="l03108"></a><a class="code" href="unioncvmx__mio__boot__err.html#acddcdc3abc2da1571908334bc6768459">03108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#acddcdc3abc2da1571908334bc6768459">cn58xx</a>;
<a name="l03109"></a><a class="code" href="unioncvmx__mio__boot__err.html#a5b76317bf3906168f67d3a2a5020f257">03109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#a5b76317bf3906168f67d3a2a5020f257">cn58xxp1</a>;
<a name="l03110"></a><a class="code" href="unioncvmx__mio__boot__err.html#a0462723e6ef64bbe79a4ffb4076b5794">03110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#a0462723e6ef64bbe79a4ffb4076b5794">cn61xx</a>;
<a name="l03111"></a><a class="code" href="unioncvmx__mio__boot__err.html#a1d5016288e6aabbe960ed91ade72bb2a">03111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#a1d5016288e6aabbe960ed91ade72bb2a">cn63xx</a>;
<a name="l03112"></a><a class="code" href="unioncvmx__mio__boot__err.html#a4c28bbcb4ffa6db9bda6c8709feeca5f">03112</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#a4c28bbcb4ffa6db9bda6c8709feeca5f">cn63xxp1</a>;
<a name="l03113"></a><a class="code" href="unioncvmx__mio__boot__err.html#abccb2bf5b4aad3b11c751007fa28ef60">03113</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#abccb2bf5b4aad3b11c751007fa28ef60">cn66xx</a>;
<a name="l03114"></a><a class="code" href="unioncvmx__mio__boot__err.html#ab8a3d192f8a04912c428bc83f8b57573">03114</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#ab8a3d192f8a04912c428bc83f8b57573">cn68xx</a>;
<a name="l03115"></a><a class="code" href="unioncvmx__mio__boot__err.html#a89b102ceebeb91aa343ec321bde707d3">03115</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#a89b102ceebeb91aa343ec321bde707d3">cn68xxp1</a>;
<a name="l03116"></a><a class="code" href="unioncvmx__mio__boot__err.html#a8c56ebb3f5edf9410dc9ca128693e5c3">03116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#a8c56ebb3f5edf9410dc9ca128693e5c3">cn70xx</a>;
<a name="l03117"></a><a class="code" href="unioncvmx__mio__boot__err.html#a1b8590b945d0e03e5267ca7e76bbc336">03117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#a1b8590b945d0e03e5267ca7e76bbc336">cn70xxp1</a>;
<a name="l03118"></a><a class="code" href="unioncvmx__mio__boot__err.html#a23009b71bce793f87be114df039dd71e">03118</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#a23009b71bce793f87be114df039dd71e">cn73xx</a>;
<a name="l03119"></a><a class="code" href="unioncvmx__mio__boot__err.html#a171138dde36c898eaeb3aec87e389c8e">03119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#a171138dde36c898eaeb3aec87e389c8e">cn78xx</a>;
<a name="l03120"></a><a class="code" href="unioncvmx__mio__boot__err.html#a76b1604d6bcb64c2443819486756620c">03120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#a76b1604d6bcb64c2443819486756620c">cn78xxp1</a>;
<a name="l03121"></a><a class="code" href="unioncvmx__mio__boot__err.html#a4e6d179cc88fdc3a67a45097eb1c41e8">03121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#a4e6d179cc88fdc3a67a45097eb1c41e8">cnf71xx</a>;
<a name="l03122"></a><a class="code" href="unioncvmx__mio__boot__err.html#afb73ad72b6041c4ddfddd60d88a73e30">03122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__err_1_1cvmx__mio__boot__err__s.html">cvmx_mio_boot_err_s</a>            <a class="code" href="unioncvmx__mio__boot__err.html#afb73ad72b6041c4ddfddd60d88a73e30">cnf75xx</a>;
<a name="l03123"></a>03123 };
<a name="l03124"></a><a class="code" href="cvmx-mio-defs_8h.html#aaca07fc359631682ed9b6564743072f1">03124</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__err.html" title="cvmx_mio_boot_err">cvmx_mio_boot_err</a> <a class="code" href="unioncvmx__mio__boot__err.html" title="cvmx_mio_boot_err">cvmx_mio_boot_err_t</a>;
<a name="l03125"></a>03125 <span class="comment"></span>
<a name="l03126"></a>03126 <span class="comment">/**</span>
<a name="l03127"></a>03127 <span class="comment"> * cvmx_mio_boot_int</span>
<a name="l03128"></a>03128 <span class="comment"> *</span>
<a name="l03129"></a>03129 <span class="comment"> * Contains the interrupt enable bits for address decode error and wait mode error.</span>
<a name="l03130"></a>03130 <span class="comment"> *</span>
<a name="l03131"></a>03131 <span class="comment"> */</span>
<a name="l03132"></a><a class="code" href="unioncvmx__mio__boot__int.html">03132</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__int.html" title="cvmx_mio_boot_int">cvmx_mio_boot_int</a> {
<a name="l03133"></a><a class="code" href="unioncvmx__mio__boot__int.html#aff70bf7c3c5ada19b5dc45c33bad5096">03133</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__int.html#aff70bf7c3c5ada19b5dc45c33bad5096">u64</a>;
<a name="l03134"></a><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">03134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a> {
<a name="l03135"></a>03135 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03136"></a>03136 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html#a4775faf4ef7c2c88936b55d09796a64c">reserved_2_63</a>                : 62;
<a name="l03137"></a>03137     uint64_t <a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html#a0083eee1e1a51e5911972d9854cd88b6">wait_int</a>                     : 1;  <span class="comment">/**&lt; Wait mode error interrupt enable */</span>
<a name="l03138"></a>03138     uint64_t <a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html#aaa9c06b5284f38176e5b3f7d203e0283">adr_int</a>                      : 1;  <span class="comment">/**&lt; Address decode error interrupt enable */</span>
<a name="l03139"></a>03139 <span class="preprocessor">#else</span>
<a name="l03140"></a><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html#aaa9c06b5284f38176e5b3f7d203e0283">03140</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html#aaa9c06b5284f38176e5b3f7d203e0283">adr_int</a>                      : 1;
<a name="l03141"></a><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html#a0083eee1e1a51e5911972d9854cd88b6">03141</a>     uint64_t <a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html#a0083eee1e1a51e5911972d9854cd88b6">wait_int</a>                     : 1;
<a name="l03142"></a><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html#a4775faf4ef7c2c88936b55d09796a64c">03142</a>     uint64_t <a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html#a4775faf4ef7c2c88936b55d09796a64c">reserved_2_63</a>                : 62;
<a name="l03143"></a>03143 <span class="preprocessor">#endif</span>
<a name="l03144"></a>03144 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__int.html#ab1924ddf3cdddd8f2046224add3e400b">s</a>;
<a name="l03145"></a><a class="code" href="unioncvmx__mio__boot__int.html#a41f035004501d17bb817d34df0661214">03145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#a41f035004501d17bb817d34df0661214">cn30xx</a>;
<a name="l03146"></a><a class="code" href="unioncvmx__mio__boot__int.html#a272798e4386eec0ea062037a7157f95b">03146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#a272798e4386eec0ea062037a7157f95b">cn31xx</a>;
<a name="l03147"></a><a class="code" href="unioncvmx__mio__boot__int.html#a8c7106b2dbe05af0229a7b7c7ca3c3e3">03147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#a8c7106b2dbe05af0229a7b7c7ca3c3e3">cn38xx</a>;
<a name="l03148"></a><a class="code" href="unioncvmx__mio__boot__int.html#a074d3cebec22ba77ee1adac2cdf13766">03148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#a074d3cebec22ba77ee1adac2cdf13766">cn38xxp2</a>;
<a name="l03149"></a><a class="code" href="unioncvmx__mio__boot__int.html#afe8202bc42ee9c3b97248d16a03b68ba">03149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#afe8202bc42ee9c3b97248d16a03b68ba">cn50xx</a>;
<a name="l03150"></a><a class="code" href="unioncvmx__mio__boot__int.html#a5b954623cc95b97c433c81f221cc8cd0">03150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#a5b954623cc95b97c433c81f221cc8cd0">cn52xx</a>;
<a name="l03151"></a><a class="code" href="unioncvmx__mio__boot__int.html#a790eaec11298d81cc0b17bc7b1b5c1b3">03151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#a790eaec11298d81cc0b17bc7b1b5c1b3">cn52xxp1</a>;
<a name="l03152"></a><a class="code" href="unioncvmx__mio__boot__int.html#acf5fc2ace2ac281732e6812c423d7354">03152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#acf5fc2ace2ac281732e6812c423d7354">cn56xx</a>;
<a name="l03153"></a><a class="code" href="unioncvmx__mio__boot__int.html#aa270e653edc411178dabf93902aa8024">03153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#aa270e653edc411178dabf93902aa8024">cn56xxp1</a>;
<a name="l03154"></a><a class="code" href="unioncvmx__mio__boot__int.html#acbe2919f3b15a0d285195baaec1d508f">03154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#acbe2919f3b15a0d285195baaec1d508f">cn58xx</a>;
<a name="l03155"></a><a class="code" href="unioncvmx__mio__boot__int.html#a162f182bab7a75f2d86f7c84a83bf036">03155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#a162f182bab7a75f2d86f7c84a83bf036">cn58xxp1</a>;
<a name="l03156"></a><a class="code" href="unioncvmx__mio__boot__int.html#a81ad14321e882f2df90b283445d2ed80">03156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#a81ad14321e882f2df90b283445d2ed80">cn61xx</a>;
<a name="l03157"></a><a class="code" href="unioncvmx__mio__boot__int.html#a0ce37ad69e426539219a2c790a886e2f">03157</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#a0ce37ad69e426539219a2c790a886e2f">cn63xx</a>;
<a name="l03158"></a><a class="code" href="unioncvmx__mio__boot__int.html#a4f6d3c0ef6ecef2d997e4dcf0f1c4d79">03158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#a4f6d3c0ef6ecef2d997e4dcf0f1c4d79">cn63xxp1</a>;
<a name="l03159"></a><a class="code" href="unioncvmx__mio__boot__int.html#ac309fe4b761bf432451bcdd6db38a17d">03159</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#ac309fe4b761bf432451bcdd6db38a17d">cn66xx</a>;
<a name="l03160"></a><a class="code" href="unioncvmx__mio__boot__int.html#ae2e1be4b4843175465fba94874564be5">03160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#ae2e1be4b4843175465fba94874564be5">cn68xx</a>;
<a name="l03161"></a><a class="code" href="unioncvmx__mio__boot__int.html#a7209a5036abb568637237014d197b98d">03161</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#a7209a5036abb568637237014d197b98d">cn68xxp1</a>;
<a name="l03162"></a><a class="code" href="unioncvmx__mio__boot__int.html#a79eb24d8e26de40f955845cf06789989">03162</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#a79eb24d8e26de40f955845cf06789989">cn70xx</a>;
<a name="l03163"></a><a class="code" href="unioncvmx__mio__boot__int.html#ab5b3491781f6793f0737bbcf77864d0a">03163</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#ab5b3491781f6793f0737bbcf77864d0a">cn70xxp1</a>;
<a name="l03164"></a><a class="code" href="unioncvmx__mio__boot__int.html#a663f408ff475c1957180ef1303d78be6">03164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__int_1_1cvmx__mio__boot__int__s.html">cvmx_mio_boot_int_s</a>            <a class="code" href="unioncvmx__mio__boot__int.html#a663f408ff475c1957180ef1303d78be6">cnf71xx</a>;
<a name="l03165"></a>03165 };
<a name="l03166"></a><a class="code" href="cvmx-mio-defs_8h.html#a411966209a0631fed0eeac60d4c60ee1">03166</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__int.html" title="cvmx_mio_boot_int">cvmx_mio_boot_int</a> <a class="code" href="unioncvmx__mio__boot__int.html" title="cvmx_mio_boot_int">cvmx_mio_boot_int_t</a>;
<a name="l03167"></a>03167 <span class="comment"></span>
<a name="l03168"></a>03168 <span class="comment">/**</span>
<a name="l03169"></a>03169 <span class="comment"> * cvmx_mio_boot_loc_adr</span>
<a name="l03170"></a>03170 <span class="comment"> *</span>
<a name="l03171"></a>03171 <span class="comment"> * The local-region memory-address register specifies the address for reading or writing the</span>
<a name="l03172"></a>03172 <span class="comment"> * local memory. This address post-increments following an access to the MIO boot local-memory</span>
<a name="l03173"></a>03173 <span class="comment"> * data register.</span>
<a name="l03174"></a>03174 <span class="comment"> *</span>
<a name="l03175"></a>03175 <span class="comment"> * Local-memory region 0 is addresses 0x00-0x78.</span>
<a name="l03176"></a>03176 <span class="comment"> *</span>
<a name="l03177"></a>03177 <span class="comment"> * Local-memory region 1 is addresses 0x80-0xF8.</span>
<a name="l03178"></a>03178 <span class="comment"> */</span>
<a name="l03179"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html">03179</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__loc__adr.html" title="cvmx_mio_boot_loc_adr">cvmx_mio_boot_loc_adr</a> {
<a name="l03180"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#ac294bc6a1cead6cc8c1c61bbc5aab75c">03180</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__loc__adr.html#ac294bc6a1cead6cc8c1c61bbc5aab75c">u64</a>;
<a name="l03181"></a><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">03181</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a> {
<a name="l03182"></a>03182 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03183"></a>03183 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html#a69246a6ab85d7253dda2323f02d2027c">reserved_8_63</a>                : 56;
<a name="l03184"></a>03184     uint64_t <a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html#a9c9960901702dab9a8e77811df5517c1">adr</a>                          : 5;  <span class="comment">/**&lt; Local memory address. */</span>
<a name="l03185"></a>03185     uint64_t <a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html#aeace18bac8e6e9e1913604224f58e390">reserved_0_2</a>                 : 3;
<a name="l03186"></a>03186 <span class="preprocessor">#else</span>
<a name="l03187"></a><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html#aeace18bac8e6e9e1913604224f58e390">03187</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html#aeace18bac8e6e9e1913604224f58e390">reserved_0_2</a>                 : 3;
<a name="l03188"></a><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html#a9c9960901702dab9a8e77811df5517c1">03188</a>     uint64_t <a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html#a9c9960901702dab9a8e77811df5517c1">adr</a>                          : 5;
<a name="l03189"></a><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html#a69246a6ab85d7253dda2323f02d2027c">03189</a>     uint64_t <a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html#a69246a6ab85d7253dda2323f02d2027c">reserved_8_63</a>                : 56;
<a name="l03190"></a>03190 <span class="preprocessor">#endif</span>
<a name="l03191"></a>03191 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__loc__adr.html#ae6c536715b166c173d6b2c9c6f2e74a6">s</a>;
<a name="l03192"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#a4d7ff3dc4fc2038dc2929b8bc090e73d">03192</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#a4d7ff3dc4fc2038dc2929b8bc090e73d">cn30xx</a>;
<a name="l03193"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#a5bbf27f3b58ea58ac40acf39a88e5817">03193</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#a5bbf27f3b58ea58ac40acf39a88e5817">cn31xx</a>;
<a name="l03194"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#a8ccd1aa932fd8c4baa6c3ca586f9ece6">03194</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#a8ccd1aa932fd8c4baa6c3ca586f9ece6">cn38xx</a>;
<a name="l03195"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#a91a61a8aebdff867132ab621a09d41f5">03195</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#a91a61a8aebdff867132ab621a09d41f5">cn38xxp2</a>;
<a name="l03196"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#acdcfefe43cf764d23a56e4313957b18a">03196</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#acdcfefe43cf764d23a56e4313957b18a">cn50xx</a>;
<a name="l03197"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#a62b1921c68b3f7c35599fa455120bd10">03197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#a62b1921c68b3f7c35599fa455120bd10">cn52xx</a>;
<a name="l03198"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#ab57c173b9f9a06f8dc8084bab4652a68">03198</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#ab57c173b9f9a06f8dc8084bab4652a68">cn52xxp1</a>;
<a name="l03199"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#a796cc0f964d2f3bd8e5ef7e8f0a9002e">03199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#a796cc0f964d2f3bd8e5ef7e8f0a9002e">cn56xx</a>;
<a name="l03200"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#a8db904774bb90178ebbe38b43dcce8d7">03200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#a8db904774bb90178ebbe38b43dcce8d7">cn56xxp1</a>;
<a name="l03201"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#ac283b7aadec4c35abc0b2a9f41425161">03201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#ac283b7aadec4c35abc0b2a9f41425161">cn58xx</a>;
<a name="l03202"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#ab4fe9abe66d285b78bf9871417b022c9">03202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#ab4fe9abe66d285b78bf9871417b022c9">cn58xxp1</a>;
<a name="l03203"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#afa85a3bdf130200ee6b6acbdd4ac5878">03203</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#afa85a3bdf130200ee6b6acbdd4ac5878">cn61xx</a>;
<a name="l03204"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#a2870dc7243c312fc1d85b3102bda042e">03204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#a2870dc7243c312fc1d85b3102bda042e">cn63xx</a>;
<a name="l03205"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#ab259f8bcf5b73e273612b29b9129989b">03205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#ab259f8bcf5b73e273612b29b9129989b">cn63xxp1</a>;
<a name="l03206"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#abc80f307a7aa2bc9942c72e4986b5e4d">03206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#abc80f307a7aa2bc9942c72e4986b5e4d">cn66xx</a>;
<a name="l03207"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#a973e791ad1a1135b65017c89b64ca745">03207</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#a973e791ad1a1135b65017c89b64ca745">cn68xx</a>;
<a name="l03208"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#ac80d50938ca02bce54ce63ee0f17e19c">03208</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#ac80d50938ca02bce54ce63ee0f17e19c">cn68xxp1</a>;
<a name="l03209"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#a0d2e0df11b51b3e45d7e615a2694a9e8">03209</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#a0d2e0df11b51b3e45d7e615a2694a9e8">cn70xx</a>;
<a name="l03210"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#aaffe3ccea7b67ac2372407058d3ede68">03210</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#aaffe3ccea7b67ac2372407058d3ede68">cn70xxp1</a>;
<a name="l03211"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#a9feb7e91e71856e04945533eb9def131">03211</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#a9feb7e91e71856e04945533eb9def131">cn73xx</a>;
<a name="l03212"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#a5ef4412118d9b2a6f20af2ada61dd9ef">03212</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#a5ef4412118d9b2a6f20af2ada61dd9ef">cn78xx</a>;
<a name="l03213"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#a224b2609b3be248515f5119e28ec6391">03213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#a224b2609b3be248515f5119e28ec6391">cn78xxp1</a>;
<a name="l03214"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#a9955556a7e7cbeb15de86bebf5d65e6c">03214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#a9955556a7e7cbeb15de86bebf5d65e6c">cnf71xx</a>;
<a name="l03215"></a><a class="code" href="unioncvmx__mio__boot__loc__adr.html#a0b01aabc5ca535792068a33a99639ec6">03215</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__adr_1_1cvmx__mio__boot__loc__adr__s.html">cvmx_mio_boot_loc_adr_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__adr.html#a0b01aabc5ca535792068a33a99639ec6">cnf75xx</a>;
<a name="l03216"></a>03216 };
<a name="l03217"></a><a class="code" href="cvmx-mio-defs_8h.html#a9baafafe0e8487d03a68efbc91fba92b">03217</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__loc__adr.html" title="cvmx_mio_boot_loc_adr">cvmx_mio_boot_loc_adr</a> <a class="code" href="unioncvmx__mio__boot__loc__adr.html" title="cvmx_mio_boot_loc_adr">cvmx_mio_boot_loc_adr_t</a>;
<a name="l03218"></a>03218 <span class="comment"></span>
<a name="l03219"></a>03219 <span class="comment">/**</span>
<a name="l03220"></a>03220 <span class="comment"> * cvmx_mio_boot_loc_cfg#</span>
<a name="l03221"></a>03221 <span class="comment"> *</span>
<a name="l03222"></a>03222 <span class="comment"> * The local-region configuration register (one for each of two regions) contains local-region</span>
<a name="l03223"></a>03223 <span class="comment"> * enable and local-region base-address parameters. Each local region is 128 bytes organized as</span>
<a name="l03224"></a>03224 <span class="comment"> * 16 entries * 8 bytes.</span>
<a name="l03225"></a>03225 <span class="comment"> */</span>
<a name="l03226"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html">03226</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html" title="cvmx_mio_boot_loc_cfg#">cvmx_mio_boot_loc_cfgx</a> {
<a name="l03227"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a7d5308c42a2e84b58c9e8bf30b7086af">03227</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a7d5308c42a2e84b58c9e8bf30b7086af">u64</a>;
<a name="l03228"></a><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">03228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a> {
<a name="l03229"></a>03229 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03230"></a>03230 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html#a4f38a8f5ce91703e62ab5d698909c0b3">reserved_32_63</a>               : 32;
<a name="l03231"></a>03231     uint64_t <a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html#a6cba422a23a4594d5e0bb167d35bdfec">en</a>                           : 1;  <span class="comment">/**&lt; Local region 0/1 enable. */</span>
<a name="l03232"></a>03232     uint64_t <a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html#a0db3721dd1e0228aba8c36e743f42727">reserved_28_30</a>               : 3;
<a name="l03233"></a>03233     uint64_t <a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html#a621080ad7c5e50120bae01d9806e257d">base</a>                         : 25; <span class="comment">/**&lt; Local region 0/1 base address, specifying address bits &lt;31:7&gt; of the region. */</span>
<a name="l03234"></a>03234     uint64_t <a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html#a2c39d6de9c94d9abb3744114ad32a46d">reserved_0_2</a>                 : 3;
<a name="l03235"></a>03235 <span class="preprocessor">#else</span>
<a name="l03236"></a><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html#a2c39d6de9c94d9abb3744114ad32a46d">03236</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html#a2c39d6de9c94d9abb3744114ad32a46d">reserved_0_2</a>                 : 3;
<a name="l03237"></a><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html#a621080ad7c5e50120bae01d9806e257d">03237</a>     uint64_t <a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html#a621080ad7c5e50120bae01d9806e257d">base</a>                         : 25;
<a name="l03238"></a><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html#a0db3721dd1e0228aba8c36e743f42727">03238</a>     uint64_t <a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html#a0db3721dd1e0228aba8c36e743f42727">reserved_28_30</a>               : 3;
<a name="l03239"></a><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html#a6cba422a23a4594d5e0bb167d35bdfec">03239</a>     uint64_t <a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html#a6cba422a23a4594d5e0bb167d35bdfec">en</a>                           : 1;
<a name="l03240"></a><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html#a4f38a8f5ce91703e62ab5d698909c0b3">03240</a>     uint64_t <a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html#a4f38a8f5ce91703e62ab5d698909c0b3">reserved_32_63</a>               : 32;
<a name="l03241"></a>03241 <span class="preprocessor">#endif</span>
<a name="l03242"></a>03242 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#ac0f9aa56b78769c4bab15e2a5bf0b1aa">s</a>;
<a name="l03243"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#adcef9119e53b730ff10dd42ee924508b">03243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#adcef9119e53b730ff10dd42ee924508b">cn30xx</a>;
<a name="l03244"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#ab89278c96e9d7aa92eefc15614068439">03244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#ab89278c96e9d7aa92eefc15614068439">cn31xx</a>;
<a name="l03245"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#ae0292c9c053714d11554aa0ebc2a8de4">03245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#ae0292c9c053714d11554aa0ebc2a8de4">cn38xx</a>;
<a name="l03246"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a07464885ffc0cba155bb8607f461580d">03246</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a07464885ffc0cba155bb8607f461580d">cn38xxp2</a>;
<a name="l03247"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#af91f5c6c10e4e2e502b410b1a34fdac2">03247</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#af91f5c6c10e4e2e502b410b1a34fdac2">cn50xx</a>;
<a name="l03248"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a661939cbd07e3836006e5c8aa9d69a79">03248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a661939cbd07e3836006e5c8aa9d69a79">cn52xx</a>;
<a name="l03249"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a94dce438521e707fb790d56bbb4a6ebc">03249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a94dce438521e707fb790d56bbb4a6ebc">cn52xxp1</a>;
<a name="l03250"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a0ca663177af3f271532a8d5023b90a56">03250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a0ca663177af3f271532a8d5023b90a56">cn56xx</a>;
<a name="l03251"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#aa5f5be90e1c4f60e54f364eea32fe14c">03251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#aa5f5be90e1c4f60e54f364eea32fe14c">cn56xxp1</a>;
<a name="l03252"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#adf6c56e3e3c227ca474211f9030e57c2">03252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#adf6c56e3e3c227ca474211f9030e57c2">cn58xx</a>;
<a name="l03253"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a7d7365ac6a5266d30b6baddaedd1e04d">03253</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a7d7365ac6a5266d30b6baddaedd1e04d">cn58xxp1</a>;
<a name="l03254"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#ad91905fb15ee7e9729415007d132cf86">03254</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#ad91905fb15ee7e9729415007d132cf86">cn61xx</a>;
<a name="l03255"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#acfef49f305652e9524454f2f61f5b747">03255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#acfef49f305652e9524454f2f61f5b747">cn63xx</a>;
<a name="l03256"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a43b22717d999e30f49048ff33f132c2d">03256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a43b22717d999e30f49048ff33f132c2d">cn63xxp1</a>;
<a name="l03257"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#af5a2f0ce9651fab465b22cfaf43f11e4">03257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#af5a2f0ce9651fab465b22cfaf43f11e4">cn66xx</a>;
<a name="l03258"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#ab4a5345c2ae4e426333ea89011867daf">03258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#ab4a5345c2ae4e426333ea89011867daf">cn68xx</a>;
<a name="l03259"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a12ee8f912132f9f0754478bf22a8f5f7">03259</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a12ee8f912132f9f0754478bf22a8f5f7">cn68xxp1</a>;
<a name="l03260"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#ad95b30d3d5c48d8cf51eae3fdb9331e9">03260</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#ad95b30d3d5c48d8cf51eae3fdb9331e9">cn70xx</a>;
<a name="l03261"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a86c199d41e69a66e0d65f1ce96304417">03261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a86c199d41e69a66e0d65f1ce96304417">cn70xxp1</a>;
<a name="l03262"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#af306e2aaf33affc95efe042227f3f495">03262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#af306e2aaf33affc95efe042227f3f495">cn73xx</a>;
<a name="l03263"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#ad5bf76c1aa00629eecd7550f8e80959f">03263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#ad5bf76c1aa00629eecd7550f8e80959f">cn78xx</a>;
<a name="l03264"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a2de3017080593a504f25fda59971d73c">03264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a2de3017080593a504f25fda59971d73c">cn78xxp1</a>;
<a name="l03265"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a7c5d4f0814cbc306706a8b3fb1dc1008">03265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#a7c5d4f0814cbc306706a8b3fb1dc1008">cnf71xx</a>;
<a name="l03266"></a><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#aa40cdcd52a567b5b588895dc76ee502a">03266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__cfgx_1_1cvmx__mio__boot__loc__cfgx__s.html">cvmx_mio_boot_loc_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html#aa40cdcd52a567b5b588895dc76ee502a">cnf75xx</a>;
<a name="l03267"></a>03267 };
<a name="l03268"></a><a class="code" href="cvmx-mio-defs_8h.html#ad2d77aa2d350a6211b66313b71a15264">03268</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__loc__cfgx.html" title="cvmx_mio_boot_loc_cfg#">cvmx_mio_boot_loc_cfgx</a> <a class="code" href="unioncvmx__mio__boot__loc__cfgx.html" title="cvmx_mio_boot_loc_cfg#">cvmx_mio_boot_loc_cfgx_t</a>;
<a name="l03269"></a>03269 <span class="comment"></span>
<a name="l03270"></a>03270 <span class="comment">/**</span>
<a name="l03271"></a>03271 <span class="comment"> * cvmx_mio_boot_loc_dat</span>
<a name="l03272"></a>03272 <span class="comment"> *</span>
<a name="l03273"></a>03273 <span class="comment"> * This is a pseudo-register that reads/writes the local memory at the address specified by the</span>
<a name="l03274"></a>03274 <span class="comment"> * MIO boot local-memory address register when accessed.</span>
<a name="l03275"></a>03275 <span class="comment"> */</span>
<a name="l03276"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html">03276</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__loc__dat.html" title="cvmx_mio_boot_loc_dat">cvmx_mio_boot_loc_dat</a> {
<a name="l03277"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#a187a0c90e4a7c0191521c1b88f9a668a">03277</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__loc__dat.html#a187a0c90e4a7c0191521c1b88f9a668a">u64</a>;
<a name="l03278"></a><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">03278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a> {
<a name="l03279"></a>03279 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03280"></a>03280 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html#afae680e8744df2e3872817ce6b21b25d">data</a>                         : 64; <span class="comment">/**&lt; Local memory data. */</span>
<a name="l03281"></a>03281 <span class="preprocessor">#else</span>
<a name="l03282"></a><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html#afae680e8744df2e3872817ce6b21b25d">03282</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html#afae680e8744df2e3872817ce6b21b25d">data</a>                         : 64;
<a name="l03283"></a>03283 <span class="preprocessor">#endif</span>
<a name="l03284"></a>03284 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__loc__dat.html#aba6f92b71e27b15fd6b75e9f933ff618">s</a>;
<a name="l03285"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#a1b898028159a71949c2c032122d7463b">03285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#a1b898028159a71949c2c032122d7463b">cn30xx</a>;
<a name="l03286"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#ae0981c27fe1bcd4cac45b3af5a203e94">03286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#ae0981c27fe1bcd4cac45b3af5a203e94">cn31xx</a>;
<a name="l03287"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#a511fc51db5dc5755adcf2a0fbe2f622c">03287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#a511fc51db5dc5755adcf2a0fbe2f622c">cn38xx</a>;
<a name="l03288"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#ac2daf434216a4abef255766cae4ebda0">03288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#ac2daf434216a4abef255766cae4ebda0">cn38xxp2</a>;
<a name="l03289"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#ab6ec13f258eb6f904bafa7a2daff8944">03289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#ab6ec13f258eb6f904bafa7a2daff8944">cn50xx</a>;
<a name="l03290"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#a90c58217b99f53a1260a8c7dc359c173">03290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#a90c58217b99f53a1260a8c7dc359c173">cn52xx</a>;
<a name="l03291"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#ae840e3c3d5c0fde8620f0ae75ecab2ac">03291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#ae840e3c3d5c0fde8620f0ae75ecab2ac">cn52xxp1</a>;
<a name="l03292"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#a7d975abbada2ef31c179589f48f29df7">03292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#a7d975abbada2ef31c179589f48f29df7">cn56xx</a>;
<a name="l03293"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#ae96d41e92a7f57e3e2fc1c4dce7ef965">03293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#ae96d41e92a7f57e3e2fc1c4dce7ef965">cn56xxp1</a>;
<a name="l03294"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#abf9b7c779e6a1388f40a3e95ce173e5f">03294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#abf9b7c779e6a1388f40a3e95ce173e5f">cn58xx</a>;
<a name="l03295"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#a7f24b2dd8a28eefdcd9fd634ee8e5e02">03295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#a7f24b2dd8a28eefdcd9fd634ee8e5e02">cn58xxp1</a>;
<a name="l03296"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#a655b80722994a40a471dce8882932eeb">03296</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#a655b80722994a40a471dce8882932eeb">cn61xx</a>;
<a name="l03297"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#a9ad9fe4b4ab3830c7f8e9b72e318b38c">03297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#a9ad9fe4b4ab3830c7f8e9b72e318b38c">cn63xx</a>;
<a name="l03298"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#a78212003653f73a32fa6c2521812105e">03298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#a78212003653f73a32fa6c2521812105e">cn63xxp1</a>;
<a name="l03299"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#a86da09caed81e6e35e2b1bd4a576e1a9">03299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#a86da09caed81e6e35e2b1bd4a576e1a9">cn66xx</a>;
<a name="l03300"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#a8300b618e0cf98d48b71729e169080b0">03300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#a8300b618e0cf98d48b71729e169080b0">cn68xx</a>;
<a name="l03301"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#abde60f08a7e38f34dbc84afb552bec97">03301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#abde60f08a7e38f34dbc84afb552bec97">cn68xxp1</a>;
<a name="l03302"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#a0e729bd307f6055b81ec74b38b699de3">03302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#a0e729bd307f6055b81ec74b38b699de3">cn70xx</a>;
<a name="l03303"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#aa56dfb2483a65b16fc308aa477a8e741">03303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#aa56dfb2483a65b16fc308aa477a8e741">cn70xxp1</a>;
<a name="l03304"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#a606e9cb1ac96682452a1e5f8968f571f">03304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#a606e9cb1ac96682452a1e5f8968f571f">cn73xx</a>;
<a name="l03305"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#a7c5fcbd2f09167a446da1582362e8f37">03305</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#a7c5fcbd2f09167a446da1582362e8f37">cn78xx</a>;
<a name="l03306"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#ad026e9f2a4f023db81dc7034e62a4ede">03306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#ad026e9f2a4f023db81dc7034e62a4ede">cn78xxp1</a>;
<a name="l03307"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#af8740cb48ad3b3396803bf08eb0e7db9">03307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#af8740cb48ad3b3396803bf08eb0e7db9">cnf71xx</a>;
<a name="l03308"></a><a class="code" href="unioncvmx__mio__boot__loc__dat.html#abe1a2b0b97a5fd020055fe5c4211e6fb">03308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__loc__dat_1_1cvmx__mio__boot__loc__dat__s.html">cvmx_mio_boot_loc_dat_s</a>        <a class="code" href="unioncvmx__mio__boot__loc__dat.html#abe1a2b0b97a5fd020055fe5c4211e6fb">cnf75xx</a>;
<a name="l03309"></a>03309 };
<a name="l03310"></a><a class="code" href="cvmx-mio-defs_8h.html#ac4af5647f4cbbe45bdcddfa59c21e746">03310</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__loc__dat.html" title="cvmx_mio_boot_loc_dat">cvmx_mio_boot_loc_dat</a> <a class="code" href="unioncvmx__mio__boot__loc__dat.html" title="cvmx_mio_boot_loc_dat">cvmx_mio_boot_loc_dat_t</a>;
<a name="l03311"></a>03311 <span class="comment"></span>
<a name="l03312"></a>03312 <span class="comment">/**</span>
<a name="l03313"></a>03313 <span class="comment"> * cvmx_mio_boot_pin_defs</span>
<a name="l03314"></a>03314 <span class="comment"> *</span>
<a name="l03315"></a>03315 <span class="comment"> * This register reflects the value of the BOOT_AD&lt;31:0&gt; pins, sampled when the internal reset</span>
<a name="l03316"></a>03316 <span class="comment"> * signal first deasserts following a cold reset.</span>
<a name="l03317"></a>03317 <span class="comment"> */</span>
<a name="l03318"></a><a class="code" href="unioncvmx__mio__boot__pin__defs.html">03318</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__pin__defs.html" title="cvmx_mio_boot_pin_defs">cvmx_mio_boot_pin_defs</a> {
<a name="l03319"></a><a class="code" href="unioncvmx__mio__boot__pin__defs.html#ae9d400c8b8b5a7a86ea2081ec793a3fc">03319</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__pin__defs.html#ae9d400c8b8b5a7a86ea2081ec793a3fc">u64</a>;
<a name="l03320"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__s.html">03320</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__s.html">cvmx_mio_boot_pin_defs_s</a> {
<a name="l03321"></a>03321 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03322"></a>03322 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__s.html#a3cceea5363253840354d81cdf8807089">reserved_16_63</a>               : 48;
<a name="l03323"></a>03323     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__s.html#ad538bed3e9d7234c3b47fd496ecc21af">ale</a>                          : 1;  <span class="comment">/**&lt; Region 0 default ALE mode. */</span>
<a name="l03324"></a>03324     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__s.html#aab5130b6ab4c72fc7ca57fd725401692">width</a>                        : 1;  <span class="comment">/**&lt; Region 0 default bus width. */</span>
<a name="l03325"></a>03325     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__s.html#a13ed33bb9745f25ad8ac499c660ba8b6">reserved_0_13</a>                : 14;
<a name="l03326"></a>03326 <span class="preprocessor">#else</span>
<a name="l03327"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__s.html#a13ed33bb9745f25ad8ac499c660ba8b6">03327</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__s.html#a13ed33bb9745f25ad8ac499c660ba8b6">reserved_0_13</a>                : 14;
<a name="l03328"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__s.html#aab5130b6ab4c72fc7ca57fd725401692">03328</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__s.html#aab5130b6ab4c72fc7ca57fd725401692">width</a>                        : 1;
<a name="l03329"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__s.html#ad538bed3e9d7234c3b47fd496ecc21af">03329</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__s.html#ad538bed3e9d7234c3b47fd496ecc21af">ale</a>                          : 1;
<a name="l03330"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__s.html#a3cceea5363253840354d81cdf8807089">03330</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__s.html#a3cceea5363253840354d81cdf8807089">reserved_16_63</a>               : 48;
<a name="l03331"></a>03331 <span class="preprocessor">#endif</span>
<a name="l03332"></a>03332 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__pin__defs.html#a3cbd1cf67debfb490db6b269dc03cd94">s</a>;
<a name="l03333"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html">03333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html">cvmx_mio_boot_pin_defs_cn52xx</a> {
<a name="l03334"></a>03334 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03335"></a>03335 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#ac8ac57d375ce9b735a05f36351302728">reserved_16_63</a>               : 48;
<a name="l03336"></a>03336     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#a494f57bd92fce222d1f3772a0e21db9a">ale</a>                          : 1;  <span class="comment">/**&lt; Region 0 default ALE mode */</span>
<a name="l03337"></a>03337     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#a37ca7dd26be6ef838a731cf8346b82ad">width</a>                        : 1;  <span class="comment">/**&lt; Region 0 default bus width */</span>
<a name="l03338"></a>03338     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#addaa5f57a5ceb754e94ee8c1d5e1081d">reserved_13_13</a>               : 1;
<a name="l03339"></a>03339     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#a291265f053681456089f45dd7143a315">dmack_p1</a>                     : 1;  <span class="comment">/**&lt; boot_dmack[1] default polarity */</span>
<a name="l03340"></a>03340     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#a17f6c2369980dca606cd3f2814a79833">dmack_p0</a>                     : 1;  <span class="comment">/**&lt; boot_dmack[0] default polarity */</span>
<a name="l03341"></a>03341     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#adf78e3a46fb04f880d2be11f39be23e7">term</a>                         : 2;  <span class="comment">/**&lt; Selects default driver termination */</span>
<a name="l03342"></a>03342     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#ae4e276cd49bc9e67508b863f6ad94267">nand</a>                         : 1;  <span class="comment">/**&lt; Region 0 is NAND flash */</span>
<a name="l03343"></a>03343     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#a424012cf23084827873a5290d55fe01c">reserved_0_7</a>                 : 8;
<a name="l03344"></a>03344 <span class="preprocessor">#else</span>
<a name="l03345"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#a424012cf23084827873a5290d55fe01c">03345</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#a424012cf23084827873a5290d55fe01c">reserved_0_7</a>                 : 8;
<a name="l03346"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#ae4e276cd49bc9e67508b863f6ad94267">03346</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#ae4e276cd49bc9e67508b863f6ad94267">nand</a>                         : 1;
<a name="l03347"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#adf78e3a46fb04f880d2be11f39be23e7">03347</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#adf78e3a46fb04f880d2be11f39be23e7">term</a>                         : 2;
<a name="l03348"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#a17f6c2369980dca606cd3f2814a79833">03348</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#a17f6c2369980dca606cd3f2814a79833">dmack_p0</a>                     : 1;
<a name="l03349"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#a291265f053681456089f45dd7143a315">03349</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#a291265f053681456089f45dd7143a315">dmack_p1</a>                     : 1;
<a name="l03350"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#addaa5f57a5ceb754e94ee8c1d5e1081d">03350</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#addaa5f57a5ceb754e94ee8c1d5e1081d">reserved_13_13</a>               : 1;
<a name="l03351"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#a37ca7dd26be6ef838a731cf8346b82ad">03351</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#a37ca7dd26be6ef838a731cf8346b82ad">width</a>                        : 1;
<a name="l03352"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#a494f57bd92fce222d1f3772a0e21db9a">03352</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#a494f57bd92fce222d1f3772a0e21db9a">ale</a>                          : 1;
<a name="l03353"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#ac8ac57d375ce9b735a05f36351302728">03353</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html#ac8ac57d375ce9b735a05f36351302728">reserved_16_63</a>               : 48;
<a name="l03354"></a>03354 <span class="preprocessor">#endif</span>
<a name="l03355"></a>03355 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__pin__defs.html#abfae9de2af162d7cc468b793e04f0fdc">cn52xx</a>;
<a name="l03356"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html">03356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html">cvmx_mio_boot_pin_defs_cn56xx</a> {
<a name="l03357"></a>03357 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03358"></a>03358 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#ab9d215fd289ef2642866a90a22d7b227">reserved_16_63</a>               : 48;
<a name="l03359"></a>03359     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#a223a6bb0cfb2e3309c5b357fb324896b">ale</a>                          : 1;  <span class="comment">/**&lt; Region 0 default ALE mode */</span>
<a name="l03360"></a>03360     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#a99c2eb1420a09ffe54a1931411af372f">width</a>                        : 1;  <span class="comment">/**&lt; Region 0 default bus width */</span>
<a name="l03361"></a>03361     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#a9aa5add26d49c7f31b9e2c720eb8e719">dmack_p2</a>                     : 1;  <span class="comment">/**&lt; boot_dmack[2] default polarity */</span>
<a name="l03362"></a>03362     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#a3b5e8ca960cb6f286c5c0002f745e334">dmack_p1</a>                     : 1;  <span class="comment">/**&lt; boot_dmack[1] default polarity */</span>
<a name="l03363"></a>03363     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#ab4693093dac05686e45ff0d120539bc6">dmack_p0</a>                     : 1;  <span class="comment">/**&lt; boot_dmack[0] default polarity */</span>
<a name="l03364"></a>03364     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#ad274b5c76dac3d941be5da38df30d134">term</a>                         : 2;  <span class="comment">/**&lt; Selects default driver termination */</span>
<a name="l03365"></a>03365     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#a637c37225a6fd81647841a9f07bdffef">reserved_0_8</a>                 : 9;
<a name="l03366"></a>03366 <span class="preprocessor">#else</span>
<a name="l03367"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#a637c37225a6fd81647841a9f07bdffef">03367</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#a637c37225a6fd81647841a9f07bdffef">reserved_0_8</a>                 : 9;
<a name="l03368"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#ad274b5c76dac3d941be5da38df30d134">03368</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#ad274b5c76dac3d941be5da38df30d134">term</a>                         : 2;
<a name="l03369"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#ab4693093dac05686e45ff0d120539bc6">03369</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#ab4693093dac05686e45ff0d120539bc6">dmack_p0</a>                     : 1;
<a name="l03370"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#a3b5e8ca960cb6f286c5c0002f745e334">03370</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#a3b5e8ca960cb6f286c5c0002f745e334">dmack_p1</a>                     : 1;
<a name="l03371"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#a9aa5add26d49c7f31b9e2c720eb8e719">03371</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#a9aa5add26d49c7f31b9e2c720eb8e719">dmack_p2</a>                     : 1;
<a name="l03372"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#a99c2eb1420a09ffe54a1931411af372f">03372</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#a99c2eb1420a09ffe54a1931411af372f">width</a>                        : 1;
<a name="l03373"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#a223a6bb0cfb2e3309c5b357fb324896b">03373</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#a223a6bb0cfb2e3309c5b357fb324896b">ale</a>                          : 1;
<a name="l03374"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#ab9d215fd289ef2642866a90a22d7b227">03374</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn56xx.html#ab9d215fd289ef2642866a90a22d7b227">reserved_16_63</a>               : 48;
<a name="l03375"></a>03375 <span class="preprocessor">#endif</span>
<a name="l03376"></a>03376 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__pin__defs.html#ab31a53585e2c04e4f98094bf9705b3c3">cn56xx</a>;
<a name="l03377"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html">03377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html">cvmx_mio_boot_pin_defs_cn61xx</a> {
<a name="l03378"></a>03378 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03379"></a>03379 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#a2fc689bfb4e6ce323c1cd96570628b32">reserved_32_63</a>               : 32;
<a name="l03380"></a>03380     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#a197985c5564ca93efef814604c95b86f">user1</a>                        : 16; <span class="comment">/**&lt; BOOT_AD [31:16] latched during power up */</span>
<a name="l03381"></a>03381     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#a8089cbe2927f9d431dcd8e5fd543aabd">ale</a>                          : 1;  <span class="comment">/**&lt; Region 0 default ALE mode */</span>
<a name="l03382"></a>03382     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#ae6a2647d5f4ecd872d1ef9c02cd6a97b">width</a>                        : 1;  <span class="comment">/**&lt; Region 0 default bus width */</span>
<a name="l03383"></a>03383     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#aaf598034ee146fbb06882d13a770c7a8">reserved_13_13</a>               : 1;
<a name="l03384"></a>03384     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#a5879deb9fe9480e6f9a523a4bb5431c7">dmack_p1</a>                     : 1;  <span class="comment">/**&lt; boot_dmack[1] default polarity */</span>
<a name="l03385"></a>03385     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#a77e63f1ea294d45d8422a095c9d6a4dd">dmack_p0</a>                     : 1;  <span class="comment">/**&lt; boot_dmack[0] default polarity */</span>
<a name="l03386"></a>03386     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#af51c7f06784c36fcb63e7f507ca58cfe">term</a>                         : 2;  <span class="comment">/**&lt; Selects default driver termination */</span>
<a name="l03387"></a>03387     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#ab6ef9293dadad3e695cd77edb04cb79b">nand</a>                         : 1;  <span class="comment">/**&lt; Region 0 is NAND flash */</span>
<a name="l03388"></a>03388     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#a345eb7b50da477685ee32179f9c9460f">user0</a>                        : 8;  <span class="comment">/**&lt; BOOT_AD [7:0] latched during power up */</span>
<a name="l03389"></a>03389 <span class="preprocessor">#else</span>
<a name="l03390"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#a345eb7b50da477685ee32179f9c9460f">03390</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#a345eb7b50da477685ee32179f9c9460f">user0</a>                        : 8;
<a name="l03391"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#ab6ef9293dadad3e695cd77edb04cb79b">03391</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#ab6ef9293dadad3e695cd77edb04cb79b">nand</a>                         : 1;
<a name="l03392"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#af51c7f06784c36fcb63e7f507ca58cfe">03392</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#af51c7f06784c36fcb63e7f507ca58cfe">term</a>                         : 2;
<a name="l03393"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#a77e63f1ea294d45d8422a095c9d6a4dd">03393</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#a77e63f1ea294d45d8422a095c9d6a4dd">dmack_p0</a>                     : 1;
<a name="l03394"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#a5879deb9fe9480e6f9a523a4bb5431c7">03394</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#a5879deb9fe9480e6f9a523a4bb5431c7">dmack_p1</a>                     : 1;
<a name="l03395"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#aaf598034ee146fbb06882d13a770c7a8">03395</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#aaf598034ee146fbb06882d13a770c7a8">reserved_13_13</a>               : 1;
<a name="l03396"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#ae6a2647d5f4ecd872d1ef9c02cd6a97b">03396</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#ae6a2647d5f4ecd872d1ef9c02cd6a97b">width</a>                        : 1;
<a name="l03397"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#a8089cbe2927f9d431dcd8e5fd543aabd">03397</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#a8089cbe2927f9d431dcd8e5fd543aabd">ale</a>                          : 1;
<a name="l03398"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#a197985c5564ca93efef814604c95b86f">03398</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#a197985c5564ca93efef814604c95b86f">user1</a>                        : 16;
<a name="l03399"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#a2fc689bfb4e6ce323c1cd96570628b32">03399</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html#a2fc689bfb4e6ce323c1cd96570628b32">reserved_32_63</a>               : 32;
<a name="l03400"></a>03400 <span class="preprocessor">#endif</span>
<a name="l03401"></a>03401 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__pin__defs.html#a43661f77b62835bd954d280ceddab43d">cn61xx</a>;
<a name="l03402"></a><a class="code" href="unioncvmx__mio__boot__pin__defs.html#a883008d03d8b47cd5610fefdff3b20cd">03402</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html">cvmx_mio_boot_pin_defs_cn52xx</a>  <a class="code" href="unioncvmx__mio__boot__pin__defs.html#a883008d03d8b47cd5610fefdff3b20cd">cn63xx</a>;
<a name="l03403"></a><a class="code" href="unioncvmx__mio__boot__pin__defs.html#ad430b4dc439bfb40a2c95fc72ae86459">03403</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html">cvmx_mio_boot_pin_defs_cn52xx</a>  <a class="code" href="unioncvmx__mio__boot__pin__defs.html#ad430b4dc439bfb40a2c95fc72ae86459">cn63xxp1</a>;
<a name="l03404"></a><a class="code" href="unioncvmx__mio__boot__pin__defs.html#aaed10c5301439406eaa382fe65108493">03404</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html">cvmx_mio_boot_pin_defs_cn52xx</a>  <a class="code" href="unioncvmx__mio__boot__pin__defs.html#aaed10c5301439406eaa382fe65108493">cn66xx</a>;
<a name="l03405"></a><a class="code" href="unioncvmx__mio__boot__pin__defs.html#afb0eee3933e83985aa966809a2c66b22">03405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html">cvmx_mio_boot_pin_defs_cn52xx</a>  <a class="code" href="unioncvmx__mio__boot__pin__defs.html#afb0eee3933e83985aa966809a2c66b22">cn68xx</a>;
<a name="l03406"></a><a class="code" href="unioncvmx__mio__boot__pin__defs.html#ada1c0adcf355bad028fd188fd0ec6db5">03406</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn52xx.html">cvmx_mio_boot_pin_defs_cn52xx</a>  <a class="code" href="unioncvmx__mio__boot__pin__defs.html#ada1c0adcf355bad028fd188fd0ec6db5">cn68xxp1</a>;
<a name="l03407"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html">03407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html">cvmx_mio_boot_pin_defs_cn70xx</a> {
<a name="l03408"></a>03408 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03409"></a>03409 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#aabc838abb6b0282d57a6d801e8aeba01">reserved_33_63</a>               : 31;
<a name="l03410"></a>03410     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#aa66256e1bd76e253b248a4967e2f7f25">dlm_supply</a>                   : 1;  <span class="comment">/**&lt; DLM Power Supply Setting based on DLMC_VPH_SELECT_18 pin 1 = 1.8V. All others = Reserved. */</span>
<a name="l03411"></a>03411     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a6e15d09055f23d993c362ce0b4fda6f1">rgm_supply</a>                   : 2;  <span class="comment">/**&lt; RGMii Power Supply Setting based on VDD_RGM_SUPPLY_SELECT pin 01 = 1.8V 10 = 2.5V All</span>
<a name="l03412"></a>03412 <span class="comment">                                                         others = Reserved */</span>
<a name="l03413"></a>03413     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a4e55c245ee5d8dd299bf1d4123ab6d4a">smi_supply</a>                   : 3;  <span class="comment">/**&lt; SMI Power Supply Setting based on VDD_SMI_SUPPLY_SELECT pin 001 = 1.8V 010 = 2.5V 100 =</span>
<a name="l03414"></a>03414 <span class="comment">                                                         3.3V All others = Reserved */</span>
<a name="l03415"></a>03415     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a42840568d6f1acb600148c75d7402512">io_supply</a>                    : 3;  <span class="comment">/**&lt; I/O Power Supply Setting based on VDD_IO_SUPPLY_SELECT pin 001 = 1.8V 010 = 2.5V 100 =</span>
<a name="l03416"></a>03416 <span class="comment">                                                         3.3V All others = Reserved */</span>
<a name="l03417"></a>03417     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#abe54132e30bfd1b8a0b9764e597f8e48">reserved_17_23</a>               : 7;
<a name="l03418"></a>03418     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#aa35e03bf6f2b9a74b0918329be0b9a00">ref_sel</a>                      : 1;  <span class="comment">/**&lt; Reference Clock Selection based on UART0_RTS_N pin at powerup 0 = DLM_REF_CLK[1] pins div</span>
<a name="l03419"></a>03419 <span class="comment">                                                         2, must be set to 100Mhz 1 = PLL_REF_CLK pin (default), must be set to 50Mhz */</span>
<a name="l03420"></a>03420     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#aded8e85a6ea15725b669eec14a891144">ale</a>                          : 1;  <span class="comment">/**&lt; Set to 1 for backward compatability */</span>
<a name="l03421"></a>03421     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a8d87b26bd879b90a616cf863c4f93913">width</a>                        : 1;  <span class="comment">/**&lt; Set to 0 for backward compatability */</span>
<a name="l03422"></a>03422     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a76aabf67aefc0cab17747ad8df3169b5">vrm_disable</a>                  : 1;  <span class="comment">/**&lt; VRM disable based on BOOT_DIR pin at powerup */</span>
<a name="l03423"></a>03423     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a1858392502b3a11af7a323c39ca3e95c">device</a>                       : 3;  <span class="comment">/**&lt; Boot Device based on BOOT_ALE[3:1] pins at power up 0   = Parallel NOR 1   = Parallel NOR</span>
<a name="l03424"></a>03424 <span class="comment">                                                         via int bootrom (reserved) 2   = EMMC/SD 3   = reserved 4   = SPI Boot 16bit Address 5   =</span>
<a name="l03425"></a>03425 <span class="comment">                                                         SPI Boot 24bit Address 6   = SPI Boot 32bit Address (reserved) 7   = SPI NAND Boot 32bit</span>
<a name="l03426"></a>03426 <span class="comment">                                                         Address (reserved) */</span>
<a name="l03427"></a>03427     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a1332d928ca622943cf86d29cf7172df8">term</a>                         : 2;  <span class="comment">/**&lt; Selects default driver termination latched from BOOT_ALE[0], BOOT_CLE pins at powerup */</span>
<a name="l03428"></a>03428     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#acc6715f30d34a53631d6161287b53969">user0</a>                        : 8;  <span class="comment">/**&lt; BOOT_AD [7:0] pins latched at powerup */</span>
<a name="l03429"></a>03429 <span class="preprocessor">#else</span>
<a name="l03430"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#acc6715f30d34a53631d6161287b53969">03430</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#acc6715f30d34a53631d6161287b53969">user0</a>                        : 8;
<a name="l03431"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a1332d928ca622943cf86d29cf7172df8">03431</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a1332d928ca622943cf86d29cf7172df8">term</a>                         : 2;
<a name="l03432"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a1858392502b3a11af7a323c39ca3e95c">03432</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a1858392502b3a11af7a323c39ca3e95c">device</a>                       : 3;
<a name="l03433"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a76aabf67aefc0cab17747ad8df3169b5">03433</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a76aabf67aefc0cab17747ad8df3169b5">vrm_disable</a>                  : 1;
<a name="l03434"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a8d87b26bd879b90a616cf863c4f93913">03434</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a8d87b26bd879b90a616cf863c4f93913">width</a>                        : 1;
<a name="l03435"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#aded8e85a6ea15725b669eec14a891144">03435</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#aded8e85a6ea15725b669eec14a891144">ale</a>                          : 1;
<a name="l03436"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#aa35e03bf6f2b9a74b0918329be0b9a00">03436</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#aa35e03bf6f2b9a74b0918329be0b9a00">ref_sel</a>                      : 1;
<a name="l03437"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#abe54132e30bfd1b8a0b9764e597f8e48">03437</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#abe54132e30bfd1b8a0b9764e597f8e48">reserved_17_23</a>               : 7;
<a name="l03438"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a42840568d6f1acb600148c75d7402512">03438</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a42840568d6f1acb600148c75d7402512">io_supply</a>                    : 3;
<a name="l03439"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a4e55c245ee5d8dd299bf1d4123ab6d4a">03439</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a4e55c245ee5d8dd299bf1d4123ab6d4a">smi_supply</a>                   : 3;
<a name="l03440"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a6e15d09055f23d993c362ce0b4fda6f1">03440</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#a6e15d09055f23d993c362ce0b4fda6f1">rgm_supply</a>                   : 2;
<a name="l03441"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#aa66256e1bd76e253b248a4967e2f7f25">03441</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#aa66256e1bd76e253b248a4967e2f7f25">dlm_supply</a>                   : 1;
<a name="l03442"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#aabc838abb6b0282d57a6d801e8aeba01">03442</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html#aabc838abb6b0282d57a6d801e8aeba01">reserved_33_63</a>               : 31;
<a name="l03443"></a>03443 <span class="preprocessor">#endif</span>
<a name="l03444"></a>03444 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__pin__defs.html#a8829db31f7591c3bd178c96d6e64eec4">cn70xx</a>;
<a name="l03445"></a><a class="code" href="unioncvmx__mio__boot__pin__defs.html#af245aad6ce4930c2dd3c305d05bb128e">03445</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn70xx.html">cvmx_mio_boot_pin_defs_cn70xx</a>  <a class="code" href="unioncvmx__mio__boot__pin__defs.html#af245aad6ce4930c2dd3c305d05bb128e">cn70xxp1</a>;
<a name="l03446"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html">03446</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html">cvmx_mio_boot_pin_defs_cn73xx</a> {
<a name="l03447"></a>03447 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03448"></a>03448 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#af4443c5a54eb6486f75091f89e12e613">reserved_56_63</a>               : 8;
<a name="l03449"></a>03449     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#a7be56b4bd46ef989563d3ff3ca250775">rgm_supply</a>                   : 2;  <span class="comment">/**&lt; RGMII power supply setting based on VDD_RGM_SUPPLY_SELECT pin:</span>
<a name="l03450"></a>03450 <span class="comment">                                                         0x1 = 1.8V.</span>
<a name="l03451"></a>03451 <span class="comment">                                                         0x2 = 2.5V.</span>
<a name="l03452"></a>03452 <span class="comment">                                                         _ All other values reserved. */</span>
<a name="l03453"></a>03453     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#a3a4a52019353f26413295345819b3be3">smi_supply</a>                   : 3;  <span class="comment">/**&lt; SMI power supply setting based on VDD_SMI_SUPPLY_SELECT pin:</span>
<a name="l03454"></a>03454 <span class="comment">                                                         0x1 = 1.8V.</span>
<a name="l03455"></a>03455 <span class="comment">                                                         0x2 = 2.5V.</span>
<a name="l03456"></a>03456 <span class="comment">                                                         0x4 = 3.3V.</span>
<a name="l03457"></a>03457 <span class="comment">                                                         _ All other values reserved. */</span>
<a name="l03458"></a>03458     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#a3c09a3821c241d2d77721e9585dac149">io_supply</a>                    : 3;  <span class="comment">/**&lt; I/O power supply setting based on VDD_IO_SUPPLY_SELECT pin:</span>
<a name="l03459"></a>03459 <span class="comment">                                                         0x1 = 1.8V.</span>
<a name="l03460"></a>03460 <span class="comment">                                                         0x2 = 2.5V.</span>
<a name="l03461"></a>03461 <span class="comment">                                                         0x4 = 3.3V.</span>
<a name="l03462"></a>03462 <span class="comment">                                                         _ All other values reserved. */</span>
<a name="l03463"></a>03463     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#ac6e573e4282d97d0856db83c6a3e4e57">reserved_33_47</a>               : 15;
<a name="l03464"></a>03464     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#ac09856297f3afdecf86adc2b8c8a0d28">vrm_disable</a>                  : 1;  <span class="comment">/**&lt; VRM disabled. */</span>
<a name="l03465"></a>03465     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#aed30a5d20a0ea003425a980543b1066e">user1</a>                        : 13; <span class="comment">/**&lt; BOOT_AD&lt;31:19&gt; latched during power up. */</span>
<a name="l03466"></a>03466     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#ae496918f6c055c618524583e51400592">device</a>                       : 3;  <span class="comment">/**&lt; BOOT_AD&lt;18:16&gt; latched during power up. Indicates boot device:</span>
<a name="l03467"></a>03467 <span class="comment">                                                         0x0 = Parallel NOR.</span>
<a name="l03468"></a>03468 <span class="comment">                                                         0x1 = Reserved.</span>
<a name="l03469"></a>03469 <span class="comment">                                                         0x2 = eMMC/SD.</span>
<a name="l03470"></a>03470 <span class="comment">                                                         0x3 = Reserved.</span>
<a name="l03471"></a>03471 <span class="comment">                                                         0x4 = SPI Boot (16-bit address).</span>
<a name="l03472"></a>03472 <span class="comment">                                                         0x5 = SPI Boot (24-bit address).</span>
<a name="l03473"></a>03473 <span class="comment">                                                         0x6 = SPI Boot (32-bit address).</span>
<a name="l03474"></a>03474 <span class="comment">                                                         0x7 = Reserved. */</span>
<a name="l03475"></a>03475     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#ab077356d39fbaa1c86c2375e5903cf27">ale</a>                          : 1;  <span class="comment">/**&lt; Region 0 default ALE mode. */</span>
<a name="l03476"></a>03476     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#a58a5e59aaa7109e89874478cdf405a99">width</a>                        : 1;  <span class="comment">/**&lt; Region 0 default bus width. */</span>
<a name="l03477"></a>03477     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#a4cbb7fed6c2da321774d6a5b4d030df8">pcie2_dlm5</a>                   : 1;  <span class="comment">/**&lt; PCIe2 QLM/DLM Selection at powerup:</span>
<a name="l03478"></a>03478 <span class="comment">                                                         0 = PCIe2 is mapped to QLM2 (default).</span>
<a name="l03479"></a>03479 <span class="comment">                                                         1 = PCIe2 is mapped to DLM5. */</span>
<a name="l03480"></a>03480     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#afb288c72abfcf7f04121b3d1580dd33c">dmack_p1</a>                     : 1;  <span class="comment">/**&lt; BOOT_DMACK&lt;1&gt; default polarity. */</span>
<a name="l03481"></a>03481     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#ae5782ea306829dde5a901bc95ee1f265">dmack_p0</a>                     : 1;  <span class="comment">/**&lt; BOOT_DMACK&lt;0&gt; default polarity. */</span>
<a name="l03482"></a>03482     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#ac2dbad2b1e6628d8888f028d07fd18e5">term</a>                         : 2;  <span class="comment">/**&lt; Selects default boot-bus driver termination (output impedance).</span>
<a name="l03483"></a>03483 <span class="comment">                                                         0x0 = 40 ohm (full strength).</span>
<a name="l03484"></a>03484 <span class="comment">                                                         0x1 = 30 ohm.</span>
<a name="l03485"></a>03485 <span class="comment">                                                         0x2 = 60 ohm.</span>
<a name="l03486"></a>03486 <span class="comment">                                                         0x3 = 60 ohm. */</span>
<a name="l03487"></a>03487     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#a66225fb6981683e176daa68604bcb404">user0</a>                        : 9;  <span class="comment">/**&lt; BOOT_AD&lt;8:0&gt; latched during power up. */</span>
<a name="l03488"></a>03488 <span class="preprocessor">#else</span>
<a name="l03489"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#a66225fb6981683e176daa68604bcb404">03489</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#a66225fb6981683e176daa68604bcb404">user0</a>                        : 9;
<a name="l03490"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#ac2dbad2b1e6628d8888f028d07fd18e5">03490</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#ac2dbad2b1e6628d8888f028d07fd18e5">term</a>                         : 2;
<a name="l03491"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#ae5782ea306829dde5a901bc95ee1f265">03491</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#ae5782ea306829dde5a901bc95ee1f265">dmack_p0</a>                     : 1;
<a name="l03492"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#afb288c72abfcf7f04121b3d1580dd33c">03492</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#afb288c72abfcf7f04121b3d1580dd33c">dmack_p1</a>                     : 1;
<a name="l03493"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#a4cbb7fed6c2da321774d6a5b4d030df8">03493</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#a4cbb7fed6c2da321774d6a5b4d030df8">pcie2_dlm5</a>                   : 1;
<a name="l03494"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#a58a5e59aaa7109e89874478cdf405a99">03494</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#a58a5e59aaa7109e89874478cdf405a99">width</a>                        : 1;
<a name="l03495"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#ab077356d39fbaa1c86c2375e5903cf27">03495</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#ab077356d39fbaa1c86c2375e5903cf27">ale</a>                          : 1;
<a name="l03496"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#ae496918f6c055c618524583e51400592">03496</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#ae496918f6c055c618524583e51400592">device</a>                       : 3;
<a name="l03497"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#aed30a5d20a0ea003425a980543b1066e">03497</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#aed30a5d20a0ea003425a980543b1066e">user1</a>                        : 13;
<a name="l03498"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#ac09856297f3afdecf86adc2b8c8a0d28">03498</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#ac09856297f3afdecf86adc2b8c8a0d28">vrm_disable</a>                  : 1;
<a name="l03499"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#ac6e573e4282d97d0856db83c6a3e4e57">03499</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#ac6e573e4282d97d0856db83c6a3e4e57">reserved_33_47</a>               : 15;
<a name="l03500"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#a3c09a3821c241d2d77721e9585dac149">03500</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#a3c09a3821c241d2d77721e9585dac149">io_supply</a>                    : 3;
<a name="l03501"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#a3a4a52019353f26413295345819b3be3">03501</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#a3a4a52019353f26413295345819b3be3">smi_supply</a>                   : 3;
<a name="l03502"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#a7be56b4bd46ef989563d3ff3ca250775">03502</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#a7be56b4bd46ef989563d3ff3ca250775">rgm_supply</a>                   : 2;
<a name="l03503"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#af4443c5a54eb6486f75091f89e12e613">03503</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html#af4443c5a54eb6486f75091f89e12e613">reserved_56_63</a>               : 8;
<a name="l03504"></a>03504 <span class="preprocessor">#endif</span>
<a name="l03505"></a>03505 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__pin__defs.html#a8f1aa587d4e4553a44e31958554f45f2">cn73xx</a>;
<a name="l03506"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html">03506</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html">cvmx_mio_boot_pin_defs_cn78xx</a> {
<a name="l03507"></a>03507 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03508"></a>03508 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#afd6a7ea048ec5f715e9444647a06cfc5">reserved_54_63</a>               : 10;
<a name="l03509"></a>03509     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#abdf81c1ee8001d524bdefee5259d1ad6">smi_supply</a>                   : 3;  <span class="comment">/**&lt; SMI power supply setting based on VDD_SMI_SUPPLY_SELECT pin:</span>
<a name="l03510"></a>03510 <span class="comment">                                                         0x1 = 1.8V.</span>
<a name="l03511"></a>03511 <span class="comment">                                                         0x2 = 2.5V.</span>
<a name="l03512"></a>03512 <span class="comment">                                                         0x4 = 3.3V.</span>
<a name="l03513"></a>03513 <span class="comment">                                                         _ All other values reserved. */</span>
<a name="l03514"></a>03514     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#ae9c899fe711684db4a51ba7e07b90aa9">io_supply</a>                    : 3;  <span class="comment">/**&lt; I/O power supply setting based on VDD_IO_SUPPLY_SELECT pin:</span>
<a name="l03515"></a>03515 <span class="comment">                                                         0x1 = 1.8V.</span>
<a name="l03516"></a>03516 <span class="comment">                                                         0x2 = 2.5V.</span>
<a name="l03517"></a>03517 <span class="comment">                                                         0x4 = 3.3V.</span>
<a name="l03518"></a>03518 <span class="comment">                                                         _ All other values reserved. */</span>
<a name="l03519"></a>03519     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#a4a48103abe82fa60df4c820e4c7fffe8">reserved_33_47</a>               : 15;
<a name="l03520"></a>03520     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#ab16fd05a3f98dab8a7a1495d95f15a2f">vrm_disable</a>                  : 1;  <span class="comment">/**&lt; VRM disabled. */</span>
<a name="l03521"></a>03521     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#a366801093a69c21a2dc99c74ed7c08ad">user1</a>                        : 13; <span class="comment">/**&lt; BOOT_AD&lt;31:19&gt; latched during power up. */</span>
<a name="l03522"></a>03522     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#a6d94165aab315f3645a9972e22cacfb0">device</a>                       : 3;  <span class="comment">/**&lt; BOOT_AD&lt;18:16&gt; latched during power up. Indicates boot device:</span>
<a name="l03523"></a>03523 <span class="comment">                                                         0x0 = Parallel NOR.</span>
<a name="l03524"></a>03524 <span class="comment">                                                         0x1 = Reserved.</span>
<a name="l03525"></a>03525 <span class="comment">                                                         0x2 = eMMC/SD.</span>
<a name="l03526"></a>03526 <span class="comment">                                                         0x3 = Reserved.</span>
<a name="l03527"></a>03527 <span class="comment">                                                         0x4 = SPI Boot (16-bit address).</span>
<a name="l03528"></a>03528 <span class="comment">                                                         0x5 = SPI Boot (24-bit address).</span>
<a name="l03529"></a>03529 <span class="comment">                                                         0x6 = SPI Boot (32-bit address).</span>
<a name="l03530"></a>03530 <span class="comment">                                                         0x7 = Reserved. */</span>
<a name="l03531"></a>03531     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#a27954981f8fdaee7d64eaba280c49ba5">ale</a>                          : 1;  <span class="comment">/**&lt; Region 0 default ALE mode. */</span>
<a name="l03532"></a>03532     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#aab29a4c0763486c236cacde37a888c53">width</a>                        : 1;  <span class="comment">/**&lt; Region 0 default bus width. */</span>
<a name="l03533"></a>03533     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#ada10e5a3251f6dbbc908ca9070634495">user13</a>                       : 1;  <span class="comment">/**&lt; BOOT_AD&lt;13&gt; latched during power up. */</span>
<a name="l03534"></a>03534     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#a573b72a387eba0ee0eadedcf92ca1e95">dmack_p1</a>                     : 1;  <span class="comment">/**&lt; BOOT_DMACK&lt;1&gt; default polarity. */</span>
<a name="l03535"></a>03535     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#ab44c84656547de2f768b57952442f0d5">dmack_p0</a>                     : 1;  <span class="comment">/**&lt; BOOT_DMACK&lt;0&gt; default polarity. */</span>
<a name="l03536"></a>03536     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#ad19ee9365ab6b83e44d5c47ae44d9559">term</a>                         : 2;  <span class="comment">/**&lt; Selects default boot-bus driver termination (output impedance).</span>
<a name="l03537"></a>03537 <span class="comment">                                                         0x0 = 40 ohm (full strength).</span>
<a name="l03538"></a>03538 <span class="comment">                                                         0x1 = 30 ohm.</span>
<a name="l03539"></a>03539 <span class="comment">                                                         0x2 = 60 ohm.</span>
<a name="l03540"></a>03540 <span class="comment">                                                         0x3 = 60 ohm. */</span>
<a name="l03541"></a>03541     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#af3ce667bf46d675756d15a1e861396af">user0</a>                        : 9;  <span class="comment">/**&lt; BOOT_AD&lt;8:0&gt; latched during power up. */</span>
<a name="l03542"></a>03542 <span class="preprocessor">#else</span>
<a name="l03543"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#af3ce667bf46d675756d15a1e861396af">03543</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#af3ce667bf46d675756d15a1e861396af">user0</a>                        : 9;
<a name="l03544"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#ad19ee9365ab6b83e44d5c47ae44d9559">03544</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#ad19ee9365ab6b83e44d5c47ae44d9559">term</a>                         : 2;
<a name="l03545"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#ab44c84656547de2f768b57952442f0d5">03545</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#ab44c84656547de2f768b57952442f0d5">dmack_p0</a>                     : 1;
<a name="l03546"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#a573b72a387eba0ee0eadedcf92ca1e95">03546</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#a573b72a387eba0ee0eadedcf92ca1e95">dmack_p1</a>                     : 1;
<a name="l03547"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#ada10e5a3251f6dbbc908ca9070634495">03547</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#ada10e5a3251f6dbbc908ca9070634495">user13</a>                       : 1;
<a name="l03548"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#aab29a4c0763486c236cacde37a888c53">03548</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#aab29a4c0763486c236cacde37a888c53">width</a>                        : 1;
<a name="l03549"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#a27954981f8fdaee7d64eaba280c49ba5">03549</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#a27954981f8fdaee7d64eaba280c49ba5">ale</a>                          : 1;
<a name="l03550"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#a6d94165aab315f3645a9972e22cacfb0">03550</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#a6d94165aab315f3645a9972e22cacfb0">device</a>                       : 3;
<a name="l03551"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#a366801093a69c21a2dc99c74ed7c08ad">03551</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#a366801093a69c21a2dc99c74ed7c08ad">user1</a>                        : 13;
<a name="l03552"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#ab16fd05a3f98dab8a7a1495d95f15a2f">03552</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#ab16fd05a3f98dab8a7a1495d95f15a2f">vrm_disable</a>                  : 1;
<a name="l03553"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#a4a48103abe82fa60df4c820e4c7fffe8">03553</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#a4a48103abe82fa60df4c820e4c7fffe8">reserved_33_47</a>               : 15;
<a name="l03554"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#ae9c899fe711684db4a51ba7e07b90aa9">03554</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#ae9c899fe711684db4a51ba7e07b90aa9">io_supply</a>                    : 3;
<a name="l03555"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#abdf81c1ee8001d524bdefee5259d1ad6">03555</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#abdf81c1ee8001d524bdefee5259d1ad6">smi_supply</a>                   : 3;
<a name="l03556"></a><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#afd6a7ea048ec5f715e9444647a06cfc5">03556</a>     uint64_t <a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html#afd6a7ea048ec5f715e9444647a06cfc5">reserved_54_63</a>               : 10;
<a name="l03557"></a>03557 <span class="preprocessor">#endif</span>
<a name="l03558"></a>03558 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__pin__defs.html#a0d64140770efcf254c95186362100ea6">cn78xx</a>;
<a name="l03559"></a><a class="code" href="unioncvmx__mio__boot__pin__defs.html#a389645e64a17e302da4e0bc54e5ed0be">03559</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn78xx.html">cvmx_mio_boot_pin_defs_cn78xx</a>  <a class="code" href="unioncvmx__mio__boot__pin__defs.html#a389645e64a17e302da4e0bc54e5ed0be">cn78xxp1</a>;
<a name="l03560"></a><a class="code" href="unioncvmx__mio__boot__pin__defs.html#aff886ecbcbeb024b840ee7b126b13f15">03560</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn61xx.html">cvmx_mio_boot_pin_defs_cn61xx</a>  <a class="code" href="unioncvmx__mio__boot__pin__defs.html#aff886ecbcbeb024b840ee7b126b13f15">cnf71xx</a>;
<a name="l03561"></a><a class="code" href="unioncvmx__mio__boot__pin__defs.html#ac997083a305017a8a4d0cf25e1baf984">03561</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__pin__defs_1_1cvmx__mio__boot__pin__defs__cn73xx.html">cvmx_mio_boot_pin_defs_cn73xx</a>  <a class="code" href="unioncvmx__mio__boot__pin__defs.html#ac997083a305017a8a4d0cf25e1baf984">cnf75xx</a>;
<a name="l03562"></a>03562 };
<a name="l03563"></a><a class="code" href="cvmx-mio-defs_8h.html#af8ad436c8372166616d243ff4672e39e">03563</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__pin__defs.html" title="cvmx_mio_boot_pin_defs">cvmx_mio_boot_pin_defs</a> <a class="code" href="unioncvmx__mio__boot__pin__defs.html" title="cvmx_mio_boot_pin_defs">cvmx_mio_boot_pin_defs_t</a>;
<a name="l03564"></a>03564 <span class="comment"></span>
<a name="l03565"></a>03565 <span class="comment">/**</span>
<a name="l03566"></a>03566 <span class="comment"> * cvmx_mio_boot_reg_cfg#</span>
<a name="l03567"></a>03567 <span class="comment"> *</span>
<a name="l03568"></a>03568 <span class="comment"> * The region n configuration register (one register for each of seven regions) contains</span>
<a name="l03569"></a>03569 <span class="comment"> * configuration parameters for boot region n.</span>
<a name="l03570"></a>03570 <span class="comment"> */</span>
<a name="l03571"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html">03571</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html" title="cvmx_mio_boot_reg_cfg#">cvmx_mio_boot_reg_cfgx</a> {
<a name="l03572"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#aeb5290e498eff8fe4f1c3482360269a3">03572</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#aeb5290e498eff8fe4f1c3482360269a3">u64</a>;
<a name="l03573"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">03573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">cvmx_mio_boot_reg_cfgx_s</a> {
<a name="l03574"></a>03574 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03575"></a>03575 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a94bed09594eb8335cb1c77bd8e1860f0">reserved_44_63</a>               : 20;
<a name="l03576"></a>03576     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#aef7478548878cfecb12ceb0cf7717237">dmack</a>                        : 2;  <span class="comment">/**&lt; Region 1-7 DMACK. If nonzero, this field asserts the corresponding BOOT_DMACK&lt;n&gt; pin when</span>
<a name="l03577"></a>03577 <span class="comment">                                                         an access to this region is performed. DMACK is encoded as follows:</span>
<a name="l03578"></a>03578 <span class="comment">                                                         0x0 = disabled.</span>
<a name="l03579"></a>03579 <span class="comment">                                                         0x1 = BOOT_DMACK&lt;0&gt;.</span>
<a name="l03580"></a>03580 <span class="comment">                                                         0x2 = BOOT_DMACK&lt;1&gt;.</span>
<a name="l03581"></a>03581 <span class="comment">                                                         0x3 = BOOT_DMACK&lt;2&gt;.</span>
<a name="l03582"></a>03582 <span class="comment">                                                         This is useful for CF cards in PC card memory mode that support DMA because the -REG and</span>
<a name="l03583"></a>03583 <span class="comment">                                                         -DMACK pins are shared.</span>
<a name="l03584"></a>03584 <span class="comment">                                                         The assertion level of BOOT_DMACK is specified by MIO_BOOT_DMA_TIM()[DMACK_PI]. */</span>
<a name="l03585"></a>03585     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a16bd0d426ef6acb7b73f36502816d718">tim_mult</a>                     : 2;  <span class="comment">/**&lt; Region 1-7 timing multiplier. Specifies the timing multiplier for a region. The timing</span>
<a name="l03586"></a>03586 <span class="comment">                                                         multiplier applies to all timing parameters, except for WAIT and RD_DLY, which simply</span>
<a name="l03587"></a>03587 <span class="comment">                                                         count coprocessor-clock cycles. TIM_MULT is encoded as follows:</span>
<a name="l03588"></a>03588 <span class="comment">                                                         0x0 = 4*.</span>
<a name="l03589"></a>03589 <span class="comment">                                                         0x1 = 1*.</span>
<a name="l03590"></a>03590 <span class="comment">                                                         0x2 = 2*.</span>
<a name="l03591"></a>03591 <span class="comment">                                                         0x3 = 8*. */</span>
<a name="l03592"></a>03592     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#aeb9b8d3bd4b1e3b38e2f548906e4d357">rd_dly</a>                       : 3;  <span class="comment">/**&lt; Region 1-7 read sample delay. Specifies the read sample delay in coprocessor-clock cycles</span>
<a name="l03593"></a>03593 <span class="comment">                                                         for a region. For read operations, the data bus is normally sampled on the same</span>
<a name="l03594"></a>03594 <span class="comment">                                                         coprocessor-clock edge that drives BOOT_OE_L to the inactive state (or the coprocessor-</span>
<a name="l03595"></a>03595 <span class="comment">                                                         clock edge that toggles the lower address bits in page mode). This parameter can delay</span>
<a name="l03596"></a>03596 <span class="comment">                                                         that sampling edge by up to seven coprocessor-clock cycles.</span>
<a name="l03597"></a>03597 <span class="comment">                                                         The number of coprocessor-clock cycles counted by the PAGE and RD_HLD timing parameters</span>
<a name="l03598"></a>03598 <span class="comment">                                                         must be greater than or equal to RD_DLY. */</span>
<a name="l03599"></a>03599     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#aa5f5b6fe3bf4b62eef59cf8975dd18cd">sam</a>                          : 1;  <span class="comment">/**&lt; Region 1-7 strobe AND mode. Internally combines the output-enable and write-enable strobes</span>
<a name="l03600"></a>03600 <span class="comment">                                                         into a single strobe that is then driven onto both BOOT_OE_L and BOOT_WE_L.</span>
<a name="l03601"></a>03601 <span class="comment">                                                         This is useful for parts that use a single strobe along with a read/write bit (the</span>
<a name="l03602"></a>03602 <span class="comment">                                                         read/write bit can be driven from an address pin). */</span>
<a name="l03603"></a>03603     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a26285018cfdcfd96b36b22bd84aa744b">we_ext</a>                       : 2;  <span class="comment">/**&lt; Region 1-7 write-enable count extension. */</span>
<a name="l03604"></a>03604     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a447ffa4cd64b53d9adb17ca12708d98d">oe_ext</a>                       : 2;  <span class="comment">/**&lt; Region 1-7 output-enable count extension. */</span>
<a name="l03605"></a>03605     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a574cd9fbd1bfe078b67e337873179090">en</a>                           : 1;  <span class="comment">/**&lt; Region 1-7 enable. */</span>
<a name="l03606"></a>03606     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#aa60e19aefd2f9b6a22df7c4ee63f22fd">orbit</a>                        : 1;  <span class="comment">/**&lt; Region 1-7 ORBIT bit. Asserts the given region&apos;s chip enable when there is an address hit</span>
<a name="l03607"></a>03607 <span class="comment">                                                         in the previous region.</span>
<a name="l03608"></a>03608 <span class="comment">                                                         This is useful for CF cards because it allows the use of 2 separate timing configurations</span>
<a name="l03609"></a>03609 <span class="comment">                                                         for common memory and attribute memory. */</span>
<a name="l03610"></a>03610     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a8c55b856961002f7830c0e9b1a5b441c">ale</a>                          : 1;  <span class="comment">/**&lt; Region 1-7 address-latch-enable mode. Enables the multiplexed address/data bus mode. The</span>
<a name="l03611"></a>03611 <span class="comment">                                                         reset value for region 0 is the value of BOOT_AD[15] on the deassertion of reset. */</span>
<a name="l03612"></a>03612     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#aacc6de29a8a289e2f7223d97deb66281">width</a>                        : 1;  <span class="comment">/**&lt; Region 1-7 bus width:</span>
<a name="l03613"></a>03613 <span class="comment">                                                         0 = 8 bits.</span>
<a name="l03614"></a>03614 <span class="comment">                                                         1 = 16 bits.</span>
<a name="l03615"></a>03615 <span class="comment">                                                         The reset value for region 0 is the value of BOOT_AD&lt;14&gt; on the deassertion of reset. */</span>
<a name="l03616"></a>03616     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a3e5262ffd5f08da0d924943e605dd146">size</a>                         : 12; <span class="comment">/**&lt; Region 1-7 size. Region size is specified in 64K blocks and in &apos;block-1&apos; notation (i.e.</span>
<a name="l03617"></a>03617 <span class="comment">                                                         0x0 = one 64K block, 0x1 = two 64K blocks, etc.). */</span>
<a name="l03618"></a>03618     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#af79fb7e0d7fb67b5282bf2ec14c05757">base</a>                         : 16; <span class="comment">/**&lt; Region 1-7 base address. Specifies address bits &lt;31:16&gt; of the first 64K block of the</span>
<a name="l03619"></a>03619 <span class="comment">                                                         region. */</span>
<a name="l03620"></a>03620 <span class="preprocessor">#else</span>
<a name="l03621"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#af79fb7e0d7fb67b5282bf2ec14c05757">03621</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#af79fb7e0d7fb67b5282bf2ec14c05757">base</a>                         : 16;
<a name="l03622"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a3e5262ffd5f08da0d924943e605dd146">03622</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a3e5262ffd5f08da0d924943e605dd146">size</a>                         : 12;
<a name="l03623"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#aacc6de29a8a289e2f7223d97deb66281">03623</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#aacc6de29a8a289e2f7223d97deb66281">width</a>                        : 1;
<a name="l03624"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a8c55b856961002f7830c0e9b1a5b441c">03624</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a8c55b856961002f7830c0e9b1a5b441c">ale</a>                          : 1;
<a name="l03625"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#aa60e19aefd2f9b6a22df7c4ee63f22fd">03625</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#aa60e19aefd2f9b6a22df7c4ee63f22fd">orbit</a>                        : 1;
<a name="l03626"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a574cd9fbd1bfe078b67e337873179090">03626</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a574cd9fbd1bfe078b67e337873179090">en</a>                           : 1;
<a name="l03627"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a447ffa4cd64b53d9adb17ca12708d98d">03627</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a447ffa4cd64b53d9adb17ca12708d98d">oe_ext</a>                       : 2;
<a name="l03628"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a26285018cfdcfd96b36b22bd84aa744b">03628</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a26285018cfdcfd96b36b22bd84aa744b">we_ext</a>                       : 2;
<a name="l03629"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#aa5f5b6fe3bf4b62eef59cf8975dd18cd">03629</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#aa5f5b6fe3bf4b62eef59cf8975dd18cd">sam</a>                          : 1;
<a name="l03630"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#aeb9b8d3bd4b1e3b38e2f548906e4d357">03630</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#aeb9b8d3bd4b1e3b38e2f548906e4d357">rd_dly</a>                       : 3;
<a name="l03631"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a16bd0d426ef6acb7b73f36502816d718">03631</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a16bd0d426ef6acb7b73f36502816d718">tim_mult</a>                     : 2;
<a name="l03632"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#aef7478548878cfecb12ceb0cf7717237">03632</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#aef7478548878cfecb12ceb0cf7717237">dmack</a>                        : 2;
<a name="l03633"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a94bed09594eb8335cb1c77bd8e1860f0">03633</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html#a94bed09594eb8335cb1c77bd8e1860f0">reserved_44_63</a>               : 20;
<a name="l03634"></a>03634 <span class="preprocessor">#endif</span>
<a name="l03635"></a>03635 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a8689da5657544d04111add4a7bfa0722">s</a>;
<a name="l03636"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html">03636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html">cvmx_mio_boot_reg_cfgx_cn30xx</a> {
<a name="l03637"></a>03637 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03638"></a>03638 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#ad563800698c7793804334bb741a62867">reserved_37_63</a>               : 27;
<a name="l03639"></a>03639     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a8e0d2eaca6a76e90abad960ff40c2d21">sam</a>                          : 1;  <span class="comment">/**&lt; Region X SAM mode */</span>
<a name="l03640"></a>03640     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#ab79e6860ee4b904f149577ecb9eda39e">we_ext</a>                       : 2;  <span class="comment">/**&lt; Region X write enable count extension */</span>
<a name="l03641"></a>03641     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a1c00e54baba6731e5539c7d25beba228">oe_ext</a>                       : 2;  <span class="comment">/**&lt; Region X output enable count extension */</span>
<a name="l03642"></a>03642     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a6e0a530ced8c59223dbc40096b3f7335">en</a>                           : 1;  <span class="comment">/**&lt; Region X enable */</span>
<a name="l03643"></a>03643     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a5c4a3034d100b089d90d600e5387325a">orbit</a>                        : 1;  <span class="comment">/**&lt; Region X or bit */</span>
<a name="l03644"></a>03644     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a72ec923ef6cb12384f78ecfe197903f9">ale</a>                          : 1;  <span class="comment">/**&lt; Region X ALE mode */</span>
<a name="l03645"></a>03645     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#ab02aa15d67cca291db857a6cf6fee4a1">width</a>                        : 1;  <span class="comment">/**&lt; Region X bus width */</span>
<a name="l03646"></a>03646     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a0edefd8146e15b6412e39eec5c9456d6">size</a>                         : 12; <span class="comment">/**&lt; Region X size */</span>
<a name="l03647"></a>03647     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a5b315e6e7227f49d50b651c798649a73">base</a>                         : 16; <span class="comment">/**&lt; Region X base address */</span>
<a name="l03648"></a>03648 <span class="preprocessor">#else</span>
<a name="l03649"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a5b315e6e7227f49d50b651c798649a73">03649</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a5b315e6e7227f49d50b651c798649a73">base</a>                         : 16;
<a name="l03650"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a0edefd8146e15b6412e39eec5c9456d6">03650</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a0edefd8146e15b6412e39eec5c9456d6">size</a>                         : 12;
<a name="l03651"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#ab02aa15d67cca291db857a6cf6fee4a1">03651</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#ab02aa15d67cca291db857a6cf6fee4a1">width</a>                        : 1;
<a name="l03652"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a72ec923ef6cb12384f78ecfe197903f9">03652</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a72ec923ef6cb12384f78ecfe197903f9">ale</a>                          : 1;
<a name="l03653"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a5c4a3034d100b089d90d600e5387325a">03653</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a5c4a3034d100b089d90d600e5387325a">orbit</a>                        : 1;
<a name="l03654"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a6e0a530ced8c59223dbc40096b3f7335">03654</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a6e0a530ced8c59223dbc40096b3f7335">en</a>                           : 1;
<a name="l03655"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a1c00e54baba6731e5539c7d25beba228">03655</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a1c00e54baba6731e5539c7d25beba228">oe_ext</a>                       : 2;
<a name="l03656"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#ab79e6860ee4b904f149577ecb9eda39e">03656</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#ab79e6860ee4b904f149577ecb9eda39e">we_ext</a>                       : 2;
<a name="l03657"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a8e0d2eaca6a76e90abad960ff40c2d21">03657</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#a8e0d2eaca6a76e90abad960ff40c2d21">sam</a>                          : 1;
<a name="l03658"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#ad563800698c7793804334bb741a62867">03658</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html#ad563800698c7793804334bb741a62867">reserved_37_63</a>               : 27;
<a name="l03659"></a>03659 <span class="preprocessor">#endif</span>
<a name="l03660"></a>03660 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a819e5f414a4b3e477596d7704c61908e">cn30xx</a>;
<a name="l03661"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#ad80df5a8c8c4092476fac2508fcf147a">03661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html">cvmx_mio_boot_reg_cfgx_cn30xx</a>  <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#ad80df5a8c8c4092476fac2508fcf147a">cn31xx</a>;
<a name="l03662"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html">03662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html">cvmx_mio_boot_reg_cfgx_cn38xx</a> {
<a name="l03663"></a>03663 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03664"></a>03664 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html#a0de8632f1805e2c980d8233e86220bab">reserved_32_63</a>               : 32;
<a name="l03665"></a>03665     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html#a810c51abcc58d0dfe92a5d8922ffcdd5">en</a>                           : 1;  <span class="comment">/**&lt; Region X enable */</span>
<a name="l03666"></a>03666     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html#ae63ac0e090f843923f016fdef6e1a0bb">orbit</a>                        : 1;  <span class="comment">/**&lt; Region X or bit */</span>
<a name="l03667"></a>03667     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html#afd5385cde6ad416411b492d9fa05914c">reserved_28_29</a>               : 2;
<a name="l03668"></a>03668     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html#ad849074e03bec0a0fe3357003e4ce8d5">size</a>                         : 12; <span class="comment">/**&lt; Region X size */</span>
<a name="l03669"></a>03669     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html#aaee97f82f95745694cdb96be4c06c3aa">base</a>                         : 16; <span class="comment">/**&lt; Region X base address */</span>
<a name="l03670"></a>03670 <span class="preprocessor">#else</span>
<a name="l03671"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html#aaee97f82f95745694cdb96be4c06c3aa">03671</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html#aaee97f82f95745694cdb96be4c06c3aa">base</a>                         : 16;
<a name="l03672"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html#ad849074e03bec0a0fe3357003e4ce8d5">03672</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html#ad849074e03bec0a0fe3357003e4ce8d5">size</a>                         : 12;
<a name="l03673"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html#afd5385cde6ad416411b492d9fa05914c">03673</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html#afd5385cde6ad416411b492d9fa05914c">reserved_28_29</a>               : 2;
<a name="l03674"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html#ae63ac0e090f843923f016fdef6e1a0bb">03674</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html#ae63ac0e090f843923f016fdef6e1a0bb">orbit</a>                        : 1;
<a name="l03675"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html#a810c51abcc58d0dfe92a5d8922ffcdd5">03675</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html#a810c51abcc58d0dfe92a5d8922ffcdd5">en</a>                           : 1;
<a name="l03676"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html#a0de8632f1805e2c980d8233e86220bab">03676</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html#a0de8632f1805e2c980d8233e86220bab">reserved_32_63</a>               : 32;
<a name="l03677"></a>03677 <span class="preprocessor">#endif</span>
<a name="l03678"></a>03678 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#ace263429df5724a4d6a6149cba07f59c">cn38xx</a>;
<a name="l03679"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#abaa72446920e8ce2fdf3950a4f698305">03679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn38xx.html">cvmx_mio_boot_reg_cfgx_cn38xx</a>  <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#abaa72446920e8ce2fdf3950a4f698305">cn38xxp2</a>;
<a name="l03680"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html">03680</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html">cvmx_mio_boot_reg_cfgx_cn50xx</a> {
<a name="l03681"></a>03681 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03682"></a>03682 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a9ccd134ae9d367e580cee326d79cb9db">reserved_42_63</a>               : 22;
<a name="l03683"></a>03683     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a622fd9717d0d6c12952089f448ee340a">tim_mult</a>                     : 2;  <span class="comment">/**&lt; Region X timing multiplier */</span>
<a name="l03684"></a>03684     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a6eefb814fddcad1c555f1c679b5e27e4">rd_dly</a>                       : 3;  <span class="comment">/**&lt; Region X read sample delay */</span>
<a name="l03685"></a>03685     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#ab3c9e7bb59c7a9dc081fbe4770f626aa">sam</a>                          : 1;  <span class="comment">/**&lt; Region X SAM mode */</span>
<a name="l03686"></a>03686     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a99481f8dd7fc7ebcf03ae71b3f13c198">we_ext</a>                       : 2;  <span class="comment">/**&lt; Region X write enable count extension */</span>
<a name="l03687"></a>03687     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#ab23605feff7893acc6887f58b9aafb66">oe_ext</a>                       : 2;  <span class="comment">/**&lt; Region X output enable count extension */</span>
<a name="l03688"></a>03688     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a688b554babddd0fa5192018519f8f79b">en</a>                           : 1;  <span class="comment">/**&lt; Region X enable */</span>
<a name="l03689"></a>03689     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a6a7187aa599ea7c06c97e383f5fc51c5">orbit</a>                        : 1;  <span class="comment">/**&lt; Region X or bit */</span>
<a name="l03690"></a>03690     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#afddda7cdf7e7dab743436e86cdf5afce">ale</a>                          : 1;  <span class="comment">/**&lt; Region X ALE mode */</span>
<a name="l03691"></a>03691     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#aa58f2a035a085d59d833c80c15a4955b">width</a>                        : 1;  <span class="comment">/**&lt; Region X bus width */</span>
<a name="l03692"></a>03692     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#aff7a1286f94003eade6a8a747117bb22">size</a>                         : 12; <span class="comment">/**&lt; Region X size */</span>
<a name="l03693"></a>03693     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a9a9ac1b02f4cb38d95bac11b4f7ea869">base</a>                         : 16; <span class="comment">/**&lt; Region X base address */</span>
<a name="l03694"></a>03694 <span class="preprocessor">#else</span>
<a name="l03695"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a9a9ac1b02f4cb38d95bac11b4f7ea869">03695</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a9a9ac1b02f4cb38d95bac11b4f7ea869">base</a>                         : 16;
<a name="l03696"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#aff7a1286f94003eade6a8a747117bb22">03696</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#aff7a1286f94003eade6a8a747117bb22">size</a>                         : 12;
<a name="l03697"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#aa58f2a035a085d59d833c80c15a4955b">03697</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#aa58f2a035a085d59d833c80c15a4955b">width</a>                        : 1;
<a name="l03698"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#afddda7cdf7e7dab743436e86cdf5afce">03698</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#afddda7cdf7e7dab743436e86cdf5afce">ale</a>                          : 1;
<a name="l03699"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a6a7187aa599ea7c06c97e383f5fc51c5">03699</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a6a7187aa599ea7c06c97e383f5fc51c5">orbit</a>                        : 1;
<a name="l03700"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a688b554babddd0fa5192018519f8f79b">03700</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a688b554babddd0fa5192018519f8f79b">en</a>                           : 1;
<a name="l03701"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#ab23605feff7893acc6887f58b9aafb66">03701</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#ab23605feff7893acc6887f58b9aafb66">oe_ext</a>                       : 2;
<a name="l03702"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a99481f8dd7fc7ebcf03ae71b3f13c198">03702</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a99481f8dd7fc7ebcf03ae71b3f13c198">we_ext</a>                       : 2;
<a name="l03703"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#ab3c9e7bb59c7a9dc081fbe4770f626aa">03703</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#ab3c9e7bb59c7a9dc081fbe4770f626aa">sam</a>                          : 1;
<a name="l03704"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a6eefb814fddcad1c555f1c679b5e27e4">03704</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a6eefb814fddcad1c555f1c679b5e27e4">rd_dly</a>                       : 3;
<a name="l03705"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a622fd9717d0d6c12952089f448ee340a">03705</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a622fd9717d0d6c12952089f448ee340a">tim_mult</a>                     : 2;
<a name="l03706"></a><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a9ccd134ae9d367e580cee326d79cb9db">03706</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn50xx.html#a9ccd134ae9d367e580cee326d79cb9db">reserved_42_63</a>               : 22;
<a name="l03707"></a>03707 <span class="preprocessor">#endif</span>
<a name="l03708"></a>03708 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#af352c0d8f6152ef7d41c98537bb58ae9">cn50xx</a>;
<a name="l03709"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a601226490780aa49b9701d44903e849b">03709</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">cvmx_mio_boot_reg_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a601226490780aa49b9701d44903e849b">cn52xx</a>;
<a name="l03710"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a5bbbddb68d31ce6a473c0b53e87fe442">03710</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">cvmx_mio_boot_reg_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a5bbbddb68d31ce6a473c0b53e87fe442">cn52xxp1</a>;
<a name="l03711"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a2c03d1128e882d74c73d79eb94d67bcc">03711</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">cvmx_mio_boot_reg_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a2c03d1128e882d74c73d79eb94d67bcc">cn56xx</a>;
<a name="l03712"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#aaf16e7438cfcb7cdbcef64cc5bb269d3">03712</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">cvmx_mio_boot_reg_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#aaf16e7438cfcb7cdbcef64cc5bb269d3">cn56xxp1</a>;
<a name="l03713"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a2edc82e228438aa87e9ccd5d4b487e6d">03713</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html">cvmx_mio_boot_reg_cfgx_cn30xx</a>  <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a2edc82e228438aa87e9ccd5d4b487e6d">cn58xx</a>;
<a name="l03714"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a15c9f1e4166a666d250ee590c19532da">03714</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__cn30xx.html">cvmx_mio_boot_reg_cfgx_cn30xx</a>  <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a15c9f1e4166a666d250ee590c19532da">cn58xxp1</a>;
<a name="l03715"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a8ae27fb6de5aad0e460bf125d3c64fd2">03715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">cvmx_mio_boot_reg_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a8ae27fb6de5aad0e460bf125d3c64fd2">cn61xx</a>;
<a name="l03716"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a87cc15bd3f7f5ed53f1c84344d80cdad">03716</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">cvmx_mio_boot_reg_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a87cc15bd3f7f5ed53f1c84344d80cdad">cn63xx</a>;
<a name="l03717"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#adc0480b281f723955e728c71b5f4d1e3">03717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">cvmx_mio_boot_reg_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#adc0480b281f723955e728c71b5f4d1e3">cn63xxp1</a>;
<a name="l03718"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#aae53ef40dbbfc860814dfafa45baf2dc">03718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">cvmx_mio_boot_reg_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#aae53ef40dbbfc860814dfafa45baf2dc">cn66xx</a>;
<a name="l03719"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a8b4ab1f904f479974d740699fbe9ab55">03719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">cvmx_mio_boot_reg_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a8b4ab1f904f479974d740699fbe9ab55">cn68xx</a>;
<a name="l03720"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a1162a620b17f4d616cc368228558092a">03720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">cvmx_mio_boot_reg_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a1162a620b17f4d616cc368228558092a">cn68xxp1</a>;
<a name="l03721"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#ae63658a80bf4655690238f0318b46ae0">03721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">cvmx_mio_boot_reg_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#ae63658a80bf4655690238f0318b46ae0">cn70xx</a>;
<a name="l03722"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#afc9d983cc57638790cf3f0ff415fe779">03722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">cvmx_mio_boot_reg_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#afc9d983cc57638790cf3f0ff415fe779">cn70xxp1</a>;
<a name="l03723"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a2678b4e3a9067e65aa70dbdeccdf334f">03723</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">cvmx_mio_boot_reg_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a2678b4e3a9067e65aa70dbdeccdf334f">cn73xx</a>;
<a name="l03724"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#adcf962f25b443305273bd353ee39e1bc">03724</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">cvmx_mio_boot_reg_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#adcf962f25b443305273bd353ee39e1bc">cn78xx</a>;
<a name="l03725"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#aff76010f668ade3e37f5e3155ec5b0e8">03725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">cvmx_mio_boot_reg_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#aff76010f668ade3e37f5e3155ec5b0e8">cn78xxp1</a>;
<a name="l03726"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#aa66477a2d324bd7b4b232deb916ddae7">03726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">cvmx_mio_boot_reg_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#aa66477a2d324bd7b4b232deb916ddae7">cnf71xx</a>;
<a name="l03727"></a><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a9aff5aedcabe49e94f96599e069a8113">03727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__cfgx_1_1cvmx__mio__boot__reg__cfgx__s.html">cvmx_mio_boot_reg_cfgx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html#a9aff5aedcabe49e94f96599e069a8113">cnf75xx</a>;
<a name="l03728"></a>03728 };
<a name="l03729"></a><a class="code" href="cvmx-mio-defs_8h.html#ae7114d95ca43d68fee8df6183a34fe8f">03729</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__reg__cfgx.html" title="cvmx_mio_boot_reg_cfg#">cvmx_mio_boot_reg_cfgx</a> <a class="code" href="unioncvmx__mio__boot__reg__cfgx.html" title="cvmx_mio_boot_reg_cfg#">cvmx_mio_boot_reg_cfgx_t</a>;
<a name="l03730"></a>03730 <span class="comment"></span>
<a name="l03731"></a>03731 <span class="comment">/**</span>
<a name="l03732"></a>03732 <span class="comment"> * cvmx_mio_boot_reg_tim#</span>
<a name="l03733"></a>03733 <span class="comment"> *</span>
<a name="l03734"></a>03734 <span class="comment"> * The region n timing register (one register for each of seven regions) contains page-mode,</span>
<a name="l03735"></a>03735 <span class="comment"> * wait-mode, and timing parameters for region n.</span>
<a name="l03736"></a>03736 <span class="comment"> */</span>
<a name="l03737"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html">03737</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__reg__timx.html" title="cvmx_mio_boot_reg_tim#">cvmx_mio_boot_reg_timx</a> {
<a name="l03738"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#aa72149e1904a1719717fa7336cacb904">03738</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__reg__timx.html#aa72149e1904a1719717fa7336cacb904">u64</a>;
<a name="l03739"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">03739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a> {
<a name="l03740"></a>03740 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03741"></a>03741 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#af8456a45d8ac0e7dccc7ec91928fa0d9">pagem</a>                        : 1;  <span class="comment">/**&lt; Region 1-7 page mode. */</span>
<a name="l03742"></a>03742     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a35d05ed5b97fc816954fcd63dc7b5c97">waitm</a>                        : 1;  <span class="comment">/**&lt; Region 1-7 wait mode. */</span>
<a name="l03743"></a>03743     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a163c85684418c13489703207ca7026c0">pages</a>                        : 2;  <span class="comment">/**&lt; Region 1-7 page size:</span>
<a name="l03744"></a>03744 <span class="comment">                                                         0x0 = 8 bytes.</span>
<a name="l03745"></a>03745 <span class="comment">                                                         0x1 = 2 bytes.</span>
<a name="l03746"></a>03746 <span class="comment">                                                         0x2 = 4 bytes.</span>
<a name="l03747"></a>03747 <span class="comment">                                                         0x3 = 8 bytes. */</span>
<a name="l03748"></a>03748     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a2dce921a6b3baf435d0ac775e20e9b50">ale</a>                          : 6;  <span class="comment">/**&lt; Region 1-7 ALE count. Must be nonzero to ensure legal transitions on the corresponding</span>
<a name="l03749"></a>03749 <span class="comment">                                                         boot bus outputs. */</span>
<a name="l03750"></a>03750     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#ae672dec3341b6b486544acf95284de30">page</a>                         : 6;  <span class="comment">/**&lt; Region 1-7 page count. Must be nonzero to ensure legal transitions on the corresponding</span>
<a name="l03751"></a>03751 <span class="comment">                                                         boot bus outputs. */</span>
<a name="l03752"></a>03752     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a6c8afe35ac578f524cdbf996decf0cf2">wait</a>                         : 6;  <span class="comment">/**&lt; Region 1-7 wait count, must be nonzero when WAITM is set to 1. */</span>
<a name="l03753"></a>03753     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a9dbc53b15c1dd773d2c4bd55d37a365d">pause</a>                        : 6;  <span class="comment">/**&lt; Region 1-7 pause count. */</span>
<a name="l03754"></a>03754     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a99bcd84d421c7cbc0a75b2f95ff11bba">wr_hld</a>                       : 6;  <span class="comment">/**&lt; Region 1-7 write-hold count. */</span>
<a name="l03755"></a>03755     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a2b94c0784a75d2c7f6ec831f6984afc0">rd_hld</a>                       : 6;  <span class="comment">/**&lt; Region 1-7 read-hold count. */</span>
<a name="l03756"></a>03756     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a28aeaa8486a2346f63515b7a47dd8533">we</a>                           : 6;  <span class="comment">/**&lt; Region 1-7 write-enable count. Must be nonzero to ensure legal transitions on the</span>
<a name="l03757"></a>03757 <span class="comment">                                                         corresponding boot bus outputs. */</span>
<a name="l03758"></a>03758     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a73d677cc72dd0a371548a9e3f237dc7d">oe</a>                           : 6;  <span class="comment">/**&lt; Region 1-7 output-enable count. Must be nonzero to ensure legal transitions on the</span>
<a name="l03759"></a>03759 <span class="comment">                                                         corresponding boot bus outputs. */</span>
<a name="l03760"></a>03760     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#abaf89fa879523e0cf5a46b7682152310">ce</a>                           : 6;  <span class="comment">/**&lt; Region 1-7 chip-enable count. */</span>
<a name="l03761"></a>03761     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a1afb5983e45fb298f73bfa608be4cc45">adr</a>                          : 6;  <span class="comment">/**&lt; Region 1-7 address count. */</span>
<a name="l03762"></a>03762 <span class="preprocessor">#else</span>
<a name="l03763"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a1afb5983e45fb298f73bfa608be4cc45">03763</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a1afb5983e45fb298f73bfa608be4cc45">adr</a>                          : 6;
<a name="l03764"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#abaf89fa879523e0cf5a46b7682152310">03764</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#abaf89fa879523e0cf5a46b7682152310">ce</a>                           : 6;
<a name="l03765"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a73d677cc72dd0a371548a9e3f237dc7d">03765</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a73d677cc72dd0a371548a9e3f237dc7d">oe</a>                           : 6;
<a name="l03766"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a28aeaa8486a2346f63515b7a47dd8533">03766</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a28aeaa8486a2346f63515b7a47dd8533">we</a>                           : 6;
<a name="l03767"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a2b94c0784a75d2c7f6ec831f6984afc0">03767</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a2b94c0784a75d2c7f6ec831f6984afc0">rd_hld</a>                       : 6;
<a name="l03768"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a99bcd84d421c7cbc0a75b2f95ff11bba">03768</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a99bcd84d421c7cbc0a75b2f95ff11bba">wr_hld</a>                       : 6;
<a name="l03769"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a9dbc53b15c1dd773d2c4bd55d37a365d">03769</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a9dbc53b15c1dd773d2c4bd55d37a365d">pause</a>                        : 6;
<a name="l03770"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a6c8afe35ac578f524cdbf996decf0cf2">03770</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a6c8afe35ac578f524cdbf996decf0cf2">wait</a>                         : 6;
<a name="l03771"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#ae672dec3341b6b486544acf95284de30">03771</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#ae672dec3341b6b486544acf95284de30">page</a>                         : 6;
<a name="l03772"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a2dce921a6b3baf435d0ac775e20e9b50">03772</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a2dce921a6b3baf435d0ac775e20e9b50">ale</a>                          : 6;
<a name="l03773"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a163c85684418c13489703207ca7026c0">03773</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a163c85684418c13489703207ca7026c0">pages</a>                        : 2;
<a name="l03774"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a35d05ed5b97fc816954fcd63dc7b5c97">03774</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#a35d05ed5b97fc816954fcd63dc7b5c97">waitm</a>                        : 1;
<a name="l03775"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#af8456a45d8ac0e7dccc7ec91928fa0d9">03775</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html#af8456a45d8ac0e7dccc7ec91928fa0d9">pagem</a>                        : 1;
<a name="l03776"></a>03776 <span class="preprocessor">#endif</span>
<a name="l03777"></a>03777 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__reg__timx.html#ab7d1c2ddbeee7308741e1cca5cb321f2">s</a>;
<a name="l03778"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#a9c23801c0914cad822054058478a2b5b">03778</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#a9c23801c0914cad822054058478a2b5b">cn30xx</a>;
<a name="l03779"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#aed9d33fa90e1e85935a034d525073e6c">03779</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#aed9d33fa90e1e85935a034d525073e6c">cn31xx</a>;
<a name="l03780"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html">03780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html">cvmx_mio_boot_reg_timx_cn38xx</a> {
<a name="l03781"></a>03781 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03782"></a>03782 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#ada7246badf5d78575474f1b57e78197f">pagem</a>                        : 1;  <span class="comment">/**&lt; Region X page mode */</span>
<a name="l03783"></a>03783     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#a7db58d0f10c48da69f312cb150a46a6c">waitm</a>                        : 1;  <span class="comment">/**&lt; Region X wait mode */</span>
<a name="l03784"></a>03784     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#ab0fc8053971abe80794f5f86b1054b4b">pages</a>                        : 2;  <span class="comment">/**&lt; Region X page size (NOT IN PASS 1) */</span>
<a name="l03785"></a>03785     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#a43eee00695d4aa0329e488ef58eff23e">reserved_54_59</a>               : 6;
<a name="l03786"></a>03786     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#a4f9060bbe7abe9394c1e0c61f6feb785">page</a>                         : 6;  <span class="comment">/**&lt; Region X page count */</span>
<a name="l03787"></a>03787     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#aea0efdfb50551391dc80b499eb85d886">wait</a>                         : 6;  <span class="comment">/**&lt; Region X wait count */</span>
<a name="l03788"></a>03788     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#a989c1ce820a919ca8442894d75deb9e9">pause</a>                        : 6;  <span class="comment">/**&lt; Region X pause count */</span>
<a name="l03789"></a>03789     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#a48bac66c8068c136ecb08e044170e93b">wr_hld</a>                       : 6;  <span class="comment">/**&lt; Region X write hold count */</span>
<a name="l03790"></a>03790     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#af055e1cce3f7d237a856ef882102c598">rd_hld</a>                       : 6;  <span class="comment">/**&lt; Region X read hold count */</span>
<a name="l03791"></a>03791     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#ab83b6db43b95ff37ac1dfa57da4dec86">we</a>                           : 6;  <span class="comment">/**&lt; Region X write enable count */</span>
<a name="l03792"></a>03792     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#af6655629fbe818b9aada1f6049c16a0f">oe</a>                           : 6;  <span class="comment">/**&lt; Region X output enable count */</span>
<a name="l03793"></a>03793     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#aa462225f654461559b612b467654fbae">ce</a>                           : 6;  <span class="comment">/**&lt; Region X chip enable count */</span>
<a name="l03794"></a>03794     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#af4e30eb199099e104ed58a66acf5baf8">adr</a>                          : 6;  <span class="comment">/**&lt; Region X address count */</span>
<a name="l03795"></a>03795 <span class="preprocessor">#else</span>
<a name="l03796"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#af4e30eb199099e104ed58a66acf5baf8">03796</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#af4e30eb199099e104ed58a66acf5baf8">adr</a>                          : 6;
<a name="l03797"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#aa462225f654461559b612b467654fbae">03797</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#aa462225f654461559b612b467654fbae">ce</a>                           : 6;
<a name="l03798"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#af6655629fbe818b9aada1f6049c16a0f">03798</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#af6655629fbe818b9aada1f6049c16a0f">oe</a>                           : 6;
<a name="l03799"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#ab83b6db43b95ff37ac1dfa57da4dec86">03799</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#ab83b6db43b95ff37ac1dfa57da4dec86">we</a>                           : 6;
<a name="l03800"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#af055e1cce3f7d237a856ef882102c598">03800</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#af055e1cce3f7d237a856ef882102c598">rd_hld</a>                       : 6;
<a name="l03801"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#a48bac66c8068c136ecb08e044170e93b">03801</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#a48bac66c8068c136ecb08e044170e93b">wr_hld</a>                       : 6;
<a name="l03802"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#a989c1ce820a919ca8442894d75deb9e9">03802</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#a989c1ce820a919ca8442894d75deb9e9">pause</a>                        : 6;
<a name="l03803"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#aea0efdfb50551391dc80b499eb85d886">03803</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#aea0efdfb50551391dc80b499eb85d886">wait</a>                         : 6;
<a name="l03804"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#a4f9060bbe7abe9394c1e0c61f6feb785">03804</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#a4f9060bbe7abe9394c1e0c61f6feb785">page</a>                         : 6;
<a name="l03805"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#a43eee00695d4aa0329e488ef58eff23e">03805</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#a43eee00695d4aa0329e488ef58eff23e">reserved_54_59</a>               : 6;
<a name="l03806"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#ab0fc8053971abe80794f5f86b1054b4b">03806</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#ab0fc8053971abe80794f5f86b1054b4b">pages</a>                        : 2;
<a name="l03807"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#a7db58d0f10c48da69f312cb150a46a6c">03807</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#a7db58d0f10c48da69f312cb150a46a6c">waitm</a>                        : 1;
<a name="l03808"></a><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#ada7246badf5d78575474f1b57e78197f">03808</a>     uint64_t <a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html#ada7246badf5d78575474f1b57e78197f">pagem</a>                        : 1;
<a name="l03809"></a>03809 <span class="preprocessor">#endif</span>
<a name="l03810"></a>03810 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__reg__timx.html#ad0c42248cff54dc597446339f74ce2b4">cn38xx</a>;
<a name="l03811"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#a90e5acefe56fd81495b310818d6ea3af">03811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__cn38xx.html">cvmx_mio_boot_reg_timx_cn38xx</a>  <a class="code" href="unioncvmx__mio__boot__reg__timx.html#a90e5acefe56fd81495b310818d6ea3af">cn38xxp2</a>;
<a name="l03812"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#a185efa6e065c5ad8ad7f78fc48ad1b78">03812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#a185efa6e065c5ad8ad7f78fc48ad1b78">cn50xx</a>;
<a name="l03813"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#ac3446a6c2fc68d6c0430eb0b5f8ea4ed">03813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#ac3446a6c2fc68d6c0430eb0b5f8ea4ed">cn52xx</a>;
<a name="l03814"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#a6b890dd2dbd31885a9bba5b970d70785">03814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#a6b890dd2dbd31885a9bba5b970d70785">cn52xxp1</a>;
<a name="l03815"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#a96c12bd5f5fd143095f44a8660438292">03815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#a96c12bd5f5fd143095f44a8660438292">cn56xx</a>;
<a name="l03816"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#a958e6215cb09bd31e79eece516b765ef">03816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#a958e6215cb09bd31e79eece516b765ef">cn56xxp1</a>;
<a name="l03817"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#a31c1155320ffbb489a26ade1670592fa">03817</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#a31c1155320ffbb489a26ade1670592fa">cn58xx</a>;
<a name="l03818"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#aa1370be773811e5af75ee56a05c08a1f">03818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#aa1370be773811e5af75ee56a05c08a1f">cn58xxp1</a>;
<a name="l03819"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#aa70faa03ce40a309b937846a739934e9">03819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#aa70faa03ce40a309b937846a739934e9">cn61xx</a>;
<a name="l03820"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#a5fa2302c788fce6aa483a7db4c4c6d67">03820</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#a5fa2302c788fce6aa483a7db4c4c6d67">cn63xx</a>;
<a name="l03821"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#a5cb4c6213f83c55d35293b0160188b94">03821</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#a5cb4c6213f83c55d35293b0160188b94">cn63xxp1</a>;
<a name="l03822"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#ac3c3eea62b784cd95865774d2f68dcb9">03822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#ac3c3eea62b784cd95865774d2f68dcb9">cn66xx</a>;
<a name="l03823"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#a550f2e547d09363b24dcde26a13f2a5d">03823</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#a550f2e547d09363b24dcde26a13f2a5d">cn68xx</a>;
<a name="l03824"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#abe01370c0c0c9c0a9a3b0e1517236979">03824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#abe01370c0c0c9c0a9a3b0e1517236979">cn68xxp1</a>;
<a name="l03825"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#ade4dd760059d7930917b34535533138d">03825</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#ade4dd760059d7930917b34535533138d">cn70xx</a>;
<a name="l03826"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#a2c523b1f14def8defb2e0cb16ea13790">03826</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#a2c523b1f14def8defb2e0cb16ea13790">cn70xxp1</a>;
<a name="l03827"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#a4f69220ef2b593bb210891c09d1095c4">03827</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#a4f69220ef2b593bb210891c09d1095c4">cn73xx</a>;
<a name="l03828"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#a380472593e448aec979bb96e4b9f6bf1">03828</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#a380472593e448aec979bb96e4b9f6bf1">cn78xx</a>;
<a name="l03829"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#a8af4ba99232564685f495f6c38359118">03829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#a8af4ba99232564685f495f6c38359118">cn78xxp1</a>;
<a name="l03830"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#a32947cb6f9c8c62658f61a9822e9b616">03830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#a32947cb6f9c8c62658f61a9822e9b616">cnf71xx</a>;
<a name="l03831"></a><a class="code" href="unioncvmx__mio__boot__reg__timx.html#ae631a66fb2325e8a215c6ce869937b2f">03831</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__reg__timx_1_1cvmx__mio__boot__reg__timx__s.html">cvmx_mio_boot_reg_timx_s</a>       <a class="code" href="unioncvmx__mio__boot__reg__timx.html#ae631a66fb2325e8a215c6ce869937b2f">cnf75xx</a>;
<a name="l03832"></a>03832 };
<a name="l03833"></a><a class="code" href="cvmx-mio-defs_8h.html#afc029c2c10c90d0edc568cc3def4ca47">03833</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__reg__timx.html" title="cvmx_mio_boot_reg_tim#">cvmx_mio_boot_reg_timx</a> <a class="code" href="unioncvmx__mio__boot__reg__timx.html" title="cvmx_mio_boot_reg_tim#">cvmx_mio_boot_reg_timx_t</a>;
<a name="l03834"></a>03834 <span class="comment"></span>
<a name="l03835"></a>03835 <span class="comment">/**</span>
<a name="l03836"></a>03836 <span class="comment"> * cvmx_mio_boot_thr</span>
<a name="l03837"></a>03837 <span class="comment"> *</span>
<a name="l03838"></a>03838 <span class="comment"> * The boot-threshold register contains MIO boot-threshold values.</span>
<a name="l03839"></a>03839 <span class="comment"> *</span>
<a name="l03840"></a>03840 <span class="comment"> */</span>
<a name="l03841"></a><a class="code" href="unioncvmx__mio__boot__thr.html">03841</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__thr.html" title="cvmx_mio_boot_thr">cvmx_mio_boot_thr</a> {
<a name="l03842"></a><a class="code" href="unioncvmx__mio__boot__thr.html#ab38477ccc3cef5da43619b6023411424">03842</a>     uint64_t <a class="code" href="unioncvmx__mio__boot__thr.html#ab38477ccc3cef5da43619b6023411424">u64</a>;
<a name="l03843"></a><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">03843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">cvmx_mio_boot_thr_s</a> {
<a name="l03844"></a>03844 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03845"></a>03845 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html#a614542392bab87ef84f9e76cb1235e39">reserved_22_63</a>               : 42;
<a name="l03846"></a>03846     uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html#a44374c22a71ffedc648acd28fbdbb2fe">dma_thr</a>                      : 6;  <span class="comment">/**&lt; DMA threshold. When non-DMA accesses are pending, perform a DMA access after this value of</span>
<a name="l03847"></a>03847 <span class="comment">                                                         non-DMA accesses have completed. If set to zero, only perform a DMA access when non-DMA</span>
<a name="l03848"></a>03848 <span class="comment">                                                         accesses are not pending. */</span>
<a name="l03849"></a>03849     uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html#aa2098fbe497aba9256403f17f4e188cd">reserved_14_15</a>               : 2;
<a name="l03850"></a>03850     uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html#a5bdd872349c021544ee4678c5a1fc879">fif_cnt</a>                      : 6;  <span class="comment">/**&lt; Current IOI FIFO count. */</span>
<a name="l03851"></a>03851     uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html#a5a9755fcbea93e4c9da47fdcb6fc1288">reserved_6_7</a>                 : 2;
<a name="l03852"></a>03852     uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html#a096be761a2523758f61a14f8d3c495f6">fif_thr</a>                      : 6;  <span class="comment">/**&lt; IOI busy threshold. Should always read 0x19 (the only legal value). */</span>
<a name="l03853"></a>03853 <span class="preprocessor">#else</span>
<a name="l03854"></a><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html#a096be761a2523758f61a14f8d3c495f6">03854</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html#a096be761a2523758f61a14f8d3c495f6">fif_thr</a>                      : 6;
<a name="l03855"></a><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html#a5a9755fcbea93e4c9da47fdcb6fc1288">03855</a>     uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html#a5a9755fcbea93e4c9da47fdcb6fc1288">reserved_6_7</a>                 : 2;
<a name="l03856"></a><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html#a5bdd872349c021544ee4678c5a1fc879">03856</a>     uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html#a5bdd872349c021544ee4678c5a1fc879">fif_cnt</a>                      : 6;
<a name="l03857"></a><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html#aa2098fbe497aba9256403f17f4e188cd">03857</a>     uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html#aa2098fbe497aba9256403f17f4e188cd">reserved_14_15</a>               : 2;
<a name="l03858"></a><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html#a44374c22a71ffedc648acd28fbdbb2fe">03858</a>     uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html#a44374c22a71ffedc648acd28fbdbb2fe">dma_thr</a>                      : 6;
<a name="l03859"></a><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html#a614542392bab87ef84f9e76cb1235e39">03859</a>     uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html#a614542392bab87ef84f9e76cb1235e39">reserved_22_63</a>               : 42;
<a name="l03860"></a>03860 <span class="preprocessor">#endif</span>
<a name="l03861"></a>03861 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__thr.html#a4b8ac441c635536db67fd60ee0faaf7b">s</a>;
<a name="l03862"></a><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html">03862</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html">cvmx_mio_boot_thr_cn30xx</a> {
<a name="l03863"></a>03863 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03864"></a>03864 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html#a9ebce29aeaec28237598d4ecc210760f">reserved_14_63</a>               : 50;
<a name="l03865"></a>03865     uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html#a80d5b0565bfaaa1c2f6152bce8bb6357">fif_cnt</a>                      : 6;  <span class="comment">/**&lt; Current NCB FIFO count */</span>
<a name="l03866"></a>03866     uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html#ae204eb0a3f9b1849266d0645ed43bdf4">reserved_6_7</a>                 : 2;
<a name="l03867"></a>03867     uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html#aa04873f3ae43e190e66f3dfd057a9e32">fif_thr</a>                      : 6;  <span class="comment">/**&lt; NCB busy threshold */</span>
<a name="l03868"></a>03868 <span class="preprocessor">#else</span>
<a name="l03869"></a><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html#aa04873f3ae43e190e66f3dfd057a9e32">03869</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html#aa04873f3ae43e190e66f3dfd057a9e32">fif_thr</a>                      : 6;
<a name="l03870"></a><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html#ae204eb0a3f9b1849266d0645ed43bdf4">03870</a>     uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html#ae204eb0a3f9b1849266d0645ed43bdf4">reserved_6_7</a>                 : 2;
<a name="l03871"></a><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html#a80d5b0565bfaaa1c2f6152bce8bb6357">03871</a>     uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html#a80d5b0565bfaaa1c2f6152bce8bb6357">fif_cnt</a>                      : 6;
<a name="l03872"></a><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html#a9ebce29aeaec28237598d4ecc210760f">03872</a>     uint64_t <a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html#a9ebce29aeaec28237598d4ecc210760f">reserved_14_63</a>               : 50;
<a name="l03873"></a>03873 <span class="preprocessor">#endif</span>
<a name="l03874"></a>03874 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__boot__thr.html#a2cf9263a9f72ffab205804173cbfac37">cn30xx</a>;
<a name="l03875"></a><a class="code" href="unioncvmx__mio__boot__thr.html#aa7169382ce00e9a71a92f1cdf49429de">03875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html">cvmx_mio_boot_thr_cn30xx</a>       <a class="code" href="unioncvmx__mio__boot__thr.html#aa7169382ce00e9a71a92f1cdf49429de">cn31xx</a>;
<a name="l03876"></a><a class="code" href="unioncvmx__mio__boot__thr.html#ab544af13a3d22a8893fdfda974cc927d">03876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html">cvmx_mio_boot_thr_cn30xx</a>       <a class="code" href="unioncvmx__mio__boot__thr.html#ab544af13a3d22a8893fdfda974cc927d">cn38xx</a>;
<a name="l03877"></a><a class="code" href="unioncvmx__mio__boot__thr.html#a0a96bf9b195fd8afcf39aa5d5ee7b84b">03877</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html">cvmx_mio_boot_thr_cn30xx</a>       <a class="code" href="unioncvmx__mio__boot__thr.html#a0a96bf9b195fd8afcf39aa5d5ee7b84b">cn38xxp2</a>;
<a name="l03878"></a><a class="code" href="unioncvmx__mio__boot__thr.html#ada572883bba055d5fb85fd522ff3866d">03878</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html">cvmx_mio_boot_thr_cn30xx</a>       <a class="code" href="unioncvmx__mio__boot__thr.html#ada572883bba055d5fb85fd522ff3866d">cn50xx</a>;
<a name="l03879"></a><a class="code" href="unioncvmx__mio__boot__thr.html#ab765349378f48528dc3d333e256ef13d">03879</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">cvmx_mio_boot_thr_s</a>            <a class="code" href="unioncvmx__mio__boot__thr.html#ab765349378f48528dc3d333e256ef13d">cn52xx</a>;
<a name="l03880"></a><a class="code" href="unioncvmx__mio__boot__thr.html#a5f8745e1471038916a774ca4aeca2696">03880</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">cvmx_mio_boot_thr_s</a>            <a class="code" href="unioncvmx__mio__boot__thr.html#a5f8745e1471038916a774ca4aeca2696">cn52xxp1</a>;
<a name="l03881"></a><a class="code" href="unioncvmx__mio__boot__thr.html#a76df01c96e1739d9a74a44813b7f824d">03881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">cvmx_mio_boot_thr_s</a>            <a class="code" href="unioncvmx__mio__boot__thr.html#a76df01c96e1739d9a74a44813b7f824d">cn56xx</a>;
<a name="l03882"></a><a class="code" href="unioncvmx__mio__boot__thr.html#aadccb5b1b3fc3445ed5e616c4543dd2d">03882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">cvmx_mio_boot_thr_s</a>            <a class="code" href="unioncvmx__mio__boot__thr.html#aadccb5b1b3fc3445ed5e616c4543dd2d">cn56xxp1</a>;
<a name="l03883"></a><a class="code" href="unioncvmx__mio__boot__thr.html#a8f2f3b8bc2f50b0b31642579e94451cb">03883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html">cvmx_mio_boot_thr_cn30xx</a>       <a class="code" href="unioncvmx__mio__boot__thr.html#a8f2f3b8bc2f50b0b31642579e94451cb">cn58xx</a>;
<a name="l03884"></a><a class="code" href="unioncvmx__mio__boot__thr.html#ad88290b75fb2540e8a8d92175c006797">03884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__cn30xx.html">cvmx_mio_boot_thr_cn30xx</a>       <a class="code" href="unioncvmx__mio__boot__thr.html#ad88290b75fb2540e8a8d92175c006797">cn58xxp1</a>;
<a name="l03885"></a><a class="code" href="unioncvmx__mio__boot__thr.html#a9efa256b22bdcc8ff1cde33484863bd5">03885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">cvmx_mio_boot_thr_s</a>            <a class="code" href="unioncvmx__mio__boot__thr.html#a9efa256b22bdcc8ff1cde33484863bd5">cn61xx</a>;
<a name="l03886"></a><a class="code" href="unioncvmx__mio__boot__thr.html#a23cc3c514bdc6c77b2e501fc6562bebf">03886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">cvmx_mio_boot_thr_s</a>            <a class="code" href="unioncvmx__mio__boot__thr.html#a23cc3c514bdc6c77b2e501fc6562bebf">cn63xx</a>;
<a name="l03887"></a><a class="code" href="unioncvmx__mio__boot__thr.html#ad52de088b7741cf555687515ee6a76e8">03887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">cvmx_mio_boot_thr_s</a>            <a class="code" href="unioncvmx__mio__boot__thr.html#ad52de088b7741cf555687515ee6a76e8">cn63xxp1</a>;
<a name="l03888"></a><a class="code" href="unioncvmx__mio__boot__thr.html#a0182b3f5e3cf2f86d7bac1fe307c2925">03888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">cvmx_mio_boot_thr_s</a>            <a class="code" href="unioncvmx__mio__boot__thr.html#a0182b3f5e3cf2f86d7bac1fe307c2925">cn66xx</a>;
<a name="l03889"></a><a class="code" href="unioncvmx__mio__boot__thr.html#a7dd3ba15e5891f48b68c019f16e5df8a">03889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">cvmx_mio_boot_thr_s</a>            <a class="code" href="unioncvmx__mio__boot__thr.html#a7dd3ba15e5891f48b68c019f16e5df8a">cn68xx</a>;
<a name="l03890"></a><a class="code" href="unioncvmx__mio__boot__thr.html#a0f676d4d7edd33b477e7e4de60db8230">03890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">cvmx_mio_boot_thr_s</a>            <a class="code" href="unioncvmx__mio__boot__thr.html#a0f676d4d7edd33b477e7e4de60db8230">cn68xxp1</a>;
<a name="l03891"></a><a class="code" href="unioncvmx__mio__boot__thr.html#ac5f24f11fd38315e2830948cf41592d9">03891</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">cvmx_mio_boot_thr_s</a>            <a class="code" href="unioncvmx__mio__boot__thr.html#ac5f24f11fd38315e2830948cf41592d9">cn70xx</a>;
<a name="l03892"></a><a class="code" href="unioncvmx__mio__boot__thr.html#a6395c83cc74a355dfec68267ca5abe56">03892</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">cvmx_mio_boot_thr_s</a>            <a class="code" href="unioncvmx__mio__boot__thr.html#a6395c83cc74a355dfec68267ca5abe56">cn70xxp1</a>;
<a name="l03893"></a><a class="code" href="unioncvmx__mio__boot__thr.html#af32274d9bedc2a47330f294c2be19df5">03893</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">cvmx_mio_boot_thr_s</a>            <a class="code" href="unioncvmx__mio__boot__thr.html#af32274d9bedc2a47330f294c2be19df5">cn73xx</a>;
<a name="l03894"></a><a class="code" href="unioncvmx__mio__boot__thr.html#a5920b1575b7be99db39753b978960fec">03894</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">cvmx_mio_boot_thr_s</a>            <a class="code" href="unioncvmx__mio__boot__thr.html#a5920b1575b7be99db39753b978960fec">cn78xx</a>;
<a name="l03895"></a><a class="code" href="unioncvmx__mio__boot__thr.html#a029bfe4925a9988d70f0794de62d15f4">03895</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">cvmx_mio_boot_thr_s</a>            <a class="code" href="unioncvmx__mio__boot__thr.html#a029bfe4925a9988d70f0794de62d15f4">cn78xxp1</a>;
<a name="l03896"></a><a class="code" href="unioncvmx__mio__boot__thr.html#a3c9684a43bb01f7f3de85f9b11b04933">03896</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">cvmx_mio_boot_thr_s</a>            <a class="code" href="unioncvmx__mio__boot__thr.html#a3c9684a43bb01f7f3de85f9b11b04933">cnf71xx</a>;
<a name="l03897"></a><a class="code" href="unioncvmx__mio__boot__thr.html#a5736c6c3238f5b626b650e19b853fd99">03897</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__boot__thr_1_1cvmx__mio__boot__thr__s.html">cvmx_mio_boot_thr_s</a>            <a class="code" href="unioncvmx__mio__boot__thr.html#a5736c6c3238f5b626b650e19b853fd99">cnf75xx</a>;
<a name="l03898"></a>03898 };
<a name="l03899"></a><a class="code" href="cvmx-mio-defs_8h.html#a48a363a8538f8a326b30c9a1a7b1163f">03899</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__boot__thr.html" title="cvmx_mio_boot_thr">cvmx_mio_boot_thr</a> <a class="code" href="unioncvmx__mio__boot__thr.html" title="cvmx_mio_boot_thr">cvmx_mio_boot_thr_t</a>;
<a name="l03900"></a>03900 <span class="comment"></span>
<a name="l03901"></a>03901 <span class="comment">/**</span>
<a name="l03902"></a>03902 <span class="comment"> * cvmx_mio_emm_access_wdog</span>
<a name="l03903"></a>03903 <span class="comment"> */</span>
<a name="l03904"></a><a class="code" href="unioncvmx__mio__emm__access__wdog.html">03904</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__access__wdog.html" title="cvmx_mio_emm_access_wdog">cvmx_mio_emm_access_wdog</a> {
<a name="l03905"></a><a class="code" href="unioncvmx__mio__emm__access__wdog.html#acc8477d3b8535ca226916aa4e54f9c85">03905</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__access__wdog.html#acc8477d3b8535ca226916aa4e54f9c85">u64</a>;
<a name="l03906"></a><a class="code" href="structcvmx__mio__emm__access__wdog_1_1cvmx__mio__emm__access__wdog__s.html">03906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__access__wdog_1_1cvmx__mio__emm__access__wdog__s.html">cvmx_mio_emm_access_wdog_s</a> {
<a name="l03907"></a>03907 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03908"></a>03908 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__access__wdog_1_1cvmx__mio__emm__access__wdog__s.html#a4d3ca10a02f90ad02d71d2801ee4427b">reserved_32_63</a>               : 32;
<a name="l03909"></a>03909     uint64_t <a class="code" href="structcvmx__mio__emm__access__wdog_1_1cvmx__mio__emm__access__wdog__s.html#a7ec008e68476a6d0c4e1919e0f49366c">clk_cnt</a>                      : 32; <span class="comment">/**&lt; Number of coprocessor-clocks to allow for a store operation to the device to complete</span>
<a name="l03910"></a>03910 <span class="comment">                                                         before hardware will halt the operation.</span>
<a name="l03911"></a>03911 <span class="comment">                                                         Hardware will inject an error on the next 512-byte block boundary.   The pending DMA</span>
<a name="l03912"></a>03912 <span class="comment">                                                         operation can be resumed or terminated. A value of zero disables timer. */</span>
<a name="l03913"></a>03913 <span class="preprocessor">#else</span>
<a name="l03914"></a><a class="code" href="structcvmx__mio__emm__access__wdog_1_1cvmx__mio__emm__access__wdog__s.html#a7ec008e68476a6d0c4e1919e0f49366c">03914</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__access__wdog_1_1cvmx__mio__emm__access__wdog__s.html#a7ec008e68476a6d0c4e1919e0f49366c">clk_cnt</a>                      : 32;
<a name="l03915"></a><a class="code" href="structcvmx__mio__emm__access__wdog_1_1cvmx__mio__emm__access__wdog__s.html#a4d3ca10a02f90ad02d71d2801ee4427b">03915</a>     uint64_t <a class="code" href="structcvmx__mio__emm__access__wdog_1_1cvmx__mio__emm__access__wdog__s.html#a4d3ca10a02f90ad02d71d2801ee4427b">reserved_32_63</a>               : 32;
<a name="l03916"></a>03916 <span class="preprocessor">#endif</span>
<a name="l03917"></a>03917 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__access__wdog.html#a5bd19c4bc2c2d52bab1bcba1e1329b6f">s</a>;
<a name="l03918"></a><a class="code" href="unioncvmx__mio__emm__access__wdog.html#a9a98368076398561e0925cc4520a71c9">03918</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__access__wdog_1_1cvmx__mio__emm__access__wdog__s.html">cvmx_mio_emm_access_wdog_s</a>     <a class="code" href="unioncvmx__mio__emm__access__wdog.html#a9a98368076398561e0925cc4520a71c9">cn73xx</a>;
<a name="l03919"></a><a class="code" href="unioncvmx__mio__emm__access__wdog.html#a41f00e10d2bd6744be11712b6ff8aa1f">03919</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__access__wdog_1_1cvmx__mio__emm__access__wdog__s.html">cvmx_mio_emm_access_wdog_s</a>     <a class="code" href="unioncvmx__mio__emm__access__wdog.html#a41f00e10d2bd6744be11712b6ff8aa1f">cn78xx</a>;
<a name="l03920"></a><a class="code" href="unioncvmx__mio__emm__access__wdog.html#a6b76ef8d1669e75d8d86174d535ea01f">03920</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__access__wdog_1_1cvmx__mio__emm__access__wdog__s.html">cvmx_mio_emm_access_wdog_s</a>     <a class="code" href="unioncvmx__mio__emm__access__wdog.html#a6b76ef8d1669e75d8d86174d535ea01f">cn78xxp1</a>;
<a name="l03921"></a><a class="code" href="unioncvmx__mio__emm__access__wdog.html#a534bfc728c551b94f704617ae9abdc10">03921</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__access__wdog_1_1cvmx__mio__emm__access__wdog__s.html">cvmx_mio_emm_access_wdog_s</a>     <a class="code" href="unioncvmx__mio__emm__access__wdog.html#a534bfc728c551b94f704617ae9abdc10">cnf75xx</a>;
<a name="l03922"></a>03922 };
<a name="l03923"></a><a class="code" href="cvmx-mio-defs_8h.html#a3eed73cdbefca2944b892ec53f6ef2c7">03923</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__access__wdog.html" title="cvmx_mio_emm_access_wdog">cvmx_mio_emm_access_wdog</a> <a class="code" href="unioncvmx__mio__emm__access__wdog.html" title="cvmx_mio_emm_access_wdog">cvmx_mio_emm_access_wdog_t</a>;
<a name="l03924"></a>03924 <span class="comment"></span>
<a name="l03925"></a>03925 <span class="comment">/**</span>
<a name="l03926"></a>03926 <span class="comment"> * cvmx_mio_emm_buf_dat</span>
<a name="l03927"></a>03927 <span class="comment"> *</span>
<a name="l03928"></a>03928 <span class="comment"> * MIO_EMM_BUF_DAT = MIO EMMC Data buffer access Register</span>
<a name="l03929"></a>03929 <span class="comment"> *</span>
<a name="l03930"></a>03930 <span class="comment"> */</span>
<a name="l03931"></a><a class="code" href="unioncvmx__mio__emm__buf__dat.html">03931</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__buf__dat.html" title="cvmx_mio_emm_buf_dat">cvmx_mio_emm_buf_dat</a> {
<a name="l03932"></a><a class="code" href="unioncvmx__mio__emm__buf__dat.html#acc15c0b825cd85859d7b1fd4aecb8da4">03932</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__buf__dat.html#acc15c0b825cd85859d7b1fd4aecb8da4">u64</a>;
<a name="l03933"></a><a class="code" href="structcvmx__mio__emm__buf__dat_1_1cvmx__mio__emm__buf__dat__s.html">03933</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__buf__dat_1_1cvmx__mio__emm__buf__dat__s.html">cvmx_mio_emm_buf_dat_s</a> {
<a name="l03934"></a>03934 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03935"></a>03935 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__buf__dat_1_1cvmx__mio__emm__buf__dat__s.html#a34b1e38c165cb5f99eec297de12b636e">dat</a>                          : 64; <span class="comment">/**&lt; Direct access to the 1 KB data buffer memory. Address specified by MIO_EMM_BUF_IDX. */</span>
<a name="l03936"></a>03936 <span class="preprocessor">#else</span>
<a name="l03937"></a><a class="code" href="structcvmx__mio__emm__buf__dat_1_1cvmx__mio__emm__buf__dat__s.html#a34b1e38c165cb5f99eec297de12b636e">03937</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__buf__dat_1_1cvmx__mio__emm__buf__dat__s.html#a34b1e38c165cb5f99eec297de12b636e">dat</a>                          : 64;
<a name="l03938"></a>03938 <span class="preprocessor">#endif</span>
<a name="l03939"></a>03939 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__buf__dat.html#aca825044bec3d1e92b123df7f7a3379f">s</a>;
<a name="l03940"></a><a class="code" href="unioncvmx__mio__emm__buf__dat.html#a8d2a03e4c2bf23906a0d928bb0ea9d5e">03940</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__buf__dat_1_1cvmx__mio__emm__buf__dat__s.html">cvmx_mio_emm_buf_dat_s</a>         <a class="code" href="unioncvmx__mio__emm__buf__dat.html#a8d2a03e4c2bf23906a0d928bb0ea9d5e">cn61xx</a>;
<a name="l03941"></a><a class="code" href="unioncvmx__mio__emm__buf__dat.html#ab8333160ba054d4cc43198f1ce096cad">03941</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__buf__dat_1_1cvmx__mio__emm__buf__dat__s.html">cvmx_mio_emm_buf_dat_s</a>         <a class="code" href="unioncvmx__mio__emm__buf__dat.html#ab8333160ba054d4cc43198f1ce096cad">cn70xx</a>;
<a name="l03942"></a><a class="code" href="unioncvmx__mio__emm__buf__dat.html#a5a5cb95f083324240f7de671eff1fde7">03942</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__buf__dat_1_1cvmx__mio__emm__buf__dat__s.html">cvmx_mio_emm_buf_dat_s</a>         <a class="code" href="unioncvmx__mio__emm__buf__dat.html#a5a5cb95f083324240f7de671eff1fde7">cn70xxp1</a>;
<a name="l03943"></a><a class="code" href="unioncvmx__mio__emm__buf__dat.html#af9ac0d0f932216dbfa2cf7058f651506">03943</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__buf__dat_1_1cvmx__mio__emm__buf__dat__s.html">cvmx_mio_emm_buf_dat_s</a>         <a class="code" href="unioncvmx__mio__emm__buf__dat.html#af9ac0d0f932216dbfa2cf7058f651506">cn73xx</a>;
<a name="l03944"></a><a class="code" href="unioncvmx__mio__emm__buf__dat.html#a03f0371d9d6c7f11274a8e7a70e9572a">03944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__buf__dat_1_1cvmx__mio__emm__buf__dat__s.html">cvmx_mio_emm_buf_dat_s</a>         <a class="code" href="unioncvmx__mio__emm__buf__dat.html#a03f0371d9d6c7f11274a8e7a70e9572a">cn78xx</a>;
<a name="l03945"></a><a class="code" href="unioncvmx__mio__emm__buf__dat.html#ad1b6c1a007102df4945731083a0b1257">03945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__buf__dat_1_1cvmx__mio__emm__buf__dat__s.html">cvmx_mio_emm_buf_dat_s</a>         <a class="code" href="unioncvmx__mio__emm__buf__dat.html#ad1b6c1a007102df4945731083a0b1257">cn78xxp1</a>;
<a name="l03946"></a><a class="code" href="unioncvmx__mio__emm__buf__dat.html#a44b076f373c208518bb0cd0facc82877">03946</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__buf__dat_1_1cvmx__mio__emm__buf__dat__s.html">cvmx_mio_emm_buf_dat_s</a>         <a class="code" href="unioncvmx__mio__emm__buf__dat.html#a44b076f373c208518bb0cd0facc82877">cnf71xx</a>;
<a name="l03947"></a><a class="code" href="unioncvmx__mio__emm__buf__dat.html#a7ea26465111ba6fb870941f7eead1853">03947</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__buf__dat_1_1cvmx__mio__emm__buf__dat__s.html">cvmx_mio_emm_buf_dat_s</a>         <a class="code" href="unioncvmx__mio__emm__buf__dat.html#a7ea26465111ba6fb870941f7eead1853">cnf75xx</a>;
<a name="l03948"></a>03948 };
<a name="l03949"></a><a class="code" href="cvmx-mio-defs_8h.html#a6234083870bdde74a2003eb3841ad81b">03949</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__buf__dat.html" title="cvmx_mio_emm_buf_dat">cvmx_mio_emm_buf_dat</a> <a class="code" href="unioncvmx__mio__emm__buf__dat.html" title="cvmx_mio_emm_buf_dat">cvmx_mio_emm_buf_dat_t</a>;
<a name="l03950"></a>03950 <span class="comment"></span>
<a name="l03951"></a>03951 <span class="comment">/**</span>
<a name="l03952"></a>03952 <span class="comment"> * cvmx_mio_emm_buf_idx</span>
<a name="l03953"></a>03953 <span class="comment"> *</span>
<a name="l03954"></a>03954 <span class="comment"> * MIO_EMM_BUF_IDX = MIO EMMC Data buffer address Register</span>
<a name="l03955"></a>03955 <span class="comment"> *</span>
<a name="l03956"></a>03956 <span class="comment"> */</span>
<a name="l03957"></a><a class="code" href="unioncvmx__mio__emm__buf__idx.html">03957</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__buf__idx.html" title="cvmx_mio_emm_buf_idx">cvmx_mio_emm_buf_idx</a> {
<a name="l03958"></a><a class="code" href="unioncvmx__mio__emm__buf__idx.html#a87045cbb9bb9abc14356bfa7064052fb">03958</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__buf__idx.html#a87045cbb9bb9abc14356bfa7064052fb">u64</a>;
<a name="l03959"></a><a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html">03959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html">cvmx_mio_emm_buf_idx_s</a> {
<a name="l03960"></a>03960 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03961"></a>03961 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html#a5d6542994f804665ccd089c27d3ba108">reserved_17_63</a>               : 47;
<a name="l03962"></a>03962     uint64_t <a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html#ae716199b05691945baa123807582fb87">inc</a>                          : 1;  <span class="comment">/**&lt; Automatically advance [BUF_NUM]/[OFFSET] after each access to</span>
<a name="l03963"></a>03963 <span class="comment">                                                         MIO_EMM_BUF_DAT. Wraps after the last offset of the last data buffer. */</span>
<a name="l03964"></a>03964     uint64_t <a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html#a1ceda505bd3bc310faa954c235670946">reserved_7_15</a>                : 9;
<a name="l03965"></a>03965     uint64_t <a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html#ae0dc39535811c536fcf0f3f62e285486">buf_num</a>                      : 1;  <span class="comment">/**&lt; Specify the data buffer for the next access to MIO_EMM_BUF_DAT. */</span>
<a name="l03966"></a>03966     uint64_t offset                       : 6;  <span class="comment">/**&lt; Specify the 8B data buffer offset for the next access to MIO_EMM_BUF_DAT. */</span>
<a name="l03967"></a>03967 <span class="preprocessor">#else</span>
<a name="l03968"></a><a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html#a2b780fd9b73c9cbaff1a6d7418299286">03968</a> <span class="preprocessor"></span>    uint64_t offset                       : 6;
<a name="l03969"></a><a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html#ae0dc39535811c536fcf0f3f62e285486">03969</a>     uint64_t <a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html#ae0dc39535811c536fcf0f3f62e285486">buf_num</a>                      : 1;
<a name="l03970"></a><a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html#a1ceda505bd3bc310faa954c235670946">03970</a>     uint64_t <a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html#a1ceda505bd3bc310faa954c235670946">reserved_7_15</a>                : 9;
<a name="l03971"></a><a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html#ae716199b05691945baa123807582fb87">03971</a>     uint64_t <a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html#ae716199b05691945baa123807582fb87">inc</a>                          : 1;
<a name="l03972"></a><a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html#a5d6542994f804665ccd089c27d3ba108">03972</a>     uint64_t <a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html#a5d6542994f804665ccd089c27d3ba108">reserved_17_63</a>               : 47;
<a name="l03973"></a>03973 <span class="preprocessor">#endif</span>
<a name="l03974"></a>03974 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__buf__idx.html#a09abba479ffe2c0d4d9be22c8d81e89b">s</a>;
<a name="l03975"></a><a class="code" href="unioncvmx__mio__emm__buf__idx.html#abd5f0d4aba8b2d4693af15edeeb0ebab">03975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html">cvmx_mio_emm_buf_idx_s</a>         <a class="code" href="unioncvmx__mio__emm__buf__idx.html#abd5f0d4aba8b2d4693af15edeeb0ebab">cn61xx</a>;
<a name="l03976"></a><a class="code" href="unioncvmx__mio__emm__buf__idx.html#a33c114bd16f96344af379b9c354cc0ed">03976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html">cvmx_mio_emm_buf_idx_s</a>         <a class="code" href="unioncvmx__mio__emm__buf__idx.html#a33c114bd16f96344af379b9c354cc0ed">cn70xx</a>;
<a name="l03977"></a><a class="code" href="unioncvmx__mio__emm__buf__idx.html#a683a6e6f0415c29fb53e7685c4704e50">03977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html">cvmx_mio_emm_buf_idx_s</a>         <a class="code" href="unioncvmx__mio__emm__buf__idx.html#a683a6e6f0415c29fb53e7685c4704e50">cn70xxp1</a>;
<a name="l03978"></a><a class="code" href="unioncvmx__mio__emm__buf__idx.html#ab33c82914f6a39b67ab1adacafb67d18">03978</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html">cvmx_mio_emm_buf_idx_s</a>         <a class="code" href="unioncvmx__mio__emm__buf__idx.html#ab33c82914f6a39b67ab1adacafb67d18">cn73xx</a>;
<a name="l03979"></a><a class="code" href="unioncvmx__mio__emm__buf__idx.html#a609d074697ad49f856c075885254c63b">03979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html">cvmx_mio_emm_buf_idx_s</a>         <a class="code" href="unioncvmx__mio__emm__buf__idx.html#a609d074697ad49f856c075885254c63b">cn78xx</a>;
<a name="l03980"></a><a class="code" href="unioncvmx__mio__emm__buf__idx.html#a5f5bbba96b580415c47e54995851dfd3">03980</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html">cvmx_mio_emm_buf_idx_s</a>         <a class="code" href="unioncvmx__mio__emm__buf__idx.html#a5f5bbba96b580415c47e54995851dfd3">cn78xxp1</a>;
<a name="l03981"></a><a class="code" href="unioncvmx__mio__emm__buf__idx.html#a102d74f2b41f409f93749789a4798fa3">03981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html">cvmx_mio_emm_buf_idx_s</a>         <a class="code" href="unioncvmx__mio__emm__buf__idx.html#a102d74f2b41f409f93749789a4798fa3">cnf71xx</a>;
<a name="l03982"></a><a class="code" href="unioncvmx__mio__emm__buf__idx.html#a8888292556959ea11b69688288bb4bce">03982</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__buf__idx_1_1cvmx__mio__emm__buf__idx__s.html">cvmx_mio_emm_buf_idx_s</a>         <a class="code" href="unioncvmx__mio__emm__buf__idx.html#a8888292556959ea11b69688288bb4bce">cnf75xx</a>;
<a name="l03983"></a>03983 };
<a name="l03984"></a><a class="code" href="cvmx-mio-defs_8h.html#ae5a2e4faa6f0e902f797523d9c21043b">03984</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__buf__idx.html" title="cvmx_mio_emm_buf_idx">cvmx_mio_emm_buf_idx</a> <a class="code" href="unioncvmx__mio__emm__buf__idx.html" title="cvmx_mio_emm_buf_idx">cvmx_mio_emm_buf_idx_t</a>;
<a name="l03985"></a>03985 <span class="comment"></span>
<a name="l03986"></a>03986 <span class="comment">/**</span>
<a name="l03987"></a>03987 <span class="comment"> * cvmx_mio_emm_cfg</span>
<a name="l03988"></a>03988 <span class="comment"> *</span>
<a name="l03989"></a>03989 <span class="comment"> * MIO_EMM_CFG = MIO EMMC Configuration Register</span>
<a name="l03990"></a>03990 <span class="comment"> *</span>
<a name="l03991"></a>03991 <span class="comment"> */</span>
<a name="l03992"></a><a class="code" href="unioncvmx__mio__emm__cfg.html">03992</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__cfg.html" title="cvmx_mio_emm_cfg">cvmx_mio_emm_cfg</a> {
<a name="l03993"></a><a class="code" href="unioncvmx__mio__emm__cfg.html#ac63744ce4ba7bfc5d00b801edf33c1a8">03993</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__cfg.html#ac63744ce4ba7bfc5d00b801edf33c1a8">u64</a>;
<a name="l03994"></a><a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html">03994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html">cvmx_mio_emm_cfg_s</a> {
<a name="l03995"></a>03995 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03996"></a>03996 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html#ad6ee39821b0dc2d567876fab8f6fb08b">reserved_17_63</a>               : 47;
<a name="l03997"></a>03997     uint64_t <a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html#a129c1e9175c9dfb9c9fd0552d31e8da5">boot_fail</a>                    : 1;  <span class="comment">/**&lt; Software should set BOOT_FAIL when an unrecoverable error occurs while attempting to boot</span>
<a name="l03998"></a>03998 <span class="comment">                                                         from eMMC or NOR Flash. When set, the following pattern will be output:</span>
<a name="l03999"></a>03999 <span class="comment">                                                         * BOOT_AD&lt;31:0&gt; driven to 0.</span>
<a name="l04000"></a>04000 <span class="comment">                                                         * BOOT_CE_&lt;7:0&gt;_L driven to 1.</span>
<a name="l04001"></a>04001 <span class="comment">                                                         * BOOT_ALE driven to 1.</span>
<a name="l04002"></a>04002 <span class="comment">                                                         * BOOT_OE_L driven to 0.</span>
<a name="l04003"></a>04003 <span class="comment">                                                         * BOOT_WE_L driven to 0. */</span>
<a name="l04004"></a>04004     uint64_t <a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html#a546730345ef420d3de772370799be90b">reserved_4_15</a>                : 12;
<a name="l04005"></a>04005     uint64_t <a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html#ac281cb91bc46b6a4efd04db797b0d9ad">bus_ena</a>                      : 4;  <span class="comment">/**&lt; eMMC bus enable mask.</span>
<a name="l04006"></a>04006 <span class="comment">                                                         Setting bits 0..2 enable the corresponding EMMC bus by allowing EMMC_CMD[BUS_ENA]</span>
<a name="l04007"></a>04007 <span class="comment">                                                         operation. Bit 3 is reserved.</span>
<a name="l04008"></a>04008 <span class="comment">                                                         Clearing all bits of this field will reset the other MIO_EMM_* registers.  It might be</span>
<a name="l04009"></a>04009 <span class="comment">                                                         necessary</span>
<a name="l04010"></a>04010 <span class="comment">                                                         to set and and clear the bits several times to insure the MIO_EMM_* registers have been</span>
<a name="l04011"></a>04011 <span class="comment">                                                         reset properly.</span>
<a name="l04012"></a>04012 <span class="comment">                                                         Setting one or more bits will enable EMMC_CLK operation. */</span>
<a name="l04013"></a>04013 <span class="preprocessor">#else</span>
<a name="l04014"></a><a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html#ac281cb91bc46b6a4efd04db797b0d9ad">04014</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html#ac281cb91bc46b6a4efd04db797b0d9ad">bus_ena</a>                      : 4;
<a name="l04015"></a><a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html#a546730345ef420d3de772370799be90b">04015</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html#a546730345ef420d3de772370799be90b">reserved_4_15</a>                : 12;
<a name="l04016"></a><a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html#a129c1e9175c9dfb9c9fd0552d31e8da5">04016</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html#a129c1e9175c9dfb9c9fd0552d31e8da5">boot_fail</a>                    : 1;
<a name="l04017"></a><a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html#ad6ee39821b0dc2d567876fab8f6fb08b">04017</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html#ad6ee39821b0dc2d567876fab8f6fb08b">reserved_17_63</a>               : 47;
<a name="l04018"></a>04018 <span class="preprocessor">#endif</span>
<a name="l04019"></a>04019 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__cfg.html#abbed6cd25f419bbc29c2e1e9ac47ac88">s</a>;
<a name="l04020"></a><a class="code" href="unioncvmx__mio__emm__cfg.html#a05d61befd3df6209d0e250d1c0cc68aa">04020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html">cvmx_mio_emm_cfg_s</a>             <a class="code" href="unioncvmx__mio__emm__cfg.html#a05d61befd3df6209d0e250d1c0cc68aa">cn61xx</a>;
<a name="l04021"></a><a class="code" href="unioncvmx__mio__emm__cfg.html#a5a148eaa9e86a9003b9f7035fa1b7555">04021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html">cvmx_mio_emm_cfg_s</a>             <a class="code" href="unioncvmx__mio__emm__cfg.html#a5a148eaa9e86a9003b9f7035fa1b7555">cn70xx</a>;
<a name="l04022"></a><a class="code" href="unioncvmx__mio__emm__cfg.html#a29e468d131ba69867aa5bb4287b20c53">04022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html">cvmx_mio_emm_cfg_s</a>             <a class="code" href="unioncvmx__mio__emm__cfg.html#a29e468d131ba69867aa5bb4287b20c53">cn70xxp1</a>;
<a name="l04023"></a><a class="code" href="unioncvmx__mio__emm__cfg.html#a648c0593769f6e0ccf56b2191072bd83">04023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html">cvmx_mio_emm_cfg_s</a>             <a class="code" href="unioncvmx__mio__emm__cfg.html#a648c0593769f6e0ccf56b2191072bd83">cn73xx</a>;
<a name="l04024"></a><a class="code" href="unioncvmx__mio__emm__cfg.html#a392152c624acaf20a9519a9876d8850b">04024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html">cvmx_mio_emm_cfg_s</a>             <a class="code" href="unioncvmx__mio__emm__cfg.html#a392152c624acaf20a9519a9876d8850b">cn78xx</a>;
<a name="l04025"></a><a class="code" href="unioncvmx__mio__emm__cfg.html#a086990ef1c2e2b8570e4c00e90dc3f3e">04025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html">cvmx_mio_emm_cfg_s</a>             <a class="code" href="unioncvmx__mio__emm__cfg.html#a086990ef1c2e2b8570e4c00e90dc3f3e">cn78xxp1</a>;
<a name="l04026"></a><a class="code" href="unioncvmx__mio__emm__cfg.html#a1e9515d7d429474e0db0fcee78911643">04026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html">cvmx_mio_emm_cfg_s</a>             <a class="code" href="unioncvmx__mio__emm__cfg.html#a1e9515d7d429474e0db0fcee78911643">cnf71xx</a>;
<a name="l04027"></a><a class="code" href="unioncvmx__mio__emm__cfg.html#a0b60b0c66fb07a04c6fbb892f61f68ab">04027</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__cfg_1_1cvmx__mio__emm__cfg__s.html">cvmx_mio_emm_cfg_s</a>             <a class="code" href="unioncvmx__mio__emm__cfg.html#a0b60b0c66fb07a04c6fbb892f61f68ab">cnf75xx</a>;
<a name="l04028"></a>04028 };
<a name="l04029"></a><a class="code" href="cvmx-mio-defs_8h.html#a95845171372a4456daed4d70413e143f">04029</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__cfg.html" title="cvmx_mio_emm_cfg">cvmx_mio_emm_cfg</a> <a class="code" href="unioncvmx__mio__emm__cfg.html" title="cvmx_mio_emm_cfg">cvmx_mio_emm_cfg_t</a>;
<a name="l04030"></a>04030 <span class="comment"></span>
<a name="l04031"></a>04031 <span class="comment">/**</span>
<a name="l04032"></a>04032 <span class="comment"> * cvmx_mio_emm_cmd</span>
<a name="l04033"></a>04033 <span class="comment"> *</span>
<a name="l04034"></a>04034 <span class="comment"> * MIO_EMM_CMD = MIO EMMC Command Register</span>
<a name="l04035"></a>04035 <span class="comment"> *</span>
<a name="l04036"></a>04036 <span class="comment"> */</span>
<a name="l04037"></a><a class="code" href="unioncvmx__mio__emm__cmd.html">04037</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__cmd.html" title="cvmx_mio_emm_cmd">cvmx_mio_emm_cmd</a> {
<a name="l04038"></a><a class="code" href="unioncvmx__mio__emm__cmd.html#aa276eae77171406651744cce72000ae8">04038</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__cmd.html#aa276eae77171406651744cce72000ae8">u64</a>;
<a name="l04039"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html">04039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html">cvmx_mio_emm_cmd_s</a> {
<a name="l04040"></a>04040 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04041"></a>04041 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a4dd9f359e45ec6bf06d503ca6b0c8da2">reserved_63_63</a>               : 1;
<a name="l04042"></a>04042     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a82da13d9de3d39e7e204583bf4efd199">skip_busy</a>                    : 1;  <span class="comment">/**&lt; Controls when command is completed.</span>
<a name="l04043"></a>04043 <span class="comment">                                                         0 = Command doesn&apos;t complete until card has dropped the BUSY signal.</span>
<a name="l04044"></a>04044 <span class="comment">                                                         1 = Complete command regardless of the BUSY signal. Status of signal can be read in</span>
<a name="l04045"></a>04045 <span class="comment">                                                         MIO_EMM_RSP_STS[RSP_BUSYBIT]. */</span>
<a name="l04046"></a>04046     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a1fd8dedd2ed64a72a1f44a5319223d7b">bus_id</a>                       : 2;  <span class="comment">/**&lt; Specify the eMMC bus */</span>
<a name="l04047"></a>04047     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a2eaa3a199be38500a7d460def6dd3bac">cmd_val</a>                      : 1;  <span class="comment">/**&lt; Request valid. Software writes this bit to a 1. Hardware clears it when the operation completes. */</span>
<a name="l04048"></a>04048     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a18f6c49f37904dff1151dfb636db7fbd">reserved_56_58</a>               : 3;
<a name="l04049"></a>04049     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#abb348a00079962ef8f98f88eeeb6471b">dbuf</a>                         : 1;  <span class="comment">/**&lt; Specify the data buffer to be used for a block transfer. */</span>
<a name="l04050"></a>04050     uint64_t offset                       : 6;  <span class="comment">/**&lt; Debug only. Specify the number of 8-byte transfers used in the command. Value is</span>
<a name="l04051"></a>04051 <span class="comment">                                                         64-OFFSET. The block transfer still starts at the first byte in the 512 B data buffer.</span>
<a name="l04052"></a>04052 <span class="comment">                                                         Software must ensure CMD16 has updated the card block length. */</span>
<a name="l04053"></a>04053     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a81e7ea50d9a02d0eadc6ebe0430d0525">reserved_43_48</a>               : 6;
<a name="l04054"></a>04054     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#ac1b7206b4db41f48c84f04ac682b93f8">ctype_xor</a>                    : 2;  <span class="comment">/**&lt; Command type override; typically zero. Value is XOR&apos;d with the default command type. See</span>
<a name="l04055"></a>04055 <span class="comment">                                                         Command and Response Types for command types per command index. Types are:</span>
<a name="l04056"></a>04056 <span class="comment">                                                         0x0 = No data.</span>
<a name="l04057"></a>04057 <span class="comment">                                                         0x1 = Read data into Dbuf.</span>
<a name="l04058"></a>04058 <span class="comment">                                                         0x2 = Write data from Dbuf.</span>
<a name="l04059"></a>04059 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l04060"></a>04060     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a942ace098781183d65801040cbb7e9e5">rtype_xor</a>                    : 3;  <span class="comment">/**&lt; Response type override; typically zero. Value is XOR&apos;d with default response type. See</span>
<a name="l04061"></a>04061 <span class="comment">                                                         Command and Response Types for response types per command index. Types are:</span>
<a name="l04062"></a>04062 <span class="comment">                                                         0x0 = No Response.</span>
<a name="l04063"></a>04063 <span class="comment">                                                         0x1 = R1, 48 bits.</span>
<a name="l04064"></a>04064 <span class="comment">                                                         0x2 = R2, 136 bits.</span>
<a name="l04065"></a>04065 <span class="comment">                                                         0x3 = R3, 48 bits.</span>
<a name="l04066"></a>04066 <span class="comment">                                                         0x4 = R4, 48 bits.</span>
<a name="l04067"></a>04067 <span class="comment">                                                         0x5 = R5, 48 bits.</span>
<a name="l04068"></a>04068 <span class="comment">                                                         0x6, 0x7 = Reserved. */</span>
<a name="l04069"></a>04069     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#aff5d840ab846b974a1ce6567793b335d">cmd_idx</a>                      : 6;  <span class="comment">/**&lt; eMMC command */</span>
<a name="l04070"></a>04070     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a3d3d940900e5a1f9733e9ea111ac1f3a">arg</a>                          : 32; <span class="comment">/**&lt; eMMC command argument */</span>
<a name="l04071"></a>04071 <span class="preprocessor">#else</span>
<a name="l04072"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a3d3d940900e5a1f9733e9ea111ac1f3a">04072</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a3d3d940900e5a1f9733e9ea111ac1f3a">arg</a>                          : 32;
<a name="l04073"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#aff5d840ab846b974a1ce6567793b335d">04073</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#aff5d840ab846b974a1ce6567793b335d">cmd_idx</a>                      : 6;
<a name="l04074"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a942ace098781183d65801040cbb7e9e5">04074</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a942ace098781183d65801040cbb7e9e5">rtype_xor</a>                    : 3;
<a name="l04075"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#ac1b7206b4db41f48c84f04ac682b93f8">04075</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#ac1b7206b4db41f48c84f04ac682b93f8">ctype_xor</a>                    : 2;
<a name="l04076"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a81e7ea50d9a02d0eadc6ebe0430d0525">04076</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a81e7ea50d9a02d0eadc6ebe0430d0525">reserved_43_48</a>               : 6;
<a name="l04077"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#ab3c12eee42664742ccb4e94fb9ddc0d8">04077</a>     uint64_t offset                       : 6;
<a name="l04078"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#abb348a00079962ef8f98f88eeeb6471b">04078</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#abb348a00079962ef8f98f88eeeb6471b">dbuf</a>                         : 1;
<a name="l04079"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a18f6c49f37904dff1151dfb636db7fbd">04079</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a18f6c49f37904dff1151dfb636db7fbd">reserved_56_58</a>               : 3;
<a name="l04080"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a2eaa3a199be38500a7d460def6dd3bac">04080</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a2eaa3a199be38500a7d460def6dd3bac">cmd_val</a>                      : 1;
<a name="l04081"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a1fd8dedd2ed64a72a1f44a5319223d7b">04081</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a1fd8dedd2ed64a72a1f44a5319223d7b">bus_id</a>                       : 2;
<a name="l04082"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a82da13d9de3d39e7e204583bf4efd199">04082</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a82da13d9de3d39e7e204583bf4efd199">skip_busy</a>                    : 1;
<a name="l04083"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a4dd9f359e45ec6bf06d503ca6b0c8da2">04083</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html#a4dd9f359e45ec6bf06d503ca6b0c8da2">reserved_63_63</a>               : 1;
<a name="l04084"></a>04084 <span class="preprocessor">#endif</span>
<a name="l04085"></a>04085 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__cmd.html#a009b2e26c77b89d58b65c1ece7620d25">s</a>;
<a name="l04086"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html">04086</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html">cvmx_mio_emm_cmd_cn61xx</a> {
<a name="l04087"></a>04087 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04088"></a>04088 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#aafb3df1c93b1384895feb6f8451e8596">reserved_62_63</a>               : 2;
<a name="l04089"></a>04089     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#ac24b21416d1b90ad9533f4bef72a77ef">bus_id</a>                       : 2;  <span class="comment">/**&lt; Specify the eMMC bus */</span>
<a name="l04090"></a>04090     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#a3c0c06fee9f37360ac61eaf712c7ecfe">cmd_val</a>                      : 1;  <span class="comment">/**&lt; Request valid.  SW writes this bit to a 1.   HW clears it when</span>
<a name="l04091"></a>04091 <span class="comment">                                                         the operation completes. */</span>
<a name="l04092"></a>04092     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#ad5c1091358ca5b2a3beb086197c1b175">reserved_56_58</a>               : 3;
<a name="l04093"></a>04093     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#a5b2127c4a238877d528a717e8429083d">dbuf</a>                         : 1;  <span class="comment">/**&lt; Specify the data buffer to be used for a block transfer. */</span>
<a name="l04094"></a>04094     uint64_t offset                       : 6;  <span class="comment">/**&lt; Debug only.  Specify the number of 8 byte transfers in the</span>
<a name="l04095"></a>04095 <span class="comment">                                                         used in the command.  Value is 64-OFFSET.  The block transfer</span>
<a name="l04096"></a>04096 <span class="comment">                                                         will still start at the first btye in the 512B data buffer.</span>
<a name="l04097"></a>04097 <span class="comment">                                                         SW must ensure CMD16 has updated the card block length. */</span>
<a name="l04098"></a>04098     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#a4d790cabdfdc55b1e162f395f6de392d">reserved_43_48</a>               : 6;
<a name="l04099"></a>04099     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#a03bf25459b680dc27c9f1dea110a0ddf">ctype_xor</a>                    : 2;  <span class="comment">/**&lt; Command Type Override.  Typically Zero.  Value is XOR&apos;d with</span>
<a name="l04100"></a>04100 <span class="comment">                                                         default command type.  See table of Command Types per CMD#.</span>
<a name="l04101"></a>04101 <span class="comment">                                                          Types are:  00 = No Data</span>
<a name="l04102"></a>04102 <span class="comment">                                                                      01 = Read data into Dbuf</span>
<a name="l04103"></a>04103 <span class="comment">                                                                      10 = Write data from Dbuf</span>
<a name="l04104"></a>04104 <span class="comment">                                                                      11 = Reserved */</span>
<a name="l04105"></a>04105     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#a530883d4f0cc44e709960280a357e95f">rtype_xor</a>                    : 3;  <span class="comment">/**&lt; Response Type Override.  Typically Zero.  Value is XOR&apos;d with</span>
<a name="l04106"></a>04106 <span class="comment">                                                         default response type.  See table of Response Types per CMD#.</span>
<a name="l04107"></a>04107 <span class="comment">                                                          Types are 000 = No Response</span>
<a name="l04108"></a>04108 <span class="comment">                                                                    001 = R1, 48 bits,</span>
<a name="l04109"></a>04109 <span class="comment">                                                                    010 = R2, 136 bits</span>
<a name="l04110"></a>04110 <span class="comment">                                                                    011 = R3, 48 bits,</span>
<a name="l04111"></a>04111 <span class="comment">                                                                    100 = R4, 48 bits,</span>
<a name="l04112"></a>04112 <span class="comment">                                                                    101 = R5, 48 bits,</span>
<a name="l04113"></a>04113 <span class="comment">                                                                    110, 111 = Reserved */</span>
<a name="l04114"></a>04114     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#aca4df84fa73ca51e3e752162d6d0f85d">cmd_idx</a>                      : 6;  <span class="comment">/**&lt; eMMC command */</span>
<a name="l04115"></a>04115     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#a793e437d5d453a054f1935b157049e82">arg</a>                          : 32; <span class="comment">/**&lt; eMMC command argument */</span>
<a name="l04116"></a>04116 <span class="preprocessor">#else</span>
<a name="l04117"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#a793e437d5d453a054f1935b157049e82">04117</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#a793e437d5d453a054f1935b157049e82">arg</a>                          : 32;
<a name="l04118"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#aca4df84fa73ca51e3e752162d6d0f85d">04118</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#aca4df84fa73ca51e3e752162d6d0f85d">cmd_idx</a>                      : 6;
<a name="l04119"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#a530883d4f0cc44e709960280a357e95f">04119</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#a530883d4f0cc44e709960280a357e95f">rtype_xor</a>                    : 3;
<a name="l04120"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#a03bf25459b680dc27c9f1dea110a0ddf">04120</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#a03bf25459b680dc27c9f1dea110a0ddf">ctype_xor</a>                    : 2;
<a name="l04121"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#a4d790cabdfdc55b1e162f395f6de392d">04121</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#a4d790cabdfdc55b1e162f395f6de392d">reserved_43_48</a>               : 6;
<a name="l04122"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#aecc5f6b2a5e0e557cc194385465166d1">04122</a>     uint64_t offset                       : 6;
<a name="l04123"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#a5b2127c4a238877d528a717e8429083d">04123</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#a5b2127c4a238877d528a717e8429083d">dbuf</a>                         : 1;
<a name="l04124"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#ad5c1091358ca5b2a3beb086197c1b175">04124</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#ad5c1091358ca5b2a3beb086197c1b175">reserved_56_58</a>               : 3;
<a name="l04125"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#a3c0c06fee9f37360ac61eaf712c7ecfe">04125</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#a3c0c06fee9f37360ac61eaf712c7ecfe">cmd_val</a>                      : 1;
<a name="l04126"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#ac24b21416d1b90ad9533f4bef72a77ef">04126</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#ac24b21416d1b90ad9533f4bef72a77ef">bus_id</a>                       : 2;
<a name="l04127"></a><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#aafb3df1c93b1384895feb6f8451e8596">04127</a>     uint64_t <a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html#aafb3df1c93b1384895feb6f8451e8596">reserved_62_63</a>               : 2;
<a name="l04128"></a>04128 <span class="preprocessor">#endif</span>
<a name="l04129"></a>04129 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__cmd.html#a244067bc1539bdc576d5281f9c414345">cn61xx</a>;
<a name="l04130"></a><a class="code" href="unioncvmx__mio__emm__cmd.html#a887cf1a34ffaebcd49e0c2093560ea8d">04130</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html">cvmx_mio_emm_cmd_cn61xx</a>        <a class="code" href="unioncvmx__mio__emm__cmd.html#a887cf1a34ffaebcd49e0c2093560ea8d">cn70xx</a>;
<a name="l04131"></a><a class="code" href="unioncvmx__mio__emm__cmd.html#a5f03adb9e9aa6ba39e9c4fd5262d6699">04131</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html">cvmx_mio_emm_cmd_cn61xx</a>        <a class="code" href="unioncvmx__mio__emm__cmd.html#a5f03adb9e9aa6ba39e9c4fd5262d6699">cn70xxp1</a>;
<a name="l04132"></a><a class="code" href="unioncvmx__mio__emm__cmd.html#a9af3d49615cd9315f9d2dac15f42c9e9">04132</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html">cvmx_mio_emm_cmd_s</a>             <a class="code" href="unioncvmx__mio__emm__cmd.html#a9af3d49615cd9315f9d2dac15f42c9e9">cn73xx</a>;
<a name="l04133"></a><a class="code" href="unioncvmx__mio__emm__cmd.html#a0ccb66bb18c767b1aa429bc00285f177">04133</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html">cvmx_mio_emm_cmd_s</a>             <a class="code" href="unioncvmx__mio__emm__cmd.html#a0ccb66bb18c767b1aa429bc00285f177">cn78xx</a>;
<a name="l04134"></a><a class="code" href="unioncvmx__mio__emm__cmd.html#a376ec64b829b1ee919d33a2f9279726f">04134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html">cvmx_mio_emm_cmd_s</a>             <a class="code" href="unioncvmx__mio__emm__cmd.html#a376ec64b829b1ee919d33a2f9279726f">cn78xxp1</a>;
<a name="l04135"></a><a class="code" href="unioncvmx__mio__emm__cmd.html#a30a091f6ee965a4b8c478f32cc1eda52">04135</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__cn61xx.html">cvmx_mio_emm_cmd_cn61xx</a>        <a class="code" href="unioncvmx__mio__emm__cmd.html#a30a091f6ee965a4b8c478f32cc1eda52">cnf71xx</a>;
<a name="l04136"></a><a class="code" href="unioncvmx__mio__emm__cmd.html#a3bfb669418a6f7db7bf74475c352c569">04136</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__cmd_1_1cvmx__mio__emm__cmd__s.html">cvmx_mio_emm_cmd_s</a>             <a class="code" href="unioncvmx__mio__emm__cmd.html#a3bfb669418a6f7db7bf74475c352c569">cnf75xx</a>;
<a name="l04137"></a>04137 };
<a name="l04138"></a><a class="code" href="cvmx-mio-defs_8h.html#a0b777cca11f2a41fda09f92adb57c291">04138</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__cmd.html" title="cvmx_mio_emm_cmd">cvmx_mio_emm_cmd</a> <a class="code" href="unioncvmx__mio__emm__cmd.html" title="cvmx_mio_emm_cmd">cvmx_mio_emm_cmd_t</a>;
<a name="l04139"></a>04139 <span class="comment"></span>
<a name="l04140"></a>04140 <span class="comment">/**</span>
<a name="l04141"></a>04141 <span class="comment"> * cvmx_mio_emm_dma</span>
<a name="l04142"></a>04142 <span class="comment"> *</span>
<a name="l04143"></a>04143 <span class="comment"> * MIO_EMM_DMA = MIO EMMC DMA config Register</span>
<a name="l04144"></a>04144 <span class="comment"> *</span>
<a name="l04145"></a>04145 <span class="comment"> */</span>
<a name="l04146"></a><a class="code" href="unioncvmx__mio__emm__dma.html">04146</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__dma.html" title="cvmx_mio_emm_dma">cvmx_mio_emm_dma</a> {
<a name="l04147"></a><a class="code" href="unioncvmx__mio__emm__dma.html#a8d34376fc735308b1ff8e76d5e8094bc">04147</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__dma.html#a8d34376fc735308b1ff8e76d5e8094bc">u64</a>;
<a name="l04148"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html">04148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html">cvmx_mio_emm_dma_s</a> {
<a name="l04149"></a>04149 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04150"></a>04150 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a27f9be4495dacbcfb63b7c130afdf2e0">reserved_63_63</a>               : 1;
<a name="l04151"></a>04151     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#aa7ed9f7dbf04adbdcf117e219f966b22">skip_busy</a>                    : 1;  <span class="comment">/**&lt; Controls when DMA is completed.</span>
<a name="l04152"></a>04152 <span class="comment">                                                         0 = DMA doesn&apos;t complete until card has dropped the BUSY signal.</span>
<a name="l04153"></a>04153 <span class="comment">                                                         1 = Complete DMA after last transfer regardless of the BUSY signal. Status of signal can</span>
<a name="l04154"></a>04154 <span class="comment">                                                         be read in MIO_EMM_RSP_STS[RSP_BUSYBIT]. */</span>
<a name="l04155"></a>04155     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#af071b6ace29a07787248de616f5ecf37">bus_id</a>                       : 2;  <span class="comment">/**&lt; Specify the eMMC bus */</span>
<a name="l04156"></a>04156     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a440f0d59906bee641e6850d1234ffb4e">dma_val</a>                      : 1;  <span class="comment">/**&lt; Software writes this bit to a 1 to indicate that hardware should perform the DMA transfer.</span>
<a name="l04157"></a>04157 <span class="comment">                                                         Hardware clears this bit when the DMA operation completes or is terminated. */</span>
<a name="l04158"></a>04158     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#ac2d6e1fb9af7c09d1510bef837209d1c">sector</a>                       : 1;  <span class="comment">/**&lt; Specify CARD_ADDR and eMMC are using sector (512 B) addressing. */</span>
<a name="l04159"></a>04159     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a5232437b2d0d39418eb57f21c5e9bf8c">dat_null</a>                     : 1;  <span class="comment">/**&lt; Do not perform any eMMC commands. A DMA read returns all 0s. A DMA write tosses the data.</span>
<a name="l04160"></a>04160 <span class="comment">                                                         In the case of a failure, this can be used to unwind the DMA engine. */</span>
<a name="l04161"></a>04161     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a69a6cfaa270d9bddb6bead279379651a">thres</a>                        : 6;  <span class="comment">/**&lt; Number of 8-byte blocks of data that must exist in the DBUF before starting the 512-byte</span>
<a name="l04162"></a>04162 <span class="comment">                                                         block transfer. Zero indicates to wait for the entire block. */</span>
<a name="l04163"></a>04163     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#ad6d0ad307214a087ecb2bdaacfd2072b">rel_wr</a>                       : 1;  <span class="comment">/**&lt; Set the reliable write parameter when performing CMD23 (SET_BLOCK_COUNT) for a multiple block. */</span>
<a name="l04164"></a>04164     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a61125c9abed37cd9feb8869bd7b2e628">rw</a>                           : 1;  <span class="comment">/**&lt; Read/write bit (0 = read, 1 = write). */</span>
<a name="l04165"></a>04165     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a1bfd69cf15eaba891e55553a3059c26d">multi</a>                        : 1;  <span class="comment">/**&lt; Perform operation using a multiple block command instead of a series of single block commands. */</span>
<a name="l04166"></a>04166     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a900b87a8aea5305c57f23662acc0793f">block_cnt</a>                    : 16; <span class="comment">/**&lt; Number of blocks to read/write. Hardware decrements the block count after each successful</span>
<a name="l04167"></a>04167 <span class="comment">                                                         block transfer. */</span>
<a name="l04168"></a>04168     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a2bfaaacf80ff90a23e25afe6bc5c391f">card_addr</a>                    : 32; <span class="comment">/**&lt; Data address for media &lt;= 2 GB is a 32-bit byte address, and data address for media &gt; 2 GB</span>
<a name="l04169"></a>04169 <span class="comment">                                                         is a 32-bit sector (512 B) address. Hardware advances the card address after each</span>
<a name="l04170"></a>04170 <span class="comment">                                                         successful block transfer by 512 for byte addressing and by 1 for sector addressing. */</span>
<a name="l04171"></a>04171 <span class="preprocessor">#else</span>
<a name="l04172"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a2bfaaacf80ff90a23e25afe6bc5c391f">04172</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a2bfaaacf80ff90a23e25afe6bc5c391f">card_addr</a>                    : 32;
<a name="l04173"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a900b87a8aea5305c57f23662acc0793f">04173</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a900b87a8aea5305c57f23662acc0793f">block_cnt</a>                    : 16;
<a name="l04174"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a1bfd69cf15eaba891e55553a3059c26d">04174</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a1bfd69cf15eaba891e55553a3059c26d">multi</a>                        : 1;
<a name="l04175"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a61125c9abed37cd9feb8869bd7b2e628">04175</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a61125c9abed37cd9feb8869bd7b2e628">rw</a>                           : 1;
<a name="l04176"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#ad6d0ad307214a087ecb2bdaacfd2072b">04176</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#ad6d0ad307214a087ecb2bdaacfd2072b">rel_wr</a>                       : 1;
<a name="l04177"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a69a6cfaa270d9bddb6bead279379651a">04177</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a69a6cfaa270d9bddb6bead279379651a">thres</a>                        : 6;
<a name="l04178"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a5232437b2d0d39418eb57f21c5e9bf8c">04178</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a5232437b2d0d39418eb57f21c5e9bf8c">dat_null</a>                     : 1;
<a name="l04179"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#ac2d6e1fb9af7c09d1510bef837209d1c">04179</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#ac2d6e1fb9af7c09d1510bef837209d1c">sector</a>                       : 1;
<a name="l04180"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a440f0d59906bee641e6850d1234ffb4e">04180</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a440f0d59906bee641e6850d1234ffb4e">dma_val</a>                      : 1;
<a name="l04181"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#af071b6ace29a07787248de616f5ecf37">04181</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#af071b6ace29a07787248de616f5ecf37">bus_id</a>                       : 2;
<a name="l04182"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#aa7ed9f7dbf04adbdcf117e219f966b22">04182</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#aa7ed9f7dbf04adbdcf117e219f966b22">skip_busy</a>                    : 1;
<a name="l04183"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a27f9be4495dacbcfb63b7c130afdf2e0">04183</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html#a27f9be4495dacbcfb63b7c130afdf2e0">reserved_63_63</a>               : 1;
<a name="l04184"></a>04184 <span class="preprocessor">#endif</span>
<a name="l04185"></a>04185 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__dma.html#a4cd7d1105640dce34af831777db18772">s</a>;
<a name="l04186"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html">04186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html">cvmx_mio_emm_dma_cn61xx</a> {
<a name="l04187"></a>04187 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04188"></a>04188 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#a2f1f7391839d29d55beb16e91fe684c7">reserved_62_63</a>               : 2;
<a name="l04189"></a>04189     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#ac63e93aaed5882b6689810c1d44f094f">bus_id</a>                       : 2;  <span class="comment">/**&lt; Specify the eMMC bus */</span>
<a name="l04190"></a>04190     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#a09af55b063a398515c0bd0bfdaa1edfb">dma_val</a>                      : 1;  <span class="comment">/**&lt; SW writes this bit to a 1 to indicate that HW should perform</span>
<a name="l04191"></a>04191 <span class="comment">                                                         the DMA transfer.   HW clears when DMA operation completes or</span>
<a name="l04192"></a>04192 <span class="comment">                                                         is terminated. */</span>
<a name="l04193"></a>04193     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#afaa4ba79b0071641e55ed62a612fcf16">sector</a>                       : 1;  <span class="comment">/**&lt; Specify CARD_ADDR and eMMC are using sector (512B) addressing. */</span>
<a name="l04194"></a>04194     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#ae0df7dc512e952799d6ee4212a622521">dat_null</a>                     : 1;  <span class="comment">/**&lt; Do not perform any eMMC commands.   A DMA read will return all</span>
<a name="l04195"></a>04195 <span class="comment">                                                         0s.  A DMA write tosses the data.  In the case of a failure,</span>
<a name="l04196"></a>04196 <span class="comment">                                                         this can be used to unwind the DMA engine. */</span>
<a name="l04197"></a>04197     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#a356238febc49b02c3a4132e5e1c20192">thres</a>                        : 6;  <span class="comment">/**&lt; Number of 8B blocks of data that must exist in the DBUF before</span>
<a name="l04198"></a>04198 <span class="comment">                                                         the starting the 512B block transfer.  0 indicates to wait for</span>
<a name="l04199"></a>04199 <span class="comment">                                                         the entire block. */</span>
<a name="l04200"></a>04200     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#aad03a513660ea7a193db4eb863608da5">rel_wr</a>                       : 1;  <span class="comment">/**&lt; Set the reliable write parameter when performing CMD23</span>
<a name="l04201"></a>04201 <span class="comment">                                                         (SET_BLOCK_COUNT) for a multiple block */</span>
<a name="l04202"></a>04202     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#a43d5b2a0eb97ab42ff4109848be38d5b">rw</a>                           : 1;  <span class="comment">/**&lt; R/W bit (0 = read, 1 = write) */</span>
<a name="l04203"></a>04203     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#ab8a297c88a0a3279af9eca16cf9ca912">multi</a>                        : 1;  <span class="comment">/**&lt; Perform operation using a multiple block command instead of a</span>
<a name="l04204"></a>04204 <span class="comment">                                                         series of single block commands. */</span>
<a name="l04205"></a>04205     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#a56941f4b94b0510a8314b30e38a81081">block_cnt</a>                    : 16; <span class="comment">/**&lt; Number of blocks to read/write.  Hardware decrements the block</span>
<a name="l04206"></a>04206 <span class="comment">                                                         count after each successful block transfer. */</span>
<a name="l04207"></a>04207     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#a417f7f2b388afc26c27af2afa1b05612">card_addr</a>                    : 32; <span class="comment">/**&lt; Data address for media =&lt;2GB is a 32bit byte address and data</span>
<a name="l04208"></a>04208 <span class="comment">                                                         address for media &gt; 2GB is a 32bit sector (512B) address.</span>
<a name="l04209"></a>04209 <span class="comment">                                                         Hardware advances the card address after each successful block</span>
<a name="l04210"></a>04210 <span class="comment">                                                         transfer by 512 for byte addressing and by 1 for sector</span>
<a name="l04211"></a>04211 <span class="comment">                                                         addressing. */</span>
<a name="l04212"></a>04212 <span class="preprocessor">#else</span>
<a name="l04213"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#a417f7f2b388afc26c27af2afa1b05612">04213</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#a417f7f2b388afc26c27af2afa1b05612">card_addr</a>                    : 32;
<a name="l04214"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#a56941f4b94b0510a8314b30e38a81081">04214</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#a56941f4b94b0510a8314b30e38a81081">block_cnt</a>                    : 16;
<a name="l04215"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#ab8a297c88a0a3279af9eca16cf9ca912">04215</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#ab8a297c88a0a3279af9eca16cf9ca912">multi</a>                        : 1;
<a name="l04216"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#a43d5b2a0eb97ab42ff4109848be38d5b">04216</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#a43d5b2a0eb97ab42ff4109848be38d5b">rw</a>                           : 1;
<a name="l04217"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#aad03a513660ea7a193db4eb863608da5">04217</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#aad03a513660ea7a193db4eb863608da5">rel_wr</a>                       : 1;
<a name="l04218"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#a356238febc49b02c3a4132e5e1c20192">04218</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#a356238febc49b02c3a4132e5e1c20192">thres</a>                        : 6;
<a name="l04219"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#ae0df7dc512e952799d6ee4212a622521">04219</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#ae0df7dc512e952799d6ee4212a622521">dat_null</a>                     : 1;
<a name="l04220"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#afaa4ba79b0071641e55ed62a612fcf16">04220</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#afaa4ba79b0071641e55ed62a612fcf16">sector</a>                       : 1;
<a name="l04221"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#a09af55b063a398515c0bd0bfdaa1edfb">04221</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#a09af55b063a398515c0bd0bfdaa1edfb">dma_val</a>                      : 1;
<a name="l04222"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#ac63e93aaed5882b6689810c1d44f094f">04222</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#ac63e93aaed5882b6689810c1d44f094f">bus_id</a>                       : 2;
<a name="l04223"></a><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#a2f1f7391839d29d55beb16e91fe684c7">04223</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html#a2f1f7391839d29d55beb16e91fe684c7">reserved_62_63</a>               : 2;
<a name="l04224"></a>04224 <span class="preprocessor">#endif</span>
<a name="l04225"></a>04225 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__dma.html#af92a09cd4dfad17549a79d331a5dfbce">cn61xx</a>;
<a name="l04226"></a><a class="code" href="unioncvmx__mio__emm__dma.html#a6259177f4093f236156e20eb15468181">04226</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html">cvmx_mio_emm_dma_cn61xx</a>        <a class="code" href="unioncvmx__mio__emm__dma.html#a6259177f4093f236156e20eb15468181">cn70xx</a>;
<a name="l04227"></a><a class="code" href="unioncvmx__mio__emm__dma.html#a3bdb49b90720c812daee2b78ba9d2853">04227</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html">cvmx_mio_emm_dma_cn61xx</a>        <a class="code" href="unioncvmx__mio__emm__dma.html#a3bdb49b90720c812daee2b78ba9d2853">cn70xxp1</a>;
<a name="l04228"></a><a class="code" href="unioncvmx__mio__emm__dma.html#af275197e7e7a62fecfc0524e3256c3c4">04228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html">cvmx_mio_emm_dma_s</a>             <a class="code" href="unioncvmx__mio__emm__dma.html#af275197e7e7a62fecfc0524e3256c3c4">cn73xx</a>;
<a name="l04229"></a><a class="code" href="unioncvmx__mio__emm__dma.html#a29cfeac18d9c71e417aa765ab50c49f6">04229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html">cvmx_mio_emm_dma_s</a>             <a class="code" href="unioncvmx__mio__emm__dma.html#a29cfeac18d9c71e417aa765ab50c49f6">cn78xx</a>;
<a name="l04230"></a><a class="code" href="unioncvmx__mio__emm__dma.html#a8718c47eb62a139a86da59c884b20e0a">04230</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html">cvmx_mio_emm_dma_s</a>             <a class="code" href="unioncvmx__mio__emm__dma.html#a8718c47eb62a139a86da59c884b20e0a">cn78xxp1</a>;
<a name="l04231"></a><a class="code" href="unioncvmx__mio__emm__dma.html#a012d2733954738abae6a4c4033db47fb">04231</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__cn61xx.html">cvmx_mio_emm_dma_cn61xx</a>        <a class="code" href="unioncvmx__mio__emm__dma.html#a012d2733954738abae6a4c4033db47fb">cnf71xx</a>;
<a name="l04232"></a><a class="code" href="unioncvmx__mio__emm__dma.html#a0fe1c9b3573058dbc477db95fefdd8bb">04232</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma_1_1cvmx__mio__emm__dma__s.html">cvmx_mio_emm_dma_s</a>             <a class="code" href="unioncvmx__mio__emm__dma.html#a0fe1c9b3573058dbc477db95fefdd8bb">cnf75xx</a>;
<a name="l04233"></a>04233 };
<a name="l04234"></a><a class="code" href="cvmx-mio-defs_8h.html#a226c7fb7aa9951f8dfbdd1f726f0eb33">04234</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__dma.html" title="cvmx_mio_emm_dma">cvmx_mio_emm_dma</a> <a class="code" href="unioncvmx__mio__emm__dma.html" title="cvmx_mio_emm_dma">cvmx_mio_emm_dma_t</a>;
<a name="l04235"></a>04235 <span class="comment"></span>
<a name="l04236"></a>04236 <span class="comment">/**</span>
<a name="l04237"></a>04237 <span class="comment"> * cvmx_mio_emm_dma_adr</span>
<a name="l04238"></a>04238 <span class="comment"> *</span>
<a name="l04239"></a>04239 <span class="comment"> * This register sets the address for eMMC/SD flash transfers to/from memory. Sixty-four-bit</span>
<a name="l04240"></a>04240 <span class="comment"> * operations must be used to access this register. This register is updated by the DMA</span>
<a name="l04241"></a>04241 <span class="comment"> * hardware and can be reloaded by the values placed in the MIO_EMM_DMA_FIFO_ADR.</span>
<a name="l04242"></a>04242 <span class="comment"> */</span>
<a name="l04243"></a><a class="code" href="unioncvmx__mio__emm__dma__adr.html">04243</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__dma__adr.html" title="cvmx_mio_emm_dma_adr">cvmx_mio_emm_dma_adr</a> {
<a name="l04244"></a><a class="code" href="unioncvmx__mio__emm__dma__adr.html#a26e5d6d98533133eff733ccb22ffdda2">04244</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__dma__adr.html#a26e5d6d98533133eff733ccb22ffdda2">u64</a>;
<a name="l04245"></a><a class="code" href="structcvmx__mio__emm__dma__adr_1_1cvmx__mio__emm__dma__adr__s.html">04245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__adr_1_1cvmx__mio__emm__dma__adr__s.html">cvmx_mio_emm_dma_adr_s</a> {
<a name="l04246"></a>04246 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04247"></a>04247 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma__adr_1_1cvmx__mio__emm__dma__adr__s.html#a49f019ffe3cca48e52ac40ebdf938fd0">reserved_42_63</a>               : 22;
<a name="l04248"></a>04248     uint64_t <a class="code" href="structcvmx__mio__emm__dma__adr_1_1cvmx__mio__emm__dma__adr__s.html#a2aef028195cf73c6cd8ed33ab49d9b7d">adr</a>                          : 42; <span class="comment">/**&lt; DMA engine address. Must be 64-bit aligned. */</span>
<a name="l04249"></a>04249 <span class="preprocessor">#else</span>
<a name="l04250"></a><a class="code" href="structcvmx__mio__emm__dma__adr_1_1cvmx__mio__emm__dma__adr__s.html#a2aef028195cf73c6cd8ed33ab49d9b7d">04250</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma__adr_1_1cvmx__mio__emm__dma__adr__s.html#a2aef028195cf73c6cd8ed33ab49d9b7d">adr</a>                          : 42;
<a name="l04251"></a><a class="code" href="structcvmx__mio__emm__dma__adr_1_1cvmx__mio__emm__dma__adr__s.html#a49f019ffe3cca48e52ac40ebdf938fd0">04251</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__adr_1_1cvmx__mio__emm__dma__adr__s.html#a49f019ffe3cca48e52ac40ebdf938fd0">reserved_42_63</a>               : 22;
<a name="l04252"></a>04252 <span class="preprocessor">#endif</span>
<a name="l04253"></a>04253 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__dma__adr.html#ad314c28886a0c6ef3db1bde864d8a3c8">s</a>;
<a name="l04254"></a><a class="code" href="unioncvmx__mio__emm__dma__adr.html#a769fa14f5bd33fbd4d5d2a2c4b3400bb">04254</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__adr_1_1cvmx__mio__emm__dma__adr__s.html">cvmx_mio_emm_dma_adr_s</a>         <a class="code" href="unioncvmx__mio__emm__dma__adr.html#a769fa14f5bd33fbd4d5d2a2c4b3400bb">cn73xx</a>;
<a name="l04255"></a><a class="code" href="unioncvmx__mio__emm__dma__adr.html#a0f611095ed920d2bc685c19322950f1d">04255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__adr_1_1cvmx__mio__emm__dma__adr__s.html">cvmx_mio_emm_dma_adr_s</a>         <a class="code" href="unioncvmx__mio__emm__dma__adr.html#a0f611095ed920d2bc685c19322950f1d">cn78xx</a>;
<a name="l04256"></a><a class="code" href="unioncvmx__mio__emm__dma__adr.html#a80c529e5c40f2736c0fe583bcd022545">04256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__adr_1_1cvmx__mio__emm__dma__adr__s.html">cvmx_mio_emm_dma_adr_s</a>         <a class="code" href="unioncvmx__mio__emm__dma__adr.html#a80c529e5c40f2736c0fe583bcd022545">cn78xxp1</a>;
<a name="l04257"></a><a class="code" href="unioncvmx__mio__emm__dma__adr.html#a908611ea71659e1a5fc11ad906026d1e">04257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__adr_1_1cvmx__mio__emm__dma__adr__s.html">cvmx_mio_emm_dma_adr_s</a>         <a class="code" href="unioncvmx__mio__emm__dma__adr.html#a908611ea71659e1a5fc11ad906026d1e">cnf75xx</a>;
<a name="l04258"></a>04258 };
<a name="l04259"></a><a class="code" href="cvmx-mio-defs_8h.html#ae256df8e7491c0ae083df6786e96765b">04259</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__dma__adr.html" title="cvmx_mio_emm_dma_adr">cvmx_mio_emm_dma_adr</a> <a class="code" href="unioncvmx__mio__emm__dma__adr.html" title="cvmx_mio_emm_dma_adr">cvmx_mio_emm_dma_adr_t</a>;
<a name="l04260"></a>04260 <span class="comment"></span>
<a name="l04261"></a>04261 <span class="comment">/**</span>
<a name="l04262"></a>04262 <span class="comment"> * cvmx_mio_emm_dma_cfg</span>
<a name="l04263"></a>04263 <span class="comment"> *</span>
<a name="l04264"></a>04264 <span class="comment"> * This register controls the internal DMA engine used with the eMMC/SD flash controller. Sixty-</span>
<a name="l04265"></a>04265 <span class="comment"> * four-bit operations must be used to access this register. This register is updated by the</span>
<a name="l04266"></a>04266 <span class="comment"> * hardware DMA engine and can also be reloaded by writes to the MIO_EMM_DMA_FIFO_CMD register.</span>
<a name="l04267"></a>04267 <span class="comment"> */</span>
<a name="l04268"></a><a class="code" href="unioncvmx__mio__emm__dma__cfg.html">04268</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__dma__cfg.html" title="cvmx_mio_emm_dma_cfg">cvmx_mio_emm_dma_cfg</a> {
<a name="l04269"></a><a class="code" href="unioncvmx__mio__emm__dma__cfg.html#a2032a2f5609636f65a349f5df2346223">04269</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__dma__cfg.html#a2032a2f5609636f65a349f5df2346223">u64</a>;
<a name="l04270"></a><a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html">04270</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html">cvmx_mio_emm_dma_cfg_s</a> {
<a name="l04271"></a>04271 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04272"></a>04272 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#ab346f28dfc4ad6629562d59af83b949f">en</a>                           : 1;  <span class="comment">/**&lt; DMA engine enable. */</span>
<a name="l04273"></a>04273     uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a02f097015bab7b7af6ecbe4805e8b753">rw</a>                           : 1;  <span class="comment">/**&lt; DMA engine R/W bit: 0 = read, 1 = write. */</span>
<a name="l04274"></a>04274     uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a40b52bfa814ccb008a548070ce0fbffa">clr</a>                          : 1;  <span class="comment">/**&lt; DMA engine abort. When set to 1, DMA is aborted and EN is cleared on completion. */</span>
<a name="l04275"></a>04275     uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#acdce2ffa0d79a85b1ee8af5e2db99262">reserved_60_60</a>               : 1;
<a name="l04276"></a>04276     uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a67d4ba50752ff493e28f67201bf800c2">swap32</a>                       : 1;  <span class="comment">/**&lt; DMA engine 32-bit swap. */</span>
<a name="l04277"></a>04277     uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#accdf19b959b3a2c9ec07eea42af0d09e">swap16</a>                       : 1;  <span class="comment">/**&lt; DMA engine enable 16-bit swap. */</span>
<a name="l04278"></a>04278     uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a6a0c3b09567f021733c1b89ce6dba533">swap8</a>                        : 1;  <span class="comment">/**&lt; DMA engine enable 8-bit swap. */</span>
<a name="l04279"></a>04279     uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a19a456d72d9c29ce8e9adacd96cf213d">endian</a>                       : 1;  <span class="comment">/**&lt; DMA engine endian mode: 0 = big-endian, 1 = little-endian. */</span>
<a name="l04280"></a>04280     uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a7144b2bee3eb85d230a0dc1e0988125c">size</a>                         : 20; <span class="comment">/**&lt; DMA engine size. Specified in the number of 64-bit transfers (encoded in -1 notation). For</span>
<a name="l04281"></a>04281 <span class="comment">                                                         example, to transfer 512 bytes, SIZE = 64 - 1 = 63. */</span>
<a name="l04282"></a>04282     uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a4377a4b3401ec80479cbeca0f94031d2">reserved_0_35</a>                : 36;
<a name="l04283"></a>04283 <span class="preprocessor">#else</span>
<a name="l04284"></a><a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a4377a4b3401ec80479cbeca0f94031d2">04284</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a4377a4b3401ec80479cbeca0f94031d2">reserved_0_35</a>                : 36;
<a name="l04285"></a><a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a7144b2bee3eb85d230a0dc1e0988125c">04285</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a7144b2bee3eb85d230a0dc1e0988125c">size</a>                         : 20;
<a name="l04286"></a><a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a19a456d72d9c29ce8e9adacd96cf213d">04286</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a19a456d72d9c29ce8e9adacd96cf213d">endian</a>                       : 1;
<a name="l04287"></a><a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a6a0c3b09567f021733c1b89ce6dba533">04287</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a6a0c3b09567f021733c1b89ce6dba533">swap8</a>                        : 1;
<a name="l04288"></a><a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#accdf19b959b3a2c9ec07eea42af0d09e">04288</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#accdf19b959b3a2c9ec07eea42af0d09e">swap16</a>                       : 1;
<a name="l04289"></a><a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a67d4ba50752ff493e28f67201bf800c2">04289</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a67d4ba50752ff493e28f67201bf800c2">swap32</a>                       : 1;
<a name="l04290"></a><a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#acdce2ffa0d79a85b1ee8af5e2db99262">04290</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#acdce2ffa0d79a85b1ee8af5e2db99262">reserved_60_60</a>               : 1;
<a name="l04291"></a><a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a40b52bfa814ccb008a548070ce0fbffa">04291</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a40b52bfa814ccb008a548070ce0fbffa">clr</a>                          : 1;
<a name="l04292"></a><a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a02f097015bab7b7af6ecbe4805e8b753">04292</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#a02f097015bab7b7af6ecbe4805e8b753">rw</a>                           : 1;
<a name="l04293"></a><a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#ab346f28dfc4ad6629562d59af83b949f">04293</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html#ab346f28dfc4ad6629562d59af83b949f">en</a>                           : 1;
<a name="l04294"></a>04294 <span class="preprocessor">#endif</span>
<a name="l04295"></a>04295 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__dma__cfg.html#ad79818033c710255de8e961f38164d8d">s</a>;
<a name="l04296"></a><a class="code" href="unioncvmx__mio__emm__dma__cfg.html#a30f47e3ed4b93056ff7e625fb37713c6">04296</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html">cvmx_mio_emm_dma_cfg_s</a>         <a class="code" href="unioncvmx__mio__emm__dma__cfg.html#a30f47e3ed4b93056ff7e625fb37713c6">cn73xx</a>;
<a name="l04297"></a><a class="code" href="unioncvmx__mio__emm__dma__cfg.html#a055cf803cf49993f32a40555071cf277">04297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html">cvmx_mio_emm_dma_cfg_s</a>         <a class="code" href="unioncvmx__mio__emm__dma__cfg.html#a055cf803cf49993f32a40555071cf277">cn78xx</a>;
<a name="l04298"></a><a class="code" href="unioncvmx__mio__emm__dma__cfg.html#a2a70b89ef2ad8b5eae903c51965ebc59">04298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html">cvmx_mio_emm_dma_cfg_s</a>         <a class="code" href="unioncvmx__mio__emm__dma__cfg.html#a2a70b89ef2ad8b5eae903c51965ebc59">cn78xxp1</a>;
<a name="l04299"></a><a class="code" href="unioncvmx__mio__emm__dma__cfg.html#aeb2e2358327386672031868bd0b455ad">04299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__cfg_1_1cvmx__mio__emm__dma__cfg__s.html">cvmx_mio_emm_dma_cfg_s</a>         <a class="code" href="unioncvmx__mio__emm__dma__cfg.html#aeb2e2358327386672031868bd0b455ad">cnf75xx</a>;
<a name="l04300"></a>04300 };
<a name="l04301"></a><a class="code" href="cvmx-mio-defs_8h.html#aa258c3a39cde6cbdf1ab9ca45c03cba7">04301</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__dma__cfg.html" title="cvmx_mio_emm_dma_cfg">cvmx_mio_emm_dma_cfg</a> <a class="code" href="unioncvmx__mio__emm__dma__cfg.html" title="cvmx_mio_emm_dma_cfg">cvmx_mio_emm_dma_cfg_t</a>;
<a name="l04302"></a>04302 <span class="comment"></span>
<a name="l04303"></a>04303 <span class="comment">/**</span>
<a name="l04304"></a>04304 <span class="comment"> * cvmx_mio_emm_dma_fifo_adr</span>
<a name="l04305"></a>04305 <span class="comment"> *</span>
<a name="l04306"></a>04306 <span class="comment"> * This register specifies the internal address that is loaded into the eMMC internal DMA FIFO.</span>
<a name="l04307"></a>04307 <span class="comment"> * The FIFO is used to queue up operations for the MIO_EMM_DMA_CFG/MIO_EMM_DMA_ADR when the DMA</span>
<a name="l04308"></a>04308 <span class="comment"> * completes successfully.</span>
<a name="l04309"></a>04309 <span class="comment"> */</span>
<a name="l04310"></a><a class="code" href="unioncvmx__mio__emm__dma__fifo__adr.html">04310</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__dma__fifo__adr.html" title="cvmx_mio_emm_dma_fifo_adr">cvmx_mio_emm_dma_fifo_adr</a> {
<a name="l04311"></a><a class="code" href="unioncvmx__mio__emm__dma__fifo__adr.html#a1c894bcc7d45d944fbe4427f2b14e2cf">04311</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__dma__fifo__adr.html#a1c894bcc7d45d944fbe4427f2b14e2cf">u64</a>;
<a name="l04312"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__adr_1_1cvmx__mio__emm__dma__fifo__adr__s.html">04312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__fifo__adr_1_1cvmx__mio__emm__dma__fifo__adr__s.html">cvmx_mio_emm_dma_fifo_adr_s</a> {
<a name="l04313"></a>04313 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04314"></a>04314 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__adr_1_1cvmx__mio__emm__dma__fifo__adr__s.html#aa144a83b98fbe56613387731b9dbed70">reserved_42_63</a>               : 22;
<a name="l04315"></a>04315     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__adr_1_1cvmx__mio__emm__dma__fifo__adr__s.html#ac9adb560d5171790330b5ab563005d09">adr</a>                          : 39; <span class="comment">/**&lt; DMA engine address. Must be 64-bit aligned. */</span>
<a name="l04316"></a>04316     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__adr_1_1cvmx__mio__emm__dma__fifo__adr__s.html#ac079a0106134ec68c5dac87940b28fe0">reserved_0_2</a>                 : 3;
<a name="l04317"></a>04317 <span class="preprocessor">#else</span>
<a name="l04318"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__adr_1_1cvmx__mio__emm__dma__fifo__adr__s.html#ac079a0106134ec68c5dac87940b28fe0">04318</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__adr_1_1cvmx__mio__emm__dma__fifo__adr__s.html#ac079a0106134ec68c5dac87940b28fe0">reserved_0_2</a>                 : 3;
<a name="l04319"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__adr_1_1cvmx__mio__emm__dma__fifo__adr__s.html#ac9adb560d5171790330b5ab563005d09">04319</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__adr_1_1cvmx__mio__emm__dma__fifo__adr__s.html#ac9adb560d5171790330b5ab563005d09">adr</a>                          : 39;
<a name="l04320"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__adr_1_1cvmx__mio__emm__dma__fifo__adr__s.html#aa144a83b98fbe56613387731b9dbed70">04320</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__adr_1_1cvmx__mio__emm__dma__fifo__adr__s.html#aa144a83b98fbe56613387731b9dbed70">reserved_42_63</a>               : 22;
<a name="l04321"></a>04321 <span class="preprocessor">#endif</span>
<a name="l04322"></a>04322 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__dma__fifo__adr.html#a8469f1a1290ac726e464e7f365fb8820">s</a>;
<a name="l04323"></a><a class="code" href="unioncvmx__mio__emm__dma__fifo__adr.html#a69bc180f7a4f4f0c480af7c39d348266">04323</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__fifo__adr_1_1cvmx__mio__emm__dma__fifo__adr__s.html">cvmx_mio_emm_dma_fifo_adr_s</a>    <a class="code" href="unioncvmx__mio__emm__dma__fifo__adr.html#a69bc180f7a4f4f0c480af7c39d348266">cn73xx</a>;
<a name="l04324"></a><a class="code" href="unioncvmx__mio__emm__dma__fifo__adr.html#a5fa27cb9be99c96fcdf7ea689481b0b5">04324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__fifo__adr_1_1cvmx__mio__emm__dma__fifo__adr__s.html">cvmx_mio_emm_dma_fifo_adr_s</a>    <a class="code" href="unioncvmx__mio__emm__dma__fifo__adr.html#a5fa27cb9be99c96fcdf7ea689481b0b5">cn78xx</a>;
<a name="l04325"></a><a class="code" href="unioncvmx__mio__emm__dma__fifo__adr.html#a4eabfe8638c3e0c70b538f36601b4a26">04325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__fifo__adr_1_1cvmx__mio__emm__dma__fifo__adr__s.html">cvmx_mio_emm_dma_fifo_adr_s</a>    <a class="code" href="unioncvmx__mio__emm__dma__fifo__adr.html#a4eabfe8638c3e0c70b538f36601b4a26">cn78xxp1</a>;
<a name="l04326"></a><a class="code" href="unioncvmx__mio__emm__dma__fifo__adr.html#aeafac8f968722a2576a13c62d376fa4b">04326</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__fifo__adr_1_1cvmx__mio__emm__dma__fifo__adr__s.html">cvmx_mio_emm_dma_fifo_adr_s</a>    <a class="code" href="unioncvmx__mio__emm__dma__fifo__adr.html#aeafac8f968722a2576a13c62d376fa4b">cnf75xx</a>;
<a name="l04327"></a>04327 };
<a name="l04328"></a><a class="code" href="cvmx-mio-defs_8h.html#af84fcc164da5a344d931b60eccf4f2c3">04328</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__dma__fifo__adr.html" title="cvmx_mio_emm_dma_fifo_adr">cvmx_mio_emm_dma_fifo_adr</a> <a class="code" href="unioncvmx__mio__emm__dma__fifo__adr.html" title="cvmx_mio_emm_dma_fifo_adr">cvmx_mio_emm_dma_fifo_adr_t</a>;
<a name="l04329"></a>04329 <span class="comment"></span>
<a name="l04330"></a>04330 <span class="comment">/**</span>
<a name="l04331"></a>04331 <span class="comment"> * cvmx_mio_emm_dma_fifo_cfg</span>
<a name="l04332"></a>04332 <span class="comment"> *</span>
<a name="l04333"></a>04333 <span class="comment"> * This register controls DMA FIFO Operations.</span>
<a name="l04334"></a>04334 <span class="comment"> *</span>
<a name="l04335"></a>04335 <span class="comment"> */</span>
<a name="l04336"></a><a class="code" href="unioncvmx__mio__emm__dma__fifo__cfg.html">04336</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__dma__fifo__cfg.html" title="cvmx_mio_emm_dma_fifo_cfg">cvmx_mio_emm_dma_fifo_cfg</a> {
<a name="l04337"></a><a class="code" href="unioncvmx__mio__emm__dma__fifo__cfg.html#af3b9901db7c4d24093b5512008a2894c">04337</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__dma__fifo__cfg.html#af3b9901db7c4d24093b5512008a2894c">u64</a>;
<a name="l04338"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html">04338</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html">cvmx_mio_emm_dma_fifo_cfg_s</a> {
<a name="l04339"></a>04339 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04340"></a>04340 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html#aa643c2c605e7ddbf6faf12eb5563a1d8">reserved_17_63</a>               : 47;
<a name="l04341"></a>04341     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html#ab143021987d3042d3507ef80573c0eb2">clr</a>                          : 1;  <span class="comment">/**&lt; DMA FIFO Clear. When set erases all commands in the DMA FIFO. Must be zero for normal operation. */</span>
<a name="l04342"></a>04342     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html#af48d0d2e7241a2365477f5970fb34c31">reserved_13_15</a>               : 3;
<a name="l04343"></a>04343     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html#a56e0538ca976989cd917a0de62f5bbea">int_lvl</a>                      : 5;  <span class="comment">/**&lt; Interrupt threshold indicating the number of entries remaining in the</span>
<a name="l04344"></a>04344 <span class="comment">                                                         DMA FIFO.  An interrupt occurs if the FIFO is read at the level specified.</span>
<a name="l04345"></a>04345 <span class="comment">                                                         A value of 0 disables the interrupt.  A value of 17 or greater will cause an</span>
<a name="l04346"></a>04346 <span class="comment">                                                         interrupt only if the FIFO is overflowed.</span>
<a name="l04347"></a>04347 <span class="comment">                                                         See MIO_EMM_DMA_INT[FIFO]. */</span>
<a name="l04348"></a>04348     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html#a22c3baaf240c5d2e4ba9becc1c3bcd1a">reserved_5_7</a>                 : 3;
<a name="l04349"></a>04349     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html#aad8ad78bb09dad9ab6bbe140887da0bf">count</a>                        : 5;  <span class="comment">/**&lt; Number of entries in the DMA FIFO. This count is incremented by writes to the</span>
<a name="l04350"></a>04350 <span class="comment">                                                         MIO_EMM_DMA_FIFO_CMD register and decremented each time the internal DMA engine completes</span>
<a name="l04351"></a>04351 <span class="comment">                                                         the previous command successfully.</span>
<a name="l04352"></a>04352 <span class="comment">                                                         Up to 16 entries can be placed in the FIFO. Entries written to a full FIFO will</span>
<a name="l04353"></a>04353 <span class="comment">                                                         potentially corrupt existing entries.  Care must be taken by software to insure</span>
<a name="l04354"></a>04354 <span class="comment">                                                         that this condition does not occur. */</span>
<a name="l04355"></a>04355 <span class="preprocessor">#else</span>
<a name="l04356"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html#aad8ad78bb09dad9ab6bbe140887da0bf">04356</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html#aad8ad78bb09dad9ab6bbe140887da0bf">count</a>                        : 5;
<a name="l04357"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html#a22c3baaf240c5d2e4ba9becc1c3bcd1a">04357</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html#a22c3baaf240c5d2e4ba9becc1c3bcd1a">reserved_5_7</a>                 : 3;
<a name="l04358"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html#a56e0538ca976989cd917a0de62f5bbea">04358</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html#a56e0538ca976989cd917a0de62f5bbea">int_lvl</a>                      : 5;
<a name="l04359"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html#af48d0d2e7241a2365477f5970fb34c31">04359</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html#af48d0d2e7241a2365477f5970fb34c31">reserved_13_15</a>               : 3;
<a name="l04360"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html#ab143021987d3042d3507ef80573c0eb2">04360</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html#ab143021987d3042d3507ef80573c0eb2">clr</a>                          : 1;
<a name="l04361"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html#aa643c2c605e7ddbf6faf12eb5563a1d8">04361</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html#aa643c2c605e7ddbf6faf12eb5563a1d8">reserved_17_63</a>               : 47;
<a name="l04362"></a>04362 <span class="preprocessor">#endif</span>
<a name="l04363"></a>04363 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__dma__fifo__cfg.html#a697f79638ba7743478607284a41c3f1f">s</a>;
<a name="l04364"></a><a class="code" href="unioncvmx__mio__emm__dma__fifo__cfg.html#acf8b9e6370f5218d4c27942b0783e2fb">04364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html">cvmx_mio_emm_dma_fifo_cfg_s</a>    <a class="code" href="unioncvmx__mio__emm__dma__fifo__cfg.html#acf8b9e6370f5218d4c27942b0783e2fb">cn73xx</a>;
<a name="l04365"></a><a class="code" href="unioncvmx__mio__emm__dma__fifo__cfg.html#a7e9c03e8d172798c2fa1e15ff960e053">04365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html">cvmx_mio_emm_dma_fifo_cfg_s</a>    <a class="code" href="unioncvmx__mio__emm__dma__fifo__cfg.html#a7e9c03e8d172798c2fa1e15ff960e053">cn78xx</a>;
<a name="l04366"></a><a class="code" href="unioncvmx__mio__emm__dma__fifo__cfg.html#a6a2c6b98ee7c3d4cc17080a21e596d4f">04366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html">cvmx_mio_emm_dma_fifo_cfg_s</a>    <a class="code" href="unioncvmx__mio__emm__dma__fifo__cfg.html#a6a2c6b98ee7c3d4cc17080a21e596d4f">cn78xxp1</a>;
<a name="l04367"></a><a class="code" href="unioncvmx__mio__emm__dma__fifo__cfg.html#a771ff75664aa7adff9e9d9e48a33791d">04367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__fifo__cfg_1_1cvmx__mio__emm__dma__fifo__cfg__s.html">cvmx_mio_emm_dma_fifo_cfg_s</a>    <a class="code" href="unioncvmx__mio__emm__dma__fifo__cfg.html#a771ff75664aa7adff9e9d9e48a33791d">cnf75xx</a>;
<a name="l04368"></a>04368 };
<a name="l04369"></a><a class="code" href="cvmx-mio-defs_8h.html#aeacaf580e4c8cd3369d35ddee51dd77b">04369</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__dma__fifo__cfg.html" title="cvmx_mio_emm_dma_fifo_cfg">cvmx_mio_emm_dma_fifo_cfg</a> <a class="code" href="unioncvmx__mio__emm__dma__fifo__cfg.html" title="cvmx_mio_emm_dma_fifo_cfg">cvmx_mio_emm_dma_fifo_cfg_t</a>;
<a name="l04370"></a>04370 <span class="comment"></span>
<a name="l04371"></a>04371 <span class="comment">/**</span>
<a name="l04372"></a>04372 <span class="comment"> * cvmx_mio_emm_dma_fifo_cmd</span>
<a name="l04373"></a>04373 <span class="comment"> *</span>
<a name="l04374"></a>04374 <span class="comment"> * This register specifies a command that is loaded into the eMMC internal DMA FIFO.  The FIFO is</span>
<a name="l04375"></a>04375 <span class="comment"> * used to queue up operations for the MIO_EMM_DMA_CFG/MIO_EMM_DMA_ADR when the DMA completes</span>
<a name="l04376"></a>04376 <span class="comment"> * successfully. Writes to this register store both the MIO_EMM_DMA_FIFO_CMD and the</span>
<a name="l04377"></a>04377 <span class="comment"> * MIO_EMM_DMA_FIFO_ADR contents into the FIFO and increment the MIO_EMM_DMA_FIFO_CFG[COUNT]</span>
<a name="l04378"></a>04378 <span class="comment"> * field.</span>
<a name="l04379"></a>04379 <span class="comment"> *</span>
<a name="l04380"></a>04380 <span class="comment"> * Note: This register has a similar format to the MIO_EMM_DMA_CFG register with the exception</span>
<a name="l04381"></a>04381 <span class="comment"> * that the EN and CLR fields are absent. These are supported in the MIO_EMM_DMA_FIFO_CFG.</span>
<a name="l04382"></a>04382 <span class="comment"> */</span>
<a name="l04383"></a><a class="code" href="unioncvmx__mio__emm__dma__fifo__cmd.html">04383</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__dma__fifo__cmd.html" title="cvmx_mio_emm_dma_fifo_cmd">cvmx_mio_emm_dma_fifo_cmd</a> {
<a name="l04384"></a><a class="code" href="unioncvmx__mio__emm__dma__fifo__cmd.html#a693862bffbe5b5af0456d55b3526ecfb">04384</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__dma__fifo__cmd.html#a693862bffbe5b5af0456d55b3526ecfb">u64</a>;
<a name="l04385"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html">04385</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html">cvmx_mio_emm_dma_fifo_cmd_s</a> {
<a name="l04386"></a>04386 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04387"></a>04387 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#acdd1ba22ee673f2387ce8b42cc34b0a1">reserved_63_63</a>               : 1;
<a name="l04388"></a>04388     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a61fe44e7017d4a0f5813d2229b2c179a">rw</a>                           : 1;  <span class="comment">/**&lt; DMA engine R/W bit: 0 = read, 1 = write. */</span>
<a name="l04389"></a>04389     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a0e63dea6b2979b1425c8088f61475bbb">reserved_61_61</a>               : 1;
<a name="l04390"></a>04390     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a16915ac49bd95a178f80ecee9bb185a0">intdis</a>                       : 1;  <span class="comment">/**&lt; DMA command interrupt disable.  When set, the DMA command being submitted will</span>
<a name="l04391"></a>04391 <span class="comment">                                                         not generate a MIO_EMM_DMA_INT[DONE] interrupt when it completes.  When cleared</span>
<a name="l04392"></a>04392 <span class="comment">                                                         the command will generate the interrupt.</span>
<a name="l04393"></a>04393 <span class="comment">                                                         For example, this field can be set for all the DMA commands submitted to the</span>
<a name="l04394"></a>04394 <span class="comment">                                                         DMA FIFO in the case of a write to the eMMC device because the MIO_EMM_INT[DONE]</span>
<a name="l04395"></a>04395 <span class="comment">                                                         interrupt would signify the end of the operation. It could be cleared on the last</span>
<a name="l04396"></a>04396 <span class="comment">                                                         DMA command being submitted to the DMA FIFO and the MIO_EMM_DMA_INT[DONE] would</span>
<a name="l04397"></a>04397 <span class="comment">                                                         occur when the read from the eMMC device was available in local memory. */</span>
<a name="l04398"></a>04398     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a77f712d4805131fa5a2fc51c3c212c94">swap32</a>                       : 1;  <span class="comment">/**&lt; DMA engine 32-bit swap. */</span>
<a name="l04399"></a>04399     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a916a96407519f66f041b743fd6e82315">swap16</a>                       : 1;  <span class="comment">/**&lt; DMA engine enable 16-bit swap. */</span>
<a name="l04400"></a>04400     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a6db3d9d64fd800702f7d4c9b7719a33e">swap8</a>                        : 1;  <span class="comment">/**&lt; DMA engine enable 8-bit swap. */</span>
<a name="l04401"></a>04401     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a545dc661a5828463cca386d57e6ef091">endian</a>                       : 1;  <span class="comment">/**&lt; DMA engine endian mode: 0 = big-endian, 1 = little-endian. */</span>
<a name="l04402"></a>04402     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#af5b98f8fc894588f4d98df33529babad">size</a>                         : 20; <span class="comment">/**&lt; DMA engine size. Specified in the number of 64-bit transfers (encoded in -1 notation). For</span>
<a name="l04403"></a>04403 <span class="comment">                                                         example, to transfer 512 bytes, SIZE = 64 - 1 = 63. */</span>
<a name="l04404"></a>04404     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#ad783a206180927733324448481f6b0bf">reserved_0_35</a>                : 36;
<a name="l04405"></a>04405 <span class="preprocessor">#else</span>
<a name="l04406"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#ad783a206180927733324448481f6b0bf">04406</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#ad783a206180927733324448481f6b0bf">reserved_0_35</a>                : 36;
<a name="l04407"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#af5b98f8fc894588f4d98df33529babad">04407</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#af5b98f8fc894588f4d98df33529babad">size</a>                         : 20;
<a name="l04408"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a545dc661a5828463cca386d57e6ef091">04408</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a545dc661a5828463cca386d57e6ef091">endian</a>                       : 1;
<a name="l04409"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a6db3d9d64fd800702f7d4c9b7719a33e">04409</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a6db3d9d64fd800702f7d4c9b7719a33e">swap8</a>                        : 1;
<a name="l04410"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a916a96407519f66f041b743fd6e82315">04410</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a916a96407519f66f041b743fd6e82315">swap16</a>                       : 1;
<a name="l04411"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a77f712d4805131fa5a2fc51c3c212c94">04411</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a77f712d4805131fa5a2fc51c3c212c94">swap32</a>                       : 1;
<a name="l04412"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a16915ac49bd95a178f80ecee9bb185a0">04412</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a16915ac49bd95a178f80ecee9bb185a0">intdis</a>                       : 1;
<a name="l04413"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a0e63dea6b2979b1425c8088f61475bbb">04413</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a0e63dea6b2979b1425c8088f61475bbb">reserved_61_61</a>               : 1;
<a name="l04414"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a61fe44e7017d4a0f5813d2229b2c179a">04414</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#a61fe44e7017d4a0f5813d2229b2c179a">rw</a>                           : 1;
<a name="l04415"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#acdd1ba22ee673f2387ce8b42cc34b0a1">04415</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html#acdd1ba22ee673f2387ce8b42cc34b0a1">reserved_63_63</a>               : 1;
<a name="l04416"></a>04416 <span class="preprocessor">#endif</span>
<a name="l04417"></a>04417 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__dma__fifo__cmd.html#aac4c1624f022328a11b8a2114a6a1308">s</a>;
<a name="l04418"></a><a class="code" href="unioncvmx__mio__emm__dma__fifo__cmd.html#aedcde84f693fbcff38dc7b5c0b2c128f">04418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html">cvmx_mio_emm_dma_fifo_cmd_s</a>    <a class="code" href="unioncvmx__mio__emm__dma__fifo__cmd.html#aedcde84f693fbcff38dc7b5c0b2c128f">cn73xx</a>;
<a name="l04419"></a><a class="code" href="unioncvmx__mio__emm__dma__fifo__cmd.html#ae8fecf1eafced144af2a268c3c8826a4">04419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html">cvmx_mio_emm_dma_fifo_cmd_s</a>    <a class="code" href="unioncvmx__mio__emm__dma__fifo__cmd.html#ae8fecf1eafced144af2a268c3c8826a4">cn78xx</a>;
<a name="l04420"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html">04420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html">cvmx_mio_emm_dma_fifo_cmd_cn78xxp1</a> {
<a name="l04421"></a>04421 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04422"></a>04422 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#a51f4aa688d0faf8e25f55b28aabafbe9">reserved_63_63</a>               : 1;
<a name="l04423"></a>04423     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#af2a36fc9bee276a140172ec396e6e137">rw</a>                           : 1;  <span class="comment">/**&lt; DMA engine R/W bit: 0 = read, 1 = write. */</span>
<a name="l04424"></a>04424     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#a9c38daa0b8f2feb88e35a34b0f4d3e5a">reserved_60_61</a>               : 2;
<a name="l04425"></a>04425     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#aeac0342d14f048a18c6f6f223c486128">swap32</a>                       : 1;  <span class="comment">/**&lt; DMA engine 32-bit swap. */</span>
<a name="l04426"></a>04426     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#a2fb21fa5a00685f125be00e96d06661f">swap16</a>                       : 1;  <span class="comment">/**&lt; DMA engine enable 16-bit swap. */</span>
<a name="l04427"></a>04427     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#af468588a7356110a0095bc7f2dd421db">swap8</a>                        : 1;  <span class="comment">/**&lt; DMA engine enable 8-bit swap. */</span>
<a name="l04428"></a>04428     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#a72196323bae251dfc31f40d77bf84e11">endian</a>                       : 1;  <span class="comment">/**&lt; DMA engine endian mode: 0 = big-endian, 1 = little-endian. */</span>
<a name="l04429"></a>04429     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#a31a6c008d4f040784ab7aa2ab68621cc">size</a>                         : 20; <span class="comment">/**&lt; DMA engine size. Specified in the number of 64-bit transfers (encoded in -1 notation). For</span>
<a name="l04430"></a>04430 <span class="comment">                                                         example, to transfer 512 bytes, SIZE = 64 - 1 = 63. */</span>
<a name="l04431"></a>04431     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#abe8dc5d36b5fbdc51302d674afef54bc">reserved_0_35</a>                : 36;
<a name="l04432"></a>04432 <span class="preprocessor">#else</span>
<a name="l04433"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#abe8dc5d36b5fbdc51302d674afef54bc">04433</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#abe8dc5d36b5fbdc51302d674afef54bc">reserved_0_35</a>                : 36;
<a name="l04434"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#a31a6c008d4f040784ab7aa2ab68621cc">04434</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#a31a6c008d4f040784ab7aa2ab68621cc">size</a>                         : 20;
<a name="l04435"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#a72196323bae251dfc31f40d77bf84e11">04435</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#a72196323bae251dfc31f40d77bf84e11">endian</a>                       : 1;
<a name="l04436"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#af468588a7356110a0095bc7f2dd421db">04436</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#af468588a7356110a0095bc7f2dd421db">swap8</a>                        : 1;
<a name="l04437"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#a2fb21fa5a00685f125be00e96d06661f">04437</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#a2fb21fa5a00685f125be00e96d06661f">swap16</a>                       : 1;
<a name="l04438"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#aeac0342d14f048a18c6f6f223c486128">04438</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#aeac0342d14f048a18c6f6f223c486128">swap32</a>                       : 1;
<a name="l04439"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#a9c38daa0b8f2feb88e35a34b0f4d3e5a">04439</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#a9c38daa0b8f2feb88e35a34b0f4d3e5a">reserved_60_61</a>               : 2;
<a name="l04440"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#af2a36fc9bee276a140172ec396e6e137">04440</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#af2a36fc9bee276a140172ec396e6e137">rw</a>                           : 1;
<a name="l04441"></a><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#a51f4aa688d0faf8e25f55b28aabafbe9">04441</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__cn78xxp1.html#a51f4aa688d0faf8e25f55b28aabafbe9">reserved_63_63</a>               : 1;
<a name="l04442"></a>04442 <span class="preprocessor">#endif</span>
<a name="l04443"></a>04443 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__dma__fifo__cmd.html#a5cd34ece61585aeaa97291d9a9e0f806">cn78xxp1</a>;
<a name="l04444"></a><a class="code" href="unioncvmx__mio__emm__dma__fifo__cmd.html#af5d71be6ef7b2060c907870bd63a98aa">04444</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__fifo__cmd_1_1cvmx__mio__emm__dma__fifo__cmd__s.html">cvmx_mio_emm_dma_fifo_cmd_s</a>    <a class="code" href="unioncvmx__mio__emm__dma__fifo__cmd.html#af5d71be6ef7b2060c907870bd63a98aa">cnf75xx</a>;
<a name="l04445"></a>04445 };
<a name="l04446"></a><a class="code" href="cvmx-mio-defs_8h.html#a1803700c86dd9556d1b657e8e4780bfd">04446</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__dma__fifo__cmd.html" title="cvmx_mio_emm_dma_fifo_cmd">cvmx_mio_emm_dma_fifo_cmd</a> <a class="code" href="unioncvmx__mio__emm__dma__fifo__cmd.html" title="cvmx_mio_emm_dma_fifo_cmd">cvmx_mio_emm_dma_fifo_cmd_t</a>;
<a name="l04447"></a>04447 <span class="comment"></span>
<a name="l04448"></a>04448 <span class="comment">/**</span>
<a name="l04449"></a>04449 <span class="comment"> * cvmx_mio_emm_dma_int</span>
<a name="l04450"></a>04450 <span class="comment"> *</span>
<a name="l04451"></a>04451 <span class="comment"> * Sixty-four-bit operations must be used to access this register.</span>
<a name="l04452"></a>04452 <span class="comment"> *</span>
<a name="l04453"></a>04453 <span class="comment"> */</span>
<a name="l04454"></a><a class="code" href="unioncvmx__mio__emm__dma__int.html">04454</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__dma__int.html" title="cvmx_mio_emm_dma_int">cvmx_mio_emm_dma_int</a> {
<a name="l04455"></a><a class="code" href="unioncvmx__mio__emm__dma__int.html#ab794d086f093270773d5ff05b8ba3919">04455</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__dma__int.html#ab794d086f093270773d5ff05b8ba3919">u64</a>;
<a name="l04456"></a><a class="code" href="structcvmx__mio__emm__dma__int_1_1cvmx__mio__emm__dma__int__s.html">04456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__int_1_1cvmx__mio__emm__dma__int__s.html">cvmx_mio_emm_dma_int_s</a> {
<a name="l04457"></a>04457 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04458"></a>04458 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma__int_1_1cvmx__mio__emm__dma__int__s.html#a71b39bf58b307bfd8c26455123f78700">reserved_2_63</a>                : 62;
<a name="l04459"></a>04459     uint64_t <a class="code" href="structcvmx__mio__emm__dma__int_1_1cvmx__mio__emm__dma__int__s.html#ab3ebfec3fe5af410ff346ea9a61d1ba2">fifo</a>                         : 1;  <span class="comment">/**&lt; Internal DMA FIFO has dropped to level specified by MIO_EMM_DMA_FIFO_CFG[INT_LVL]. Throws</span>
<a name="l04460"></a>04460 <span class="comment">                                                         MIO_EMM_INTSN_E::MIO_EMM_DMA_FIFO. */</span>
<a name="l04461"></a>04461     uint64_t <a class="code" href="structcvmx__mio__emm__dma__int_1_1cvmx__mio__emm__dma__int__s.html#a5bf158a623a365f91037169c24f51f7e">done</a>                         : 1;  <span class="comment">/**&lt; Internal DMA engine request completion interrupt. Throws</span>
<a name="l04462"></a>04462 <span class="comment">                                                         MIO_EMM_INTSN_E::MIO_EMM_DMA_DONE. */</span>
<a name="l04463"></a>04463 <span class="preprocessor">#else</span>
<a name="l04464"></a><a class="code" href="structcvmx__mio__emm__dma__int_1_1cvmx__mio__emm__dma__int__s.html#a5bf158a623a365f91037169c24f51f7e">04464</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma__int_1_1cvmx__mio__emm__dma__int__s.html#a5bf158a623a365f91037169c24f51f7e">done</a>                         : 1;
<a name="l04465"></a><a class="code" href="structcvmx__mio__emm__dma__int_1_1cvmx__mio__emm__dma__int__s.html#ab3ebfec3fe5af410ff346ea9a61d1ba2">04465</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__int_1_1cvmx__mio__emm__dma__int__s.html#ab3ebfec3fe5af410ff346ea9a61d1ba2">fifo</a>                         : 1;
<a name="l04466"></a><a class="code" href="structcvmx__mio__emm__dma__int_1_1cvmx__mio__emm__dma__int__s.html#a71b39bf58b307bfd8c26455123f78700">04466</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__int_1_1cvmx__mio__emm__dma__int__s.html#a71b39bf58b307bfd8c26455123f78700">reserved_2_63</a>                : 62;
<a name="l04467"></a>04467 <span class="preprocessor">#endif</span>
<a name="l04468"></a>04468 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__dma__int.html#a2aece41a148b90c6d7791497ed03fe8a">s</a>;
<a name="l04469"></a><a class="code" href="unioncvmx__mio__emm__dma__int.html#ade52deaefcc89e3a482eef9105bdbe89">04469</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__int_1_1cvmx__mio__emm__dma__int__s.html">cvmx_mio_emm_dma_int_s</a>         <a class="code" href="unioncvmx__mio__emm__dma__int.html#ade52deaefcc89e3a482eef9105bdbe89">cn73xx</a>;
<a name="l04470"></a><a class="code" href="unioncvmx__mio__emm__dma__int.html#ac2c4b9fe679c5f8aaa3b76fef28c2c81">04470</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__int_1_1cvmx__mio__emm__dma__int__s.html">cvmx_mio_emm_dma_int_s</a>         <a class="code" href="unioncvmx__mio__emm__dma__int.html#ac2c4b9fe679c5f8aaa3b76fef28c2c81">cn78xx</a>;
<a name="l04471"></a><a class="code" href="unioncvmx__mio__emm__dma__int.html#aaf370d3c608f060483954a76849ea583">04471</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__int_1_1cvmx__mio__emm__dma__int__s.html">cvmx_mio_emm_dma_int_s</a>         <a class="code" href="unioncvmx__mio__emm__dma__int.html#aaf370d3c608f060483954a76849ea583">cn78xxp1</a>;
<a name="l04472"></a><a class="code" href="unioncvmx__mio__emm__dma__int.html#a65ccfa52e7bf72cd2ca35816f5418b1d">04472</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__int_1_1cvmx__mio__emm__dma__int__s.html">cvmx_mio_emm_dma_int_s</a>         <a class="code" href="unioncvmx__mio__emm__dma__int.html#a65ccfa52e7bf72cd2ca35816f5418b1d">cnf75xx</a>;
<a name="l04473"></a>04473 };
<a name="l04474"></a><a class="code" href="cvmx-mio-defs_8h.html#aafc16d630bc31066ceff62031da0db80">04474</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__dma__int.html" title="cvmx_mio_emm_dma_int">cvmx_mio_emm_dma_int</a> <a class="code" href="unioncvmx__mio__emm__dma__int.html" title="cvmx_mio_emm_dma_int">cvmx_mio_emm_dma_int_t</a>;
<a name="l04475"></a>04475 <span class="comment"></span>
<a name="l04476"></a>04476 <span class="comment">/**</span>
<a name="l04477"></a>04477 <span class="comment"> * cvmx_mio_emm_dma_int_w1s</span>
<a name="l04478"></a>04478 <span class="comment"> */</span>
<a name="l04479"></a><a class="code" href="unioncvmx__mio__emm__dma__int__w1s.html">04479</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__dma__int__w1s.html" title="cvmx_mio_emm_dma_int_w1s">cvmx_mio_emm_dma_int_w1s</a> {
<a name="l04480"></a><a class="code" href="unioncvmx__mio__emm__dma__int__w1s.html#a259c47ade0ac4697393796d8e2047ae2">04480</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__dma__int__w1s.html#a259c47ade0ac4697393796d8e2047ae2">u64</a>;
<a name="l04481"></a><a class="code" href="structcvmx__mio__emm__dma__int__w1s_1_1cvmx__mio__emm__dma__int__w1s__s.html">04481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__int__w1s_1_1cvmx__mio__emm__dma__int__w1s__s.html">cvmx_mio_emm_dma_int_w1s_s</a> {
<a name="l04482"></a>04482 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04483"></a>04483 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma__int__w1s_1_1cvmx__mio__emm__dma__int__w1s__s.html#ab8b7b5be7389219ad2d6557749513c49">reserved_2_63</a>                : 62;
<a name="l04484"></a>04484     uint64_t <a class="code" href="structcvmx__mio__emm__dma__int__w1s_1_1cvmx__mio__emm__dma__int__w1s__s.html#ab276418977de7302af7a5796c9385800">fifo</a>                         : 1;  <span class="comment">/**&lt; Internal DMA FIFO has dropped to level specified by MIO_EMM_DMA_FIFO_CFG[INT_LVL]. Throws</span>
<a name="l04485"></a>04485 <span class="comment">                                                         MIO_EMM_INTSN_E::MIO_EMM_DMA_FIFO. */</span>
<a name="l04486"></a>04486     uint64_t <a class="code" href="structcvmx__mio__emm__dma__int__w1s_1_1cvmx__mio__emm__dma__int__w1s__s.html#ab041f48cc794cbc011d6e7f10159ed57">done</a>                         : 1;  <span class="comment">/**&lt; Internal DMA engine request completion interrupt. Throws</span>
<a name="l04487"></a>04487 <span class="comment">                                                         MIO_EMM_INTSN_E::MIO_EMM_DMA_DONE. */</span>
<a name="l04488"></a>04488 <span class="preprocessor">#else</span>
<a name="l04489"></a><a class="code" href="structcvmx__mio__emm__dma__int__w1s_1_1cvmx__mio__emm__dma__int__w1s__s.html#ab041f48cc794cbc011d6e7f10159ed57">04489</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__dma__int__w1s_1_1cvmx__mio__emm__dma__int__w1s__s.html#ab041f48cc794cbc011d6e7f10159ed57">done</a>                         : 1;
<a name="l04490"></a><a class="code" href="structcvmx__mio__emm__dma__int__w1s_1_1cvmx__mio__emm__dma__int__w1s__s.html#ab276418977de7302af7a5796c9385800">04490</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__int__w1s_1_1cvmx__mio__emm__dma__int__w1s__s.html#ab276418977de7302af7a5796c9385800">fifo</a>                         : 1;
<a name="l04491"></a><a class="code" href="structcvmx__mio__emm__dma__int__w1s_1_1cvmx__mio__emm__dma__int__w1s__s.html#ab8b7b5be7389219ad2d6557749513c49">04491</a>     uint64_t <a class="code" href="structcvmx__mio__emm__dma__int__w1s_1_1cvmx__mio__emm__dma__int__w1s__s.html#ab8b7b5be7389219ad2d6557749513c49">reserved_2_63</a>                : 62;
<a name="l04492"></a>04492 <span class="preprocessor">#endif</span>
<a name="l04493"></a>04493 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__dma__int__w1s.html#a33b641b5c00633b61149afb047893cbf">s</a>;
<a name="l04494"></a><a class="code" href="unioncvmx__mio__emm__dma__int__w1s.html#a03c2deb8ebea5777d1c360c056bd1ac1">04494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__int__w1s_1_1cvmx__mio__emm__dma__int__w1s__s.html">cvmx_mio_emm_dma_int_w1s_s</a>     <a class="code" href="unioncvmx__mio__emm__dma__int__w1s.html#a03c2deb8ebea5777d1c360c056bd1ac1">cn73xx</a>;
<a name="l04495"></a><a class="code" href="unioncvmx__mio__emm__dma__int__w1s.html#afc46a1d835179bbbd081e8166a15c191">04495</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__int__w1s_1_1cvmx__mio__emm__dma__int__w1s__s.html">cvmx_mio_emm_dma_int_w1s_s</a>     <a class="code" href="unioncvmx__mio__emm__dma__int__w1s.html#afc46a1d835179bbbd081e8166a15c191">cn78xx</a>;
<a name="l04496"></a><a class="code" href="unioncvmx__mio__emm__dma__int__w1s.html#a635508b40d52ee4ca64d579942aeadca">04496</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__int__w1s_1_1cvmx__mio__emm__dma__int__w1s__s.html">cvmx_mio_emm_dma_int_w1s_s</a>     <a class="code" href="unioncvmx__mio__emm__dma__int__w1s.html#a635508b40d52ee4ca64d579942aeadca">cn78xxp1</a>;
<a name="l04497"></a><a class="code" href="unioncvmx__mio__emm__dma__int__w1s.html#ae137e1751af18c0a432f33cad8f0421d">04497</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__dma__int__w1s_1_1cvmx__mio__emm__dma__int__w1s__s.html">cvmx_mio_emm_dma_int_w1s_s</a>     <a class="code" href="unioncvmx__mio__emm__dma__int__w1s.html#ae137e1751af18c0a432f33cad8f0421d">cnf75xx</a>;
<a name="l04498"></a>04498 };
<a name="l04499"></a><a class="code" href="cvmx-mio-defs_8h.html#a0d7153e75ef61ae4193ed949a175722d">04499</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__dma__int__w1s.html" title="cvmx_mio_emm_dma_int_w1s">cvmx_mio_emm_dma_int_w1s</a> <a class="code" href="unioncvmx__mio__emm__dma__int__w1s.html" title="cvmx_mio_emm_dma_int_w1s">cvmx_mio_emm_dma_int_w1s_t</a>;
<a name="l04500"></a>04500 <span class="comment"></span>
<a name="l04501"></a>04501 <span class="comment">/**</span>
<a name="l04502"></a>04502 <span class="comment"> * cvmx_mio_emm_int</span>
<a name="l04503"></a>04503 <span class="comment"> *</span>
<a name="l04504"></a>04504 <span class="comment"> * MIO_EMM_INT = MIO EMMC Interrupt Register</span>
<a name="l04505"></a>04505 <span class="comment"> *</span>
<a name="l04506"></a>04506 <span class="comment"> */</span>
<a name="l04507"></a><a class="code" href="unioncvmx__mio__emm__int.html">04507</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__int.html" title="cvmx_mio_emm_int">cvmx_mio_emm_int</a> {
<a name="l04508"></a><a class="code" href="unioncvmx__mio__emm__int.html#a14c9b27456769a53c405929be10d8790">04508</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__int.html#a14c9b27456769a53c405929be10d8790">u64</a>;
<a name="l04509"></a><a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html">04509</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html">cvmx_mio_emm_int_s</a> {
<a name="l04510"></a>04510 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04511"></a>04511 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#ac1d355af228f0c8bf8a8a48a0c75cc2c">reserved_7_63</a>                : 57;
<a name="l04512"></a>04512     uint64_t <a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#aa22e2d7a506578f10df44b16aca9a6c8">switch_err</a>                   : 1;  <span class="comment">/**&lt; Switch operation encountered an error. Throws MIO_EMM_INTSN_E::MIO_EMM_INT_SWITCH_ERR. */</span>
<a name="l04513"></a>04513     uint64_t <a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#a37751a37ebe7f30af9b21e19f27e3dfb">switch_done</a>                  : 1;  <span class="comment">/**&lt; Switch operation completed successfully. Throws MIO_EMM_INTSN_E::MIO_EMM_INT_SWITCH_DONE. */</span>
<a name="l04514"></a>04514     uint64_t <a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#aeab934717f082ec05242b3b142f57e1e">dma_err</a>                      : 1;  <span class="comment">/**&lt; External DMA transfer encountered an error. See MIO_EMM_RSP_STS. Throws</span>
<a name="l04515"></a>04515 <span class="comment">                                                         MIO_EMM_INTSN_E::MIO_EMM_INT_DMA_ERR. */</span>
<a name="l04516"></a>04516     uint64_t <a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#a3504a60a4f0bfcd054a7f7537c3dd6c7">cmd_err</a>                      : 1;  <span class="comment">/**&lt; Operation specified by MIO_EMM_CMD encountered an error. See MIO_EMM_RSP_STS. Throws</span>
<a name="l04517"></a>04517 <span class="comment">                                                         MIO_EMM_INTSN_E::MIO_EMM_INT_CMD_ERR. */</span>
<a name="l04518"></a>04518     uint64_t <a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#abeb4817931f385b7f93343510b68aa35">dma_done</a>                     : 1;  <span class="comment">/**&lt; External DMA transfer specified by MIO_EMM_DMA completed successfully. Throws</span>
<a name="l04519"></a>04519 <span class="comment">                                                         MIO_EMM_INTSN_E::MIO_EMM_INT_DMA_DONE. */</span>
<a name="l04520"></a>04520     uint64_t <a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#a881a6950bd9743424cd41418695e4202">cmd_done</a>                     : 1;  <span class="comment">/**&lt; Operation specified by MIO_EMM_CMD completed successfully. Throws</span>
<a name="l04521"></a>04521 <span class="comment">                                                         MIO_EMM_INTSN_E::MIO_EMM_INT_CMD_DONE. */</span>
<a name="l04522"></a>04522     uint64_t <a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#ad43938797fd9411ab3a448210ce8afff">buf_done</a>                     : 1;  <span class="comment">/**&lt; The next 512B block transfer of a multiblock transfer has completed. Throws</span>
<a name="l04523"></a>04523 <span class="comment">                                                         MIO_EMM_INTSN_E::MIO_EMM_INT_BUF_DONE. */</span>
<a name="l04524"></a>04524 <span class="preprocessor">#else</span>
<a name="l04525"></a><a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#ad43938797fd9411ab3a448210ce8afff">04525</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#ad43938797fd9411ab3a448210ce8afff">buf_done</a>                     : 1;
<a name="l04526"></a><a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#a881a6950bd9743424cd41418695e4202">04526</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#a881a6950bd9743424cd41418695e4202">cmd_done</a>                     : 1;
<a name="l04527"></a><a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#abeb4817931f385b7f93343510b68aa35">04527</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#abeb4817931f385b7f93343510b68aa35">dma_done</a>                     : 1;
<a name="l04528"></a><a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#a3504a60a4f0bfcd054a7f7537c3dd6c7">04528</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#a3504a60a4f0bfcd054a7f7537c3dd6c7">cmd_err</a>                      : 1;
<a name="l04529"></a><a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#aeab934717f082ec05242b3b142f57e1e">04529</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#aeab934717f082ec05242b3b142f57e1e">dma_err</a>                      : 1;
<a name="l04530"></a><a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#a37751a37ebe7f30af9b21e19f27e3dfb">04530</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#a37751a37ebe7f30af9b21e19f27e3dfb">switch_done</a>                  : 1;
<a name="l04531"></a><a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#aa22e2d7a506578f10df44b16aca9a6c8">04531</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#aa22e2d7a506578f10df44b16aca9a6c8">switch_err</a>                   : 1;
<a name="l04532"></a><a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#ac1d355af228f0c8bf8a8a48a0c75cc2c">04532</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html#ac1d355af228f0c8bf8a8a48a0c75cc2c">reserved_7_63</a>                : 57;
<a name="l04533"></a>04533 <span class="preprocessor">#endif</span>
<a name="l04534"></a>04534 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__int.html#aafa639a62bbd449ce7869b3576bd8b8f">s</a>;
<a name="l04535"></a><a class="code" href="unioncvmx__mio__emm__int.html#a0619d9b1f78f514ca56244daf6e618d8">04535</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html">cvmx_mio_emm_int_s</a>             <a class="code" href="unioncvmx__mio__emm__int.html#a0619d9b1f78f514ca56244daf6e618d8">cn61xx</a>;
<a name="l04536"></a><a class="code" href="unioncvmx__mio__emm__int.html#af50fd92fdb1de4e7055a29e4c90cefe4">04536</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html">cvmx_mio_emm_int_s</a>             <a class="code" href="unioncvmx__mio__emm__int.html#af50fd92fdb1de4e7055a29e4c90cefe4">cn70xx</a>;
<a name="l04537"></a><a class="code" href="unioncvmx__mio__emm__int.html#a9a1bf197ee63c8778af76fa12845d5a3">04537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html">cvmx_mio_emm_int_s</a>             <a class="code" href="unioncvmx__mio__emm__int.html#a9a1bf197ee63c8778af76fa12845d5a3">cn70xxp1</a>;
<a name="l04538"></a><a class="code" href="unioncvmx__mio__emm__int.html#a49332e1fcc1d33ca9c75d041bea55703">04538</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html">cvmx_mio_emm_int_s</a>             <a class="code" href="unioncvmx__mio__emm__int.html#a49332e1fcc1d33ca9c75d041bea55703">cn73xx</a>;
<a name="l04539"></a><a class="code" href="unioncvmx__mio__emm__int.html#a51267f072f70f1888d2d23ffcb308348">04539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html">cvmx_mio_emm_int_s</a>             <a class="code" href="unioncvmx__mio__emm__int.html#a51267f072f70f1888d2d23ffcb308348">cn78xx</a>;
<a name="l04540"></a><a class="code" href="unioncvmx__mio__emm__int.html#a00d8a462c1a8cb1198f7d7a727bdefc2">04540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html">cvmx_mio_emm_int_s</a>             <a class="code" href="unioncvmx__mio__emm__int.html#a00d8a462c1a8cb1198f7d7a727bdefc2">cn78xxp1</a>;
<a name="l04541"></a><a class="code" href="unioncvmx__mio__emm__int.html#a470bc2e641e372fa45da80f91fe23db3">04541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html">cvmx_mio_emm_int_s</a>             <a class="code" href="unioncvmx__mio__emm__int.html#a470bc2e641e372fa45da80f91fe23db3">cnf71xx</a>;
<a name="l04542"></a><a class="code" href="unioncvmx__mio__emm__int.html#a37951c539ce941f1048cdc96951f35f1">04542</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__int_1_1cvmx__mio__emm__int__s.html">cvmx_mio_emm_int_s</a>             <a class="code" href="unioncvmx__mio__emm__int.html#a37951c539ce941f1048cdc96951f35f1">cnf75xx</a>;
<a name="l04543"></a>04543 };
<a name="l04544"></a><a class="code" href="cvmx-mio-defs_8h.html#af12d6c0dbf50b203bea402ff71b912ba">04544</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__int.html" title="cvmx_mio_emm_int">cvmx_mio_emm_int</a> <a class="code" href="unioncvmx__mio__emm__int.html" title="cvmx_mio_emm_int">cvmx_mio_emm_int_t</a>;
<a name="l04545"></a>04545 <span class="comment"></span>
<a name="l04546"></a>04546 <span class="comment">/**</span>
<a name="l04547"></a>04547 <span class="comment"> * cvmx_mio_emm_int_en</span>
<a name="l04548"></a>04548 <span class="comment"> *</span>
<a name="l04549"></a>04549 <span class="comment"> * MIO_EMM_INT_EN = MIO EMMC Interrupt enable Register</span>
<a name="l04550"></a>04550 <span class="comment"> *</span>
<a name="l04551"></a>04551 <span class="comment"> */</span>
<a name="l04552"></a><a class="code" href="unioncvmx__mio__emm__int__en.html">04552</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__int__en.html" title="cvmx_mio_emm_int_en">cvmx_mio_emm_int_en</a> {
<a name="l04553"></a><a class="code" href="unioncvmx__mio__emm__int__en.html#a7fd51df6a7315e62e7193ea15e3b2590">04553</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__int__en.html#a7fd51df6a7315e62e7193ea15e3b2590">u64</a>;
<a name="l04554"></a><a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html">04554</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html">cvmx_mio_emm_int_en_s</a> {
<a name="l04555"></a>04555 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04556"></a>04556 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#ab237a7b8f6bb42e97f8533f14c53bc1c">reserved_7_63</a>                : 57;
<a name="l04557"></a>04557     uint64_t <a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#ad67d541302e3c5bd6735a0cf17d7ed32">switch_err</a>                   : 1;  <span class="comment">/**&lt; Switch operation encountered an error. */</span>
<a name="l04558"></a>04558     uint64_t <a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#a6703c6691fc2fc14b948b16f414da0cc">switch_done</a>                  : 1;  <span class="comment">/**&lt; Switch operation completed. */</span>
<a name="l04559"></a>04559     uint64_t <a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#ab1cec4a22290634bde7134e1749af003">dma_err</a>                      : 1;  <span class="comment">/**&lt; DMA transfer encountered an error.   See MIO_EMM_RSP_STS. */</span>
<a name="l04560"></a>04560     uint64_t <a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#a9ba105b7045de87e22f0ce4c4e649139">cmd_err</a>                      : 1;  <span class="comment">/**&lt; Operation specified by MIO_EMM_CMD encountered an error.  See</span>
<a name="l04561"></a>04561 <span class="comment">                                                         MIO_EMM_RSP_STS. */</span>
<a name="l04562"></a>04562     uint64_t <a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#aa2537e8a1881ee802a76f08ee318fa21">dma_done</a>                     : 1;  <span class="comment">/**&lt; DMA transfer completed */</span>
<a name="l04563"></a>04563     uint64_t <a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#aed1eaac89528defd8c5310cde9759318">cmd_done</a>                     : 1;  <span class="comment">/**&lt; Operation specified by MIO_EMM_CMD completed */</span>
<a name="l04564"></a>04564     uint64_t <a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#a68b60de7519141ed9bef2873c828c830">buf_done</a>                     : 1;  <span class="comment">/**&lt; The next 512B block transfer of a multi-block transfer has</span>
<a name="l04565"></a>04565 <span class="comment">                                                         completed. */</span>
<a name="l04566"></a>04566 <span class="preprocessor">#else</span>
<a name="l04567"></a><a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#a68b60de7519141ed9bef2873c828c830">04567</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#a68b60de7519141ed9bef2873c828c830">buf_done</a>                     : 1;
<a name="l04568"></a><a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#aed1eaac89528defd8c5310cde9759318">04568</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#aed1eaac89528defd8c5310cde9759318">cmd_done</a>                     : 1;
<a name="l04569"></a><a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#aa2537e8a1881ee802a76f08ee318fa21">04569</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#aa2537e8a1881ee802a76f08ee318fa21">dma_done</a>                     : 1;
<a name="l04570"></a><a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#a9ba105b7045de87e22f0ce4c4e649139">04570</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#a9ba105b7045de87e22f0ce4c4e649139">cmd_err</a>                      : 1;
<a name="l04571"></a><a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#ab1cec4a22290634bde7134e1749af003">04571</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#ab1cec4a22290634bde7134e1749af003">dma_err</a>                      : 1;
<a name="l04572"></a><a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#a6703c6691fc2fc14b948b16f414da0cc">04572</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#a6703c6691fc2fc14b948b16f414da0cc">switch_done</a>                  : 1;
<a name="l04573"></a><a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#ad67d541302e3c5bd6735a0cf17d7ed32">04573</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#ad67d541302e3c5bd6735a0cf17d7ed32">switch_err</a>                   : 1;
<a name="l04574"></a><a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#ab237a7b8f6bb42e97f8533f14c53bc1c">04574</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html#ab237a7b8f6bb42e97f8533f14c53bc1c">reserved_7_63</a>                : 57;
<a name="l04575"></a>04575 <span class="preprocessor">#endif</span>
<a name="l04576"></a>04576 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__int__en.html#ac9a9909caaa1e8236c3f30c20b1b7b6b">s</a>;
<a name="l04577"></a><a class="code" href="unioncvmx__mio__emm__int__en.html#a9ccdc898c3ed5dc5eebb65ef29de8f6b">04577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html">cvmx_mio_emm_int_en_s</a>          <a class="code" href="unioncvmx__mio__emm__int__en.html#a9ccdc898c3ed5dc5eebb65ef29de8f6b">cn61xx</a>;
<a name="l04578"></a><a class="code" href="unioncvmx__mio__emm__int__en.html#a5fc41d2fb0c4dbd1f6def27852114cda">04578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html">cvmx_mio_emm_int_en_s</a>          <a class="code" href="unioncvmx__mio__emm__int__en.html#a5fc41d2fb0c4dbd1f6def27852114cda">cn70xx</a>;
<a name="l04579"></a><a class="code" href="unioncvmx__mio__emm__int__en.html#a0da5848ff1fc828731f82a6e9fe2f06d">04579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html">cvmx_mio_emm_int_en_s</a>          <a class="code" href="unioncvmx__mio__emm__int__en.html#a0da5848ff1fc828731f82a6e9fe2f06d">cn70xxp1</a>;
<a name="l04580"></a><a class="code" href="unioncvmx__mio__emm__int__en.html#a898742803ccb4991e28720e6da855c5b">04580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__int__en_1_1cvmx__mio__emm__int__en__s.html">cvmx_mio_emm_int_en_s</a>          <a class="code" href="unioncvmx__mio__emm__int__en.html#a898742803ccb4991e28720e6da855c5b">cnf71xx</a>;
<a name="l04581"></a>04581 };
<a name="l04582"></a><a class="code" href="cvmx-mio-defs_8h.html#a4dbc3fa461e9cd69860a03c229bc851e">04582</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__int__en.html" title="cvmx_mio_emm_int_en">cvmx_mio_emm_int_en</a> <a class="code" href="unioncvmx__mio__emm__int__en.html" title="cvmx_mio_emm_int_en">cvmx_mio_emm_int_en_t</a>;
<a name="l04583"></a>04583 <span class="comment"></span>
<a name="l04584"></a>04584 <span class="comment">/**</span>
<a name="l04585"></a>04585 <span class="comment"> * cvmx_mio_emm_int_w1s</span>
<a name="l04586"></a>04586 <span class="comment"> */</span>
<a name="l04587"></a><a class="code" href="unioncvmx__mio__emm__int__w1s.html">04587</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__int__w1s.html" title="cvmx_mio_emm_int_w1s">cvmx_mio_emm_int_w1s</a> {
<a name="l04588"></a><a class="code" href="unioncvmx__mio__emm__int__w1s.html#a378a559b78ee7643fc51c447c31c447a">04588</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__int__w1s.html#a378a559b78ee7643fc51c447c31c447a">u64</a>;
<a name="l04589"></a><a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html">04589</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html">cvmx_mio_emm_int_w1s_s</a> {
<a name="l04590"></a>04590 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04591"></a>04591 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#a9021d4156efc2f9744373e1de5f2ca79">reserved_7_63</a>                : 57;
<a name="l04592"></a>04592     uint64_t <a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#aacb0a7e825694a4e26a8707de8b89348">switch_err</a>                   : 1;  <span class="comment">/**&lt; Switch operation encountered an error. Throws MIO_EMM_INTSN_E::MIO_EMM_INT_SWITCH_ERR. */</span>
<a name="l04593"></a>04593     uint64_t <a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#a3c5ecdd38081747fbe34c09e1e12b78b">switch_done</a>                  : 1;  <span class="comment">/**&lt; Switch operation completed successfully. Throws MIO_EMM_INTSN_E::MIO_EMM_INT_SWITCH_DONE. */</span>
<a name="l04594"></a>04594     uint64_t <a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#a6b5d8fa24c8a2fec1cd1188744c54b27">dma_err</a>                      : 1;  <span class="comment">/**&lt; External DMA transfer encountered an error. See MIO_EMM_RSP_STS. Throws</span>
<a name="l04595"></a>04595 <span class="comment">                                                         MIO_EMM_INTSN_E::MIO_EMM_INT_DMA_ERR. */</span>
<a name="l04596"></a>04596     uint64_t <a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#a224e278919558ec89f9c69c26292b5b2">cmd_err</a>                      : 1;  <span class="comment">/**&lt; Operation specified by MIO_EMM_CMD encountered an error. See MIO_EMM_RSP_STS. Throws</span>
<a name="l04597"></a>04597 <span class="comment">                                                         MIO_EMM_INTSN_E::MIO_EMM_INT_CMD_ERR. */</span>
<a name="l04598"></a>04598     uint64_t <a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#ada5de4fb22a79d88751090f721bf947d">dma_done</a>                     : 1;  <span class="comment">/**&lt; External DMA transfer specified by MIO_EMM_DMA completed successfully. Throws</span>
<a name="l04599"></a>04599 <span class="comment">                                                         MIO_EMM_INTSN_E::MIO_EMM_INT_DMA_DONE. */</span>
<a name="l04600"></a>04600     uint64_t <a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#a3ef7be2a4a3e5230ee486c0e58b262f1">cmd_done</a>                     : 1;  <span class="comment">/**&lt; Operation specified by MIO_EMM_CMD completed successfully. Throws</span>
<a name="l04601"></a>04601 <span class="comment">                                                         MIO_EMM_INTSN_E::MIO_EMM_INT_CMD_DONE. */</span>
<a name="l04602"></a>04602     uint64_t <a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#aebf701251fe8ba20347f76ade8bef1db">buf_done</a>                     : 1;  <span class="comment">/**&lt; The next 512B block transfer of a multiblock transfer has completed. Throws</span>
<a name="l04603"></a>04603 <span class="comment">                                                         MIO_EMM_INTSN_E::MIO_EMM_INT_BUF_DONE. */</span>
<a name="l04604"></a>04604 <span class="preprocessor">#else</span>
<a name="l04605"></a><a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#aebf701251fe8ba20347f76ade8bef1db">04605</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#aebf701251fe8ba20347f76ade8bef1db">buf_done</a>                     : 1;
<a name="l04606"></a><a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#a3ef7be2a4a3e5230ee486c0e58b262f1">04606</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#a3ef7be2a4a3e5230ee486c0e58b262f1">cmd_done</a>                     : 1;
<a name="l04607"></a><a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#ada5de4fb22a79d88751090f721bf947d">04607</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#ada5de4fb22a79d88751090f721bf947d">dma_done</a>                     : 1;
<a name="l04608"></a><a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#a224e278919558ec89f9c69c26292b5b2">04608</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#a224e278919558ec89f9c69c26292b5b2">cmd_err</a>                      : 1;
<a name="l04609"></a><a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#a6b5d8fa24c8a2fec1cd1188744c54b27">04609</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#a6b5d8fa24c8a2fec1cd1188744c54b27">dma_err</a>                      : 1;
<a name="l04610"></a><a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#a3c5ecdd38081747fbe34c09e1e12b78b">04610</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#a3c5ecdd38081747fbe34c09e1e12b78b">switch_done</a>                  : 1;
<a name="l04611"></a><a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#aacb0a7e825694a4e26a8707de8b89348">04611</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#aacb0a7e825694a4e26a8707de8b89348">switch_err</a>                   : 1;
<a name="l04612"></a><a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#a9021d4156efc2f9744373e1de5f2ca79">04612</a>     uint64_t <a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html#a9021d4156efc2f9744373e1de5f2ca79">reserved_7_63</a>                : 57;
<a name="l04613"></a>04613 <span class="preprocessor">#endif</span>
<a name="l04614"></a>04614 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__int__w1s.html#ac20fbba8cad4030169a87935932ea6d5">s</a>;
<a name="l04615"></a><a class="code" href="unioncvmx__mio__emm__int__w1s.html#a276b97f0adf96ff673eae3bc2e4039b8">04615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html">cvmx_mio_emm_int_w1s_s</a>         <a class="code" href="unioncvmx__mio__emm__int__w1s.html#a276b97f0adf96ff673eae3bc2e4039b8">cn73xx</a>;
<a name="l04616"></a><a class="code" href="unioncvmx__mio__emm__int__w1s.html#a880410291d46f2261d3020949dd794ed">04616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__int__w1s_1_1cvmx__mio__emm__int__w1s__s.html">cvmx_mio_emm_int_w1s_s</a>         <a class="code" href="unioncvmx__mio__emm__int__w1s.html#a880410291d46f2261d3020949dd794ed">cnf75xx</a>;
<a name="l04617"></a>04617 };
<a name="l04618"></a><a class="code" href="cvmx-mio-defs_8h.html#a4dcb04358fff697a4db00d479ccd7118">04618</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__int__w1s.html" title="cvmx_mio_emm_int_w1s">cvmx_mio_emm_int_w1s</a> <a class="code" href="unioncvmx__mio__emm__int__w1s.html" title="cvmx_mio_emm_int_w1s">cvmx_mio_emm_int_w1s_t</a>;
<a name="l04619"></a>04619 <span class="comment"></span>
<a name="l04620"></a>04620 <span class="comment">/**</span>
<a name="l04621"></a>04621 <span class="comment"> * cvmx_mio_emm_mode#</span>
<a name="l04622"></a>04622 <span class="comment"> *</span>
<a name="l04623"></a>04623 <span class="comment"> * MIO_EMM_MODE = MIO EMMC Operating mode Register</span>
<a name="l04624"></a>04624 <span class="comment"> *</span>
<a name="l04625"></a>04625 <span class="comment"> */</span>
<a name="l04626"></a><a class="code" href="unioncvmx__mio__emm__modex.html">04626</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__modex.html" title="cvmx_mio_emm_mode#">cvmx_mio_emm_modex</a> {
<a name="l04627"></a><a class="code" href="unioncvmx__mio__emm__modex.html#a9047e8cdba2a32f3a5bb13ca4924e47b">04627</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__modex.html#a9047e8cdba2a32f3a5bb13ca4924e47b">u64</a>;
<a name="l04628"></a><a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html">04628</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html">cvmx_mio_emm_modex_s</a> {
<a name="l04629"></a>04629 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04630"></a>04630 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#a045646a57773660a377925ddeaa4a342">reserved_49_63</a>               : 15;
<a name="l04631"></a>04631     uint64_t <a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#ad670291f1ce745b238cbe5b28a6cc143">hs_timing</a>                    : 1;  <span class="comment">/**&lt; Current high-speed timing mode. Required when CLK frequency is higher than 20 MHz. */</span>
<a name="l04632"></a>04632     uint64_t <a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#a18ec613a8b33aa343a4eea72da80fbdd">reserved_43_47</a>               : 5;
<a name="l04633"></a>04633     uint64_t <a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#a35699ce53b3b7da3ec1d407c14b72ca0">bus_width</a>                    : 3;  <span class="comment">/**&lt; Current card bus mode. Out of reset, the card is in 1-bit data bus mode. Select bus width.</span>
<a name="l04634"></a>04634 <span class="comment">                                                         0x0 = 1-bit data bus (power on).</span>
<a name="l04635"></a>04635 <span class="comment">                                                         0x1 = 4-bit data bus.</span>
<a name="l04636"></a>04636 <span class="comment">                                                         0x2 = 8-bit data bus.</span>
<a name="l04637"></a>04637 <span class="comment">                                                         0x3 = Reserved.</span>
<a name="l04638"></a>04638 <span class="comment">                                                         0x4 = Reserved.</span>
<a name="l04639"></a>04639 <span class="comment">                                                         0x5 = 4-bit data bus (dual data rate).</span>
<a name="l04640"></a>04640 <span class="comment">                                                         0x6 = 8-bit data bus (dual data rate).</span>
<a name="l04641"></a>04641 <span class="comment">                                                         0x7 = Reserved.</span>
<a name="l04642"></a>04642 <span class="comment">                                                         0x8 = Reserved. */</span>
<a name="l04643"></a>04643     uint64_t <a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#a9cf1e08a757b89deae3953da16e4c9f4">reserved_36_39</a>               : 4;
<a name="l04644"></a>04644     uint64_t <a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#a5bb0e888a05f19af9d6ebd5ab7427116">power_class</a>                  : 4;  <span class="comment">/**&lt; Out of reset, the card power class is 0, which is the minimum current consumption class</span>
<a name="l04645"></a>04645 <span class="comment">                                                         for the card. EXT_CSD bytes [203:200] and [239:238] contain the power class for different</span>
<a name="l04646"></a>04646 <span class="comment">                                                         BUS_WITDH and CLK frequencies. Software should write this field with the 4-bit field from</span>
<a name="l04647"></a>04647 <span class="comment">                                                         the EXT_CSD bytes corresponding to the selected operating mode. */</span>
<a name="l04648"></a>04648     uint64_t <a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#afab00026d4ca540d53ca17e8e3826ddf">clk_hi</a>                       : 16; <span class="comment">/**&lt; Current number of coprocessor-clocks to hold the eMMC CLK pin high.  Minimum value is 4. */</span>
<a name="l04649"></a>04649     uint64_t <a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#af3df9a0335ccd31d75b0ccc17104e56f">clk_lo</a>                       : 16; <span class="comment">/**&lt; Current number of coprocessor-clocks to hold the eMMC CLK pin low.  Minimum value is 4. */</span>
<a name="l04650"></a>04650 <span class="preprocessor">#else</span>
<a name="l04651"></a><a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#af3df9a0335ccd31d75b0ccc17104e56f">04651</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#af3df9a0335ccd31d75b0ccc17104e56f">clk_lo</a>                       : 16;
<a name="l04652"></a><a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#afab00026d4ca540d53ca17e8e3826ddf">04652</a>     uint64_t <a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#afab00026d4ca540d53ca17e8e3826ddf">clk_hi</a>                       : 16;
<a name="l04653"></a><a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#a5bb0e888a05f19af9d6ebd5ab7427116">04653</a>     uint64_t <a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#a5bb0e888a05f19af9d6ebd5ab7427116">power_class</a>                  : 4;
<a name="l04654"></a><a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#a9cf1e08a757b89deae3953da16e4c9f4">04654</a>     uint64_t <a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#a9cf1e08a757b89deae3953da16e4c9f4">reserved_36_39</a>               : 4;
<a name="l04655"></a><a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#a35699ce53b3b7da3ec1d407c14b72ca0">04655</a>     uint64_t <a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#a35699ce53b3b7da3ec1d407c14b72ca0">bus_width</a>                    : 3;
<a name="l04656"></a><a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#a18ec613a8b33aa343a4eea72da80fbdd">04656</a>     uint64_t <a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#a18ec613a8b33aa343a4eea72da80fbdd">reserved_43_47</a>               : 5;
<a name="l04657"></a><a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#ad670291f1ce745b238cbe5b28a6cc143">04657</a>     uint64_t <a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#ad670291f1ce745b238cbe5b28a6cc143">hs_timing</a>                    : 1;
<a name="l04658"></a><a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#a045646a57773660a377925ddeaa4a342">04658</a>     uint64_t <a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html#a045646a57773660a377925ddeaa4a342">reserved_49_63</a>               : 15;
<a name="l04659"></a>04659 <span class="preprocessor">#endif</span>
<a name="l04660"></a>04660 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__modex.html#aea9231e6fae30e7abe66ca73ea8e6bd9">s</a>;
<a name="l04661"></a><a class="code" href="unioncvmx__mio__emm__modex.html#a6e2f7af2149b3f6f5c99fd86aebe9714">04661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html">cvmx_mio_emm_modex_s</a>           <a class="code" href="unioncvmx__mio__emm__modex.html#a6e2f7af2149b3f6f5c99fd86aebe9714">cn61xx</a>;
<a name="l04662"></a><a class="code" href="unioncvmx__mio__emm__modex.html#ae62ae9fc36f4e613a3a5b49bf2956c7e">04662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html">cvmx_mio_emm_modex_s</a>           <a class="code" href="unioncvmx__mio__emm__modex.html#ae62ae9fc36f4e613a3a5b49bf2956c7e">cn70xx</a>;
<a name="l04663"></a><a class="code" href="unioncvmx__mio__emm__modex.html#ab8004c69270eb21208097ada8af1ae67">04663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html">cvmx_mio_emm_modex_s</a>           <a class="code" href="unioncvmx__mio__emm__modex.html#ab8004c69270eb21208097ada8af1ae67">cn70xxp1</a>;
<a name="l04664"></a><a class="code" href="unioncvmx__mio__emm__modex.html#a13341dcdae73870cda16f2d46fb77245">04664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html">cvmx_mio_emm_modex_s</a>           <a class="code" href="unioncvmx__mio__emm__modex.html#a13341dcdae73870cda16f2d46fb77245">cn73xx</a>;
<a name="l04665"></a><a class="code" href="unioncvmx__mio__emm__modex.html#a4f3fc485a92cf00e06335434344ec610">04665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html">cvmx_mio_emm_modex_s</a>           <a class="code" href="unioncvmx__mio__emm__modex.html#a4f3fc485a92cf00e06335434344ec610">cn78xx</a>;
<a name="l04666"></a><a class="code" href="unioncvmx__mio__emm__modex.html#a88528f7b15dd2579670426c985de47c5">04666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html">cvmx_mio_emm_modex_s</a>           <a class="code" href="unioncvmx__mio__emm__modex.html#a88528f7b15dd2579670426c985de47c5">cn78xxp1</a>;
<a name="l04667"></a><a class="code" href="unioncvmx__mio__emm__modex.html#aa20702b4fa4c3d70230a51f5ab07ce85">04667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html">cvmx_mio_emm_modex_s</a>           <a class="code" href="unioncvmx__mio__emm__modex.html#aa20702b4fa4c3d70230a51f5ab07ce85">cnf71xx</a>;
<a name="l04668"></a><a class="code" href="unioncvmx__mio__emm__modex.html#a31d699524a8279115b110a12789b02b5">04668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__modex_1_1cvmx__mio__emm__modex__s.html">cvmx_mio_emm_modex_s</a>           <a class="code" href="unioncvmx__mio__emm__modex.html#a31d699524a8279115b110a12789b02b5">cnf75xx</a>;
<a name="l04669"></a>04669 };
<a name="l04670"></a><a class="code" href="cvmx-mio-defs_8h.html#a7eed00bcc694f24ae59c7c9eeaef332b">04670</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__modex.html" title="cvmx_mio_emm_mode#">cvmx_mio_emm_modex</a> <a class="code" href="unioncvmx__mio__emm__modex.html" title="cvmx_mio_emm_mode#">cvmx_mio_emm_modex_t</a>;
<a name="l04671"></a>04671 <span class="comment"></span>
<a name="l04672"></a>04672 <span class="comment">/**</span>
<a name="l04673"></a>04673 <span class="comment"> * cvmx_mio_emm_rca</span>
<a name="l04674"></a>04674 <span class="comment"> */</span>
<a name="l04675"></a><a class="code" href="unioncvmx__mio__emm__rca.html">04675</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__rca.html" title="cvmx_mio_emm_rca">cvmx_mio_emm_rca</a> {
<a name="l04676"></a><a class="code" href="unioncvmx__mio__emm__rca.html#a102dd1f0cae24c01e9652a2d1b0201e9">04676</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__rca.html#a102dd1f0cae24c01e9652a2d1b0201e9">u64</a>;
<a name="l04677"></a><a class="code" href="structcvmx__mio__emm__rca_1_1cvmx__mio__emm__rca__s.html">04677</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rca_1_1cvmx__mio__emm__rca__s.html">cvmx_mio_emm_rca_s</a> {
<a name="l04678"></a>04678 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04679"></a>04679 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__rca_1_1cvmx__mio__emm__rca__s.html#af2432c14c27f624c17e8a84523388b9f">reserved_16_63</a>               : 48;
<a name="l04680"></a>04680     uint64_t <a class="code" href="structcvmx__mio__emm__rca_1_1cvmx__mio__emm__rca__s.html#ad719d1400ef9537188bc8047d2c91300">card_rca</a>                     : 16; <span class="comment">/**&lt; Whenever software performs CMD7, hardware updates [CARD_RCA] with the relative card</span>
<a name="l04681"></a>04681 <span class="comment">                                                         address</span>
<a name="l04682"></a>04682 <span class="comment">                                                         from the MIO_EMM_CMD[ARG], unless the operation encounters an error. */</span>
<a name="l04683"></a>04683 <span class="preprocessor">#else</span>
<a name="l04684"></a><a class="code" href="structcvmx__mio__emm__rca_1_1cvmx__mio__emm__rca__s.html#ad719d1400ef9537188bc8047d2c91300">04684</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__rca_1_1cvmx__mio__emm__rca__s.html#ad719d1400ef9537188bc8047d2c91300">card_rca</a>                     : 16;
<a name="l04685"></a><a class="code" href="structcvmx__mio__emm__rca_1_1cvmx__mio__emm__rca__s.html#af2432c14c27f624c17e8a84523388b9f">04685</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rca_1_1cvmx__mio__emm__rca__s.html#af2432c14c27f624c17e8a84523388b9f">reserved_16_63</a>               : 48;
<a name="l04686"></a>04686 <span class="preprocessor">#endif</span>
<a name="l04687"></a>04687 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__rca.html#a774c9414872acdbc2085b6beeac5f409">s</a>;
<a name="l04688"></a><a class="code" href="unioncvmx__mio__emm__rca.html#ab8e09b2a5b5ee206b42b78f2157d9f81">04688</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rca_1_1cvmx__mio__emm__rca__s.html">cvmx_mio_emm_rca_s</a>             <a class="code" href="unioncvmx__mio__emm__rca.html#ab8e09b2a5b5ee206b42b78f2157d9f81">cn61xx</a>;
<a name="l04689"></a><a class="code" href="unioncvmx__mio__emm__rca.html#a1d7fd531f7f21e31e9d3daebbb9d9b95">04689</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rca_1_1cvmx__mio__emm__rca__s.html">cvmx_mio_emm_rca_s</a>             <a class="code" href="unioncvmx__mio__emm__rca.html#a1d7fd531f7f21e31e9d3daebbb9d9b95">cn70xx</a>;
<a name="l04690"></a><a class="code" href="unioncvmx__mio__emm__rca.html#a7672869d7c3b908f58f19dbe5c9e2ee2">04690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rca_1_1cvmx__mio__emm__rca__s.html">cvmx_mio_emm_rca_s</a>             <a class="code" href="unioncvmx__mio__emm__rca.html#a7672869d7c3b908f58f19dbe5c9e2ee2">cn70xxp1</a>;
<a name="l04691"></a><a class="code" href="unioncvmx__mio__emm__rca.html#a6ad77d82d21e4b80d4280d8f5f2bb109">04691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rca_1_1cvmx__mio__emm__rca__s.html">cvmx_mio_emm_rca_s</a>             <a class="code" href="unioncvmx__mio__emm__rca.html#a6ad77d82d21e4b80d4280d8f5f2bb109">cn73xx</a>;
<a name="l04692"></a><a class="code" href="unioncvmx__mio__emm__rca.html#a4d1bc8af5fcb9da715492b0fb6302131">04692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rca_1_1cvmx__mio__emm__rca__s.html">cvmx_mio_emm_rca_s</a>             <a class="code" href="unioncvmx__mio__emm__rca.html#a4d1bc8af5fcb9da715492b0fb6302131">cn78xx</a>;
<a name="l04693"></a><a class="code" href="unioncvmx__mio__emm__rca.html#a7734ee5b00876fc91071c1ed27529196">04693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rca_1_1cvmx__mio__emm__rca__s.html">cvmx_mio_emm_rca_s</a>             <a class="code" href="unioncvmx__mio__emm__rca.html#a7734ee5b00876fc91071c1ed27529196">cn78xxp1</a>;
<a name="l04694"></a><a class="code" href="unioncvmx__mio__emm__rca.html#a86c34fd1a3292b3332ff8316d7591307">04694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rca_1_1cvmx__mio__emm__rca__s.html">cvmx_mio_emm_rca_s</a>             <a class="code" href="unioncvmx__mio__emm__rca.html#a86c34fd1a3292b3332ff8316d7591307">cnf71xx</a>;
<a name="l04695"></a><a class="code" href="unioncvmx__mio__emm__rca.html#a0be825ed604c53c8b41e1e1843d1e16b">04695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rca_1_1cvmx__mio__emm__rca__s.html">cvmx_mio_emm_rca_s</a>             <a class="code" href="unioncvmx__mio__emm__rca.html#a0be825ed604c53c8b41e1e1843d1e16b">cnf75xx</a>;
<a name="l04696"></a>04696 };
<a name="l04697"></a><a class="code" href="cvmx-mio-defs_8h.html#a25fb289b385332dd553599ca6a00277a">04697</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__rca.html" title="cvmx_mio_emm_rca">cvmx_mio_emm_rca</a> <a class="code" href="unioncvmx__mio__emm__rca.html" title="cvmx_mio_emm_rca">cvmx_mio_emm_rca_t</a>;
<a name="l04698"></a>04698 <span class="comment"></span>
<a name="l04699"></a>04699 <span class="comment">/**</span>
<a name="l04700"></a>04700 <span class="comment"> * cvmx_mio_emm_rsp_hi</span>
<a name="l04701"></a>04701 <span class="comment"> *</span>
<a name="l04702"></a>04702 <span class="comment"> * MIO_EMM_RSP_HI = MIO EMMC Response data high Register</span>
<a name="l04703"></a>04703 <span class="comment"> *</span>
<a name="l04704"></a>04704 <span class="comment"> */</span>
<a name="l04705"></a><a class="code" href="unioncvmx__mio__emm__rsp__hi.html">04705</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__rsp__hi.html" title="cvmx_mio_emm_rsp_hi">cvmx_mio_emm_rsp_hi</a> {
<a name="l04706"></a><a class="code" href="unioncvmx__mio__emm__rsp__hi.html#a7fef9eb3991632eee552f49cf983d279">04706</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__rsp__hi.html#a7fef9eb3991632eee552f49cf983d279">u64</a>;
<a name="l04707"></a><a class="code" href="structcvmx__mio__emm__rsp__hi_1_1cvmx__mio__emm__rsp__hi__s.html">04707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__hi_1_1cvmx__mio__emm__rsp__hi__s.html">cvmx_mio_emm_rsp_hi_s</a> {
<a name="l04708"></a>04708 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04709"></a>04709 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__rsp__hi_1_1cvmx__mio__emm__rsp__hi__s.html#a4605f0680d788ad322c4a635daa5eb30">dat</a>                          : 64; <span class="comment">/**&lt; Command response (as per JEDEC eMMC spec and SD Specifications):</span>
<a name="l04710"></a>04710 <span class="comment">                                                         _ RSP_TYPE = 1: DAT[63:0] = 0x0.</span>
<a name="l04711"></a>04711 <span class="comment">                                                         _ RSP_TYPE = 2: DAT[63:0] = CID[127:64] or CSD[127:64].</span>
<a name="l04712"></a>04712 <span class="comment">                                                         _ RSP_TYPE = 3: DAT[63:0] = 0x0.</span>
<a name="l04713"></a>04713 <span class="comment">                                                         _ RSP_TYPE = 4: DAT[63:0] = 0x0.</span>
<a name="l04714"></a>04714 <span class="comment">                                                         _ RSP_TYPE = 5: DAT[63:0] = 0x0. */</span>
<a name="l04715"></a>04715 <span class="preprocessor">#else</span>
<a name="l04716"></a><a class="code" href="structcvmx__mio__emm__rsp__hi_1_1cvmx__mio__emm__rsp__hi__s.html#a4605f0680d788ad322c4a635daa5eb30">04716</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__rsp__hi_1_1cvmx__mio__emm__rsp__hi__s.html#a4605f0680d788ad322c4a635daa5eb30">dat</a>                          : 64;
<a name="l04717"></a>04717 <span class="preprocessor">#endif</span>
<a name="l04718"></a>04718 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__rsp__hi.html#a30ca06158d3782f363259362e915669c">s</a>;
<a name="l04719"></a><a class="code" href="unioncvmx__mio__emm__rsp__hi.html#a61a66e649795159de27cb32eecf0f166">04719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__hi_1_1cvmx__mio__emm__rsp__hi__s.html">cvmx_mio_emm_rsp_hi_s</a>          <a class="code" href="unioncvmx__mio__emm__rsp__hi.html#a61a66e649795159de27cb32eecf0f166">cn61xx</a>;
<a name="l04720"></a><a class="code" href="unioncvmx__mio__emm__rsp__hi.html#a0ecc483a66a62d5fa11df6465aef44e9">04720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__hi_1_1cvmx__mio__emm__rsp__hi__s.html">cvmx_mio_emm_rsp_hi_s</a>          <a class="code" href="unioncvmx__mio__emm__rsp__hi.html#a0ecc483a66a62d5fa11df6465aef44e9">cn70xx</a>;
<a name="l04721"></a><a class="code" href="unioncvmx__mio__emm__rsp__hi.html#a4b99c85fbe15d7d64f0f47a251d5c70f">04721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__hi_1_1cvmx__mio__emm__rsp__hi__s.html">cvmx_mio_emm_rsp_hi_s</a>          <a class="code" href="unioncvmx__mio__emm__rsp__hi.html#a4b99c85fbe15d7d64f0f47a251d5c70f">cn70xxp1</a>;
<a name="l04722"></a><a class="code" href="unioncvmx__mio__emm__rsp__hi.html#a943dbd23b3113dfccb00df2f2ea1e460">04722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__hi_1_1cvmx__mio__emm__rsp__hi__s.html">cvmx_mio_emm_rsp_hi_s</a>          <a class="code" href="unioncvmx__mio__emm__rsp__hi.html#a943dbd23b3113dfccb00df2f2ea1e460">cn73xx</a>;
<a name="l04723"></a><a class="code" href="unioncvmx__mio__emm__rsp__hi.html#a3196998a02e5d63fe7a2cca149ed1d84">04723</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__hi_1_1cvmx__mio__emm__rsp__hi__s.html">cvmx_mio_emm_rsp_hi_s</a>          <a class="code" href="unioncvmx__mio__emm__rsp__hi.html#a3196998a02e5d63fe7a2cca149ed1d84">cn78xx</a>;
<a name="l04724"></a><a class="code" href="unioncvmx__mio__emm__rsp__hi.html#a765c7fb496b1293da0263a92f268cce3">04724</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__hi_1_1cvmx__mio__emm__rsp__hi__s.html">cvmx_mio_emm_rsp_hi_s</a>          <a class="code" href="unioncvmx__mio__emm__rsp__hi.html#a765c7fb496b1293da0263a92f268cce3">cn78xxp1</a>;
<a name="l04725"></a><a class="code" href="unioncvmx__mio__emm__rsp__hi.html#a31897ae3b369dc710ea73f1ea3860501">04725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__hi_1_1cvmx__mio__emm__rsp__hi__s.html">cvmx_mio_emm_rsp_hi_s</a>          <a class="code" href="unioncvmx__mio__emm__rsp__hi.html#a31897ae3b369dc710ea73f1ea3860501">cnf71xx</a>;
<a name="l04726"></a><a class="code" href="unioncvmx__mio__emm__rsp__hi.html#ae3803d884e2b1ca682d87cfa7926280c">04726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__hi_1_1cvmx__mio__emm__rsp__hi__s.html">cvmx_mio_emm_rsp_hi_s</a>          <a class="code" href="unioncvmx__mio__emm__rsp__hi.html#ae3803d884e2b1ca682d87cfa7926280c">cnf75xx</a>;
<a name="l04727"></a>04727 };
<a name="l04728"></a><a class="code" href="cvmx-mio-defs_8h.html#aa1c12c64078a6d69ebc1d193e6388a6c">04728</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__rsp__hi.html" title="cvmx_mio_emm_rsp_hi">cvmx_mio_emm_rsp_hi</a> <a class="code" href="unioncvmx__mio__emm__rsp__hi.html" title="cvmx_mio_emm_rsp_hi">cvmx_mio_emm_rsp_hi_t</a>;
<a name="l04729"></a>04729 <span class="comment"></span>
<a name="l04730"></a>04730 <span class="comment">/**</span>
<a name="l04731"></a>04731 <span class="comment"> * cvmx_mio_emm_rsp_lo</span>
<a name="l04732"></a>04732 <span class="comment"> *</span>
<a name="l04733"></a>04733 <span class="comment"> * MIO_EMM_RSP_LO = MIO EMMC Response data low Register</span>
<a name="l04734"></a>04734 <span class="comment"> *</span>
<a name="l04735"></a>04735 <span class="comment"> */</span>
<a name="l04736"></a><a class="code" href="unioncvmx__mio__emm__rsp__lo.html">04736</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__rsp__lo.html" title="cvmx_mio_emm_rsp_lo">cvmx_mio_emm_rsp_lo</a> {
<a name="l04737"></a><a class="code" href="unioncvmx__mio__emm__rsp__lo.html#a75e041d8de17fc79eeb366740e4df825">04737</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__rsp__lo.html#a75e041d8de17fc79eeb366740e4df825">u64</a>;
<a name="l04738"></a><a class="code" href="structcvmx__mio__emm__rsp__lo_1_1cvmx__mio__emm__rsp__lo__s.html">04738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__lo_1_1cvmx__mio__emm__rsp__lo__s.html">cvmx_mio_emm_rsp_lo_s</a> {
<a name="l04739"></a>04739 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04740"></a>04740 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__rsp__lo_1_1cvmx__mio__emm__rsp__lo__s.html#a23eb6e487cf0cbd40611d38bdbfb3b87">dat</a>                          : 64; <span class="comment">/**&lt; Command response (as per JEDEC eMMC spec and SD Specifications).</span>
<a name="l04741"></a>04741 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l04742"></a>04742 <span class="comment">                                                         RSP_TYPE = 1:</span>
<a name="l04743"></a>04743 <span class="comment">                                                         DAT[63:46] = 0x0</span>
<a name="l04744"></a>04744 <span class="comment">                                                         DAT[45:40] = Command index</span>
<a name="l04745"></a>04745 <span class="comment">                                                         DAT[39: 8] = Card status</span>
<a name="l04746"></a>04746 <span class="comment">                                                         DAT[ 7: 1] = CRC7</span>
<a name="l04747"></a>04747 <span class="comment">                                                         DAT[    0] = End bit</span>
<a name="l04748"></a>04748 <span class="comment">                                                         RSP_TYPE = 2:</span>
<a name="l04749"></a>04749 <span class="comment">                                                         DAT[63: 1] = CID[63:1] or CSD[63:1] including CRC</span>
<a name="l04750"></a>04750 <span class="comment">                                                         DAT[    0] = End bit</span>
<a name="l04751"></a>04751 <span class="comment">                                                         RSP_TYPE = 3:</span>
<a name="l04752"></a>04752 <span class="comment">                                                         DAT[63:46] = 0x0</span>
<a name="l04753"></a>04753 <span class="comment">                                                         DAT[45:40] = Check bits (0x3F)</span>
<a name="l04754"></a>04754 <span class="comment">                                                         DAT[39: 8] = OCR register</span>
<a name="l04755"></a>04755 <span class="comment">                                                         DAT[ 7: 1] = Check bits (0x7F)</span>
<a name="l04756"></a>04756 <span class="comment">                                                         DAT[    0] = End bit</span>
<a name="l04757"></a>04757 <span class="comment">                                                         RSP_TYPE = 4:</span>
<a name="l04758"></a>04758 <span class="comment">                                                         DAT[63:46] = 0x0</span>
<a name="l04759"></a>04759 <span class="comment">                                                         DAT[45:40] = CMD39 (&apos;10111&apos;)</span>
<a name="l04760"></a>04760 <span class="comment">                                                         DAT[39:24] = RCA[31:16]</span>
<a name="l04761"></a>04761 <span class="comment">                                                         DAT[   23] = Status</span>
<a name="l04762"></a>04762 <span class="comment">                                                         DAT[22:16] = Register address</span>
<a name="l04763"></a>04763 <span class="comment">                                                         DAT[15: 8] = Register contents</span>
<a name="l04764"></a>04764 <span class="comment">                                                         DAT[ 7: 1] = CRC7</span>
<a name="l04765"></a>04765 <span class="comment">                                                         DAT[    0] = End bit</span>
<a name="l04766"></a>04766 <span class="comment">                                                         RSP_TYPE = 5:</span>
<a name="l04767"></a>04767 <span class="comment">                                                         DAT[63:46] = 0x0</span>
<a name="l04768"></a>04768 <span class="comment">                                                         DAT[45:40] = CMD40 (&apos;10100&apos;)</span>
<a name="l04769"></a>04769 <span class="comment">                                                         DAT[39:24] = RCA[31:16]</span>
<a name="l04770"></a>04770 <span class="comment">                                                         DAT[   23] = Status</span>
<a name="l04771"></a>04771 <span class="comment">                                                         DAT[22:16] = Register address</span>
<a name="l04772"></a>04772 <span class="comment">                                                         DAT[15: 8] = Not defined. May be used for IRQ data</span>
<a name="l04773"></a>04773 <span class="comment">                                                         DAT[ 7: 1] = CRC7</span>
<a name="l04774"></a>04774 <span class="comment">                                                         DAT[    0] = End bit</span>
<a name="l04775"></a>04775 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l04776"></a>04776 <span class="preprocessor">#else</span>
<a name="l04777"></a><a class="code" href="structcvmx__mio__emm__rsp__lo_1_1cvmx__mio__emm__rsp__lo__s.html#a23eb6e487cf0cbd40611d38bdbfb3b87">04777</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__rsp__lo_1_1cvmx__mio__emm__rsp__lo__s.html#a23eb6e487cf0cbd40611d38bdbfb3b87">dat</a>                          : 64;
<a name="l04778"></a>04778 <span class="preprocessor">#endif</span>
<a name="l04779"></a>04779 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__rsp__lo.html#a060fb09cdcf41cc631c4f8855385d365">s</a>;
<a name="l04780"></a><a class="code" href="unioncvmx__mio__emm__rsp__lo.html#a9c7241c50a73dbc505205f1c033fa009">04780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__lo_1_1cvmx__mio__emm__rsp__lo__s.html">cvmx_mio_emm_rsp_lo_s</a>          <a class="code" href="unioncvmx__mio__emm__rsp__lo.html#a9c7241c50a73dbc505205f1c033fa009">cn61xx</a>;
<a name="l04781"></a><a class="code" href="unioncvmx__mio__emm__rsp__lo.html#a2ed693b8ba8746fd89272aa11f6cd00c">04781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__lo_1_1cvmx__mio__emm__rsp__lo__s.html">cvmx_mio_emm_rsp_lo_s</a>          <a class="code" href="unioncvmx__mio__emm__rsp__lo.html#a2ed693b8ba8746fd89272aa11f6cd00c">cn70xx</a>;
<a name="l04782"></a><a class="code" href="unioncvmx__mio__emm__rsp__lo.html#abc530769b2de16b3738f80ba8dbc577c">04782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__lo_1_1cvmx__mio__emm__rsp__lo__s.html">cvmx_mio_emm_rsp_lo_s</a>          <a class="code" href="unioncvmx__mio__emm__rsp__lo.html#abc530769b2de16b3738f80ba8dbc577c">cn70xxp1</a>;
<a name="l04783"></a><a class="code" href="unioncvmx__mio__emm__rsp__lo.html#a40aadbae56b9b13a0ddaa9a57d99bf43">04783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__lo_1_1cvmx__mio__emm__rsp__lo__s.html">cvmx_mio_emm_rsp_lo_s</a>          <a class="code" href="unioncvmx__mio__emm__rsp__lo.html#a40aadbae56b9b13a0ddaa9a57d99bf43">cn73xx</a>;
<a name="l04784"></a><a class="code" href="unioncvmx__mio__emm__rsp__lo.html#a52c4c7cd8ff43074120cc36577f8a5a1">04784</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__lo_1_1cvmx__mio__emm__rsp__lo__s.html">cvmx_mio_emm_rsp_lo_s</a>          <a class="code" href="unioncvmx__mio__emm__rsp__lo.html#a52c4c7cd8ff43074120cc36577f8a5a1">cn78xx</a>;
<a name="l04785"></a><a class="code" href="unioncvmx__mio__emm__rsp__lo.html#af0573eb316d00cf2425c7e0277197ccd">04785</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__lo_1_1cvmx__mio__emm__rsp__lo__s.html">cvmx_mio_emm_rsp_lo_s</a>          <a class="code" href="unioncvmx__mio__emm__rsp__lo.html#af0573eb316d00cf2425c7e0277197ccd">cn78xxp1</a>;
<a name="l04786"></a><a class="code" href="unioncvmx__mio__emm__rsp__lo.html#a5da1a5a401f4f4336950179454060acb">04786</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__lo_1_1cvmx__mio__emm__rsp__lo__s.html">cvmx_mio_emm_rsp_lo_s</a>          <a class="code" href="unioncvmx__mio__emm__rsp__lo.html#a5da1a5a401f4f4336950179454060acb">cnf71xx</a>;
<a name="l04787"></a><a class="code" href="unioncvmx__mio__emm__rsp__lo.html#a3c2d69b66678725d59d530b59fe94e9f">04787</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__lo_1_1cvmx__mio__emm__rsp__lo__s.html">cvmx_mio_emm_rsp_lo_s</a>          <a class="code" href="unioncvmx__mio__emm__rsp__lo.html#a3c2d69b66678725d59d530b59fe94e9f">cnf75xx</a>;
<a name="l04788"></a>04788 };
<a name="l04789"></a><a class="code" href="cvmx-mio-defs_8h.html#ac162d333cdac7e2590db94eb6a1eda97">04789</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__rsp__lo.html" title="cvmx_mio_emm_rsp_lo">cvmx_mio_emm_rsp_lo</a> <a class="code" href="unioncvmx__mio__emm__rsp__lo.html" title="cvmx_mio_emm_rsp_lo">cvmx_mio_emm_rsp_lo_t</a>;
<a name="l04790"></a>04790 <span class="comment"></span>
<a name="l04791"></a>04791 <span class="comment">/**</span>
<a name="l04792"></a>04792 <span class="comment"> * cvmx_mio_emm_rsp_sts</span>
<a name="l04793"></a>04793 <span class="comment"> *</span>
<a name="l04794"></a>04794 <span class="comment"> * MIO_EMM_RSP_STS = MIO EMMC Response status Register</span>
<a name="l04795"></a>04795 <span class="comment"> *</span>
<a name="l04796"></a>04796 <span class="comment"> */</span>
<a name="l04797"></a><a class="code" href="unioncvmx__mio__emm__rsp__sts.html">04797</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__rsp__sts.html" title="cvmx_mio_emm_rsp_sts">cvmx_mio_emm_rsp_sts</a> {
<a name="l04798"></a><a class="code" href="unioncvmx__mio__emm__rsp__sts.html#ad9595ae5f704490d2c9213275adca014">04798</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__rsp__sts.html#ad9595ae5f704490d2c9213275adca014">u64</a>;
<a name="l04799"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html">04799</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html">cvmx_mio_emm_rsp_sts_s</a> {
<a name="l04800"></a>04800 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04801"></a>04801 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#af9df26cf109451b81057af5c7372b623">reserved_62_63</a>               : 2;
<a name="l04802"></a>04802     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a8b8d9d1a1ec6bf8e0d4d52a7c10a24b9">bus_id</a>                       : 2;  <span class="comment">/**&lt; eMMC bus ID to which the response status corresponds. */</span>
<a name="l04803"></a>04803     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a9b8499c2acc3d4ac114d5b6bcb2afb70">cmd_val</a>                      : 1;  <span class="comment">/**&lt; Read-only copy of MIO_EMM_CMD[CMD_VAL]. [CMD_VAL] = 1 indicates that a direct operation is</span>
<a name="l04804"></a>04804 <span class="comment">                                                         in progress. */</span>
<a name="l04805"></a>04805     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a32d46491a603bf97e9b4591879817705">switch_val</a>                   : 1;  <span class="comment">/**&lt; Read-only copy of MIO_EMM_SWITCH[SWITCH_EXE]. [SWITCH_VAL] = 1 indicates that a switch</span>
<a name="l04806"></a>04806 <span class="comment">                                                         operation is in progress. */</span>
<a name="l04807"></a>04807     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a642e75dcdca8c427623a55cc4782df75">dma_val</a>                      : 1;  <span class="comment">/**&lt; Read-only copy of MIO_EMM_DMA[DMA_VAL]. [DMA_VAL] = 1 indicates that a DMA operation is in</span>
<a name="l04808"></a>04808 <span class="comment">                                                         progress. */</span>
<a name="l04809"></a>04809     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ad289317e56519430857700f424758503">dma_pend</a>                     : 1;  <span class="comment">/**&lt; The DMA engine has a pending transfer resulting from an error. Software can resume the</span>
<a name="l04810"></a>04810 <span class="comment">                                                         transfer by writing MIO_EMM_DMA[DMA_VAL] = 1.</span>
<a name="l04811"></a>04811 <span class="comment">                                                         Software can terminate the transfer by writing MIO_EMM_DMA[DMA_VAL] = 1 and</span>
<a name="l04812"></a>04812 <span class="comment">                                                         MIO_EMM_DMA[DAT_NULL] = 1. Hardware will then clear [DMA_PEND] and perform the DMA</span>
<a name="l04813"></a>04813 <span class="comment">                                                         operation. */</span>
<a name="l04814"></a>04814     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a62bdbab1fc13f3a97289c459284d8eb4">acc_timeout</a>                  : 1;  <span class="comment">/**&lt; The store operation to the device took longer than MIO_EMM_ACCESS_WDOG[CLK_CNT]</span>
<a name="l04815"></a>04815 <span class="comment">                                                         coprocessor-clocks to complete.</span>
<a name="l04816"></a>04816 <span class="comment">                                                         Valid when [DMA_PEND] is set. */</span>
<a name="l04817"></a>04817     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#aca402dc55005c5753b54246b60e6c4f8">reserved_29_54</a>               : 26;
<a name="l04818"></a>04818     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a6d79480c39f0b35070a0e40bdaa5ece6">dbuf_err</a>                     : 1;  <span class="comment">/**&lt; For [CMD_TYPE] = 1, indicates that a DMA read data arrived from the card without a free</span>
<a name="l04819"></a>04819 <span class="comment">                                                         DBUF. For [CMD_TYPE] = 2, indicates a DBUF underflow occurred during a DMA write. See</span>
<a name="l04820"></a>04820 <span class="comment">                                                         MIO_EMM_DMA[THRES]. */</span>
<a name="l04821"></a>04821     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a9f2039c1de227ee7426ded0dbe534a4d">reserved_24_27</a>               : 4;
<a name="l04822"></a>04822     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ab67ea62b4cce76300b4ad333d3e2f372">dbuf</a>                         : 1;  <span class="comment">/**&lt; DBUF corresponding to the most recently attempted block transfer. */</span>
<a name="l04823"></a>04823     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a692f326afe25940ebc35d6e4bd4582df">blk_timeout</a>                  : 1;  <span class="comment">/**&lt; Timeout waiting for read data or 3-bit CRC token. */</span>
<a name="l04824"></a>04824     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ab4c5e0bc0c36e8bcff5a295e77fd3934">blk_crc_err</a>                  : 1;  <span class="comment">/**&lt; For [CMD_TYPE] = 1, indicates a card read data CRC mismatch. MIO_EMM_RSP_STS[DBUF]</span>
<a name="l04825"></a>04825 <span class="comment">                                                         indicates</span>
<a name="l04826"></a>04826 <span class="comment">                                                         the failing data buffer.</span>
<a name="l04827"></a>04827 <span class="comment">                                                         For [CMD_TYPE] = 2, indicates card returned 3-bit CRC status token indicating that the</span>
<a name="l04828"></a>04828 <span class="comment">                                                         card</span>
<a name="l04829"></a>04829 <span class="comment">                                                         encountered a write data CRC check mismatch. MIO_EMM_RSP_STS[DBUF] indicates the failing</span>
<a name="l04830"></a>04830 <span class="comment">                                                         data buffer. */</span>
<a name="l04831"></a>04831     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ae99ea1d878fcb079a17cb33b1f4434f5">rsp_busybit</a>                  : 1;  <span class="comment">/**&lt; Debug only. eMMC protocol utilizes DAT0 as a busy signal during block writes and R1b</span>
<a name="l04832"></a>04832 <span class="comment">                                                         responses. This bit should read zero before any DMA or Command with data is executed. */</span>
<a name="l04833"></a>04833     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a4733133057a65fb194bb2adfb60b6c71">stp_timeout</a>                  : 1;  <span class="comment">/**&lt; Stop transmission response timeout. */</span>
<a name="l04834"></a>04834     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#aab7d5b5f2c52a38e8ad55e002b8492df">stp_crc_err</a>                  : 1;  <span class="comment">/**&lt; Stop transmission response had a CRC error. */</span>
<a name="l04835"></a>04835     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ae87250bcb90d5ef73ded99e29db1fa12">stp_bad_sts</a>                  : 1;  <span class="comment">/**&lt; Stop transmission response had bad status. */</span>
<a name="l04836"></a>04836     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a255a6feba0de5c7bcc262c6f10140c2a">stp_val</a>                      : 1;  <span class="comment">/**&lt; Stop transmission response valid. */</span>
<a name="l04837"></a>04837     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a6937440ea9b3535606fa9b3434ddc1c3">rsp_timeout</a>                  : 1;  <span class="comment">/**&lt; Response timeout. */</span>
<a name="l04838"></a>04838     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a36556356fb3b13d127e0c27a4a8815b8">rsp_crc_err</a>                  : 1;  <span class="comment">/**&lt; Response CRC error. */</span>
<a name="l04839"></a>04839     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#adf0f82314509b6dba958778e80e9c8a3">rsp_bad_sts</a>                  : 1;  <span class="comment">/**&lt; Response bad status. */</span>
<a name="l04840"></a>04840     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ad5c004fae16fef0bf2402a161420fa3f">rsp_val</a>                      : 1;  <span class="comment">/**&lt; Response ID. See MIO_EMM_RSP_HI/MIO_EMM_RSP_LO. */</span>
<a name="l04841"></a>04841     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a28b09173d397e024aeadbb479f42d017">rsp_type</a>                     : 3;  <span class="comment">/**&lt; Indicates the response type. See MIO_EMM_RSP_HI/MIO_EMM_RSP_LO. */</span>
<a name="l04842"></a>04842     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ab778b30b473b99a6f09b8dd6e8409030">cmd_type</a>                     : 2;  <span class="comment">/**&lt; eMMC command type.</span>
<a name="l04843"></a>04843 <span class="comment">                                                         0x0 = No data.</span>
<a name="l04844"></a>04844 <span class="comment">                                                         0x1 = Read.</span>
<a name="l04845"></a>04845 <span class="comment">                                                         0x2 = Write. */</span>
<a name="l04846"></a>04846     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a11bec6ebda93e1f44e72c27e5a6b8d45">cmd_idx</a>                      : 6;  <span class="comment">/**&lt; eMMC command index most recently attempted. */</span>
<a name="l04847"></a>04847     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a0ba2682eec44365bcbe23a97b18e0b37">cmd_done</a>                     : 1;  <span class="comment">/**&lt; eMMC command completed. Once the command has completed, the status is final and can be</span>
<a name="l04848"></a>04848 <span class="comment">                                                         examined by software. */</span>
<a name="l04849"></a>04849 <span class="preprocessor">#else</span>
<a name="l04850"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a0ba2682eec44365bcbe23a97b18e0b37">04850</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a0ba2682eec44365bcbe23a97b18e0b37">cmd_done</a>                     : 1;
<a name="l04851"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a11bec6ebda93e1f44e72c27e5a6b8d45">04851</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a11bec6ebda93e1f44e72c27e5a6b8d45">cmd_idx</a>                      : 6;
<a name="l04852"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ab778b30b473b99a6f09b8dd6e8409030">04852</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ab778b30b473b99a6f09b8dd6e8409030">cmd_type</a>                     : 2;
<a name="l04853"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a28b09173d397e024aeadbb479f42d017">04853</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a28b09173d397e024aeadbb479f42d017">rsp_type</a>                     : 3;
<a name="l04854"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ad5c004fae16fef0bf2402a161420fa3f">04854</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ad5c004fae16fef0bf2402a161420fa3f">rsp_val</a>                      : 1;
<a name="l04855"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#adf0f82314509b6dba958778e80e9c8a3">04855</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#adf0f82314509b6dba958778e80e9c8a3">rsp_bad_sts</a>                  : 1;
<a name="l04856"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a36556356fb3b13d127e0c27a4a8815b8">04856</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a36556356fb3b13d127e0c27a4a8815b8">rsp_crc_err</a>                  : 1;
<a name="l04857"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a6937440ea9b3535606fa9b3434ddc1c3">04857</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a6937440ea9b3535606fa9b3434ddc1c3">rsp_timeout</a>                  : 1;
<a name="l04858"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a255a6feba0de5c7bcc262c6f10140c2a">04858</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a255a6feba0de5c7bcc262c6f10140c2a">stp_val</a>                      : 1;
<a name="l04859"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ae87250bcb90d5ef73ded99e29db1fa12">04859</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ae87250bcb90d5ef73ded99e29db1fa12">stp_bad_sts</a>                  : 1;
<a name="l04860"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#aab7d5b5f2c52a38e8ad55e002b8492df">04860</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#aab7d5b5f2c52a38e8ad55e002b8492df">stp_crc_err</a>                  : 1;
<a name="l04861"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a4733133057a65fb194bb2adfb60b6c71">04861</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a4733133057a65fb194bb2adfb60b6c71">stp_timeout</a>                  : 1;
<a name="l04862"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ae99ea1d878fcb079a17cb33b1f4434f5">04862</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ae99ea1d878fcb079a17cb33b1f4434f5">rsp_busybit</a>                  : 1;
<a name="l04863"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ab4c5e0bc0c36e8bcff5a295e77fd3934">04863</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ab4c5e0bc0c36e8bcff5a295e77fd3934">blk_crc_err</a>                  : 1;
<a name="l04864"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a692f326afe25940ebc35d6e4bd4582df">04864</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a692f326afe25940ebc35d6e4bd4582df">blk_timeout</a>                  : 1;
<a name="l04865"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ab67ea62b4cce76300b4ad333d3e2f372">04865</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ab67ea62b4cce76300b4ad333d3e2f372">dbuf</a>                         : 1;
<a name="l04866"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a9f2039c1de227ee7426ded0dbe534a4d">04866</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a9f2039c1de227ee7426ded0dbe534a4d">reserved_24_27</a>               : 4;
<a name="l04867"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a6d79480c39f0b35070a0e40bdaa5ece6">04867</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a6d79480c39f0b35070a0e40bdaa5ece6">dbuf_err</a>                     : 1;
<a name="l04868"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#aca402dc55005c5753b54246b60e6c4f8">04868</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#aca402dc55005c5753b54246b60e6c4f8">reserved_29_54</a>               : 26;
<a name="l04869"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a62bdbab1fc13f3a97289c459284d8eb4">04869</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a62bdbab1fc13f3a97289c459284d8eb4">acc_timeout</a>                  : 1;
<a name="l04870"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ad289317e56519430857700f424758503">04870</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#ad289317e56519430857700f424758503">dma_pend</a>                     : 1;
<a name="l04871"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a642e75dcdca8c427623a55cc4782df75">04871</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a642e75dcdca8c427623a55cc4782df75">dma_val</a>                      : 1;
<a name="l04872"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a32d46491a603bf97e9b4591879817705">04872</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a32d46491a603bf97e9b4591879817705">switch_val</a>                   : 1;
<a name="l04873"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a9b8499c2acc3d4ac114d5b6bcb2afb70">04873</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a9b8499c2acc3d4ac114d5b6bcb2afb70">cmd_val</a>                      : 1;
<a name="l04874"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a8b8d9d1a1ec6bf8e0d4d52a7c10a24b9">04874</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#a8b8d9d1a1ec6bf8e0d4d52a7c10a24b9">bus_id</a>                       : 2;
<a name="l04875"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#af9df26cf109451b81057af5c7372b623">04875</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html#af9df26cf109451b81057af5c7372b623">reserved_62_63</a>               : 2;
<a name="l04876"></a>04876 <span class="preprocessor">#endif</span>
<a name="l04877"></a>04877 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__rsp__sts.html#ae2fe3e778c0b76806762174c315bb674">s</a>;
<a name="l04878"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html">04878</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html">cvmx_mio_emm_rsp_sts_cn61xx</a> {
<a name="l04879"></a>04879 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04880"></a>04880 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a2e483f0947deb59d0eaed42c113a8bd5">reserved_62_63</a>               : 2;
<a name="l04881"></a>04881     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a98cdbb3bb14fd8b7bacbbd2f02ccd8c2">bus_id</a>                       : 2;  <span class="comment">/**&lt; eMMC bus id to which the response status corresponds. */</span>
<a name="l04882"></a>04882     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aaea795c113fa50c9dd169d12e012236f">cmd_val</a>                      : 1;  <span class="comment">/**&lt; Read-only copy of MIO_EMM_CMD[CMD_VAL].  CMD_VAL=1 indicates a</span>
<a name="l04883"></a>04883 <span class="comment">                                                         direct operation is in progress. */</span>
<a name="l04884"></a>04884     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a8c4c49376c8e07df459d6ccd43953a93">switch_val</a>                   : 1;  <span class="comment">/**&lt; Read-only copy of MIO_EMM_SWITCH[SWITCH_EXE].   SWITCH_VAL=1</span>
<a name="l04885"></a>04885 <span class="comment">                                                         indicates a switch operation is in progress. */</span>
<a name="l04886"></a>04886     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a86db0795b4bc641e74af3a47bf8ac567">dma_val</a>                      : 1;  <span class="comment">/**&lt; Read-only copy of MIO_EMM_DMA[DMA_VAL].   DMA_VAL=1 indicates a</span>
<a name="l04887"></a>04887 <span class="comment">                                                         DMA operation is in progress. */</span>
<a name="l04888"></a>04888     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a4027b342ad6b86c98d7f8083a4f972b1">dma_pend</a>                     : 1;  <span class="comment">/**&lt; The DMA engine has a pending transfer resulting from an error.</span>
<a name="l04889"></a>04889 <span class="comment">                                                         SW can resume the transfer by writing MIO_EMM_DMA[DMA_VAL]=1.</span>
<a name="l04890"></a>04890 <span class="comment">                                                         SW can terminate the transfer by writing MIO_EMM_DMA[DMA_VAL]=1</span>
<a name="l04891"></a>04891 <span class="comment">                                                         and MIO_EMM_DMA[DAT_NULL]=1.   HW will clear DMA_PEND and</span>
<a name="l04892"></a>04892 <span class="comment">                                                         perform the DMA operation. */</span>
<a name="l04893"></a>04893     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aed27033741e42259f98a92440960ebe6">reserved_29_55</a>               : 27;
<a name="l04894"></a>04894     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#ab5f4f521f44bbed0e6d37b80813c5692">dbuf_err</a>                     : 1;  <span class="comment">/**&lt; For CMD_TYPE=1, indicates a DMA read data arrived from card</span>
<a name="l04895"></a>04895 <span class="comment">                                                         without a free DBUF.</span>
<a name="l04896"></a>04896 <span class="comment"></span>
<a name="l04897"></a>04897 <span class="comment">                                                         For CMD_TYPE=2, indicates a DBUF underflow occurred during a</span>
<a name="l04898"></a>04898 <span class="comment">                                                         DMA write.    See MIO_EMM_DMA[THRES]. */</span>
<a name="l04899"></a>04899     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#ad2730fc04c8f28d36b56c19a49a61d1e">reserved_24_27</a>               : 4;
<a name="l04900"></a>04900     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a459fea2f3b7ce6024359ffc4fffc099a">dbuf</a>                         : 1;  <span class="comment">/**&lt; DBUF corresponding to the most recently attempted block</span>
<a name="l04901"></a>04901 <span class="comment">                                                         transfer. */</span>
<a name="l04902"></a>04902     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aa6a7153fac35a4861e286bc3840a3c2e">blk_timeout</a>                  : 1;  <span class="comment">/**&lt; Timeout waiting for read data or 3bit CRC token */</span>
<a name="l04903"></a>04903     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#accd76794ae1950850bed1c59ccd84a54">blk_crc_err</a>                  : 1;  <span class="comment">/**&lt; For CMD_TYPE=1, indicates a card read data CRC mismatch.</span>
<a name="l04904"></a>04904 <span class="comment">                                                         MIO_EMM_RSP_STS[DBUF] indicates the failing data buffer.</span>
<a name="l04905"></a>04905 <span class="comment"></span>
<a name="l04906"></a>04906 <span class="comment">                                                         For CMD_TYPE=2, indicates card returned 3-bit CRC status token</span>
<a name="l04907"></a>04907 <span class="comment">                                                         indicating the card encountered a write data CRC check</span>
<a name="l04908"></a>04908 <span class="comment">                                                         mismatch.  MIO_EMM_RSP_STS[DBUF] indicates the failing data</span>
<a name="l04909"></a>04909 <span class="comment">                                                         buffer. */</span>
<a name="l04910"></a>04910     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aca2504c4c9b8f4ad9a0fb0576bf93325">rsp_busybit</a>                  : 1;  <span class="comment">/**&lt; Debug only.  eMMC protocol utilizes DAT0 as a busy signal</span>
<a name="l04911"></a>04911 <span class="comment">                                                         during block writes and R1b responses. */</span>
<a name="l04912"></a>04912     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a66dd181f9441d9ca2119ac4bc4674e69">stp_timeout</a>                  : 1;  <span class="comment">/**&lt; Stop transmission response timeout. */</span>
<a name="l04913"></a>04913     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a7ae895e8f603d0357aa4ee64ef67d7ba">stp_crc_err</a>                  : 1;  <span class="comment">/**&lt; Stop transmission response had a CRC error */</span>
<a name="l04914"></a>04914     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#ab2962a22ad0d04be2a9fb83a2eb57632">stp_bad_sts</a>                  : 1;  <span class="comment">/**&lt; Stop transmission response had bad status. */</span>
<a name="l04915"></a>04915     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a7576efda06a534daf5b88ee1a6e8e271">stp_val</a>                      : 1;  <span class="comment">/**&lt; Stop transmission response valid. */</span>
<a name="l04916"></a>04916     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#ab9f16707470a5cf7cc0ce7d4c1388000">rsp_timeout</a>                  : 1;  <span class="comment">/**&lt; Response timeout */</span>
<a name="l04917"></a>04917     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a558ffe3814491f246b8e4c9ffd0a1372">rsp_crc_err</a>                  : 1;  <span class="comment">/**&lt; Response CRC error */</span>
<a name="l04918"></a>04918     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aa805b9a669a120627427099c8b591b1a">rsp_bad_sts</a>                  : 1;  <span class="comment">/**&lt; Response bad status */</span>
<a name="l04919"></a>04919     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aeba8b014129e47e279b34847ca02c583">rsp_val</a>                      : 1;  <span class="comment">/**&lt; Response id.   See MIO_EMM_RSP_HI/LO */</span>
<a name="l04920"></a>04920     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aa1bfe9595e3ec8c140b0005179ed72c9">rsp_type</a>                     : 3;  <span class="comment">/**&lt; Indicates the response type. See MIO_EMM_RSP_HI/LO */</span>
<a name="l04921"></a>04921     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#ae60461019bdfb0933ca6a10b7dee0619">cmd_type</a>                     : 2;  <span class="comment">/**&lt; eMMC command type (0=no data, 1=read, 2=write) */</span>
<a name="l04922"></a>04922     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aefa6eb06d1aef741773e637153bd913f">cmd_idx</a>                      : 6;  <span class="comment">/**&lt; eMMC command index most recently attempted */</span>
<a name="l04923"></a>04923     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a451fdc38fbbcbb9e83e7abce6eca2115">cmd_done</a>                     : 1;  <span class="comment">/**&lt; eMMC command completed.   Once the command has complete, the</span>
<a name="l04924"></a>04924 <span class="comment">                                                         status is final and can be examined by SW. */</span>
<a name="l04925"></a>04925 <span class="preprocessor">#else</span>
<a name="l04926"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a451fdc38fbbcbb9e83e7abce6eca2115">04926</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a451fdc38fbbcbb9e83e7abce6eca2115">cmd_done</a>                     : 1;
<a name="l04927"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aefa6eb06d1aef741773e637153bd913f">04927</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aefa6eb06d1aef741773e637153bd913f">cmd_idx</a>                      : 6;
<a name="l04928"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#ae60461019bdfb0933ca6a10b7dee0619">04928</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#ae60461019bdfb0933ca6a10b7dee0619">cmd_type</a>                     : 2;
<a name="l04929"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aa1bfe9595e3ec8c140b0005179ed72c9">04929</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aa1bfe9595e3ec8c140b0005179ed72c9">rsp_type</a>                     : 3;
<a name="l04930"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aeba8b014129e47e279b34847ca02c583">04930</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aeba8b014129e47e279b34847ca02c583">rsp_val</a>                      : 1;
<a name="l04931"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aa805b9a669a120627427099c8b591b1a">04931</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aa805b9a669a120627427099c8b591b1a">rsp_bad_sts</a>                  : 1;
<a name="l04932"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a558ffe3814491f246b8e4c9ffd0a1372">04932</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a558ffe3814491f246b8e4c9ffd0a1372">rsp_crc_err</a>                  : 1;
<a name="l04933"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#ab9f16707470a5cf7cc0ce7d4c1388000">04933</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#ab9f16707470a5cf7cc0ce7d4c1388000">rsp_timeout</a>                  : 1;
<a name="l04934"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a7576efda06a534daf5b88ee1a6e8e271">04934</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a7576efda06a534daf5b88ee1a6e8e271">stp_val</a>                      : 1;
<a name="l04935"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#ab2962a22ad0d04be2a9fb83a2eb57632">04935</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#ab2962a22ad0d04be2a9fb83a2eb57632">stp_bad_sts</a>                  : 1;
<a name="l04936"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a7ae895e8f603d0357aa4ee64ef67d7ba">04936</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a7ae895e8f603d0357aa4ee64ef67d7ba">stp_crc_err</a>                  : 1;
<a name="l04937"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a66dd181f9441d9ca2119ac4bc4674e69">04937</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a66dd181f9441d9ca2119ac4bc4674e69">stp_timeout</a>                  : 1;
<a name="l04938"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aca2504c4c9b8f4ad9a0fb0576bf93325">04938</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aca2504c4c9b8f4ad9a0fb0576bf93325">rsp_busybit</a>                  : 1;
<a name="l04939"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#accd76794ae1950850bed1c59ccd84a54">04939</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#accd76794ae1950850bed1c59ccd84a54">blk_crc_err</a>                  : 1;
<a name="l04940"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aa6a7153fac35a4861e286bc3840a3c2e">04940</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aa6a7153fac35a4861e286bc3840a3c2e">blk_timeout</a>                  : 1;
<a name="l04941"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a459fea2f3b7ce6024359ffc4fffc099a">04941</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a459fea2f3b7ce6024359ffc4fffc099a">dbuf</a>                         : 1;
<a name="l04942"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#ad2730fc04c8f28d36b56c19a49a61d1e">04942</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#ad2730fc04c8f28d36b56c19a49a61d1e">reserved_24_27</a>               : 4;
<a name="l04943"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#ab5f4f521f44bbed0e6d37b80813c5692">04943</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#ab5f4f521f44bbed0e6d37b80813c5692">dbuf_err</a>                     : 1;
<a name="l04944"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aed27033741e42259f98a92440960ebe6">04944</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aed27033741e42259f98a92440960ebe6">reserved_29_55</a>               : 27;
<a name="l04945"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a4027b342ad6b86c98d7f8083a4f972b1">04945</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a4027b342ad6b86c98d7f8083a4f972b1">dma_pend</a>                     : 1;
<a name="l04946"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a86db0795b4bc641e74af3a47bf8ac567">04946</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a86db0795b4bc641e74af3a47bf8ac567">dma_val</a>                      : 1;
<a name="l04947"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a8c4c49376c8e07df459d6ccd43953a93">04947</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a8c4c49376c8e07df459d6ccd43953a93">switch_val</a>                   : 1;
<a name="l04948"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aaea795c113fa50c9dd169d12e012236f">04948</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#aaea795c113fa50c9dd169d12e012236f">cmd_val</a>                      : 1;
<a name="l04949"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a98cdbb3bb14fd8b7bacbbd2f02ccd8c2">04949</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a98cdbb3bb14fd8b7bacbbd2f02ccd8c2">bus_id</a>                       : 2;
<a name="l04950"></a><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a2e483f0947deb59d0eaed42c113a8bd5">04950</a>     uint64_t <a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html#a2e483f0947deb59d0eaed42c113a8bd5">reserved_62_63</a>               : 2;
<a name="l04951"></a>04951 <span class="preprocessor">#endif</span>
<a name="l04952"></a>04952 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__rsp__sts.html#ae63471d52fcb0489f0e440c41e604829">cn61xx</a>;
<a name="l04953"></a><a class="code" href="unioncvmx__mio__emm__rsp__sts.html#a33f1244af1f9d9b8036b07098add27ef">04953</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html">cvmx_mio_emm_rsp_sts_cn61xx</a>    <a class="code" href="unioncvmx__mio__emm__rsp__sts.html#a33f1244af1f9d9b8036b07098add27ef">cn70xx</a>;
<a name="l04954"></a><a class="code" href="unioncvmx__mio__emm__rsp__sts.html#a9287e085723fa531f75392d3d6f300ae">04954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html">cvmx_mio_emm_rsp_sts_cn61xx</a>    <a class="code" href="unioncvmx__mio__emm__rsp__sts.html#a9287e085723fa531f75392d3d6f300ae">cn70xxp1</a>;
<a name="l04955"></a><a class="code" href="unioncvmx__mio__emm__rsp__sts.html#a2b3d86f301aac0a4749f267f3aa5f661">04955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html">cvmx_mio_emm_rsp_sts_s</a>         <a class="code" href="unioncvmx__mio__emm__rsp__sts.html#a2b3d86f301aac0a4749f267f3aa5f661">cn73xx</a>;
<a name="l04956"></a><a class="code" href="unioncvmx__mio__emm__rsp__sts.html#a9997d1786f9f53b5391a1435c556c828">04956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html">cvmx_mio_emm_rsp_sts_s</a>         <a class="code" href="unioncvmx__mio__emm__rsp__sts.html#a9997d1786f9f53b5391a1435c556c828">cn78xx</a>;
<a name="l04957"></a><a class="code" href="unioncvmx__mio__emm__rsp__sts.html#ae7957c1dc5e7148e2a33553472908cb4">04957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html">cvmx_mio_emm_rsp_sts_s</a>         <a class="code" href="unioncvmx__mio__emm__rsp__sts.html#ae7957c1dc5e7148e2a33553472908cb4">cn78xxp1</a>;
<a name="l04958"></a><a class="code" href="unioncvmx__mio__emm__rsp__sts.html#ad0588a53ce9cafe16c8e22216fd518fc">04958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__cn61xx.html">cvmx_mio_emm_rsp_sts_cn61xx</a>    <a class="code" href="unioncvmx__mio__emm__rsp__sts.html#ad0588a53ce9cafe16c8e22216fd518fc">cnf71xx</a>;
<a name="l04959"></a><a class="code" href="unioncvmx__mio__emm__rsp__sts.html#aa01901481b78e586fda8927e402f18ab">04959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__rsp__sts_1_1cvmx__mio__emm__rsp__sts__s.html">cvmx_mio_emm_rsp_sts_s</a>         <a class="code" href="unioncvmx__mio__emm__rsp__sts.html#aa01901481b78e586fda8927e402f18ab">cnf75xx</a>;
<a name="l04960"></a>04960 };
<a name="l04961"></a><a class="code" href="cvmx-mio-defs_8h.html#ac9ea303fd70d77cfcad9a6e48ff1cf38">04961</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__rsp__sts.html" title="cvmx_mio_emm_rsp_sts">cvmx_mio_emm_rsp_sts</a> <a class="code" href="unioncvmx__mio__emm__rsp__sts.html" title="cvmx_mio_emm_rsp_sts">cvmx_mio_emm_rsp_sts_t</a>;
<a name="l04962"></a>04962 <span class="comment"></span>
<a name="l04963"></a>04963 <span class="comment">/**</span>
<a name="l04964"></a>04964 <span class="comment"> * cvmx_mio_emm_sample</span>
<a name="l04965"></a>04965 <span class="comment"> */</span>
<a name="l04966"></a><a class="code" href="unioncvmx__mio__emm__sample.html">04966</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__sample.html" title="cvmx_mio_emm_sample">cvmx_mio_emm_sample</a> {
<a name="l04967"></a><a class="code" href="unioncvmx__mio__emm__sample.html#af15e7eb2488a15e869b53fbf47743a53">04967</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__sample.html#af15e7eb2488a15e869b53fbf47743a53">u64</a>;
<a name="l04968"></a><a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html">04968</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html">cvmx_mio_emm_sample_s</a> {
<a name="l04969"></a>04969 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04970"></a>04970 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html#aa574b3a6484d32f12486882b1856abc1">reserved_26_63</a>               : 38;
<a name="l04971"></a>04971     uint64_t <a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html#a1f3b9ccc37da816ed9b699eab25f0608">cmd_cnt</a>                      : 10; <span class="comment">/**&lt; Number of coprocessor-clocks before the eMMC clock rising edge to sample the command pin. */</span>
<a name="l04972"></a>04972     uint64_t <a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html#a08b3abe72d2f9d14dd0c33be7640fa6b">reserved_10_15</a>               : 6;
<a name="l04973"></a>04973     uint64_t <a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html#aaa10e4aa886ed8543ee466297db5cde2">dat_cnt</a>                      : 10; <span class="comment">/**&lt; Number of coprocessor-clocks before the eMMC clock edge to sample the data pin. */</span>
<a name="l04974"></a>04974 <span class="preprocessor">#else</span>
<a name="l04975"></a><a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html#aaa10e4aa886ed8543ee466297db5cde2">04975</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html#aaa10e4aa886ed8543ee466297db5cde2">dat_cnt</a>                      : 10;
<a name="l04976"></a><a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html#a08b3abe72d2f9d14dd0c33be7640fa6b">04976</a>     uint64_t <a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html#a08b3abe72d2f9d14dd0c33be7640fa6b">reserved_10_15</a>               : 6;
<a name="l04977"></a><a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html#a1f3b9ccc37da816ed9b699eab25f0608">04977</a>     uint64_t <a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html#a1f3b9ccc37da816ed9b699eab25f0608">cmd_cnt</a>                      : 10;
<a name="l04978"></a><a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html#aa574b3a6484d32f12486882b1856abc1">04978</a>     uint64_t <a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html#aa574b3a6484d32f12486882b1856abc1">reserved_26_63</a>               : 38;
<a name="l04979"></a>04979 <span class="preprocessor">#endif</span>
<a name="l04980"></a>04980 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__sample.html#ad859537e9a8f7c58eb605517503cfaf6">s</a>;
<a name="l04981"></a><a class="code" href="unioncvmx__mio__emm__sample.html#ab3a987cd75a127f5751a0d541f30a849">04981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html">cvmx_mio_emm_sample_s</a>          <a class="code" href="unioncvmx__mio__emm__sample.html#ab3a987cd75a127f5751a0d541f30a849">cn61xx</a>;
<a name="l04982"></a><a class="code" href="unioncvmx__mio__emm__sample.html#a66ebbf5f02d6fb2790d89c95e7b71c43">04982</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html">cvmx_mio_emm_sample_s</a>          <a class="code" href="unioncvmx__mio__emm__sample.html#a66ebbf5f02d6fb2790d89c95e7b71c43">cn70xx</a>;
<a name="l04983"></a><a class="code" href="unioncvmx__mio__emm__sample.html#a71e70913000806e7282d3bc9164941b4">04983</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html">cvmx_mio_emm_sample_s</a>          <a class="code" href="unioncvmx__mio__emm__sample.html#a71e70913000806e7282d3bc9164941b4">cn70xxp1</a>;
<a name="l04984"></a><a class="code" href="unioncvmx__mio__emm__sample.html#a0db0d608b16b67757a6785f1b0c54946">04984</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html">cvmx_mio_emm_sample_s</a>          <a class="code" href="unioncvmx__mio__emm__sample.html#a0db0d608b16b67757a6785f1b0c54946">cn73xx</a>;
<a name="l04985"></a><a class="code" href="unioncvmx__mio__emm__sample.html#a1b1e8e116926ed2c685b7d3e2b002d6e">04985</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html">cvmx_mio_emm_sample_s</a>          <a class="code" href="unioncvmx__mio__emm__sample.html#a1b1e8e116926ed2c685b7d3e2b002d6e">cn78xx</a>;
<a name="l04986"></a><a class="code" href="unioncvmx__mio__emm__sample.html#aa23fae8d7758106cbb4a5f00d464f694">04986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html">cvmx_mio_emm_sample_s</a>          <a class="code" href="unioncvmx__mio__emm__sample.html#aa23fae8d7758106cbb4a5f00d464f694">cn78xxp1</a>;
<a name="l04987"></a><a class="code" href="unioncvmx__mio__emm__sample.html#a6ae2177a4d7fc687735977226a37b194">04987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html">cvmx_mio_emm_sample_s</a>          <a class="code" href="unioncvmx__mio__emm__sample.html#a6ae2177a4d7fc687735977226a37b194">cnf71xx</a>;
<a name="l04988"></a><a class="code" href="unioncvmx__mio__emm__sample.html#aca0b31d225a0e521f455aa5b0a5990a6">04988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__sample_1_1cvmx__mio__emm__sample__s.html">cvmx_mio_emm_sample_s</a>          <a class="code" href="unioncvmx__mio__emm__sample.html#aca0b31d225a0e521f455aa5b0a5990a6">cnf75xx</a>;
<a name="l04989"></a>04989 };
<a name="l04990"></a><a class="code" href="cvmx-mio-defs_8h.html#a3d92b15fcaa0f284ea810f741740a8c1">04990</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__sample.html" title="cvmx_mio_emm_sample">cvmx_mio_emm_sample</a> <a class="code" href="unioncvmx__mio__emm__sample.html" title="cvmx_mio_emm_sample">cvmx_mio_emm_sample_t</a>;
<a name="l04991"></a>04991 <span class="comment"></span>
<a name="l04992"></a>04992 <span class="comment">/**</span>
<a name="l04993"></a>04993 <span class="comment"> * cvmx_mio_emm_sts_mask</span>
<a name="l04994"></a>04994 <span class="comment"> */</span>
<a name="l04995"></a><a class="code" href="unioncvmx__mio__emm__sts__mask.html">04995</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__sts__mask.html" title="cvmx_mio_emm_sts_mask">cvmx_mio_emm_sts_mask</a> {
<a name="l04996"></a><a class="code" href="unioncvmx__mio__emm__sts__mask.html#a422a929272a71babbeff5a561ab656e3">04996</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__sts__mask.html#a422a929272a71babbeff5a561ab656e3">u64</a>;
<a name="l04997"></a><a class="code" href="structcvmx__mio__emm__sts__mask_1_1cvmx__mio__emm__sts__mask__s.html">04997</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__sts__mask_1_1cvmx__mio__emm__sts__mask__s.html">cvmx_mio_emm_sts_mask_s</a> {
<a name="l04998"></a>04998 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04999"></a>04999 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__sts__mask_1_1cvmx__mio__emm__sts__mask__s.html#a2c1c03f12ee8011c6d9cdb7d85c1f683">reserved_32_63</a>               : 32;
<a name="l05000"></a>05000     uint64_t <a class="code" href="structcvmx__mio__emm__sts__mask_1_1cvmx__mio__emm__sts__mask__s.html#a1c6c8ebec54a50896cc9a483c8635740">sts_msk</a>                      : 32; <span class="comment">/**&lt; Any bit set in [STS_MSK] causes the corresponding bit in the card status to be</span>
<a name="l05001"></a>05001 <span class="comment">                                                         considered when computing response bad status. */</span>
<a name="l05002"></a>05002 <span class="preprocessor">#else</span>
<a name="l05003"></a><a class="code" href="structcvmx__mio__emm__sts__mask_1_1cvmx__mio__emm__sts__mask__s.html#a1c6c8ebec54a50896cc9a483c8635740">05003</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__sts__mask_1_1cvmx__mio__emm__sts__mask__s.html#a1c6c8ebec54a50896cc9a483c8635740">sts_msk</a>                      : 32;
<a name="l05004"></a><a class="code" href="structcvmx__mio__emm__sts__mask_1_1cvmx__mio__emm__sts__mask__s.html#a2c1c03f12ee8011c6d9cdb7d85c1f683">05004</a>     uint64_t <a class="code" href="structcvmx__mio__emm__sts__mask_1_1cvmx__mio__emm__sts__mask__s.html#a2c1c03f12ee8011c6d9cdb7d85c1f683">reserved_32_63</a>               : 32;
<a name="l05005"></a>05005 <span class="preprocessor">#endif</span>
<a name="l05006"></a>05006 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__sts__mask.html#a703337e8a1370648ba00feb05c27e6cf">s</a>;
<a name="l05007"></a><a class="code" href="unioncvmx__mio__emm__sts__mask.html#a31a804cc881c54e00d842af249795362">05007</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__sts__mask_1_1cvmx__mio__emm__sts__mask__s.html">cvmx_mio_emm_sts_mask_s</a>        <a class="code" href="unioncvmx__mio__emm__sts__mask.html#a31a804cc881c54e00d842af249795362">cn61xx</a>;
<a name="l05008"></a><a class="code" href="unioncvmx__mio__emm__sts__mask.html#abe0af3f40eddbcdbe5dbbdac8121fd96">05008</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__sts__mask_1_1cvmx__mio__emm__sts__mask__s.html">cvmx_mio_emm_sts_mask_s</a>        <a class="code" href="unioncvmx__mio__emm__sts__mask.html#abe0af3f40eddbcdbe5dbbdac8121fd96">cn70xx</a>;
<a name="l05009"></a><a class="code" href="unioncvmx__mio__emm__sts__mask.html#af449139c30470c00c0b12e3b4e2f6dc3">05009</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__sts__mask_1_1cvmx__mio__emm__sts__mask__s.html">cvmx_mio_emm_sts_mask_s</a>        <a class="code" href="unioncvmx__mio__emm__sts__mask.html#af449139c30470c00c0b12e3b4e2f6dc3">cn70xxp1</a>;
<a name="l05010"></a><a class="code" href="unioncvmx__mio__emm__sts__mask.html#aa3c8183c4284faf74a61ca0464714a9b">05010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__sts__mask_1_1cvmx__mio__emm__sts__mask__s.html">cvmx_mio_emm_sts_mask_s</a>        <a class="code" href="unioncvmx__mio__emm__sts__mask.html#aa3c8183c4284faf74a61ca0464714a9b">cn73xx</a>;
<a name="l05011"></a><a class="code" href="unioncvmx__mio__emm__sts__mask.html#aca83e7316f270699b1cc704ae09c4ec6">05011</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__sts__mask_1_1cvmx__mio__emm__sts__mask__s.html">cvmx_mio_emm_sts_mask_s</a>        <a class="code" href="unioncvmx__mio__emm__sts__mask.html#aca83e7316f270699b1cc704ae09c4ec6">cn78xx</a>;
<a name="l05012"></a><a class="code" href="unioncvmx__mio__emm__sts__mask.html#a734ea4cd5dec318570b49ffad6322ac3">05012</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__sts__mask_1_1cvmx__mio__emm__sts__mask__s.html">cvmx_mio_emm_sts_mask_s</a>        <a class="code" href="unioncvmx__mio__emm__sts__mask.html#a734ea4cd5dec318570b49ffad6322ac3">cn78xxp1</a>;
<a name="l05013"></a><a class="code" href="unioncvmx__mio__emm__sts__mask.html#aa727bd69e0bbea529e491cee3ead6ecf">05013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__sts__mask_1_1cvmx__mio__emm__sts__mask__s.html">cvmx_mio_emm_sts_mask_s</a>        <a class="code" href="unioncvmx__mio__emm__sts__mask.html#aa727bd69e0bbea529e491cee3ead6ecf">cnf71xx</a>;
<a name="l05014"></a><a class="code" href="unioncvmx__mio__emm__sts__mask.html#a3184227a455b0de3f879fa450f0d347c">05014</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__sts__mask_1_1cvmx__mio__emm__sts__mask__s.html">cvmx_mio_emm_sts_mask_s</a>        <a class="code" href="unioncvmx__mio__emm__sts__mask.html#a3184227a455b0de3f879fa450f0d347c">cnf75xx</a>;
<a name="l05015"></a>05015 };
<a name="l05016"></a><a class="code" href="cvmx-mio-defs_8h.html#a7a9131323f94294a2d2d82d18e88963c">05016</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__sts__mask.html" title="cvmx_mio_emm_sts_mask">cvmx_mio_emm_sts_mask</a> <a class="code" href="unioncvmx__mio__emm__sts__mask.html" title="cvmx_mio_emm_sts_mask">cvmx_mio_emm_sts_mask_t</a>;
<a name="l05017"></a>05017 <span class="comment"></span>
<a name="l05018"></a>05018 <span class="comment">/**</span>
<a name="l05019"></a>05019 <span class="comment"> * cvmx_mio_emm_switch</span>
<a name="l05020"></a>05020 <span class="comment"> *</span>
<a name="l05021"></a>05021 <span class="comment"> * MIO_EMM_SWITCH = MIO EMMC Operating mode switch Register</span>
<a name="l05022"></a>05022 <span class="comment"> *</span>
<a name="l05023"></a>05023 <span class="comment"> */</span>
<a name="l05024"></a><a class="code" href="unioncvmx__mio__emm__switch.html">05024</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__switch.html" title="cvmx_mio_emm_switch">cvmx_mio_emm_switch</a> {
<a name="l05025"></a><a class="code" href="unioncvmx__mio__emm__switch.html#a854d0e7ae951650b9ff6254c63e5b13f">05025</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__switch.html#a854d0e7ae951650b9ff6254c63e5b13f">u64</a>;
<a name="l05026"></a><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html">05026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html">cvmx_mio_emm_switch_s</a> {
<a name="l05027"></a>05027 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05028"></a>05028 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#a287683ce8e98eecb63f7321e4e858660">reserved_62_63</a>               : 2;
<a name="l05029"></a>05029     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#a4d11066047a1ca22c47abeb4b8451723">bus_id</a>                       : 2;  <span class="comment">/**&lt; Specifies the eMMC bus id. */</span>
<a name="l05030"></a>05030     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#acc06c5ad84908189faaaf7eb1a8c394c">switch_exe</a>                   : 1;  <span class="comment">/**&lt; When clear, the operating modes are updated directly without performing any</span>
<a name="l05031"></a>05031 <span class="comment">                                                         SWITCH operations. This allows software to perform the SWITCH operations manually, then</span>
<a name="l05032"></a>05032 <span class="comment">                                                         update the hardware.</span>
<a name="l05033"></a>05033 <span class="comment">                                                         Software writes this bit to a 1 to indicate that hardware should perform the necessary</span>
<a name="l05034"></a>05034 <span class="comment">                                                         SWITCH operations.</span>
<a name="l05035"></a>05035 <span class="comment">                                                         * First, the POWER_CLASS switch is performed. If it fails, [SWITCH_ERR0] is set and the</span>
<a name="l05036"></a>05036 <span class="comment">                                                         remaining SWITCH operations are not performed. If it succeeds, [POWER_CLASS] is</span>
<a name="l05037"></a>05037 <span class="comment">                                                         updated and the HS_TIMING switch is performed.</span>
<a name="l05038"></a>05038 <span class="comment">                                                         * If the HS_TIMING switch fails, [SWITCH_ERR1] is set and the remaining SWITCH operations</span>
<a name="l05039"></a>05039 <span class="comment">                                                         are not performed. If it succeeds, [HS_TIMING] is updated and the BUS_WIDTH switch</span>
<a name="l05040"></a>05040 <span class="comment">                                                         operation is performed.</span>
<a name="l05041"></a>05041 <span class="comment">                                                         * If the BUS_WIDTH switch operation fails, [SWITCH_ERR2] is set. If it succeeds, the</span>
<a name="l05042"></a>05042 <span class="comment">                                                         BUS_WITDH is updated.</span>
<a name="l05043"></a>05043 <span class="comment">                                                         Changes to CLK_HI and CLK_LO are discarded if any SWITCH_ERR occurs. */</span>
<a name="l05044"></a>05044     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#ade4171bc4767f9384a7dcb05546354d9">switch_err0</a>                  : 1;  <span class="comment">/**&lt; Error encountered while performing POWER_CLASS switch. See MIO_EMM_RSP_STS. */</span>
<a name="l05045"></a>05045     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#a4867277ac860494735b7efd859a98a80">switch_err1</a>                  : 1;  <span class="comment">/**&lt; Error encountered while performing HS_TIMING switch. See MIO_EMM_RSP_STS. */</span>
<a name="l05046"></a>05046     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#af964904a7f967f118e3cbbd799bb666d">switch_err2</a>                  : 1;  <span class="comment">/**&lt; Error encountered while performing BUS_WIDTH switch. See MIO_EMM_RSP_STS. */</span>
<a name="l05047"></a>05047     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#af169e6550a88827740879e52443bb776">reserved_49_55</a>               : 7;
<a name="l05048"></a>05048     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#a9d28ab8e97e07c6aa4fdf81d0081fb3d">hs_timing</a>                    : 1;  <span class="comment">/**&lt; Requested update to HS_TIMING. */</span>
<a name="l05049"></a>05049     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#a7d808c0d57f1a449dfe407a36f1db4db">reserved_43_47</a>               : 5;
<a name="l05050"></a>05050     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#add0ce9f05323029995987714cddd996d">bus_width</a>                    : 3;  <span class="comment">/**&lt; Requested update to BUS_WIDTH. */</span>
<a name="l05051"></a>05051     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#aa8f8fd3b51982241b23fc97e9dda3e09">reserved_36_39</a>               : 4;
<a name="l05052"></a>05052     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#abfadf38dd30747714598e5d1d6caddc5">power_class</a>                  : 4;  <span class="comment">/**&lt; Requested update to POWER_CLASS. */</span>
<a name="l05053"></a>05053     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#ab3489f8ad73a3599c8ffaf7248d09793">clk_hi</a>                       : 16; <span class="comment">/**&lt; Requested update to CLK_HI. */</span>
<a name="l05054"></a>05054     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#ab997761c771532886233179cc2dadce7">clk_lo</a>                       : 16; <span class="comment">/**&lt; Requested update to CLK_LO. */</span>
<a name="l05055"></a>05055 <span class="preprocessor">#else</span>
<a name="l05056"></a><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#ab997761c771532886233179cc2dadce7">05056</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#ab997761c771532886233179cc2dadce7">clk_lo</a>                       : 16;
<a name="l05057"></a><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#ab3489f8ad73a3599c8ffaf7248d09793">05057</a>     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#ab3489f8ad73a3599c8ffaf7248d09793">clk_hi</a>                       : 16;
<a name="l05058"></a><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#abfadf38dd30747714598e5d1d6caddc5">05058</a>     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#abfadf38dd30747714598e5d1d6caddc5">power_class</a>                  : 4;
<a name="l05059"></a><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#aa8f8fd3b51982241b23fc97e9dda3e09">05059</a>     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#aa8f8fd3b51982241b23fc97e9dda3e09">reserved_36_39</a>               : 4;
<a name="l05060"></a><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#add0ce9f05323029995987714cddd996d">05060</a>     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#add0ce9f05323029995987714cddd996d">bus_width</a>                    : 3;
<a name="l05061"></a><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#a7d808c0d57f1a449dfe407a36f1db4db">05061</a>     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#a7d808c0d57f1a449dfe407a36f1db4db">reserved_43_47</a>               : 5;
<a name="l05062"></a><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#a9d28ab8e97e07c6aa4fdf81d0081fb3d">05062</a>     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#a9d28ab8e97e07c6aa4fdf81d0081fb3d">hs_timing</a>                    : 1;
<a name="l05063"></a><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#af169e6550a88827740879e52443bb776">05063</a>     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#af169e6550a88827740879e52443bb776">reserved_49_55</a>               : 7;
<a name="l05064"></a><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#af964904a7f967f118e3cbbd799bb666d">05064</a>     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#af964904a7f967f118e3cbbd799bb666d">switch_err2</a>                  : 1;
<a name="l05065"></a><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#a4867277ac860494735b7efd859a98a80">05065</a>     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#a4867277ac860494735b7efd859a98a80">switch_err1</a>                  : 1;
<a name="l05066"></a><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#ade4171bc4767f9384a7dcb05546354d9">05066</a>     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#ade4171bc4767f9384a7dcb05546354d9">switch_err0</a>                  : 1;
<a name="l05067"></a><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#acc06c5ad84908189faaaf7eb1a8c394c">05067</a>     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#acc06c5ad84908189faaaf7eb1a8c394c">switch_exe</a>                   : 1;
<a name="l05068"></a><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#a4d11066047a1ca22c47abeb4b8451723">05068</a>     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#a4d11066047a1ca22c47abeb4b8451723">bus_id</a>                       : 2;
<a name="l05069"></a><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#a287683ce8e98eecb63f7321e4e858660">05069</a>     uint64_t <a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html#a287683ce8e98eecb63f7321e4e858660">reserved_62_63</a>               : 2;
<a name="l05070"></a>05070 <span class="preprocessor">#endif</span>
<a name="l05071"></a>05071 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__switch.html#a08d9735458cd8d0610c92c0510a1ed65">s</a>;
<a name="l05072"></a><a class="code" href="unioncvmx__mio__emm__switch.html#a07e8a1baa79f8949002a15489cd43ba2">05072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html">cvmx_mio_emm_switch_s</a>          <a class="code" href="unioncvmx__mio__emm__switch.html#a07e8a1baa79f8949002a15489cd43ba2">cn61xx</a>;
<a name="l05073"></a><a class="code" href="unioncvmx__mio__emm__switch.html#a528139e9ad21f1c8274625593d2ed443">05073</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html">cvmx_mio_emm_switch_s</a>          <a class="code" href="unioncvmx__mio__emm__switch.html#a528139e9ad21f1c8274625593d2ed443">cn70xx</a>;
<a name="l05074"></a><a class="code" href="unioncvmx__mio__emm__switch.html#aad623e264eecb132671665764085fe7d">05074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html">cvmx_mio_emm_switch_s</a>          <a class="code" href="unioncvmx__mio__emm__switch.html#aad623e264eecb132671665764085fe7d">cn70xxp1</a>;
<a name="l05075"></a><a class="code" href="unioncvmx__mio__emm__switch.html#a66cb3e11057c8bab5ef423e35997aced">05075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html">cvmx_mio_emm_switch_s</a>          <a class="code" href="unioncvmx__mio__emm__switch.html#a66cb3e11057c8bab5ef423e35997aced">cn73xx</a>;
<a name="l05076"></a><a class="code" href="unioncvmx__mio__emm__switch.html#abedcb0bbc13a7e5dea43f5fdacdcb075">05076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html">cvmx_mio_emm_switch_s</a>          <a class="code" href="unioncvmx__mio__emm__switch.html#abedcb0bbc13a7e5dea43f5fdacdcb075">cn78xx</a>;
<a name="l05077"></a><a class="code" href="unioncvmx__mio__emm__switch.html#a0aa02ac6e171077c793a20ee5c06b9b2">05077</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html">cvmx_mio_emm_switch_s</a>          <a class="code" href="unioncvmx__mio__emm__switch.html#a0aa02ac6e171077c793a20ee5c06b9b2">cn78xxp1</a>;
<a name="l05078"></a><a class="code" href="unioncvmx__mio__emm__switch.html#a1d04c93325d800e787cd1148408a45dd">05078</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html">cvmx_mio_emm_switch_s</a>          <a class="code" href="unioncvmx__mio__emm__switch.html#a1d04c93325d800e787cd1148408a45dd">cnf71xx</a>;
<a name="l05079"></a><a class="code" href="unioncvmx__mio__emm__switch.html#a788b8cad4c894a54ce923db481af9705">05079</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__switch_1_1cvmx__mio__emm__switch__s.html">cvmx_mio_emm_switch_s</a>          <a class="code" href="unioncvmx__mio__emm__switch.html#a788b8cad4c894a54ce923db481af9705">cnf75xx</a>;
<a name="l05080"></a>05080 };
<a name="l05081"></a><a class="code" href="cvmx-mio-defs_8h.html#a3505e3afb5d7cccb4a69e3411907c01e">05081</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__switch.html" title="cvmx_mio_emm_switch">cvmx_mio_emm_switch</a> <a class="code" href="unioncvmx__mio__emm__switch.html" title="cvmx_mio_emm_switch">cvmx_mio_emm_switch_t</a>;
<a name="l05082"></a>05082 <span class="comment"></span>
<a name="l05083"></a>05083 <span class="comment">/**</span>
<a name="l05084"></a>05084 <span class="comment"> * cvmx_mio_emm_wdog</span>
<a name="l05085"></a>05085 <span class="comment"> *</span>
<a name="l05086"></a>05086 <span class="comment"> * MIO_EMM_WDOG = MIO EMMC Watchdog Register</span>
<a name="l05087"></a>05087 <span class="comment"> *</span>
<a name="l05088"></a>05088 <span class="comment"> */</span>
<a name="l05089"></a><a class="code" href="unioncvmx__mio__emm__wdog.html">05089</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__wdog.html" title="cvmx_mio_emm_wdog">cvmx_mio_emm_wdog</a> {
<a name="l05090"></a><a class="code" href="unioncvmx__mio__emm__wdog.html#a882f4df89e338ede7d72c8994c5d9f82">05090</a>     uint64_t <a class="code" href="unioncvmx__mio__emm__wdog.html#a882f4df89e338ede7d72c8994c5d9f82">u64</a>;
<a name="l05091"></a><a class="code" href="structcvmx__mio__emm__wdog_1_1cvmx__mio__emm__wdog__s.html">05091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__wdog_1_1cvmx__mio__emm__wdog__s.html">cvmx_mio_emm_wdog_s</a> {
<a name="l05092"></a>05092 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05093"></a>05093 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__wdog_1_1cvmx__mio__emm__wdog__s.html#a6756d5b6ddcb6081148060adcee5698e">reserved_26_63</a>               : 38;
<a name="l05094"></a>05094     uint64_t <a class="code" href="structcvmx__mio__emm__wdog_1_1cvmx__mio__emm__wdog__s.html#aa3d440769a4ced1f5f215aca21890684">clk_cnt</a>                      : 26; <span class="comment">/**&lt; Maximum number of CLK_CNT cycles to wait for the card to return a response, read data, or</span>
<a name="l05095"></a>05095 <span class="comment">                                                         the 3-bit CRC status token following write data. The following timeouts are detected:</span>
<a name="l05096"></a>05096 <span class="comment">                                                         Expected response to a command doesn&apos;t occur causing MIO_EMM_RSP_STS[RSP_TIMEOUT].</span>
<a name="l05097"></a>05097 <span class="comment">                                                         On a read command, expected data isn&apos;t returned causing MIO_EMM_RSP_STS[BLK_TIMEOUT].</span>
<a name="l05098"></a>05098 <span class="comment">                                                         On a multi read command, expected data isn&apos;t returned causing</span>
<a name="l05099"></a>05099 <span class="comment">                                                         MIO_EMM_RSP_STS[BLK_TIMEOUT].</span>
<a name="l05100"></a>05100 <span class="comment">                                                         On a write command, expected token to a write block isn&apos;t received causing</span>
<a name="l05101"></a>05101 <span class="comment">                                                         MIO_EMM_RSP_STS[BLK_TIMEOUT].</span>
<a name="l05102"></a>05102 <span class="comment">                                                         If a stop command is issued by the hardware and no response is returned causing</span>
<a name="l05103"></a>05103 <span class="comment">                                                         MIO_EMM_RSP_STS[STP_TIMEOUT].</span>
<a name="l05104"></a>05104 <span class="comment">                                                         Issues this timeout doesn&apos;t cover are stalls induced by the card which are not limited by</span>
<a name="l05105"></a>05105 <span class="comment">                                                         the specifications.</span>
<a name="l05106"></a>05106 <span class="comment">                                                         For example, when a write multi command is issued to the card and a block (not the last)</span>
<a name="l05107"></a>05107 <span class="comment">                                                         is transferred the card can &quot;stall&quot; the CNXXXX by forcing emmc_data&lt;0&gt; low for as long as</span>
<a name="l05108"></a>05108 <span class="comment">                                                         it wants to free up buffer space.</span>
<a name="l05109"></a>05109 <span class="comment">                                                         The second case is when the last block of a write or multi write is being transferred and</span>
<a name="l05110"></a>05110 <span class="comment">                                                         the card elects to perform some background tasks. The same stall mechanism with</span>
<a name="l05111"></a>05111 <span class="comment">                                                         emmc_data&lt;0&gt; is used but this can last for an extend time period. */</span>
<a name="l05112"></a>05112 <span class="preprocessor">#else</span>
<a name="l05113"></a><a class="code" href="structcvmx__mio__emm__wdog_1_1cvmx__mio__emm__wdog__s.html#aa3d440769a4ced1f5f215aca21890684">05113</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__emm__wdog_1_1cvmx__mio__emm__wdog__s.html#aa3d440769a4ced1f5f215aca21890684">clk_cnt</a>                      : 26;
<a name="l05114"></a><a class="code" href="structcvmx__mio__emm__wdog_1_1cvmx__mio__emm__wdog__s.html#a6756d5b6ddcb6081148060adcee5698e">05114</a>     uint64_t <a class="code" href="structcvmx__mio__emm__wdog_1_1cvmx__mio__emm__wdog__s.html#a6756d5b6ddcb6081148060adcee5698e">reserved_26_63</a>               : 38;
<a name="l05115"></a>05115 <span class="preprocessor">#endif</span>
<a name="l05116"></a>05116 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__emm__wdog.html#a613ec42d14613a1608f301d1ef56eadf">s</a>;
<a name="l05117"></a><a class="code" href="unioncvmx__mio__emm__wdog.html#a8ad0faa0f7efb8cd65f87f9881411763">05117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__wdog_1_1cvmx__mio__emm__wdog__s.html">cvmx_mio_emm_wdog_s</a>            <a class="code" href="unioncvmx__mio__emm__wdog.html#a8ad0faa0f7efb8cd65f87f9881411763">cn61xx</a>;
<a name="l05118"></a><a class="code" href="unioncvmx__mio__emm__wdog.html#a5ba4488b0981dc39cacfbe56c29a0ea8">05118</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__wdog_1_1cvmx__mio__emm__wdog__s.html">cvmx_mio_emm_wdog_s</a>            <a class="code" href="unioncvmx__mio__emm__wdog.html#a5ba4488b0981dc39cacfbe56c29a0ea8">cn70xx</a>;
<a name="l05119"></a><a class="code" href="unioncvmx__mio__emm__wdog.html#a41c26da52bbebf858076eaf23c19123f">05119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__wdog_1_1cvmx__mio__emm__wdog__s.html">cvmx_mio_emm_wdog_s</a>            <a class="code" href="unioncvmx__mio__emm__wdog.html#a41c26da52bbebf858076eaf23c19123f">cn70xxp1</a>;
<a name="l05120"></a><a class="code" href="unioncvmx__mio__emm__wdog.html#a5b098d7ed98e4743ff26396ee89f031e">05120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__wdog_1_1cvmx__mio__emm__wdog__s.html">cvmx_mio_emm_wdog_s</a>            <a class="code" href="unioncvmx__mio__emm__wdog.html#a5b098d7ed98e4743ff26396ee89f031e">cn73xx</a>;
<a name="l05121"></a><a class="code" href="unioncvmx__mio__emm__wdog.html#a42904c5a16f32341643ded1fb74f355b">05121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__wdog_1_1cvmx__mio__emm__wdog__s.html">cvmx_mio_emm_wdog_s</a>            <a class="code" href="unioncvmx__mio__emm__wdog.html#a42904c5a16f32341643ded1fb74f355b">cn78xx</a>;
<a name="l05122"></a><a class="code" href="unioncvmx__mio__emm__wdog.html#a89c1b5b2b11b434f19589571b9c776c7">05122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__wdog_1_1cvmx__mio__emm__wdog__s.html">cvmx_mio_emm_wdog_s</a>            <a class="code" href="unioncvmx__mio__emm__wdog.html#a89c1b5b2b11b434f19589571b9c776c7">cn78xxp1</a>;
<a name="l05123"></a><a class="code" href="unioncvmx__mio__emm__wdog.html#a96f431075b03b3298fb328c650f7e8ce">05123</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__wdog_1_1cvmx__mio__emm__wdog__s.html">cvmx_mio_emm_wdog_s</a>            <a class="code" href="unioncvmx__mio__emm__wdog.html#a96f431075b03b3298fb328c650f7e8ce">cnf71xx</a>;
<a name="l05124"></a><a class="code" href="unioncvmx__mio__emm__wdog.html#a7aec8ddf46bea90eeb09e3465ae048c9">05124</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__emm__wdog_1_1cvmx__mio__emm__wdog__s.html">cvmx_mio_emm_wdog_s</a>            <a class="code" href="unioncvmx__mio__emm__wdog.html#a7aec8ddf46bea90eeb09e3465ae048c9">cnf75xx</a>;
<a name="l05125"></a>05125 };
<a name="l05126"></a><a class="code" href="cvmx-mio-defs_8h.html#ad5977ad508765e8626027a115f569418">05126</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__emm__wdog.html" title="cvmx_mio_emm_wdog">cvmx_mio_emm_wdog</a> <a class="code" href="unioncvmx__mio__emm__wdog.html" title="cvmx_mio_emm_wdog">cvmx_mio_emm_wdog_t</a>;
<a name="l05127"></a>05127 <span class="comment"></span>
<a name="l05128"></a>05128 <span class="comment">/**</span>
<a name="l05129"></a>05129 <span class="comment"> * cvmx_mio_fus_bnk_dat#</span>
<a name="l05130"></a>05130 <span class="comment"> *</span>
<a name="l05131"></a>05131 <span class="comment"> * The initial state of MIO_FUS_BNK_DAT0/1 is as if bank6 were just read,</span>
<a name="l05132"></a>05132 <span class="comment"> * i.e. DAT* = fus[895:768].</span>
<a name="l05133"></a>05133 <span class="comment"> */</span>
<a name="l05134"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html">05134</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__bnk__datx.html" title="cvmx_mio_fus_bnk_dat#">cvmx_mio_fus_bnk_datx</a> {
<a name="l05135"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a9668dff65a6db7ca510e4bd493bab506">05135</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a9668dff65a6db7ca510e4bd493bab506">u64</a>;
<a name="l05136"></a><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">05136</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a> {
<a name="l05137"></a>05137 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05138"></a>05138 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html#af4ed9b17ac7954a458860d2f7f22e9f3">dat</a>                          : 64; <span class="comment">/**&lt; Efuse bank store. For read operations, the DAT gets the fus bank last read. For write</span>
<a name="l05139"></a>05139 <span class="comment">                                                         operations, the DAT determines which fuses to blow. */</span>
<a name="l05140"></a>05140 <span class="preprocessor">#else</span>
<a name="l05141"></a><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html#af4ed9b17ac7954a458860d2f7f22e9f3">05141</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html#af4ed9b17ac7954a458860d2f7f22e9f3">dat</a>                          : 64;
<a name="l05142"></a>05142 <span class="preprocessor">#endif</span>
<a name="l05143"></a>05143 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a72418827f4b02a406d9c8de384e40693">s</a>;
<a name="l05144"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a93a7065f7032be2dfb9c3fea7bddbce8">05144</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a93a7065f7032be2dfb9c3fea7bddbce8">cn50xx</a>;
<a name="l05145"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a798e92641a1ade2dfbd5826433991cdc">05145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a798e92641a1ade2dfbd5826433991cdc">cn52xx</a>;
<a name="l05146"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a9d9dd1b00423e4ae6a5517fabb6cf757">05146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a9d9dd1b00423e4ae6a5517fabb6cf757">cn52xxp1</a>;
<a name="l05147"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#aef665616fa1589749b1c826fbd28efba">05147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#aef665616fa1589749b1c826fbd28efba">cn56xx</a>;
<a name="l05148"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a4923e06e6b54be20e92761f65958f49e">05148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a4923e06e6b54be20e92761f65958f49e">cn56xxp1</a>;
<a name="l05149"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#ac16a4e9977f998d9694472f733657608">05149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#ac16a4e9977f998d9694472f733657608">cn58xx</a>;
<a name="l05150"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#ad735e80e64dbd63d1f8d4ac245bbaca0">05150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#ad735e80e64dbd63d1f8d4ac245bbaca0">cn58xxp1</a>;
<a name="l05151"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#affef9276865da890a6f5a12d756f822b">05151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#affef9276865da890a6f5a12d756f822b">cn61xx</a>;
<a name="l05152"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a09235eb6b92d9332e6c41a281d6b44ed">05152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a09235eb6b92d9332e6c41a281d6b44ed">cn63xx</a>;
<a name="l05153"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#aac34a9ffbe6824369bf1b1f68fc521ea">05153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#aac34a9ffbe6824369bf1b1f68fc521ea">cn63xxp1</a>;
<a name="l05154"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#ac4f02a00ae60a24d30cbe890def834b4">05154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#ac4f02a00ae60a24d30cbe890def834b4">cn66xx</a>;
<a name="l05155"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a28e7aed54aa2a1a55499579a971c422e">05155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a28e7aed54aa2a1a55499579a971c422e">cn68xx</a>;
<a name="l05156"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#ae21c824f9bb5145c8b254e852cb1ea7e">05156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#ae21c824f9bb5145c8b254e852cb1ea7e">cn68xxp1</a>;
<a name="l05157"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a24d27146a42c60156867a6e1ffbabe94">05157</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a24d27146a42c60156867a6e1ffbabe94">cn70xx</a>;
<a name="l05158"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a7da3200a3c40398e9335cc0c34f326d4">05158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a7da3200a3c40398e9335cc0c34f326d4">cn70xxp1</a>;
<a name="l05159"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a20e28b9b1dfc92f93d153d9937cd9416">05159</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a20e28b9b1dfc92f93d153d9937cd9416">cn73xx</a>;
<a name="l05160"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#acf099ed2219402efc94a886c71ee6bbb">05160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#acf099ed2219402efc94a886c71ee6bbb">cn78xx</a>;
<a name="l05161"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a2b5bd438b763c2870cd08ed8a7d12deb">05161</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a2b5bd438b763c2870cd08ed8a7d12deb">cn78xxp1</a>;
<a name="l05162"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a9e6da00e502d0acde4adb3d0facf7d91">05162</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a9e6da00e502d0acde4adb3d0facf7d91">cnf71xx</a>;
<a name="l05163"></a><a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a182ed5776a8d161557ea6500657e0aa7">05163</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__bnk__datx_1_1cvmx__mio__fus__bnk__datx__s.html">cvmx_mio_fus_bnk_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__bnk__datx.html#a182ed5776a8d161557ea6500657e0aa7">cnf75xx</a>;
<a name="l05164"></a>05164 };
<a name="l05165"></a><a class="code" href="cvmx-mio-defs_8h.html#afb5bdad715f3c16101290df53e83c8f7">05165</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__bnk__datx.html" title="cvmx_mio_fus_bnk_dat#">cvmx_mio_fus_bnk_datx</a> <a class="code" href="unioncvmx__mio__fus__bnk__datx.html" title="cvmx_mio_fus_bnk_dat#">cvmx_mio_fus_bnk_datx_t</a>;
<a name="l05166"></a>05166 <span class="comment"></span>
<a name="l05167"></a>05167 <span class="comment">/**</span>
<a name="l05168"></a>05168 <span class="comment"> * cvmx_mio_fus_dat0</span>
<a name="l05169"></a>05169 <span class="comment"> */</span>
<a name="l05170"></a><a class="code" href="unioncvmx__mio__fus__dat0.html">05170</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__dat0.html" title="cvmx_mio_fus_dat0">cvmx_mio_fus_dat0</a> {
<a name="l05171"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#a6dceb955872ff7abead6e73f8c65bc1e">05171</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__dat0.html#a6dceb955872ff7abead6e73f8c65bc1e">u64</a>;
<a name="l05172"></a><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">05172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a> {
<a name="l05173"></a>05173 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05174"></a>05174 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html#aeb3dc42dd2ed8408a02ec02e76bda5a0">reserved_32_63</a>               : 32;
<a name="l05175"></a>05175     uint64_t <a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html#ae7bdc931e85b7f1a8d6528bf4320cafc">man_info</a>                     : 32; <span class="comment">/**&lt; Fuse information - manufacturing info [31:0]. */</span>
<a name="l05176"></a>05176 <span class="preprocessor">#else</span>
<a name="l05177"></a><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html#ae7bdc931e85b7f1a8d6528bf4320cafc">05177</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html#ae7bdc931e85b7f1a8d6528bf4320cafc">man_info</a>                     : 32;
<a name="l05178"></a><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html#aeb3dc42dd2ed8408a02ec02e76bda5a0">05178</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html#aeb3dc42dd2ed8408a02ec02e76bda5a0">reserved_32_63</a>               : 32;
<a name="l05179"></a>05179 <span class="preprocessor">#endif</span>
<a name="l05180"></a>05180 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat0.html#a37728a2429767990f811dff4e48d51cf">s</a>;
<a name="l05181"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#abcdac4d2fec14be42c7b94a986ec82ee">05181</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#abcdac4d2fec14be42c7b94a986ec82ee">cn30xx</a>;
<a name="l05182"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#a9ce8152a221f1e329e9db0492bfa09cc">05182</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#a9ce8152a221f1e329e9db0492bfa09cc">cn31xx</a>;
<a name="l05183"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#a04e49ecac343313587ba968bd2847e5a">05183</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#a04e49ecac343313587ba968bd2847e5a">cn38xx</a>;
<a name="l05184"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#a30d23af41b16e4d6e28da3d567f23ebf">05184</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#a30d23af41b16e4d6e28da3d567f23ebf">cn38xxp2</a>;
<a name="l05185"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#accee028a1f447451717dd623f4b5ecbe">05185</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#accee028a1f447451717dd623f4b5ecbe">cn50xx</a>;
<a name="l05186"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#a81b91683499458b516c0b01c920a7396">05186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#a81b91683499458b516c0b01c920a7396">cn52xx</a>;
<a name="l05187"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#a4452d170bc6efcd22707063ee604e745">05187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#a4452d170bc6efcd22707063ee604e745">cn52xxp1</a>;
<a name="l05188"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#a1ce8b9a0aa623c5473289aa28a63bdf1">05188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#a1ce8b9a0aa623c5473289aa28a63bdf1">cn56xx</a>;
<a name="l05189"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#ae6b7047b967c7bbb8b69c97c88a8cab6">05189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#ae6b7047b967c7bbb8b69c97c88a8cab6">cn56xxp1</a>;
<a name="l05190"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#aaf02eb7afb88dd080126834d5cfe2a02">05190</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#aaf02eb7afb88dd080126834d5cfe2a02">cn58xx</a>;
<a name="l05191"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#a0cbc51e99675296ef5b35e544d06789c">05191</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#a0cbc51e99675296ef5b35e544d06789c">cn58xxp1</a>;
<a name="l05192"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#a1b850765502e03baa65709b4f208fa3d">05192</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#a1b850765502e03baa65709b4f208fa3d">cn61xx</a>;
<a name="l05193"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#a9b49e488d077ff4c88251bd608a4f985">05193</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#a9b49e488d077ff4c88251bd608a4f985">cn63xx</a>;
<a name="l05194"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#a2d15736ca085cc95a9c8fd4d74b01544">05194</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#a2d15736ca085cc95a9c8fd4d74b01544">cn63xxp1</a>;
<a name="l05195"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#a49a8f6054e37abab64ca5621d667e216">05195</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#a49a8f6054e37abab64ca5621d667e216">cn66xx</a>;
<a name="l05196"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#adef790e3a76e15c772fa00ef1d3152a6">05196</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#adef790e3a76e15c772fa00ef1d3152a6">cn68xx</a>;
<a name="l05197"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#acd7a008400431012fc399fe5922edbf7">05197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#acd7a008400431012fc399fe5922edbf7">cn68xxp1</a>;
<a name="l05198"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#a9c56680085ee6a8f05610821e47b05b9">05198</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#a9c56680085ee6a8f05610821e47b05b9">cn70xx</a>;
<a name="l05199"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#aa4dcff5e7bdfeeafe609001c1d0fafbc">05199</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#aa4dcff5e7bdfeeafe609001c1d0fafbc">cn70xxp1</a>;
<a name="l05200"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#acdebbe3e4ded9f5802c5f086baba68d6">05200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#acdebbe3e4ded9f5802c5f086baba68d6">cn73xx</a>;
<a name="l05201"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#a797945999b6ce042a543b8f98abd7c02">05201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#a797945999b6ce042a543b8f98abd7c02">cn78xx</a>;
<a name="l05202"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#ad58f7a440707c1700db9b7e51df72293">05202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#ad58f7a440707c1700db9b7e51df72293">cn78xxp1</a>;
<a name="l05203"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#acfacb55a267ff2008a54da999d6eae2c">05203</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#acfacb55a267ff2008a54da999d6eae2c">cnf71xx</a>;
<a name="l05204"></a><a class="code" href="unioncvmx__mio__fus__dat0.html#ade7f60a7d426a7b2c4ab68a079583ba7">05204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat0_1_1cvmx__mio__fus__dat0__s.html">cvmx_mio_fus_dat0_s</a>            <a class="code" href="unioncvmx__mio__fus__dat0.html#ade7f60a7d426a7b2c4ab68a079583ba7">cnf75xx</a>;
<a name="l05205"></a>05205 };
<a name="l05206"></a><a class="code" href="cvmx-mio-defs_8h.html#a3ea17cfec7a10186b1724ee96ba1936e">05206</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__dat0.html" title="cvmx_mio_fus_dat0">cvmx_mio_fus_dat0</a> <a class="code" href="unioncvmx__mio__fus__dat0.html" title="cvmx_mio_fus_dat0">cvmx_mio_fus_dat0_t</a>;
<a name="l05207"></a>05207 <span class="comment"></span>
<a name="l05208"></a>05208 <span class="comment">/**</span>
<a name="l05209"></a>05209 <span class="comment"> * cvmx_mio_fus_dat1</span>
<a name="l05210"></a>05210 <span class="comment"> */</span>
<a name="l05211"></a><a class="code" href="unioncvmx__mio__fus__dat1.html">05211</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__dat1.html" title="cvmx_mio_fus_dat1">cvmx_mio_fus_dat1</a> {
<a name="l05212"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#a68ef7ebc9f752a68b6d33f4ed42ec5bc">05212</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__dat1.html#a68ef7ebc9f752a68b6d33f4ed42ec5bc">u64</a>;
<a name="l05213"></a><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">05213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a> {
<a name="l05214"></a>05214 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05215"></a>05215 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html#a51714b5f33d15db2b71123762b48a9e4">reserved_32_63</a>               : 32;
<a name="l05216"></a>05216     uint64_t <a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html#a93229a6f5e111053b3237f72632d55af">man_info</a>                     : 32; <span class="comment">/**&lt; Fuse information - manufacturing info [63:32]. */</span>
<a name="l05217"></a>05217 <span class="preprocessor">#else</span>
<a name="l05218"></a><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html#a93229a6f5e111053b3237f72632d55af">05218</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html#a93229a6f5e111053b3237f72632d55af">man_info</a>                     : 32;
<a name="l05219"></a><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html#a51714b5f33d15db2b71123762b48a9e4">05219</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html#a51714b5f33d15db2b71123762b48a9e4">reserved_32_63</a>               : 32;
<a name="l05220"></a>05220 <span class="preprocessor">#endif</span>
<a name="l05221"></a>05221 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat1.html#a3e5d581c3d025c3cf8b7f9e56762368d">s</a>;
<a name="l05222"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#a55a5bb10285e9ea05c05f05e8a7fa9ed">05222</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#a55a5bb10285e9ea05c05f05e8a7fa9ed">cn30xx</a>;
<a name="l05223"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#a8544ad53391364023ae6f5742d99c201">05223</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#a8544ad53391364023ae6f5742d99c201">cn31xx</a>;
<a name="l05224"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#a696bc3926efb863d49e6b1748fb1659d">05224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#a696bc3926efb863d49e6b1748fb1659d">cn38xx</a>;
<a name="l05225"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#add12df392b0ea7b2e7f18149f08daa28">05225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#add12df392b0ea7b2e7f18149f08daa28">cn38xxp2</a>;
<a name="l05226"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#a970759902ff6ebd1c19cb23ce28fe8b6">05226</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#a970759902ff6ebd1c19cb23ce28fe8b6">cn50xx</a>;
<a name="l05227"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#ac8fd853eff701e6130be88c1e9022fb2">05227</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#ac8fd853eff701e6130be88c1e9022fb2">cn52xx</a>;
<a name="l05228"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#a6cce9c1b45d06e6dd9434258bf380561">05228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#a6cce9c1b45d06e6dd9434258bf380561">cn52xxp1</a>;
<a name="l05229"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#a7b90c1f542ca033cc5b200859ec0cf65">05229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#a7b90c1f542ca033cc5b200859ec0cf65">cn56xx</a>;
<a name="l05230"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#ad34530cf2f14b1b39a6d30bcea6e71a2">05230</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#ad34530cf2f14b1b39a6d30bcea6e71a2">cn56xxp1</a>;
<a name="l05231"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#a0759c0a07cc081c148655d69cb2ef9d1">05231</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#a0759c0a07cc081c148655d69cb2ef9d1">cn58xx</a>;
<a name="l05232"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#a8eca1f5cbdc864a3273325a077fda21a">05232</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#a8eca1f5cbdc864a3273325a077fda21a">cn58xxp1</a>;
<a name="l05233"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#aa9718c664cd14c9d6820fb5ce760531a">05233</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#aa9718c664cd14c9d6820fb5ce760531a">cn61xx</a>;
<a name="l05234"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#a654608a0c7293883360dabce6e06e016">05234</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#a654608a0c7293883360dabce6e06e016">cn63xx</a>;
<a name="l05235"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#afb481300d400ea931134dcc5cde57379">05235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#afb481300d400ea931134dcc5cde57379">cn63xxp1</a>;
<a name="l05236"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#af18016cd090d6670ade85d85545cec04">05236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#af18016cd090d6670ade85d85545cec04">cn66xx</a>;
<a name="l05237"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#a97ccf79e9376d10e1da62b605caaa6ca">05237</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#a97ccf79e9376d10e1da62b605caaa6ca">cn68xx</a>;
<a name="l05238"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#a25c67780a12ed1f1e5be6b55c7a498bd">05238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#a25c67780a12ed1f1e5be6b55c7a498bd">cn68xxp1</a>;
<a name="l05239"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#a5aa11e2dea4b63fa023800cfaf2e1603">05239</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#a5aa11e2dea4b63fa023800cfaf2e1603">cn70xx</a>;
<a name="l05240"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#a3ca7f1e27a0456e6c6d2872d766d4300">05240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#a3ca7f1e27a0456e6c6d2872d766d4300">cn70xxp1</a>;
<a name="l05241"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#a728c0e57cf9ebcfb0ff97eedffd3bcc3">05241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#a728c0e57cf9ebcfb0ff97eedffd3bcc3">cn73xx</a>;
<a name="l05242"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#a23546ff6ebca899d9fad4fecb1eeed97">05242</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#a23546ff6ebca899d9fad4fecb1eeed97">cn78xx</a>;
<a name="l05243"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#a6b7a12f44639a4cd51439bea9e797c19">05243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#a6b7a12f44639a4cd51439bea9e797c19">cn78xxp1</a>;
<a name="l05244"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#a5d76b22f844e89c1f898070b11f78e06">05244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#a5d76b22f844e89c1f898070b11f78e06">cnf71xx</a>;
<a name="l05245"></a><a class="code" href="unioncvmx__mio__fus__dat1.html#aa95603eae7ec0aadf214f58cb4b570fa">05245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat1_1_1cvmx__mio__fus__dat1__s.html">cvmx_mio_fus_dat1_s</a>            <a class="code" href="unioncvmx__mio__fus__dat1.html#aa95603eae7ec0aadf214f58cb4b570fa">cnf75xx</a>;
<a name="l05246"></a>05246 };
<a name="l05247"></a><a class="code" href="cvmx-mio-defs_8h.html#a6566f1ed5a9fa4b06d22baee6354f16c">05247</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__dat1.html" title="cvmx_mio_fus_dat1">cvmx_mio_fus_dat1</a> <a class="code" href="unioncvmx__mio__fus__dat1.html" title="cvmx_mio_fus_dat1">cvmx_mio_fus_dat1_t</a>;
<a name="l05248"></a>05248 <span class="comment"></span>
<a name="l05249"></a>05249 <span class="comment">/**</span>
<a name="l05250"></a>05250 <span class="comment"> * cvmx_mio_fus_dat2</span>
<a name="l05251"></a>05251 <span class="comment"> *</span>
<a name="l05252"></a>05252 <span class="comment"> * Notes:</span>
<a name="l05253"></a>05253 <span class="comment"> * CHIP_ID is consumed in several places within Octeon.</span>
<a name="l05254"></a>05254 <span class="comment"> *</span>
<a name="l05255"></a>05255 <span class="comment"> *    * Core COP0 ProcessorIdentification[Revision]</span>
<a name="l05256"></a>05256 <span class="comment"> *    * Core EJTAG DeviceIdentification[Version]</span>
<a name="l05257"></a>05257 <span class="comment"> *    * PCI_CFG02[RID]</span>
<a name="l05258"></a>05258 <span class="comment"> *    * JTAG controller</span>
<a name="l05259"></a>05259 <span class="comment"> *</span>
<a name="l05260"></a>05260 <span class="comment"> * Note: The JTAG controller gets CHIP_ID[3:0] solely from the laser fuses.</span>
<a name="l05261"></a>05261 <span class="comment"> * Modification to the efuses will not change what the JTAG controller reports</span>
<a name="l05262"></a>05262 <span class="comment"> * for CHIP_ID.</span>
<a name="l05263"></a>05263 <span class="comment"> */</span>
<a name="l05264"></a><a class="code" href="unioncvmx__mio__fus__dat2.html">05264</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__dat2.html" title="cvmx_mio_fus_dat2">cvmx_mio_fus_dat2</a> {
<a name="l05265"></a><a class="code" href="unioncvmx__mio__fus__dat2.html#a8144adc52d492fcc6f525e288c669eba">05265</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__dat2.html#a8144adc52d492fcc6f525e288c669eba">u64</a>;
<a name="l05266"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html">05266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html">cvmx_mio_fus_dat2_s</a> {
<a name="l05267"></a>05267 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05268"></a>05268 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a0a5b1fe51935f597d011642fb319885f">reserved_59_63</a>               : 5;
<a name="l05269"></a>05269     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a059fa616b2f2998d7a5556b075d17a52">run_platform</a>                 : 3;  <span class="comment">/**&lt; Fuses to indicate the run platform. Not to be blown in actual hardware.</span>
<a name="l05270"></a>05270 <span class="comment">                                                         Provides software a means of determining the platform at run time.</span>
<a name="l05271"></a>05271 <span class="comment">                                                         0x0 = Hardware.</span>
<a name="l05272"></a>05272 <span class="comment">                                                         0x1 = Emulator.</span>
<a name="l05273"></a>05273 <span class="comment">                                                         0x2 = RTL simulator.</span>
<a name="l05274"></a>05274 <span class="comment">                                                         0x3 = ASIM.</span>
<a name="l05275"></a>05275 <span class="comment">                                                         0x4-0x7 = Reserved. */</span>
<a name="l05276"></a>05276     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a65012a948d34c5cae8f47bce6f329841">gbl_pwr_throttle</a>             : 8;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05277"></a>05277     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a2ede4f63c15028e021b8ec320f89b92c">fus118</a>                       : 1;  <span class="comment">/**&lt; Fuse information - Ignore Authentik disable. */</span>
<a name="l05278"></a>05278     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a88790256be93116336eaa95cd2b0e4ed">rom_info</a>                     : 10; <span class="comment">/**&lt; Fuse information - ROM info. */</span>
<a name="l05279"></a>05279     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#aaa545179a6b53a44891247e80800f651">power_limit</a>                  : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05280"></a>05280     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#ac18755adde75a75ccdb82b73b8f56d63">dorm_crypto</a>                  : 1;  <span class="comment">/**&lt; Fuse information - Dormant encryption enable. See NOCRYPTO. */</span>
<a name="l05281"></a>05281     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a228089902ffb0acffeb34dabf90a44d7">fus318</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05282"></a>05282     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#aa05afc7261a787aeca8db03e7e482a76">raid_en</a>                      : 1;  <span class="comment">/**&lt; Fuse information - RAID enabled. */</span>
<a name="l05283"></a>05283     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#ad27ea78ddfdd03274f1bb5d6dcec2ad0">reserved_30_31</a>               : 2;
<a name="l05284"></a>05284     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a1159dbaf67b14b6a864f937ab40f20d8">nokasu</a>                       : 1;  <span class="comment">/**&lt; Fuse information - Disable Kasumi */</span>
<a name="l05285"></a>05285     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#ac9f561fa95e5a460b86a4a5a0d596829">nodfa_cp2</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05286"></a>05286     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a71aefa828b65d4ba563aac92aeb18288">nomul</a>                        : 1;  <span class="comment">/**&lt; Fuse information - VMUL disable. */</span>
<a name="l05287"></a>05287     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a39ffd361022460ffd94e6b63c8f3402b">nocrypto</a>                     : 1;  <span class="comment">/**&lt; Fuse information - DORM_CRYPTO and NOCRYPTO together select one of four mutually-exclusive</span>
<a name="l05288"></a>05288 <span class="comment">                                                         modes:</span>
<a name="l05289"></a>05289 <span class="comment">                                                         _ DORM_CRYPTO = 0, NOCRYPTO = 0 AES/DES/HASH enabled.</span>
<a name="l05290"></a>05290 <span class="comment">                                                         _ DORM_CRYPTO = 0, NOCRYPTO = 1 AES/DES/HASH disabled.</span>
<a name="l05291"></a>05291 <span class="comment">                                                         _ DORM_CRYPTO = 1, NOCRYPTO = 0 Dormant encryption enable.</span>
<a name="l05292"></a>05292 <span class="comment">                                                         _ DORM_CRYPTO = 1, NOCRYPTO = 1 Authentik mode. */</span>
<a name="l05293"></a>05293     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a1add7241533794c1d889680a77ea28c1">rst_sht</a>                      : 1;  <span class="comment">/**&lt; Fuse information - When set, use short reset count */</span>
<a name="l05294"></a>05294     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a0432b421aa8f7cf18f2c07338779d7b0">bist_dis</a>                     : 1;  <span class="comment">/**&lt; Fuse information - BIST Disable */</span>
<a name="l05295"></a>05295     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a16b35e07f3a305f071824b00a8a86399">chip_id</a>                      : 8;  <span class="comment">/**&lt; Fuse information - chip ID. */</span>
<a name="l05296"></a>05296     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#aeb79a0c74693e80d9be194ad6c865382">reserved_0_15</a>                : 16;
<a name="l05297"></a>05297 <span class="preprocessor">#else</span>
<a name="l05298"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#aeb79a0c74693e80d9be194ad6c865382">05298</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#aeb79a0c74693e80d9be194ad6c865382">reserved_0_15</a>                : 16;
<a name="l05299"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a16b35e07f3a305f071824b00a8a86399">05299</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a16b35e07f3a305f071824b00a8a86399">chip_id</a>                      : 8;
<a name="l05300"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a0432b421aa8f7cf18f2c07338779d7b0">05300</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a0432b421aa8f7cf18f2c07338779d7b0">bist_dis</a>                     : 1;
<a name="l05301"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a1add7241533794c1d889680a77ea28c1">05301</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a1add7241533794c1d889680a77ea28c1">rst_sht</a>                      : 1;
<a name="l05302"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a39ffd361022460ffd94e6b63c8f3402b">05302</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a39ffd361022460ffd94e6b63c8f3402b">nocrypto</a>                     : 1;
<a name="l05303"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a71aefa828b65d4ba563aac92aeb18288">05303</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a71aefa828b65d4ba563aac92aeb18288">nomul</a>                        : 1;
<a name="l05304"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#ac9f561fa95e5a460b86a4a5a0d596829">05304</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#ac9f561fa95e5a460b86a4a5a0d596829">nodfa_cp2</a>                    : 1;
<a name="l05305"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a1159dbaf67b14b6a864f937ab40f20d8">05305</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a1159dbaf67b14b6a864f937ab40f20d8">nokasu</a>                       : 1;
<a name="l05306"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#ad27ea78ddfdd03274f1bb5d6dcec2ad0">05306</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#ad27ea78ddfdd03274f1bb5d6dcec2ad0">reserved_30_31</a>               : 2;
<a name="l05307"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#aa05afc7261a787aeca8db03e7e482a76">05307</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#aa05afc7261a787aeca8db03e7e482a76">raid_en</a>                      : 1;
<a name="l05308"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a228089902ffb0acffeb34dabf90a44d7">05308</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a228089902ffb0acffeb34dabf90a44d7">fus318</a>                       : 1;
<a name="l05309"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#ac18755adde75a75ccdb82b73b8f56d63">05309</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#ac18755adde75a75ccdb82b73b8f56d63">dorm_crypto</a>                  : 1;
<a name="l05310"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#aaa545179a6b53a44891247e80800f651">05310</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#aaa545179a6b53a44891247e80800f651">power_limit</a>                  : 2;
<a name="l05311"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a88790256be93116336eaa95cd2b0e4ed">05311</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a88790256be93116336eaa95cd2b0e4ed">rom_info</a>                     : 10;
<a name="l05312"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a2ede4f63c15028e021b8ec320f89b92c">05312</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a2ede4f63c15028e021b8ec320f89b92c">fus118</a>                       : 1;
<a name="l05313"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a65012a948d34c5cae8f47bce6f329841">05313</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a65012a948d34c5cae8f47bce6f329841">gbl_pwr_throttle</a>             : 8;
<a name="l05314"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a059fa616b2f2998d7a5556b075d17a52">05314</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a059fa616b2f2998d7a5556b075d17a52">run_platform</a>                 : 3;
<a name="l05315"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a0a5b1fe51935f597d011642fb319885f">05315</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__s.html#a0a5b1fe51935f597d011642fb319885f">reserved_59_63</a>               : 5;
<a name="l05316"></a>05316 <span class="preprocessor">#endif</span>
<a name="l05317"></a>05317 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat2.html#a7267537c5e1eeed583db1b37d9f0f542">s</a>;
<a name="l05318"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html">05318</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html">cvmx_mio_fus_dat2_cn30xx</a> {
<a name="l05319"></a>05319 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05320"></a>05320 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#a65896b85e813040e7b7262725e8c083f">reserved_29_63</a>               : 35;
<a name="l05321"></a>05321     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#aea8938862d25c8f1ef09cb2086add5f2">nodfa_cp2</a>                    : 1;  <span class="comment">/**&lt; Fuse information - DFA Disable (CP2) */</span>
<a name="l05322"></a>05322     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#acecd64871aa1ae4fbdb0254314203646">nomul</a>                        : 1;  <span class="comment">/**&lt; Fuse information - VMUL disable */</span>
<a name="l05323"></a>05323     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#a60d59414334a51af64184d8b49f7ec06">nocrypto</a>                     : 1;  <span class="comment">/**&lt; Fuse information - AES/DES/HASH disable */</span>
<a name="l05324"></a>05324     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#a3ef1e3ec9c458776f3ed40b35d059cf0">rst_sht</a>                      : 1;  <span class="comment">/**&lt; Fuse information - When set, use short reset count */</span>
<a name="l05325"></a>05325     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#aa5471e8dd48c37e2823bfff4fcfca691">bist_dis</a>                     : 1;  <span class="comment">/**&lt; Fuse information - BIST Disable */</span>
<a name="l05326"></a>05326     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#a0bd798dfcf6444276cbbe176bde66730">chip_id</a>                      : 8;  <span class="comment">/**&lt; Fuse information - CHIP_ID */</span>
<a name="l05327"></a>05327     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#a343af1b07eaa153be1e80ced3bf2da99">pll_off</a>                      : 4;  <span class="comment">/**&lt; Fuse information - core pll offset</span>
<a name="l05328"></a>05328 <span class="comment">                                                         Used to compute the base offset for the core pll.</span>
<a name="l05329"></a>05329 <span class="comment">                                                         the offset will be (PLL_OFF ^ 8)</span>
<a name="l05330"></a>05330 <span class="comment">                                                         Note, these fuses can only be set from laser fuse */</span>
<a name="l05331"></a>05331     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#a250d2b89a8eee81d7ff85e54b70fe9d7">reserved_1_11</a>                : 11;
<a name="l05332"></a>05332     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#ae8aa956a05111291cf5c4f149ebebd79">pp_dis</a>                       : 1;  <span class="comment">/**&lt; Fuse information - PP_DISABLES */</span>
<a name="l05333"></a>05333 <span class="preprocessor">#else</span>
<a name="l05334"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#ae8aa956a05111291cf5c4f149ebebd79">05334</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#ae8aa956a05111291cf5c4f149ebebd79">pp_dis</a>                       : 1;
<a name="l05335"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#a250d2b89a8eee81d7ff85e54b70fe9d7">05335</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#a250d2b89a8eee81d7ff85e54b70fe9d7">reserved_1_11</a>                : 11;
<a name="l05336"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#a343af1b07eaa153be1e80ced3bf2da99">05336</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#a343af1b07eaa153be1e80ced3bf2da99">pll_off</a>                      : 4;
<a name="l05337"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#a0bd798dfcf6444276cbbe176bde66730">05337</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#a0bd798dfcf6444276cbbe176bde66730">chip_id</a>                      : 8;
<a name="l05338"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#aa5471e8dd48c37e2823bfff4fcfca691">05338</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#aa5471e8dd48c37e2823bfff4fcfca691">bist_dis</a>                     : 1;
<a name="l05339"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#a3ef1e3ec9c458776f3ed40b35d059cf0">05339</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#a3ef1e3ec9c458776f3ed40b35d059cf0">rst_sht</a>                      : 1;
<a name="l05340"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#a60d59414334a51af64184d8b49f7ec06">05340</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#a60d59414334a51af64184d8b49f7ec06">nocrypto</a>                     : 1;
<a name="l05341"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#acecd64871aa1ae4fbdb0254314203646">05341</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#acecd64871aa1ae4fbdb0254314203646">nomul</a>                        : 1;
<a name="l05342"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#aea8938862d25c8f1ef09cb2086add5f2">05342</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#aea8938862d25c8f1ef09cb2086add5f2">nodfa_cp2</a>                    : 1;
<a name="l05343"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#a65896b85e813040e7b7262725e8c083f">05343</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn30xx.html#a65896b85e813040e7b7262725e8c083f">reserved_29_63</a>               : 35;
<a name="l05344"></a>05344 <span class="preprocessor">#endif</span>
<a name="l05345"></a>05345 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat2.html#ac2989eb15440cf7d13f56153e37f3718">cn30xx</a>;
<a name="l05346"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html">05346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html">cvmx_mio_fus_dat2_cn31xx</a> {
<a name="l05347"></a>05347 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05348"></a>05348 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#ad88397743cf6d702e481e65caf6e048d">reserved_29_63</a>               : 35;
<a name="l05349"></a>05349     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#a67b76724353fd9076661bbbc5f1d026e">nodfa_cp2</a>                    : 1;  <span class="comment">/**&lt; Fuse information - DFA Disable (CP2) */</span>
<a name="l05350"></a>05350     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#a66aaf711e30e236ded70875588a96e57">nomul</a>                        : 1;  <span class="comment">/**&lt; Fuse information - VMUL disable */</span>
<a name="l05351"></a>05351     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#a9292472ad7e09923ca4b567a31f061de">nocrypto</a>                     : 1;  <span class="comment">/**&lt; Fuse information - AES/DES/HASH disable */</span>
<a name="l05352"></a>05352     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#ad1a1f694a51837ba80bc3e0f33bec897">rst_sht</a>                      : 1;  <span class="comment">/**&lt; Fuse information - When set, use short reset count */</span>
<a name="l05353"></a>05353     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#ae6fd2278e5010358d65360a5cd6a81ad">bist_dis</a>                     : 1;  <span class="comment">/**&lt; Fuse information - BIST Disable */</span>
<a name="l05354"></a>05354     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#a20ee7be5b9bec48d2c2caa3953fc5684">chip_id</a>                      : 8;  <span class="comment">/**&lt; Fuse information - CHIP_ID */</span>
<a name="l05355"></a>05355     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#aede134279ca5638e2e8e48556440c6b5">pll_off</a>                      : 4;  <span class="comment">/**&lt; Fuse information - core pll offset</span>
<a name="l05356"></a>05356 <span class="comment">                                                         Used to compute the base offset for the core pll.</span>
<a name="l05357"></a>05357 <span class="comment">                                                         the offset will be (PLL_OFF ^ 8)</span>
<a name="l05358"></a>05358 <span class="comment">                                                         Note, these fuses can only be set from laser fuse */</span>
<a name="l05359"></a>05359     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#a9394f0fcf09a2858b196f5bc13abd09c">reserved_2_11</a>                : 10;
<a name="l05360"></a>05360     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#aac76541fe24e4448ffb120aa39a57c53">pp_dis</a>                       : 2;  <span class="comment">/**&lt; Fuse information - PP_DISABLES */</span>
<a name="l05361"></a>05361 <span class="preprocessor">#else</span>
<a name="l05362"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#aac76541fe24e4448ffb120aa39a57c53">05362</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#aac76541fe24e4448ffb120aa39a57c53">pp_dis</a>                       : 2;
<a name="l05363"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#a9394f0fcf09a2858b196f5bc13abd09c">05363</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#a9394f0fcf09a2858b196f5bc13abd09c">reserved_2_11</a>                : 10;
<a name="l05364"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#aede134279ca5638e2e8e48556440c6b5">05364</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#aede134279ca5638e2e8e48556440c6b5">pll_off</a>                      : 4;
<a name="l05365"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#a20ee7be5b9bec48d2c2caa3953fc5684">05365</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#a20ee7be5b9bec48d2c2caa3953fc5684">chip_id</a>                      : 8;
<a name="l05366"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#ae6fd2278e5010358d65360a5cd6a81ad">05366</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#ae6fd2278e5010358d65360a5cd6a81ad">bist_dis</a>                     : 1;
<a name="l05367"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#ad1a1f694a51837ba80bc3e0f33bec897">05367</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#ad1a1f694a51837ba80bc3e0f33bec897">rst_sht</a>                      : 1;
<a name="l05368"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#a9292472ad7e09923ca4b567a31f061de">05368</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#a9292472ad7e09923ca4b567a31f061de">nocrypto</a>                     : 1;
<a name="l05369"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#a66aaf711e30e236ded70875588a96e57">05369</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#a66aaf711e30e236ded70875588a96e57">nomul</a>                        : 1;
<a name="l05370"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#a67b76724353fd9076661bbbc5f1d026e">05370</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#a67b76724353fd9076661bbbc5f1d026e">nodfa_cp2</a>                    : 1;
<a name="l05371"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#ad88397743cf6d702e481e65caf6e048d">05371</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn31xx.html#ad88397743cf6d702e481e65caf6e048d">reserved_29_63</a>               : 35;
<a name="l05372"></a>05372 <span class="preprocessor">#endif</span>
<a name="l05373"></a>05373 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat2.html#a8432c98b908177072471aa8e59eb1fd2">cn31xx</a>;
<a name="l05374"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html">05374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html">cvmx_mio_fus_dat2_cn38xx</a> {
<a name="l05375"></a>05375 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05376"></a>05376 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#aca5a335684ddd4fe5f5670f96644ec74">reserved_29_63</a>               : 35;
<a name="l05377"></a>05377     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#a376629dc01e7b71b0f9c559fff6b4892">nodfa_cp2</a>                    : 1;  <span class="comment">/**&lt; Fuse information - DFA Disable (CP2)</span>
<a name="l05378"></a>05378 <span class="comment">                                                         (PASS2 Only) */</span>
<a name="l05379"></a>05379     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#af81a542e137f97cef442cd0a3340c037">nomul</a>                        : 1;  <span class="comment">/**&lt; Fuse information - VMUL disable</span>
<a name="l05380"></a>05380 <span class="comment">                                                         (PASS2 Only) */</span>
<a name="l05381"></a>05381     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#a2c202baa0bc7ed17c951fd1264f1a602">nocrypto</a>                     : 1;  <span class="comment">/**&lt; Fuse information - AES/DES/HASH disable</span>
<a name="l05382"></a>05382 <span class="comment">                                                         (PASS2 Only) */</span>
<a name="l05383"></a>05383     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#a9f745d734c10cf383f624eda31caa066">rst_sht</a>                      : 1;  <span class="comment">/**&lt; Fuse information - When set, use short reset count */</span>
<a name="l05384"></a>05384     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#a2a256222c363e71c6a9edca6576cc050">bist_dis</a>                     : 1;  <span class="comment">/**&lt; Fuse information - BIST Disable */</span>
<a name="l05385"></a>05385     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#a8adb1a95eb4ac8c1fcac37757212e1a7">chip_id</a>                      : 8;  <span class="comment">/**&lt; Fuse information - CHIP_ID */</span>
<a name="l05386"></a>05386     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#a3ff54830471c142ad0f028512bebd322">pp_dis</a>                       : 16; <span class="comment">/**&lt; Fuse information - PP_DISABLES */</span>
<a name="l05387"></a>05387 <span class="preprocessor">#else</span>
<a name="l05388"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#a3ff54830471c142ad0f028512bebd322">05388</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#a3ff54830471c142ad0f028512bebd322">pp_dis</a>                       : 16;
<a name="l05389"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#a8adb1a95eb4ac8c1fcac37757212e1a7">05389</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#a8adb1a95eb4ac8c1fcac37757212e1a7">chip_id</a>                      : 8;
<a name="l05390"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#a2a256222c363e71c6a9edca6576cc050">05390</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#a2a256222c363e71c6a9edca6576cc050">bist_dis</a>                     : 1;
<a name="l05391"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#a9f745d734c10cf383f624eda31caa066">05391</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#a9f745d734c10cf383f624eda31caa066">rst_sht</a>                      : 1;
<a name="l05392"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#a2c202baa0bc7ed17c951fd1264f1a602">05392</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#a2c202baa0bc7ed17c951fd1264f1a602">nocrypto</a>                     : 1;
<a name="l05393"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#af81a542e137f97cef442cd0a3340c037">05393</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#af81a542e137f97cef442cd0a3340c037">nomul</a>                        : 1;
<a name="l05394"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#a376629dc01e7b71b0f9c559fff6b4892">05394</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#a376629dc01e7b71b0f9c559fff6b4892">nodfa_cp2</a>                    : 1;
<a name="l05395"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#aca5a335684ddd4fe5f5670f96644ec74">05395</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html#aca5a335684ddd4fe5f5670f96644ec74">reserved_29_63</a>               : 35;
<a name="l05396"></a>05396 <span class="preprocessor">#endif</span>
<a name="l05397"></a>05397 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat2.html#a8de40c469bed9a238b84ce0fb0dbce94">cn38xx</a>;
<a name="l05398"></a><a class="code" href="unioncvmx__mio__fus__dat2.html#a98975c847991245769badf7546d76562">05398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn38xx.html">cvmx_mio_fus_dat2_cn38xx</a>       <a class="code" href="unioncvmx__mio__fus__dat2.html#a98975c847991245769badf7546d76562">cn38xxp2</a>;
<a name="l05399"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html">05399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html">cvmx_mio_fus_dat2_cn50xx</a> {
<a name="l05400"></a>05400 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05401"></a>05401 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a62c1e9d4dfd17c44effa73dcf297dc75">reserved_34_63</a>               : 30;
<a name="l05402"></a>05402     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a2bf7a4c22d21ab9610b50d3cce776b9b">fus318</a>                       : 1;  <span class="comment">/**&lt; Fuse information - a copy of fuse318 */</span>
<a name="l05403"></a>05403     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#ab071fad3fa421e983f3ca688c137df85">raid_en</a>                      : 1;  <span class="comment">/**&lt; Fuse information - RAID enabled</span>
<a name="l05404"></a>05404 <span class="comment">                                                         (5020 does not have RAID co-processor) */</span>
<a name="l05405"></a>05405     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a9393c561d1d8144b4d0991ce30527aba">reserved_30_31</a>               : 2;
<a name="l05406"></a>05406     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a76c6f416fa8c7dd2606f0e9637d870e8">nokasu</a>                       : 1;  <span class="comment">/**&lt; Fuse information - Disable Kasumi */</span>
<a name="l05407"></a>05407     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#ab002f37dc424fa99231ce7d7a7edb094">nodfa_cp2</a>                    : 1;  <span class="comment">/**&lt; Fuse information - DFA Disable (CP2)</span>
<a name="l05408"></a>05408 <span class="comment">                                                         (5020 does not have DFA co-processor) */</span>
<a name="l05409"></a>05409     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a218722b98a7dbb7b4619d6abd9a7b862">nomul</a>                        : 1;  <span class="comment">/**&lt; Fuse information - VMUL disable */</span>
<a name="l05410"></a>05410     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a868cf0d71cd3e540a2e0c3e53e87f1c1">nocrypto</a>                     : 1;  <span class="comment">/**&lt; Fuse information - AES/DES/HASH disable */</span>
<a name="l05411"></a>05411     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a5e52186e21be2789f446909edd691b2f">rst_sht</a>                      : 1;  <span class="comment">/**&lt; Fuse information - When set, use short reset count */</span>
<a name="l05412"></a>05412     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a0497500e5bf4288abd6622b6046c2b02">bist_dis</a>                     : 1;  <span class="comment">/**&lt; Fuse information - BIST Disable */</span>
<a name="l05413"></a>05413     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#af74b2424af939b155cb241541087b7ca">chip_id</a>                      : 8;  <span class="comment">/**&lt; Fuse information - CHIP_ID */</span>
<a name="l05414"></a>05414     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a2427f95f90ec8738430cd720c4976a7c">reserved_2_15</a>                : 14;
<a name="l05415"></a>05415     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#ac36a68c4d1de19984e378a21a4e12a1e">pp_dis</a>                       : 2;  <span class="comment">/**&lt; Fuse information - PP_DISABLES */</span>
<a name="l05416"></a>05416 <span class="preprocessor">#else</span>
<a name="l05417"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#ac36a68c4d1de19984e378a21a4e12a1e">05417</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#ac36a68c4d1de19984e378a21a4e12a1e">pp_dis</a>                       : 2;
<a name="l05418"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a2427f95f90ec8738430cd720c4976a7c">05418</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a2427f95f90ec8738430cd720c4976a7c">reserved_2_15</a>                : 14;
<a name="l05419"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#af74b2424af939b155cb241541087b7ca">05419</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#af74b2424af939b155cb241541087b7ca">chip_id</a>                      : 8;
<a name="l05420"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a0497500e5bf4288abd6622b6046c2b02">05420</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a0497500e5bf4288abd6622b6046c2b02">bist_dis</a>                     : 1;
<a name="l05421"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a5e52186e21be2789f446909edd691b2f">05421</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a5e52186e21be2789f446909edd691b2f">rst_sht</a>                      : 1;
<a name="l05422"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a868cf0d71cd3e540a2e0c3e53e87f1c1">05422</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a868cf0d71cd3e540a2e0c3e53e87f1c1">nocrypto</a>                     : 1;
<a name="l05423"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a218722b98a7dbb7b4619d6abd9a7b862">05423</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a218722b98a7dbb7b4619d6abd9a7b862">nomul</a>                        : 1;
<a name="l05424"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#ab002f37dc424fa99231ce7d7a7edb094">05424</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#ab002f37dc424fa99231ce7d7a7edb094">nodfa_cp2</a>                    : 1;
<a name="l05425"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a76c6f416fa8c7dd2606f0e9637d870e8">05425</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a76c6f416fa8c7dd2606f0e9637d870e8">nokasu</a>                       : 1;
<a name="l05426"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a9393c561d1d8144b4d0991ce30527aba">05426</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a9393c561d1d8144b4d0991ce30527aba">reserved_30_31</a>               : 2;
<a name="l05427"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#ab071fad3fa421e983f3ca688c137df85">05427</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#ab071fad3fa421e983f3ca688c137df85">raid_en</a>                      : 1;
<a name="l05428"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a2bf7a4c22d21ab9610b50d3cce776b9b">05428</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a2bf7a4c22d21ab9610b50d3cce776b9b">fus318</a>                       : 1;
<a name="l05429"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a62c1e9d4dfd17c44effa73dcf297dc75">05429</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn50xx.html#a62c1e9d4dfd17c44effa73dcf297dc75">reserved_34_63</a>               : 30;
<a name="l05430"></a>05430 <span class="preprocessor">#endif</span>
<a name="l05431"></a>05431 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat2.html#a7c8dcb2b1a456a71081f3d6991d6efd3">cn50xx</a>;
<a name="l05432"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html">05432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html">cvmx_mio_fus_dat2_cn52xx</a> {
<a name="l05433"></a>05433 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05434"></a>05434 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#af301dd27cb4e31a24c22a30c3c25717f">reserved_34_63</a>               : 30;
<a name="l05435"></a>05435     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a3466c2d95901318b0752f79860784b40">fus318</a>                       : 1;  <span class="comment">/**&lt; Fuse information - a copy of fuse318 */</span>
<a name="l05436"></a>05436     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a09cbff7c6e85ba1c776de4174ed747c5">raid_en</a>                      : 1;  <span class="comment">/**&lt; Fuse information - RAID enabled */</span>
<a name="l05437"></a>05437     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#ae6292263f6a4625151700094ce03c58a">reserved_30_31</a>               : 2;
<a name="l05438"></a>05438     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a04f10b43addf6e3b2b9d58caef0cc6ad">nokasu</a>                       : 1;  <span class="comment">/**&lt; Fuse information - Disable Kasumi */</span>
<a name="l05439"></a>05439     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a3323836357f85ba093c610e9f48e7c0f">nodfa_cp2</a>                    : 1;  <span class="comment">/**&lt; Fuse information - DFA Disable (CP2) */</span>
<a name="l05440"></a>05440     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a0e8a9801fe12c6c27c137e7d235e7be0">nomul</a>                        : 1;  <span class="comment">/**&lt; Fuse information - VMUL disable */</span>
<a name="l05441"></a>05441     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a2b11b70381d1a3419bad3553e82310c3">nocrypto</a>                     : 1;  <span class="comment">/**&lt; Fuse information - AES/DES/HASH disable */</span>
<a name="l05442"></a>05442     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a87443e14d5fbafa8b836f696d230db05">rst_sht</a>                      : 1;  <span class="comment">/**&lt; Fuse information - When set, use short reset count */</span>
<a name="l05443"></a>05443     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a64f88c87c43746bdcf1d970beef819ef">bist_dis</a>                     : 1;  <span class="comment">/**&lt; Fuse information - BIST Disable */</span>
<a name="l05444"></a>05444     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#aacf4299dd7c1d9698380b49f18a0a444">chip_id</a>                      : 8;  <span class="comment">/**&lt; Fuse information - CHIP_ID */</span>
<a name="l05445"></a>05445     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a900857444fe7bcb08a0f346d6145c611">reserved_4_15</a>                : 12;
<a name="l05446"></a>05446     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a6f20a716d510dd200d23bf560ae5ae35">pp_dis</a>                       : 4;  <span class="comment">/**&lt; Fuse information - PP_DISABLES */</span>
<a name="l05447"></a>05447 <span class="preprocessor">#else</span>
<a name="l05448"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a6f20a716d510dd200d23bf560ae5ae35">05448</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a6f20a716d510dd200d23bf560ae5ae35">pp_dis</a>                       : 4;
<a name="l05449"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a900857444fe7bcb08a0f346d6145c611">05449</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a900857444fe7bcb08a0f346d6145c611">reserved_4_15</a>                : 12;
<a name="l05450"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#aacf4299dd7c1d9698380b49f18a0a444">05450</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#aacf4299dd7c1d9698380b49f18a0a444">chip_id</a>                      : 8;
<a name="l05451"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a64f88c87c43746bdcf1d970beef819ef">05451</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a64f88c87c43746bdcf1d970beef819ef">bist_dis</a>                     : 1;
<a name="l05452"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a87443e14d5fbafa8b836f696d230db05">05452</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a87443e14d5fbafa8b836f696d230db05">rst_sht</a>                      : 1;
<a name="l05453"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a2b11b70381d1a3419bad3553e82310c3">05453</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a2b11b70381d1a3419bad3553e82310c3">nocrypto</a>                     : 1;
<a name="l05454"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a0e8a9801fe12c6c27c137e7d235e7be0">05454</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a0e8a9801fe12c6c27c137e7d235e7be0">nomul</a>                        : 1;
<a name="l05455"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a3323836357f85ba093c610e9f48e7c0f">05455</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a3323836357f85ba093c610e9f48e7c0f">nodfa_cp2</a>                    : 1;
<a name="l05456"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a04f10b43addf6e3b2b9d58caef0cc6ad">05456</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a04f10b43addf6e3b2b9d58caef0cc6ad">nokasu</a>                       : 1;
<a name="l05457"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#ae6292263f6a4625151700094ce03c58a">05457</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#ae6292263f6a4625151700094ce03c58a">reserved_30_31</a>               : 2;
<a name="l05458"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a09cbff7c6e85ba1c776de4174ed747c5">05458</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a09cbff7c6e85ba1c776de4174ed747c5">raid_en</a>                      : 1;
<a name="l05459"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a3466c2d95901318b0752f79860784b40">05459</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#a3466c2d95901318b0752f79860784b40">fus318</a>                       : 1;
<a name="l05460"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#af301dd27cb4e31a24c22a30c3c25717f">05460</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html#af301dd27cb4e31a24c22a30c3c25717f">reserved_34_63</a>               : 30;
<a name="l05461"></a>05461 <span class="preprocessor">#endif</span>
<a name="l05462"></a>05462 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat2.html#a0307024a18f82d56155818fe3640949d">cn52xx</a>;
<a name="l05463"></a><a class="code" href="unioncvmx__mio__fus__dat2.html#a3cd72c7236dfb9ee9d73d9b0a9ba9080">05463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn52xx.html">cvmx_mio_fus_dat2_cn52xx</a>       <a class="code" href="unioncvmx__mio__fus__dat2.html#a3cd72c7236dfb9ee9d73d9b0a9ba9080">cn52xxp1</a>;
<a name="l05464"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html">05464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html">cvmx_mio_fus_dat2_cn56xx</a> {
<a name="l05465"></a>05465 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05466"></a>05466 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#ac671f8e4fa0b5994df71054c1a838a8f">reserved_34_63</a>               : 30;
<a name="l05467"></a>05467     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#a785095881b428bd62c148fcb1dcf7657">fus318</a>                       : 1;  <span class="comment">/**&lt; Fuse information - a copy of fuse318 */</span>
<a name="l05468"></a>05468     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#adf71de155d748b32a43108491178bad3">raid_en</a>                      : 1;  <span class="comment">/**&lt; Fuse information - RAID enabled */</span>
<a name="l05469"></a>05469     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#a9d103ca446674bbe4515d2bd3fc855e8">reserved_30_31</a>               : 2;
<a name="l05470"></a>05470     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#a3d08b8e191cd6d9a9c713c571bc98f88">nokasu</a>                       : 1;  <span class="comment">/**&lt; Fuse information - Disable Kasumi */</span>
<a name="l05471"></a>05471     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#a970e8c407707cf8afbcbc1db6eba7989">nodfa_cp2</a>                    : 1;  <span class="comment">/**&lt; Fuse information - DFA Disable (CP2) */</span>
<a name="l05472"></a>05472     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#ac134e1db24b94c8dfd4f16bc18a91035">nomul</a>                        : 1;  <span class="comment">/**&lt; Fuse information - VMUL disable */</span>
<a name="l05473"></a>05473     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#ae85103d7c52d23b0d1d717beec2d74bd">nocrypto</a>                     : 1;  <span class="comment">/**&lt; Fuse information - AES/DES/HASH disable */</span>
<a name="l05474"></a>05474     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#abbf23dd3a012f94ecb72b11ea263018e">rst_sht</a>                      : 1;  <span class="comment">/**&lt; Fuse information - When set, use short reset count */</span>
<a name="l05475"></a>05475     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#a835f2837c7f76c2dee1ac1c123509232">bist_dis</a>                     : 1;  <span class="comment">/**&lt; Fuse information - BIST Disable */</span>
<a name="l05476"></a>05476     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#ad4523696e77e78d1de8da9278ea99f11">chip_id</a>                      : 8;  <span class="comment">/**&lt; Fuse information - CHIP_ID */</span>
<a name="l05477"></a>05477     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#ad129b33477a4719ba18a260d4ea53359">reserved_12_15</a>               : 4;
<a name="l05478"></a>05478     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#aacb5bb7d4bcb3a7ce99b9cd8eb58b845">pp_dis</a>                       : 12; <span class="comment">/**&lt; Fuse information - PP_DISABLES */</span>
<a name="l05479"></a>05479 <span class="preprocessor">#else</span>
<a name="l05480"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#aacb5bb7d4bcb3a7ce99b9cd8eb58b845">05480</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#aacb5bb7d4bcb3a7ce99b9cd8eb58b845">pp_dis</a>                       : 12;
<a name="l05481"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#ad129b33477a4719ba18a260d4ea53359">05481</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#ad129b33477a4719ba18a260d4ea53359">reserved_12_15</a>               : 4;
<a name="l05482"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#ad4523696e77e78d1de8da9278ea99f11">05482</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#ad4523696e77e78d1de8da9278ea99f11">chip_id</a>                      : 8;
<a name="l05483"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#a835f2837c7f76c2dee1ac1c123509232">05483</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#a835f2837c7f76c2dee1ac1c123509232">bist_dis</a>                     : 1;
<a name="l05484"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#abbf23dd3a012f94ecb72b11ea263018e">05484</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#abbf23dd3a012f94ecb72b11ea263018e">rst_sht</a>                      : 1;
<a name="l05485"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#ae85103d7c52d23b0d1d717beec2d74bd">05485</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#ae85103d7c52d23b0d1d717beec2d74bd">nocrypto</a>                     : 1;
<a name="l05486"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#ac134e1db24b94c8dfd4f16bc18a91035">05486</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#ac134e1db24b94c8dfd4f16bc18a91035">nomul</a>                        : 1;
<a name="l05487"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#a970e8c407707cf8afbcbc1db6eba7989">05487</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#a970e8c407707cf8afbcbc1db6eba7989">nodfa_cp2</a>                    : 1;
<a name="l05488"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#a3d08b8e191cd6d9a9c713c571bc98f88">05488</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#a3d08b8e191cd6d9a9c713c571bc98f88">nokasu</a>                       : 1;
<a name="l05489"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#a9d103ca446674bbe4515d2bd3fc855e8">05489</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#a9d103ca446674bbe4515d2bd3fc855e8">reserved_30_31</a>               : 2;
<a name="l05490"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#adf71de155d748b32a43108491178bad3">05490</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#adf71de155d748b32a43108491178bad3">raid_en</a>                      : 1;
<a name="l05491"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#a785095881b428bd62c148fcb1dcf7657">05491</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#a785095881b428bd62c148fcb1dcf7657">fus318</a>                       : 1;
<a name="l05492"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#ac671f8e4fa0b5994df71054c1a838a8f">05492</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html#ac671f8e4fa0b5994df71054c1a838a8f">reserved_34_63</a>               : 30;
<a name="l05493"></a>05493 <span class="preprocessor">#endif</span>
<a name="l05494"></a>05494 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat2.html#ac02f117b49eb95155d073702cd9eb3a3">cn56xx</a>;
<a name="l05495"></a><a class="code" href="unioncvmx__mio__fus__dat2.html#a922357ef18bbca82739f7bc50538da75">05495</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn56xx.html">cvmx_mio_fus_dat2_cn56xx</a>       <a class="code" href="unioncvmx__mio__fus__dat2.html#a922357ef18bbca82739f7bc50538da75">cn56xxp1</a>;
<a name="l05496"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html">05496</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html">cvmx_mio_fus_dat2_cn58xx</a> {
<a name="l05497"></a>05497 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05498"></a>05498 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#acfff4949ab9f7b133237a32fa10a2a90">reserved_30_63</a>               : 34;
<a name="l05499"></a>05499     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#aaada4a8a492aaae1d16945bf20e9e23f">nokasu</a>                       : 1;  <span class="comment">/**&lt; Fuse information - Disable Kasumi */</span>
<a name="l05500"></a>05500     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#a8bd03c88f34e9a7ee73b08d339bd4fd7">nodfa_cp2</a>                    : 1;  <span class="comment">/**&lt; Fuse information - DFA Disable (CP2) */</span>
<a name="l05501"></a>05501     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#a9e4ba22a6676ecc1b3b6b159caeaaa1b">nomul</a>                        : 1;  <span class="comment">/**&lt; Fuse information - VMUL disable */</span>
<a name="l05502"></a>05502     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#a58a601278d0cff631de60a5086ac61e8">nocrypto</a>                     : 1;  <span class="comment">/**&lt; Fuse information - AES/DES/HASH disable */</span>
<a name="l05503"></a>05503     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#a1b48969370ab87b5c4b50c08bbf6225e">rst_sht</a>                      : 1;  <span class="comment">/**&lt; Fuse information - When set, use short reset count */</span>
<a name="l05504"></a>05504     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#a365a55da4cc773696951e8354d000321">bist_dis</a>                     : 1;  <span class="comment">/**&lt; Fuse information - BIST Disable */</span>
<a name="l05505"></a>05505     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#a3ccfe9756accc80364b7e07e78247ea5">chip_id</a>                      : 8;  <span class="comment">/**&lt; Fuse information - CHIP_ID */</span>
<a name="l05506"></a>05506     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#afaa5d5d043887b7477c9f12011a7a39d">pp_dis</a>                       : 16; <span class="comment">/**&lt; Fuse information - PP_DISABLES */</span>
<a name="l05507"></a>05507 <span class="preprocessor">#else</span>
<a name="l05508"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#afaa5d5d043887b7477c9f12011a7a39d">05508</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#afaa5d5d043887b7477c9f12011a7a39d">pp_dis</a>                       : 16;
<a name="l05509"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#a3ccfe9756accc80364b7e07e78247ea5">05509</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#a3ccfe9756accc80364b7e07e78247ea5">chip_id</a>                      : 8;
<a name="l05510"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#a365a55da4cc773696951e8354d000321">05510</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#a365a55da4cc773696951e8354d000321">bist_dis</a>                     : 1;
<a name="l05511"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#a1b48969370ab87b5c4b50c08bbf6225e">05511</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#a1b48969370ab87b5c4b50c08bbf6225e">rst_sht</a>                      : 1;
<a name="l05512"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#a58a601278d0cff631de60a5086ac61e8">05512</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#a58a601278d0cff631de60a5086ac61e8">nocrypto</a>                     : 1;
<a name="l05513"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#a9e4ba22a6676ecc1b3b6b159caeaaa1b">05513</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#a9e4ba22a6676ecc1b3b6b159caeaaa1b">nomul</a>                        : 1;
<a name="l05514"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#a8bd03c88f34e9a7ee73b08d339bd4fd7">05514</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#a8bd03c88f34e9a7ee73b08d339bd4fd7">nodfa_cp2</a>                    : 1;
<a name="l05515"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#aaada4a8a492aaae1d16945bf20e9e23f">05515</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#aaada4a8a492aaae1d16945bf20e9e23f">nokasu</a>                       : 1;
<a name="l05516"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#acfff4949ab9f7b133237a32fa10a2a90">05516</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html#acfff4949ab9f7b133237a32fa10a2a90">reserved_30_63</a>               : 34;
<a name="l05517"></a>05517 <span class="preprocessor">#endif</span>
<a name="l05518"></a>05518 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat2.html#a02cdd5eb25becb21a1fca17f8c5dc482">cn58xx</a>;
<a name="l05519"></a><a class="code" href="unioncvmx__mio__fus__dat2.html#a85d83f39509960238b1d3b9c5e342a19">05519</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn58xx.html">cvmx_mio_fus_dat2_cn58xx</a>       <a class="code" href="unioncvmx__mio__fus__dat2.html#a85d83f39509960238b1d3b9c5e342a19">cn58xxp1</a>;
<a name="l05520"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html">05520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html">cvmx_mio_fus_dat2_cn61xx</a> {
<a name="l05521"></a>05521 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05522"></a>05522 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#ac8e6c859be0445b62bd2f6e023886270">reserved_48_63</a>               : 16;
<a name="l05523"></a>05523     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#ae8ecbb28508e65a7dac51d5880be9cbe">fus118</a>                       : 1;  <span class="comment">/**&lt; Ignore Authentik disable */</span>
<a name="l05524"></a>05524     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a04a18295407c9e4837e3d6adbcd8d54a">rom_info</a>                     : 10; <span class="comment">/**&lt; Fuse information - ROM info */</span>
<a name="l05525"></a>05525     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#aaf7fe7bfc992d7cc4f2a82c6d11d76bc">power_limit</a>                  : 2;  <span class="comment">/**&lt; Fuse information - Power limit */</span>
<a name="l05526"></a>05526     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a3655a6ca8b0f1a70228d7548cb09ebe4">dorm_crypto</a>                  : 1;  <span class="comment">/**&lt; Fuse information - See NOCRYPTO */</span>
<a name="l05527"></a>05527     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a659406163436406491ea602dd22ebb26">fus318</a>                       : 1;  <span class="comment">/**&lt; Reserved */</span>
<a name="l05528"></a>05528     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a43d888d91daf7b864fe1ae4bc780efe9">raid_en</a>                      : 1;  <span class="comment">/**&lt; Fuse information - RAID enabled */</span>
<a name="l05529"></a>05529     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a59ef8095c4fdaa9c86f3229b94f8c77a">reserved_29_31</a>               : 3;
<a name="l05530"></a>05530     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#af2556e308fa359992370f0aaeb8e6e3b">nodfa_cp2</a>                    : 1;  <span class="comment">/**&lt; Fuse information - DFA Disable (CP2) */</span>
<a name="l05531"></a>05531     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#ab30bcaa02612caa5870fd9e24b735eac">nomul</a>                        : 1;  <span class="comment">/**&lt; Fuse information - VMUL disable */</span>
<a name="l05532"></a>05532     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a930df798a8af5da85d40c8ada7caf6d7">nocrypto</a>                     : 1;  <span class="comment">/**&lt; Fuse information - DORM_CRYPTO and NOCRYPTO</span>
<a name="l05533"></a>05533 <span class="comment">                                                         together to select 1 of 4 mutually-exclusive</span>
<a name="l05534"></a>05534 <span class="comment">                                                         modes:</span>
<a name="l05535"></a>05535 <span class="comment"></span>
<a name="l05536"></a>05536 <span class="comment">                                                         DORM_CRYPT=0,NOCRYPTO=0 AES/DES/HASH enabled</span>
<a name="l05537"></a>05537 <span class="comment">                                                         DORM_CRYPT=0,NOCRYPTO=1 AES/DES/HASH disable</span>
<a name="l05538"></a>05538 <span class="comment">                                                         DORM_CRYPT=1,NOCRYPTO=0 Dormant Encryption enable</span>
<a name="l05539"></a>05539 <span class="comment">                                                         DORM_CRYPT=1,NOCRYPTO=1 Authenik mode */</span>
<a name="l05540"></a>05540     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a71a25d5d57badbf62c6cd610986e5a31">reserved_24_25</a>               : 2;
<a name="l05541"></a>05541     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#acd8a781a73a385b4a7c04fe40a2b42f2">chip_id</a>                      : 8;  <span class="comment">/**&lt; Fuse information - CHIP_ID */</span>
<a name="l05542"></a>05542     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#af48556d3ea143b679ac35f00f39c6ddf">reserved_4_15</a>                : 12;
<a name="l05543"></a>05543     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a1961a541e2484693423be1c5bb1c786e">pp_dis</a>                       : 4;  <span class="comment">/**&lt; Fuse information - PP_DISABLES */</span>
<a name="l05544"></a>05544 <span class="preprocessor">#else</span>
<a name="l05545"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a1961a541e2484693423be1c5bb1c786e">05545</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a1961a541e2484693423be1c5bb1c786e">pp_dis</a>                       : 4;
<a name="l05546"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#af48556d3ea143b679ac35f00f39c6ddf">05546</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#af48556d3ea143b679ac35f00f39c6ddf">reserved_4_15</a>                : 12;
<a name="l05547"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#acd8a781a73a385b4a7c04fe40a2b42f2">05547</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#acd8a781a73a385b4a7c04fe40a2b42f2">chip_id</a>                      : 8;
<a name="l05548"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a71a25d5d57badbf62c6cd610986e5a31">05548</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a71a25d5d57badbf62c6cd610986e5a31">reserved_24_25</a>               : 2;
<a name="l05549"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a930df798a8af5da85d40c8ada7caf6d7">05549</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a930df798a8af5da85d40c8ada7caf6d7">nocrypto</a>                     : 1;
<a name="l05550"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#ab30bcaa02612caa5870fd9e24b735eac">05550</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#ab30bcaa02612caa5870fd9e24b735eac">nomul</a>                        : 1;
<a name="l05551"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#af2556e308fa359992370f0aaeb8e6e3b">05551</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#af2556e308fa359992370f0aaeb8e6e3b">nodfa_cp2</a>                    : 1;
<a name="l05552"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a59ef8095c4fdaa9c86f3229b94f8c77a">05552</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a59ef8095c4fdaa9c86f3229b94f8c77a">reserved_29_31</a>               : 3;
<a name="l05553"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a43d888d91daf7b864fe1ae4bc780efe9">05553</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a43d888d91daf7b864fe1ae4bc780efe9">raid_en</a>                      : 1;
<a name="l05554"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a659406163436406491ea602dd22ebb26">05554</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a659406163436406491ea602dd22ebb26">fus318</a>                       : 1;
<a name="l05555"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a3655a6ca8b0f1a70228d7548cb09ebe4">05555</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a3655a6ca8b0f1a70228d7548cb09ebe4">dorm_crypto</a>                  : 1;
<a name="l05556"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#aaf7fe7bfc992d7cc4f2a82c6d11d76bc">05556</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#aaf7fe7bfc992d7cc4f2a82c6d11d76bc">power_limit</a>                  : 2;
<a name="l05557"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a04a18295407c9e4837e3d6adbcd8d54a">05557</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#a04a18295407c9e4837e3d6adbcd8d54a">rom_info</a>                     : 10;
<a name="l05558"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#ae8ecbb28508e65a7dac51d5880be9cbe">05558</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#ae8ecbb28508e65a7dac51d5880be9cbe">fus118</a>                       : 1;
<a name="l05559"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#ac8e6c859be0445b62bd2f6e023886270">05559</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html#ac8e6c859be0445b62bd2f6e023886270">reserved_48_63</a>               : 16;
<a name="l05560"></a>05560 <span class="preprocessor">#endif</span>
<a name="l05561"></a>05561 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat2.html#afcd09497c7cb72311f114db58d0d9627">cn61xx</a>;
<a name="l05562"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html">05562</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html">cvmx_mio_fus_dat2_cn63xx</a> {
<a name="l05563"></a>05563 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05564"></a>05564 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a7856e42323221dd557a0c8d21fb9fb15">reserved_35_63</a>               : 29;
<a name="l05565"></a>05565     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a4645890b032d35d2fbd7db75b9464172">dorm_crypto</a>                  : 1;  <span class="comment">/**&lt; Fuse information - Dormant Encryption enable */</span>
<a name="l05566"></a>05566     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a776962b7c4982b2ee778efc359c83573">fus318</a>                       : 1;  <span class="comment">/**&lt; Reserved */</span>
<a name="l05567"></a>05567     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a24d28cbd7debe13774b93793bbec9cff">raid_en</a>                      : 1;  <span class="comment">/**&lt; Fuse information - RAID enabled */</span>
<a name="l05568"></a>05568     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a3463155c34a4e0ce22f048bfec0d0aa7">reserved_29_31</a>               : 3;
<a name="l05569"></a>05569     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#ac545389512cffe54336dbfd4376edfa1">nodfa_cp2</a>                    : 1;  <span class="comment">/**&lt; Fuse information - DFA Disable (CP2) */</span>
<a name="l05570"></a>05570     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#aa7714ed851139bceb6360c299f0dc5da">nomul</a>                        : 1;  <span class="comment">/**&lt; Fuse information - VMUL disable */</span>
<a name="l05571"></a>05571     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#ac3f2c5da51589544f52aa232a6af5f84">nocrypto</a>                     : 1;  <span class="comment">/**&lt; Fuse information - AES/DES/HASH disable */</span>
<a name="l05572"></a>05572     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#adaea7020ed3292b5dfb35325aae01480">reserved_24_25</a>               : 2;
<a name="l05573"></a>05573     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a06842dceabd214114a85f1147c9029d7">chip_id</a>                      : 8;  <span class="comment">/**&lt; Fuse information - CHIP_ID */</span>
<a name="l05574"></a>05574     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a4ae200c364d47edab890b573809fe8bf">reserved_6_15</a>                : 10;
<a name="l05575"></a>05575     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a3f65a17559029cbca8017db30a1ae75d">pp_dis</a>                       : 6;  <span class="comment">/**&lt; Fuse information - PP_DISABLES */</span>
<a name="l05576"></a>05576 <span class="preprocessor">#else</span>
<a name="l05577"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a3f65a17559029cbca8017db30a1ae75d">05577</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a3f65a17559029cbca8017db30a1ae75d">pp_dis</a>                       : 6;
<a name="l05578"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a4ae200c364d47edab890b573809fe8bf">05578</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a4ae200c364d47edab890b573809fe8bf">reserved_6_15</a>                : 10;
<a name="l05579"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a06842dceabd214114a85f1147c9029d7">05579</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a06842dceabd214114a85f1147c9029d7">chip_id</a>                      : 8;
<a name="l05580"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#adaea7020ed3292b5dfb35325aae01480">05580</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#adaea7020ed3292b5dfb35325aae01480">reserved_24_25</a>               : 2;
<a name="l05581"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#ac3f2c5da51589544f52aa232a6af5f84">05581</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#ac3f2c5da51589544f52aa232a6af5f84">nocrypto</a>                     : 1;
<a name="l05582"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#aa7714ed851139bceb6360c299f0dc5da">05582</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#aa7714ed851139bceb6360c299f0dc5da">nomul</a>                        : 1;
<a name="l05583"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#ac545389512cffe54336dbfd4376edfa1">05583</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#ac545389512cffe54336dbfd4376edfa1">nodfa_cp2</a>                    : 1;
<a name="l05584"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a3463155c34a4e0ce22f048bfec0d0aa7">05584</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a3463155c34a4e0ce22f048bfec0d0aa7">reserved_29_31</a>               : 3;
<a name="l05585"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a24d28cbd7debe13774b93793bbec9cff">05585</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a24d28cbd7debe13774b93793bbec9cff">raid_en</a>                      : 1;
<a name="l05586"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a776962b7c4982b2ee778efc359c83573">05586</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a776962b7c4982b2ee778efc359c83573">fus318</a>                       : 1;
<a name="l05587"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a4645890b032d35d2fbd7db75b9464172">05587</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a4645890b032d35d2fbd7db75b9464172">dorm_crypto</a>                  : 1;
<a name="l05588"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a7856e42323221dd557a0c8d21fb9fb15">05588</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html#a7856e42323221dd557a0c8d21fb9fb15">reserved_35_63</a>               : 29;
<a name="l05589"></a>05589 <span class="preprocessor">#endif</span>
<a name="l05590"></a>05590 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat2.html#a9b44cd3b6c8b788813905137479016ad">cn63xx</a>;
<a name="l05591"></a><a class="code" href="unioncvmx__mio__fus__dat2.html#ad0b3b0736748b4a4e91cc85c8e6c26e2">05591</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn63xx.html">cvmx_mio_fus_dat2_cn63xx</a>       <a class="code" href="unioncvmx__mio__fus__dat2.html#ad0b3b0736748b4a4e91cc85c8e6c26e2">cn63xxp1</a>;
<a name="l05592"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html">05592</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html">cvmx_mio_fus_dat2_cn66xx</a> {
<a name="l05593"></a>05593 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05594"></a>05594 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a5cd4fb15e501ee93fa89ad45bc2103c7">reserved_48_63</a>               : 16;
<a name="l05595"></a>05595     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#ae8322bcb685ee3c6e871862209194a00">fus118</a>                       : 1;  <span class="comment">/**&lt; Ignore Authentik disable */</span>
<a name="l05596"></a>05596     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a7cde91132ab65dd9b95aa1265cc8eb78">rom_info</a>                     : 10; <span class="comment">/**&lt; Fuse information - ROM info */</span>
<a name="l05597"></a>05597     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#aebe4ce77e684ee9f53edc7bedda625b3">power_limit</a>                  : 2;  <span class="comment">/**&lt; Fuse information - Power limit */</span>
<a name="l05598"></a>05598     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#af2253aee8c663b58a1879997948915f1">dorm_crypto</a>                  : 1;  <span class="comment">/**&lt; Fuse information - See NOCRYPTO */</span>
<a name="l05599"></a>05599     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#ac8bbdaa7adb0409431b62d310d1eef10">fus318</a>                       : 1;  <span class="comment">/**&lt; Reserved */</span>
<a name="l05600"></a>05600     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a28cf9c0033fc5b170900250de134de9d">raid_en</a>                      : 1;  <span class="comment">/**&lt; Fuse information - RAID enabled */</span>
<a name="l05601"></a>05601     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a9d8527527652644f7eeb3864662ed43b">reserved_29_31</a>               : 3;
<a name="l05602"></a>05602     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a8147a54d2858289e63c2ba6b4aac383e">nodfa_cp2</a>                    : 1;  <span class="comment">/**&lt; Fuse information - DFA Disable (CP2) */</span>
<a name="l05603"></a>05603     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#aa3ed1cf385c60652d47fadd3d21fe9d3">nomul</a>                        : 1;  <span class="comment">/**&lt; Fuse information - VMUL disable */</span>
<a name="l05604"></a>05604     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#af08ee8518a7b3b7f48fc83365a87c37f">nocrypto</a>                     : 1;  <span class="comment">/**&lt; Fuse information - DORM_CRYPTO and NOCRYPTO</span>
<a name="l05605"></a>05605 <span class="comment">                                                         together to select 1 of 4 mutually-exclusive</span>
<a name="l05606"></a>05606 <span class="comment">                                                         modes:</span>
<a name="l05607"></a>05607 <span class="comment"></span>
<a name="l05608"></a>05608 <span class="comment">                                                         DORM_CRYPT=0,NOCRYPTO=0 AES/DES/HASH enabled</span>
<a name="l05609"></a>05609 <span class="comment">                                                         DORM_CRYPT=0,NOCRYPTO=1 AES/DES/HASH disable</span>
<a name="l05610"></a>05610 <span class="comment">                                                         DORM_CRYPT=1,NOCRYPTO=0 Dormant Encryption enable</span>
<a name="l05611"></a>05611 <span class="comment">                                                         DORM_CRYPT=1,NOCRYPTO=1 Authenik mode */</span>
<a name="l05612"></a>05612     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a0b6ab4c1777fff0543f52ecf345eead2">reserved_24_25</a>               : 2;
<a name="l05613"></a>05613     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a8b0f143d470307dd5959390437ea7f2a">chip_id</a>                      : 8;  <span class="comment">/**&lt; Fuse information - CHIP_ID */</span>
<a name="l05614"></a>05614     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a8a7116973d649469f2e932503315cd6e">reserved_10_15</a>               : 6;
<a name="l05615"></a>05615     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a4f7cd40c4b0a25e19e686b1fbc0885e9">pp_dis</a>                       : 10; <span class="comment">/**&lt; Fuse information - PP_DISABLES */</span>
<a name="l05616"></a>05616 <span class="preprocessor">#else</span>
<a name="l05617"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a4f7cd40c4b0a25e19e686b1fbc0885e9">05617</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a4f7cd40c4b0a25e19e686b1fbc0885e9">pp_dis</a>                       : 10;
<a name="l05618"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a8a7116973d649469f2e932503315cd6e">05618</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a8a7116973d649469f2e932503315cd6e">reserved_10_15</a>               : 6;
<a name="l05619"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a8b0f143d470307dd5959390437ea7f2a">05619</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a8b0f143d470307dd5959390437ea7f2a">chip_id</a>                      : 8;
<a name="l05620"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a0b6ab4c1777fff0543f52ecf345eead2">05620</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a0b6ab4c1777fff0543f52ecf345eead2">reserved_24_25</a>               : 2;
<a name="l05621"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#af08ee8518a7b3b7f48fc83365a87c37f">05621</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#af08ee8518a7b3b7f48fc83365a87c37f">nocrypto</a>                     : 1;
<a name="l05622"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#aa3ed1cf385c60652d47fadd3d21fe9d3">05622</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#aa3ed1cf385c60652d47fadd3d21fe9d3">nomul</a>                        : 1;
<a name="l05623"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a8147a54d2858289e63c2ba6b4aac383e">05623</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a8147a54d2858289e63c2ba6b4aac383e">nodfa_cp2</a>                    : 1;
<a name="l05624"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a9d8527527652644f7eeb3864662ed43b">05624</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a9d8527527652644f7eeb3864662ed43b">reserved_29_31</a>               : 3;
<a name="l05625"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a28cf9c0033fc5b170900250de134de9d">05625</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a28cf9c0033fc5b170900250de134de9d">raid_en</a>                      : 1;
<a name="l05626"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#ac8bbdaa7adb0409431b62d310d1eef10">05626</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#ac8bbdaa7adb0409431b62d310d1eef10">fus318</a>                       : 1;
<a name="l05627"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#af2253aee8c663b58a1879997948915f1">05627</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#af2253aee8c663b58a1879997948915f1">dorm_crypto</a>                  : 1;
<a name="l05628"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#aebe4ce77e684ee9f53edc7bedda625b3">05628</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#aebe4ce77e684ee9f53edc7bedda625b3">power_limit</a>                  : 2;
<a name="l05629"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a7cde91132ab65dd9b95aa1265cc8eb78">05629</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a7cde91132ab65dd9b95aa1265cc8eb78">rom_info</a>                     : 10;
<a name="l05630"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#ae8322bcb685ee3c6e871862209194a00">05630</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#ae8322bcb685ee3c6e871862209194a00">fus118</a>                       : 1;
<a name="l05631"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a5cd4fb15e501ee93fa89ad45bc2103c7">05631</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn66xx.html#a5cd4fb15e501ee93fa89ad45bc2103c7">reserved_48_63</a>               : 16;
<a name="l05632"></a>05632 <span class="preprocessor">#endif</span>
<a name="l05633"></a>05633 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat2.html#ae331cbeca76bff3e08ca024b459c73e7">cn66xx</a>;
<a name="l05634"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html">05634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html">cvmx_mio_fus_dat2_cn68xx</a> {
<a name="l05635"></a>05635 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05636"></a>05636 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a847171dc8a3569998dfbe51e2c65ad9e">reserved_37_63</a>               : 27;
<a name="l05637"></a>05637     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#af0f26c8aa1c5912be002bacf7e27a653">power_limit</a>                  : 2;  <span class="comment">/**&lt; Fuse information - Power limit */</span>
<a name="l05638"></a>05638     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a4c0f3f3ff6414256a092abe054e5f0cd">dorm_crypto</a>                  : 1;  <span class="comment">/**&lt; Fuse information - Dormant Encryption enable */</span>
<a name="l05639"></a>05639     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a0fa390b379472b6ccca38cb1793f31ba">fus318</a>                       : 1;  <span class="comment">/**&lt; Reserved */</span>
<a name="l05640"></a>05640     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a9c0d781f75f6d304b78efc9601ac8020">raid_en</a>                      : 1;  <span class="comment">/**&lt; Fuse information - RAID enabled */</span>
<a name="l05641"></a>05641     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#af04b181527e1ff6663c00ffff17fae08">reserved_29_31</a>               : 3;
<a name="l05642"></a>05642     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#ada70d82ff2bbce224ec8346df5cd6e4f">nodfa_cp2</a>                    : 1;  <span class="comment">/**&lt; Fuse information - DFA Disable (CP2) */</span>
<a name="l05643"></a>05643     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#ad1dee19c5c5ae3b2eaef60e4961c0254">nomul</a>                        : 1;  <span class="comment">/**&lt; Fuse information - VMUL disable */</span>
<a name="l05644"></a>05644     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a691fac7b017cec9c82a49052e13fa95d">nocrypto</a>                     : 1;  <span class="comment">/**&lt; Fuse information - AES/DES/HASH disable */</span>
<a name="l05645"></a>05645     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a6e5161c08fc760e9a3f778aaaa0c9516">reserved_24_25</a>               : 2;
<a name="l05646"></a>05646     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a69a3089723ca53f8a8aeb51adf86f495">chip_id</a>                      : 8;  <span class="comment">/**&lt; Fuse information - CHIP_ID */</span>
<a name="l05647"></a>05647     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a1f515f2d6b5b9e76d468d06cf7dd8727">reserved_0_15</a>                : 16;
<a name="l05648"></a>05648 <span class="preprocessor">#else</span>
<a name="l05649"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a1f515f2d6b5b9e76d468d06cf7dd8727">05649</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a1f515f2d6b5b9e76d468d06cf7dd8727">reserved_0_15</a>                : 16;
<a name="l05650"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a69a3089723ca53f8a8aeb51adf86f495">05650</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a69a3089723ca53f8a8aeb51adf86f495">chip_id</a>                      : 8;
<a name="l05651"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a6e5161c08fc760e9a3f778aaaa0c9516">05651</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a6e5161c08fc760e9a3f778aaaa0c9516">reserved_24_25</a>               : 2;
<a name="l05652"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a691fac7b017cec9c82a49052e13fa95d">05652</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a691fac7b017cec9c82a49052e13fa95d">nocrypto</a>                     : 1;
<a name="l05653"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#ad1dee19c5c5ae3b2eaef60e4961c0254">05653</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#ad1dee19c5c5ae3b2eaef60e4961c0254">nomul</a>                        : 1;
<a name="l05654"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#ada70d82ff2bbce224ec8346df5cd6e4f">05654</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#ada70d82ff2bbce224ec8346df5cd6e4f">nodfa_cp2</a>                    : 1;
<a name="l05655"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#af04b181527e1ff6663c00ffff17fae08">05655</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#af04b181527e1ff6663c00ffff17fae08">reserved_29_31</a>               : 3;
<a name="l05656"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a9c0d781f75f6d304b78efc9601ac8020">05656</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a9c0d781f75f6d304b78efc9601ac8020">raid_en</a>                      : 1;
<a name="l05657"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a0fa390b379472b6ccca38cb1793f31ba">05657</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a0fa390b379472b6ccca38cb1793f31ba">fus318</a>                       : 1;
<a name="l05658"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a4c0f3f3ff6414256a092abe054e5f0cd">05658</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a4c0f3f3ff6414256a092abe054e5f0cd">dorm_crypto</a>                  : 1;
<a name="l05659"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#af0f26c8aa1c5912be002bacf7e27a653">05659</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#af0f26c8aa1c5912be002bacf7e27a653">power_limit</a>                  : 2;
<a name="l05660"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a847171dc8a3569998dfbe51e2c65ad9e">05660</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html#a847171dc8a3569998dfbe51e2c65ad9e">reserved_37_63</a>               : 27;
<a name="l05661"></a>05661 <span class="preprocessor">#endif</span>
<a name="l05662"></a>05662 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat2.html#a8d6a4d1448414d4b26316c3aee1d5b15">cn68xx</a>;
<a name="l05663"></a><a class="code" href="unioncvmx__mio__fus__dat2.html#a4e43aa27036df2e7653b354e0a3b733e">05663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn68xx.html">cvmx_mio_fus_dat2_cn68xx</a>       <a class="code" href="unioncvmx__mio__fus__dat2.html#a4e43aa27036df2e7653b354e0a3b733e">cn68xxp1</a>;
<a name="l05664"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html">05664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html">cvmx_mio_fus_dat2_cn70xx</a> {
<a name="l05665"></a>05665 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05666"></a>05666 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a3e90c9bb8067388355e9cafda811971c">reserved_48_63</a>               : 16;
<a name="l05667"></a>05667     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a3b1e3a8e4a809afcbd0a4b44c4caaeca">fus118</a>                       : 1;  <span class="comment">/**&lt; Fuse information - Ignore Authentik disable. */</span>
<a name="l05668"></a>05668     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a4a5f59964f11d4402929bb443de5988b">rom_info</a>                     : 10; <span class="comment">/**&lt; Fuse information - ROM info. */</span>
<a name="l05669"></a>05669     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#ae322deb5dd33a96edb6f69f4d012067f">power_limit</a>                  : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05670"></a>05670     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a6127fae4e522153cb058f6fc2cb6a60b">dorm_crypto</a>                  : 1;  <span class="comment">/**&lt; Fuse information - Dormant encryption enable. */</span>
<a name="l05671"></a>05671     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a99c5487e670e4766984303bfb02c5caa">fus318</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05672"></a>05672     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a2718818cb12dac4c4aa7eff8d3b2e62f">raid_en</a>                      : 1;  <span class="comment">/**&lt; Fuse information - RAID enabled. */</span>
<a name="l05673"></a>05673     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a4050398cd3cb8954390d157705c05dfe">reserved_31_29</a>               : 3;
<a name="l05674"></a>05674     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#ac817943cb67f07eeba5281c3a6d8e7a2">nodfa_cp2</a>                    : 1;  <span class="comment">/**&lt; Fuse information - HFA disable (CP2). */</span>
<a name="l05675"></a>05675     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a130fe07e1bd2b4178568c273150a8f01">nomul</a>                        : 1;  <span class="comment">/**&lt; Fuse information - VMUL disable. */</span>
<a name="l05676"></a>05676     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#af133d30b9c8d19f85b697dbf0d69acee">nocrypto</a>                     : 1;  <span class="comment">/**&lt; Fuse information - DORM_CRYPTO and NOCRYPTO together select one of four mutually-exclusive</span>
<a name="l05677"></a>05677 <span class="comment">                                                         modes:</span>
<a name="l05678"></a>05678 <span class="comment">                                                         _ DORM_CRYPTO = 0, NOCRYPTO = 0 AES/DES/HASH enabled.</span>
<a name="l05679"></a>05679 <span class="comment">                                                         _ DORM_CRYPTO = 0, NOCRYPTO = 1 AES/DES/HASH disabled.</span>
<a name="l05680"></a>05680 <span class="comment">                                                         _ DORM_CRYPTO = 1, NOCRYPTO = 0 Dormant encryption enable.</span>
<a name="l05681"></a>05681 <span class="comment">                                                         _ DORM_CRYPTO = 1, NOCRYPTO = 1 Authentik mode. */</span>
<a name="l05682"></a>05682     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a5c39955fa533d6359554f0c3f694db08">reserved_25_24</a>               : 2;
<a name="l05683"></a>05683     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a9c20c50488d3d3aad4da8aa5f330c185">chip_id</a>                      : 8;  <span class="comment">/**&lt; Fuse information - chip ID. */</span>
<a name="l05684"></a>05684     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a15954460a8c8cfc7613255c4d3528089">reserved_15_0</a>                : 16;
<a name="l05685"></a>05685 <span class="preprocessor">#else</span>
<a name="l05686"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a15954460a8c8cfc7613255c4d3528089">05686</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a15954460a8c8cfc7613255c4d3528089">reserved_15_0</a>                : 16;
<a name="l05687"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a9c20c50488d3d3aad4da8aa5f330c185">05687</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a9c20c50488d3d3aad4da8aa5f330c185">chip_id</a>                      : 8;
<a name="l05688"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a5c39955fa533d6359554f0c3f694db08">05688</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a5c39955fa533d6359554f0c3f694db08">reserved_25_24</a>               : 2;
<a name="l05689"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#af133d30b9c8d19f85b697dbf0d69acee">05689</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#af133d30b9c8d19f85b697dbf0d69acee">nocrypto</a>                     : 1;
<a name="l05690"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a130fe07e1bd2b4178568c273150a8f01">05690</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a130fe07e1bd2b4178568c273150a8f01">nomul</a>                        : 1;
<a name="l05691"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#ac817943cb67f07eeba5281c3a6d8e7a2">05691</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#ac817943cb67f07eeba5281c3a6d8e7a2">nodfa_cp2</a>                    : 1;
<a name="l05692"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a4050398cd3cb8954390d157705c05dfe">05692</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a4050398cd3cb8954390d157705c05dfe">reserved_31_29</a>               : 3;
<a name="l05693"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a2718818cb12dac4c4aa7eff8d3b2e62f">05693</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a2718818cb12dac4c4aa7eff8d3b2e62f">raid_en</a>                      : 1;
<a name="l05694"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a99c5487e670e4766984303bfb02c5caa">05694</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a99c5487e670e4766984303bfb02c5caa">fus318</a>                       : 1;
<a name="l05695"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a6127fae4e522153cb058f6fc2cb6a60b">05695</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a6127fae4e522153cb058f6fc2cb6a60b">dorm_crypto</a>                  : 1;
<a name="l05696"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#ae322deb5dd33a96edb6f69f4d012067f">05696</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#ae322deb5dd33a96edb6f69f4d012067f">power_limit</a>                  : 2;
<a name="l05697"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a4a5f59964f11d4402929bb443de5988b">05697</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a4a5f59964f11d4402929bb443de5988b">rom_info</a>                     : 10;
<a name="l05698"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a3b1e3a8e4a809afcbd0a4b44c4caaeca">05698</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a3b1e3a8e4a809afcbd0a4b44c4caaeca">fus118</a>                       : 1;
<a name="l05699"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a3e90c9bb8067388355e9cafda811971c">05699</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html#a3e90c9bb8067388355e9cafda811971c">reserved_48_63</a>               : 16;
<a name="l05700"></a>05700 <span class="preprocessor">#endif</span>
<a name="l05701"></a>05701 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat2.html#a7dd3f5ef82360df59a5e995e006f0647">cn70xx</a>;
<a name="l05702"></a><a class="code" href="unioncvmx__mio__fus__dat2.html#a4a5159524a2c9e689a35cc895a15966e">05702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn70xx.html">cvmx_mio_fus_dat2_cn70xx</a>       <a class="code" href="unioncvmx__mio__fus__dat2.html#a4a5159524a2c9e689a35cc895a15966e">cn70xxp1</a>;
<a name="l05703"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html">05703</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html">cvmx_mio_fus_dat2_cn73xx</a> {
<a name="l05704"></a>05704 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05705"></a>05705 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a1ce3f499200703ad67aeb23fe9b6faf9">reserved_59_63</a>               : 5;
<a name="l05706"></a>05706     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#adf45612e70b0e665e0c0f3eba086632a">run_platform</a>                 : 3;  <span class="comment">/**&lt; Fuses to indicate the run platform. Not to be blown in actual hardware.</span>
<a name="l05707"></a>05707 <span class="comment">                                                         Provides software a means of determining the platform at run time.</span>
<a name="l05708"></a>05708 <span class="comment">                                                         0x0 = Hardware.</span>
<a name="l05709"></a>05709 <span class="comment">                                                         0x1 = Emulator.</span>
<a name="l05710"></a>05710 <span class="comment">                                                         0x2 = RTL simulator.</span>
<a name="l05711"></a>05711 <span class="comment">                                                         0x3 = ASIM.</span>
<a name="l05712"></a>05712 <span class="comment">                                                         0x4-0x7 = Reserved. */</span>
<a name="l05713"></a>05713     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a32d4e060573f007478652801eb25b3b2">gbl_pwr_throttle</a>             : 8;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05714"></a>05714     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a75ca32078afa6320a6b894c797e5d285">fus118</a>                       : 1;  <span class="comment">/**&lt; Fuse information - Ignore Authentik disable. */</span>
<a name="l05715"></a>05715     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a94f35a4b831a0f3cae7e46ca7995959a">rom_info</a>                     : 10; <span class="comment">/**&lt; Fuse information - ROM info. */</span>
<a name="l05716"></a>05716     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#ad9014d4a3247429c38866687d404edb8">power_limit</a>                  : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05717"></a>05717     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a0b7b16f47020604a3b2f3aaa03dd162d">dorm_crypto</a>                  : 1;  <span class="comment">/**&lt; Fuse information - Dormant encryption enable. See NOCRYPTO. */</span>
<a name="l05718"></a>05718     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a2b1aa5c09917f49302c8bb3083e15a92">fus318</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05719"></a>05719     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a137e5284be4f3b17ebaf9001a80c8dce">raid_en</a>                      : 1;  <span class="comment">/**&lt; Fuse information - RAID enabled. */</span>
<a name="l05720"></a>05720     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#abbe2e180c30403bd71b5815ece67f802">reserved_31_29</a>               : 3;
<a name="l05721"></a>05721     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#af362298a3f4103f1c83040288f232cfc">nodfa_cp2</a>                    : 1;  <span class="comment">/**&lt; Fuse information - HFA disable (CP2). */</span>
<a name="l05722"></a>05722     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a29c9e9e2302bd06ce4a5125836b671a7">nomul</a>                        : 1;  <span class="comment">/**&lt; Fuse information - VMUL disable. */</span>
<a name="l05723"></a>05723     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#af9a8bb1dc70c60dc3cc325a2259dd3f4">nocrypto</a>                     : 1;  <span class="comment">/**&lt; Fuse information - DORM_CRYPTO and NOCRYPTO together select one of four mutually-exclusive</span>
<a name="l05724"></a>05724 <span class="comment">                                                         modes:</span>
<a name="l05725"></a>05725 <span class="comment">                                                         _ DORM_CRYPTO = 0, NOCRYPTO = 0 AES/DES/HASH enabled.</span>
<a name="l05726"></a>05726 <span class="comment">                                                         _ DORM_CRYPTO = 0, NOCRYPTO = 1 AES/DES/HASH disabled.</span>
<a name="l05727"></a>05727 <span class="comment">                                                         _ DORM_CRYPTO = 1, NOCRYPTO = 0 Dormant encryption enable.</span>
<a name="l05728"></a>05728 <span class="comment">                                                         _ DORM_CRYPTO = 1, NOCRYPTO = 1 Authentik mode. */</span>
<a name="l05729"></a>05729     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a50da6f29bc0f1a60cad8b870611ad9c9">reserved_25_24</a>               : 2;
<a name="l05730"></a>05730     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a673330350163e39d8f406955861cfbc9">chip_id</a>                      : 8;  <span class="comment">/**&lt; Fuse information - chip ID. */</span>
<a name="l05731"></a>05731     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a33005f774dc1828286490c3c0fe00f7e">reserved_15_0</a>                : 16;
<a name="l05732"></a>05732 <span class="preprocessor">#else</span>
<a name="l05733"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a33005f774dc1828286490c3c0fe00f7e">05733</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a33005f774dc1828286490c3c0fe00f7e">reserved_15_0</a>                : 16;
<a name="l05734"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a673330350163e39d8f406955861cfbc9">05734</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a673330350163e39d8f406955861cfbc9">chip_id</a>                      : 8;
<a name="l05735"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a50da6f29bc0f1a60cad8b870611ad9c9">05735</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a50da6f29bc0f1a60cad8b870611ad9c9">reserved_25_24</a>               : 2;
<a name="l05736"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#af9a8bb1dc70c60dc3cc325a2259dd3f4">05736</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#af9a8bb1dc70c60dc3cc325a2259dd3f4">nocrypto</a>                     : 1;
<a name="l05737"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a29c9e9e2302bd06ce4a5125836b671a7">05737</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a29c9e9e2302bd06ce4a5125836b671a7">nomul</a>                        : 1;
<a name="l05738"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#af362298a3f4103f1c83040288f232cfc">05738</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#af362298a3f4103f1c83040288f232cfc">nodfa_cp2</a>                    : 1;
<a name="l05739"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#abbe2e180c30403bd71b5815ece67f802">05739</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#abbe2e180c30403bd71b5815ece67f802">reserved_31_29</a>               : 3;
<a name="l05740"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a137e5284be4f3b17ebaf9001a80c8dce">05740</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a137e5284be4f3b17ebaf9001a80c8dce">raid_en</a>                      : 1;
<a name="l05741"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a2b1aa5c09917f49302c8bb3083e15a92">05741</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a2b1aa5c09917f49302c8bb3083e15a92">fus318</a>                       : 1;
<a name="l05742"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a0b7b16f47020604a3b2f3aaa03dd162d">05742</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a0b7b16f47020604a3b2f3aaa03dd162d">dorm_crypto</a>                  : 1;
<a name="l05743"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#ad9014d4a3247429c38866687d404edb8">05743</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#ad9014d4a3247429c38866687d404edb8">power_limit</a>                  : 2;
<a name="l05744"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a94f35a4b831a0f3cae7e46ca7995959a">05744</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a94f35a4b831a0f3cae7e46ca7995959a">rom_info</a>                     : 10;
<a name="l05745"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a75ca32078afa6320a6b894c797e5d285">05745</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a75ca32078afa6320a6b894c797e5d285">fus118</a>                       : 1;
<a name="l05746"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a32d4e060573f007478652801eb25b3b2">05746</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a32d4e060573f007478652801eb25b3b2">gbl_pwr_throttle</a>             : 8;
<a name="l05747"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#adf45612e70b0e665e0c0f3eba086632a">05747</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#adf45612e70b0e665e0c0f3eba086632a">run_platform</a>                 : 3;
<a name="l05748"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a1ce3f499200703ad67aeb23fe9b6faf9">05748</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html#a1ce3f499200703ad67aeb23fe9b6faf9">reserved_59_63</a>               : 5;
<a name="l05749"></a>05749 <span class="preprocessor">#endif</span>
<a name="l05750"></a>05750 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat2.html#a7adcb5f2ea8a0a0fa8227a521117510a">cn73xx</a>;
<a name="l05751"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html">05751</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html">cvmx_mio_fus_dat2_cn78xx</a> {
<a name="l05752"></a>05752 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05753"></a>05753 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a2532dfc3967b82001b65eaa844c80356">reserved_59_63</a>               : 5;
<a name="l05754"></a>05754     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a1595ceb22e9eebc1374b6720bd0caac2">run_platform</a>                 : 3;  <span class="comment">/**&lt; Fuses to indicate the run platform. Not to be blown in actual hardware.</span>
<a name="l05755"></a>05755 <span class="comment">                                                         Provides software a means of determining the platform at run time.</span>
<a name="l05756"></a>05756 <span class="comment">                                                         0x0 = Hardware.</span>
<a name="l05757"></a>05757 <span class="comment">                                                         0x1 = Emulator.</span>
<a name="l05758"></a>05758 <span class="comment">                                                         0x2 = RTL simulator.</span>
<a name="l05759"></a>05759 <span class="comment">                                                         0x3 = ASIM.</span>
<a name="l05760"></a>05760 <span class="comment">                                                         0x4-0x7 = Reserved. */</span>
<a name="l05761"></a>05761     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a661ef29a0a585911c5e0a0d6263d088c">gbl_pwr_throttle</a>             : 8;  <span class="comment">/**&lt; Controls global power throttling. MSB is a spare, and lower 7 bits indicate</span>
<a name="l05762"></a>05762 <span class="comment">                                                         N/128 power reduction. Small values have less throttling and higher</span>
<a name="l05763"></a>05763 <span class="comment">                                                         performance. 0x0 disables throttling. */</span>
<a name="l05764"></a>05764     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a650aea01d844799984ab735a7b7dd842">fus118</a>                       : 1;  <span class="comment">/**&lt; Fuse information - Ignore Authentik disable. */</span>
<a name="l05765"></a>05765     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#ab647d5c9e4dcecc2d1eba8e156ea3268">rom_info</a>                     : 10; <span class="comment">/**&lt; Fuse information - ROM info. */</span>
<a name="l05766"></a>05766     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a376810ff07fce995a599b794b04aaa80">power_limit</a>                  : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05767"></a>05767     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a2ca0c756ed1c627d7fa4f7cb2f321330">dorm_crypto</a>                  : 1;  <span class="comment">/**&lt; Fuse information - Dormant encryption enable. See NOCRYPTO. */</span>
<a name="l05768"></a>05768     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a8471c487a5185530ab51a3f50be8f58b">fus318</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05769"></a>05769     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a2e959154c250a466228d6b01e6320b61">raid_en</a>                      : 1;  <span class="comment">/**&lt; Fuse information - RAID enabled. */</span>
<a name="l05770"></a>05770     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a26140e5821a105b6a2082e684dbe22f8">reserved_31_29</a>               : 3;
<a name="l05771"></a>05771     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#aee20196438dc3729c5b75007ecfb4548">nodfa_cp2</a>                    : 1;  <span class="comment">/**&lt; Fuse information - HFA disable (CP2). */</span>
<a name="l05772"></a>05772     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a2ca725656afbda979e946f1cd890eb3e">nomul</a>                        : 1;  <span class="comment">/**&lt; Fuse information - VMUL disable. */</span>
<a name="l05773"></a>05773     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a02dfc7de8432932f55aa67827a68c159">nocrypto</a>                     : 1;  <span class="comment">/**&lt; Fuse information - DORM_CRYPTO and NOCRYPTO together select one of four mutually-exclusive</span>
<a name="l05774"></a>05774 <span class="comment">                                                         modes:</span>
<a name="l05775"></a>05775 <span class="comment">                                                         _ DORM_CRYPTO = 0, NOCRYPTO = 0 AES/DES/HASH enabled.</span>
<a name="l05776"></a>05776 <span class="comment">                                                         _ DORM_CRYPTO = 0, NOCRYPTO = 1 AES/DES/HASH disabled.</span>
<a name="l05777"></a>05777 <span class="comment">                                                         _ DORM_CRYPTO = 1, NOCRYPTO = 0 Dormant encryption enable.</span>
<a name="l05778"></a>05778 <span class="comment">                                                         _ DORM_CRYPTO = 1, NOCRYPTO = 1 Authentik mode. */</span>
<a name="l05779"></a>05779     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#ae2e1b095d82bb7e0939fdf90fde3426d">reserved_25_24</a>               : 2;
<a name="l05780"></a>05780     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#ae4c5f5018584c353d6712182dd545a35">chip_id</a>                      : 8;  <span class="comment">/**&lt; Fuse information - chip ID. */</span>
<a name="l05781"></a>05781     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#af4c8137f9a83d4bc00db787a6efc4fb6">reserved_0_15</a>                : 16;
<a name="l05782"></a>05782 <span class="preprocessor">#else</span>
<a name="l05783"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#af4c8137f9a83d4bc00db787a6efc4fb6">05783</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#af4c8137f9a83d4bc00db787a6efc4fb6">reserved_0_15</a>                : 16;
<a name="l05784"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#ae4c5f5018584c353d6712182dd545a35">05784</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#ae4c5f5018584c353d6712182dd545a35">chip_id</a>                      : 8;
<a name="l05785"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#ae2e1b095d82bb7e0939fdf90fde3426d">05785</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#ae2e1b095d82bb7e0939fdf90fde3426d">reserved_25_24</a>               : 2;
<a name="l05786"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a02dfc7de8432932f55aa67827a68c159">05786</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a02dfc7de8432932f55aa67827a68c159">nocrypto</a>                     : 1;
<a name="l05787"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a2ca725656afbda979e946f1cd890eb3e">05787</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a2ca725656afbda979e946f1cd890eb3e">nomul</a>                        : 1;
<a name="l05788"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#aee20196438dc3729c5b75007ecfb4548">05788</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#aee20196438dc3729c5b75007ecfb4548">nodfa_cp2</a>                    : 1;
<a name="l05789"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a26140e5821a105b6a2082e684dbe22f8">05789</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a26140e5821a105b6a2082e684dbe22f8">reserved_31_29</a>               : 3;
<a name="l05790"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a2e959154c250a466228d6b01e6320b61">05790</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a2e959154c250a466228d6b01e6320b61">raid_en</a>                      : 1;
<a name="l05791"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a8471c487a5185530ab51a3f50be8f58b">05791</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a8471c487a5185530ab51a3f50be8f58b">fus318</a>                       : 1;
<a name="l05792"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a2ca0c756ed1c627d7fa4f7cb2f321330">05792</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a2ca0c756ed1c627d7fa4f7cb2f321330">dorm_crypto</a>                  : 1;
<a name="l05793"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a376810ff07fce995a599b794b04aaa80">05793</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a376810ff07fce995a599b794b04aaa80">power_limit</a>                  : 2;
<a name="l05794"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#ab647d5c9e4dcecc2d1eba8e156ea3268">05794</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#ab647d5c9e4dcecc2d1eba8e156ea3268">rom_info</a>                     : 10;
<a name="l05795"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a650aea01d844799984ab735a7b7dd842">05795</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a650aea01d844799984ab735a7b7dd842">fus118</a>                       : 1;
<a name="l05796"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a661ef29a0a585911c5e0a0d6263d088c">05796</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a661ef29a0a585911c5e0a0d6263d088c">gbl_pwr_throttle</a>             : 8;
<a name="l05797"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a1595ceb22e9eebc1374b6720bd0caac2">05797</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a1595ceb22e9eebc1374b6720bd0caac2">run_platform</a>                 : 3;
<a name="l05798"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a2532dfc3967b82001b65eaa844c80356">05798</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xx.html#a2532dfc3967b82001b65eaa844c80356">reserved_59_63</a>               : 5;
<a name="l05799"></a>05799 <span class="preprocessor">#endif</span>
<a name="l05800"></a>05800 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat2.html#a6da6d379c4abc0d4bcebea64231aea6d">cn78xx</a>;
<a name="l05801"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html">05801</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html">cvmx_mio_fus_dat2_cn78xxp1</a> {
<a name="l05802"></a>05802 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05803"></a>05803 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a82dcf5f0a03eb5f08058ab14f595b7e4">reserved_59_63</a>               : 5;
<a name="l05804"></a>05804     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#acd8ff5a8785771a59e7676bf8986ca90">run_platform</a>                 : 3;  <span class="comment">/**&lt; Fuses to indicate the run platform. Not to be blown in actual hardware.</span>
<a name="l05805"></a>05805 <span class="comment">                                                         Provides software a means of determining the platform at run time.</span>
<a name="l05806"></a>05806 <span class="comment">                                                         0x0 = Hardware.</span>
<a name="l05807"></a>05807 <span class="comment">                                                         0x1 = Emulator.</span>
<a name="l05808"></a>05808 <span class="comment">                                                         0x2 = RTL simulator.</span>
<a name="l05809"></a>05809 <span class="comment">                                                         0x3 = ASIM.</span>
<a name="l05810"></a>05810 <span class="comment">                                                         0x4-0x7 = Reserved. */</span>
<a name="l05811"></a>05811     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a3498ceb48afaac2aad34898e9b5980bc">reserved_48_55</a>               : 8;
<a name="l05812"></a>05812     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#ab44045a59bd36e4d88cbad1a3a8d620a">fus118</a>                       : 1;  <span class="comment">/**&lt; Fuse information - Ignore Authentik disable. */</span>
<a name="l05813"></a>05813     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a523a80d5ac2dff53037bc7230672248c">rom_info</a>                     : 10; <span class="comment">/**&lt; Fuse information - ROM info. */</span>
<a name="l05814"></a>05814     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#ad6dcd50c83b233a1d5e1b3c2ab94b436">power_limit</a>                  : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05815"></a>05815     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a56a2777c4dc13ee2c434f06507de0b02">dorm_crypto</a>                  : 1;  <span class="comment">/**&lt; Fuse information - Dormant encryption enable. See NOCRYPTO. */</span>
<a name="l05816"></a>05816     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#aedf2d99629c398186a9993f1ddf573e5">fus318</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05817"></a>05817     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a83d834ac2bf43a64010b4ec4872acff3">raid_en</a>                      : 1;  <span class="comment">/**&lt; Fuse information - RAID enabled. */</span>
<a name="l05818"></a>05818     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a5684db78f9b49facd4e08ee75e6f10c5">reserved_31_29</a>               : 3;
<a name="l05819"></a>05819     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a001dcdc8e4264734c6b19616de615f26">nodfa_cp2</a>                    : 1;  <span class="comment">/**&lt; Fuse information - HFA disable (CP2). */</span>
<a name="l05820"></a>05820     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#ab0f18992a888851f0fc8feabaf7c9513">nomul</a>                        : 1;  <span class="comment">/**&lt; Fuse information - VMUL disable. */</span>
<a name="l05821"></a>05821     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#ac3a552981e05941d79f11801e58097ee">nocrypto</a>                     : 1;  <span class="comment">/**&lt; Fuse information - DORM_CRYPTO and NOCRYPTO together select one of four mutually-exclusive</span>
<a name="l05822"></a>05822 <span class="comment">                                                         modes:</span>
<a name="l05823"></a>05823 <span class="comment">                                                         _ DORM_CRYPTO = 0, NOCRYPTO = 0 AES/DES/HASH enabled.</span>
<a name="l05824"></a>05824 <span class="comment">                                                         _ DORM_CRYPTO = 0, NOCRYPTO = 1 AES/DES/HASH disabled.</span>
<a name="l05825"></a>05825 <span class="comment">                                                         _ DORM_CRYPTO = 1, NOCRYPTO = 0 Dormant encryption enable.</span>
<a name="l05826"></a>05826 <span class="comment">                                                         _ DORM_CRYPTO = 1, NOCRYPTO = 1 Authentik mode. */</span>
<a name="l05827"></a>05827     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#aadfd1a1ddc3e482d57603ea31bbe85fd">reserved_25_24</a>               : 2;
<a name="l05828"></a>05828     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#ae07cb006a1a1a75b5808a00c0952acae">chip_id</a>                      : 8;  <span class="comment">/**&lt; Fuse information - chip ID. */</span>
<a name="l05829"></a>05829     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#aeffe2df9155edd097ed9e327d2521a0f">reserved_0_15</a>                : 16;
<a name="l05830"></a>05830 <span class="preprocessor">#else</span>
<a name="l05831"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#aeffe2df9155edd097ed9e327d2521a0f">05831</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#aeffe2df9155edd097ed9e327d2521a0f">reserved_0_15</a>                : 16;
<a name="l05832"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#ae07cb006a1a1a75b5808a00c0952acae">05832</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#ae07cb006a1a1a75b5808a00c0952acae">chip_id</a>                      : 8;
<a name="l05833"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#aadfd1a1ddc3e482d57603ea31bbe85fd">05833</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#aadfd1a1ddc3e482d57603ea31bbe85fd">reserved_25_24</a>               : 2;
<a name="l05834"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#ac3a552981e05941d79f11801e58097ee">05834</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#ac3a552981e05941d79f11801e58097ee">nocrypto</a>                     : 1;
<a name="l05835"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#ab0f18992a888851f0fc8feabaf7c9513">05835</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#ab0f18992a888851f0fc8feabaf7c9513">nomul</a>                        : 1;
<a name="l05836"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a001dcdc8e4264734c6b19616de615f26">05836</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a001dcdc8e4264734c6b19616de615f26">nodfa_cp2</a>                    : 1;
<a name="l05837"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a5684db78f9b49facd4e08ee75e6f10c5">05837</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a5684db78f9b49facd4e08ee75e6f10c5">reserved_31_29</a>               : 3;
<a name="l05838"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a83d834ac2bf43a64010b4ec4872acff3">05838</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a83d834ac2bf43a64010b4ec4872acff3">raid_en</a>                      : 1;
<a name="l05839"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#aedf2d99629c398186a9993f1ddf573e5">05839</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#aedf2d99629c398186a9993f1ddf573e5">fus318</a>                       : 1;
<a name="l05840"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a56a2777c4dc13ee2c434f06507de0b02">05840</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a56a2777c4dc13ee2c434f06507de0b02">dorm_crypto</a>                  : 1;
<a name="l05841"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#ad6dcd50c83b233a1d5e1b3c2ab94b436">05841</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#ad6dcd50c83b233a1d5e1b3c2ab94b436">power_limit</a>                  : 2;
<a name="l05842"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a523a80d5ac2dff53037bc7230672248c">05842</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a523a80d5ac2dff53037bc7230672248c">rom_info</a>                     : 10;
<a name="l05843"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#ab44045a59bd36e4d88cbad1a3a8d620a">05843</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#ab44045a59bd36e4d88cbad1a3a8d620a">fus118</a>                       : 1;
<a name="l05844"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a3498ceb48afaac2aad34898e9b5980bc">05844</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a3498ceb48afaac2aad34898e9b5980bc">reserved_48_55</a>               : 8;
<a name="l05845"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#acd8ff5a8785771a59e7676bf8986ca90">05845</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#acd8ff5a8785771a59e7676bf8986ca90">run_platform</a>                 : 3;
<a name="l05846"></a><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a82dcf5f0a03eb5f08058ab14f595b7e4">05846</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn78xxp1.html#a82dcf5f0a03eb5f08058ab14f595b7e4">reserved_59_63</a>               : 5;
<a name="l05847"></a>05847 <span class="preprocessor">#endif</span>
<a name="l05848"></a>05848 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat2.html#a8426a6ed71413178630efce946a771ef">cn78xxp1</a>;
<a name="l05849"></a><a class="code" href="unioncvmx__mio__fus__dat2.html#ac18fcaf9a00cdbf4ba79582a06bcc926">05849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn61xx.html">cvmx_mio_fus_dat2_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__dat2.html#ac18fcaf9a00cdbf4ba79582a06bcc926">cnf71xx</a>;
<a name="l05850"></a><a class="code" href="unioncvmx__mio__fus__dat2.html#a33c4285b33ed073b01aed63ba44c60b1">05850</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat2_1_1cvmx__mio__fus__dat2__cn73xx.html">cvmx_mio_fus_dat2_cn73xx</a>       <a class="code" href="unioncvmx__mio__fus__dat2.html#a33c4285b33ed073b01aed63ba44c60b1">cnf75xx</a>;
<a name="l05851"></a>05851 };
<a name="l05852"></a><a class="code" href="cvmx-mio-defs_8h.html#a7a0ac19bffe5b1ada6f26bb78c5643a2">05852</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__dat2.html" title="cvmx_mio_fus_dat2">cvmx_mio_fus_dat2</a> <a class="code" href="unioncvmx__mio__fus__dat2.html" title="cvmx_mio_fus_dat2">cvmx_mio_fus_dat2_t</a>;
<a name="l05853"></a>05853 <span class="comment"></span>
<a name="l05854"></a>05854 <span class="comment">/**</span>
<a name="l05855"></a>05855 <span class="comment"> * cvmx_mio_fus_dat3</span>
<a name="l05856"></a>05856 <span class="comment"> */</span>
<a name="l05857"></a><a class="code" href="unioncvmx__mio__fus__dat3.html">05857</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__dat3.html" title="cvmx_mio_fus_dat3">cvmx_mio_fus_dat3</a> {
<a name="l05858"></a><a class="code" href="unioncvmx__mio__fus__dat3.html#a0f3f05402c163fe4636f5e0a224fb458">05858</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__dat3.html#a0f3f05402c163fe4636f5e0a224fb458">u64</a>;
<a name="l05859"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html">05859</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html">cvmx_mio_fus_dat3_s</a> {
<a name="l05860"></a>05860 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05861"></a>05861 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#ace6bc16f4cba0e9ce3172eef329260ed">ema0</a>                         : 6;  <span class="comment">/**&lt; Fuse information - EMA0. */</span>
<a name="l05862"></a>05862     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a47b2596a76d442d8362881e25f496e38">pll_ctl</a>                      : 10; <span class="comment">/**&lt; Fuse information - PLL control. */</span>
<a name="l05863"></a>05863     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a9677095e6e505699c20c148262cd117e">dfa_info_dte</a>                 : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05864"></a>05864     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#ad6fdb41648c09c2887641f2a70caa807">dfa_info_clm</a>                 : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05865"></a>05865     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a465ddf770ccca8708b028d7685c144c8">pll_alt_matrix</a>               : 1;  <span class="comment">/**&lt; Fuse information - Select alternate PLL matrix. */</span>
<a name="l05866"></a>05866     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a39f9b8b09c53505c413c8c91ad0e835f">reserved_38_39</a>               : 2;
<a name="l05867"></a>05867     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#aa891fcfff7a28a9f32e3ee5356da86e8">efus_lck_rsv</a>                 : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown. */</span>
<a name="l05868"></a>05868     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#ae4bf5e2a832fd73c2a111c07bd5cd514">efus_lck_man</a>                 : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown. */</span>
<a name="l05869"></a>05869     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a53dbaa69ba05789ab7462450d360e79a">pll_half_dis</a>                 : 1;  <span class="comment">/**&lt; Fuse information - coprocessor-clock PLL control. */</span>
<a name="l05870"></a>05870     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a212e070f23b4a99727fb82b32ee34100">l2c_crip</a>                     : 3;  <span class="comment">/**&lt; Fuse information - L2C cripple:</span>
<a name="l05871"></a>05871 <span class="comment">                                                         0x0 = Full cache (16-way, 16 MB).</span>
<a name="l05872"></a>05872 <span class="comment">                                                         0x1 = 3/4 ways (12-way, 12 MB).</span>
<a name="l05873"></a>05873 <span class="comment">                                                         0x2 = 1/2 ways (8-way, 8 MB).</span>
<a name="l05874"></a>05874 <span class="comment">                                                         0x3 = 1/4 ways (4-way, 4MB).</span>
<a name="l05875"></a>05875 <span class="comment">                                                         0x4-0x7 = Reserved. */</span>
<a name="l05876"></a>05876     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a6a7aa0c2c87096450f845f99c173745b">reserved_28_31</a>               : 4;
<a name="l05877"></a>05877     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#ad68d4aa7e65c8500d60424f4e4499df9">efus_lck</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown. */</span>
<a name="l05878"></a>05878     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a28d5f33485f85671ecfa7e3c02cfc56e">efus_ign</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse ignore. */</span>
<a name="l05879"></a>05879     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a039a6a2aaac5525b93964729b0e61a18">nozip</a>                        : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05880"></a>05880     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a5f22dd6e81ae52d1eb7badde777330cf">nodfa_dte</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05881"></a>05881     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a1f2460a0281b6f3be6e3ee20b646a462">reserved_0_23</a>                : 24;
<a name="l05882"></a>05882 <span class="preprocessor">#else</span>
<a name="l05883"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a1f2460a0281b6f3be6e3ee20b646a462">05883</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a1f2460a0281b6f3be6e3ee20b646a462">reserved_0_23</a>                : 24;
<a name="l05884"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a5f22dd6e81ae52d1eb7badde777330cf">05884</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a5f22dd6e81ae52d1eb7badde777330cf">nodfa_dte</a>                    : 1;
<a name="l05885"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a039a6a2aaac5525b93964729b0e61a18">05885</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a039a6a2aaac5525b93964729b0e61a18">nozip</a>                        : 1;
<a name="l05886"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a28d5f33485f85671ecfa7e3c02cfc56e">05886</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a28d5f33485f85671ecfa7e3c02cfc56e">efus_ign</a>                     : 1;
<a name="l05887"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#ad68d4aa7e65c8500d60424f4e4499df9">05887</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#ad68d4aa7e65c8500d60424f4e4499df9">efus_lck</a>                     : 1;
<a name="l05888"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a6a7aa0c2c87096450f845f99c173745b">05888</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a6a7aa0c2c87096450f845f99c173745b">reserved_28_31</a>               : 4;
<a name="l05889"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a212e070f23b4a99727fb82b32ee34100">05889</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a212e070f23b4a99727fb82b32ee34100">l2c_crip</a>                     : 3;
<a name="l05890"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a53dbaa69ba05789ab7462450d360e79a">05890</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a53dbaa69ba05789ab7462450d360e79a">pll_half_dis</a>                 : 1;
<a name="l05891"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#ae4bf5e2a832fd73c2a111c07bd5cd514">05891</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#ae4bf5e2a832fd73c2a111c07bd5cd514">efus_lck_man</a>                 : 1;
<a name="l05892"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#aa891fcfff7a28a9f32e3ee5356da86e8">05892</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#aa891fcfff7a28a9f32e3ee5356da86e8">efus_lck_rsv</a>                 : 1;
<a name="l05893"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a39f9b8b09c53505c413c8c91ad0e835f">05893</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a39f9b8b09c53505c413c8c91ad0e835f">reserved_38_39</a>               : 2;
<a name="l05894"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a465ddf770ccca8708b028d7685c144c8">05894</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a465ddf770ccca8708b028d7685c144c8">pll_alt_matrix</a>               : 1;
<a name="l05895"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#ad6fdb41648c09c2887641f2a70caa807">05895</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#ad6fdb41648c09c2887641f2a70caa807">dfa_info_clm</a>                 : 4;
<a name="l05896"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a9677095e6e505699c20c148262cd117e">05896</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a9677095e6e505699c20c148262cd117e">dfa_info_dte</a>                 : 3;
<a name="l05897"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a47b2596a76d442d8362881e25f496e38">05897</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#a47b2596a76d442d8362881e25f496e38">pll_ctl</a>                      : 10;
<a name="l05898"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#ace6bc16f4cba0e9ce3172eef329260ed">05898</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__s.html#ace6bc16f4cba0e9ce3172eef329260ed">ema0</a>                         : 6;
<a name="l05899"></a>05899 <span class="preprocessor">#endif</span>
<a name="l05900"></a>05900 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat3.html#a06cfc444b1f2e735b0ad2ed2b63c60db">s</a>;
<a name="l05901"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html">05901</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html">cvmx_mio_fus_dat3_cn30xx</a> {
<a name="l05902"></a>05902 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05903"></a>05903 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#ad4e211e044283185c75f0aee87604629">reserved_32_63</a>               : 32;
<a name="l05904"></a>05904     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#a267999db53c4f24a47311811985b5cc5">pll_div4</a>                     : 1;  <span class="comment">/**&lt; Fuse information - PLL DIV4 mode</span>
<a name="l05905"></a>05905 <span class="comment">                                                         (laser fuse only) */</span>
<a name="l05906"></a>05906     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#a0e9de95898c53766ef6e08cd5b9feeb2">reserved_29_30</a>               : 2;
<a name="l05907"></a>05907     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#af0d7a610ca374278681e55360aad34a8">bar2_en</a>                      : 1;  <span class="comment">/**&lt; Fuse information - BAR2 Enable (when blown &apos;1&apos;) */</span>
<a name="l05908"></a>05908     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#ae81b291280c1e854a7f300135d353562">efus_lck</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown */</span>
<a name="l05909"></a>05909     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#ae8cbaa48ded8f244c793fc43a4a013e1">efus_ign</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse ignore</span>
<a name="l05910"></a>05910 <span class="comment">                                                         This bit only has side effects when blown in</span>
<a name="l05911"></a>05911 <span class="comment">                                                         the laser fuses.  It is ignore if only set in</span>
<a name="l05912"></a>05912 <span class="comment">                                                         efuse store. */</span>
<a name="l05913"></a>05913     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#a5f6db0ecc6c86f2ff07b52e6612d0a21">nozip</a>                        : 1;  <span class="comment">/**&lt; Fuse information - ZIP disable */</span>
<a name="l05914"></a>05914     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#a53a465c512841b6545d041977fcfc376">nodfa_dte</a>                    : 1;  <span class="comment">/**&lt; Fuse information - DFA Disable (DTE) */</span>
<a name="l05915"></a>05915     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#ac048fc089e4d40f13de21e3c0e5696d7">icache</a>                       : 24; <span class="comment">/**&lt; Fuse information - ICACHE Hard Repair Data */</span>
<a name="l05916"></a>05916 <span class="preprocessor">#else</span>
<a name="l05917"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#ac048fc089e4d40f13de21e3c0e5696d7">05917</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#ac048fc089e4d40f13de21e3c0e5696d7">icache</a>                       : 24;
<a name="l05918"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#a53a465c512841b6545d041977fcfc376">05918</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#a53a465c512841b6545d041977fcfc376">nodfa_dte</a>                    : 1;
<a name="l05919"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#a5f6db0ecc6c86f2ff07b52e6612d0a21">05919</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#a5f6db0ecc6c86f2ff07b52e6612d0a21">nozip</a>                        : 1;
<a name="l05920"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#ae8cbaa48ded8f244c793fc43a4a013e1">05920</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#ae8cbaa48ded8f244c793fc43a4a013e1">efus_ign</a>                     : 1;
<a name="l05921"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#ae81b291280c1e854a7f300135d353562">05921</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#ae81b291280c1e854a7f300135d353562">efus_lck</a>                     : 1;
<a name="l05922"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#af0d7a610ca374278681e55360aad34a8">05922</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#af0d7a610ca374278681e55360aad34a8">bar2_en</a>                      : 1;
<a name="l05923"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#a0e9de95898c53766ef6e08cd5b9feeb2">05923</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#a0e9de95898c53766ef6e08cd5b9feeb2">reserved_29_30</a>               : 2;
<a name="l05924"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#a267999db53c4f24a47311811985b5cc5">05924</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#a267999db53c4f24a47311811985b5cc5">pll_div4</a>                     : 1;
<a name="l05925"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#ad4e211e044283185c75f0aee87604629">05925</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn30xx.html#ad4e211e044283185c75f0aee87604629">reserved_32_63</a>               : 32;
<a name="l05926"></a>05926 <span class="preprocessor">#endif</span>
<a name="l05927"></a>05927 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat3.html#ab4fb1abb1af510a7233eb504ac275b8b">cn30xx</a>;
<a name="l05928"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html">05928</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html">cvmx_mio_fus_dat3_cn31xx</a> {
<a name="l05929"></a>05929 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05930"></a>05930 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#aff005d38730d3234c73476a6502396de">reserved_32_63</a>               : 32;
<a name="l05931"></a>05931     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#a98daa422f46344f7fda82deac6e50bd0">pll_div4</a>                     : 1;  <span class="comment">/**&lt; Fuse information - PLL DIV4 mode</span>
<a name="l05932"></a>05932 <span class="comment">                                                         (laser fuse only) */</span>
<a name="l05933"></a>05933     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#a3e87f274979db5bb9dc1547ff6b7ed6e">zip_crip</a>                     : 2;  <span class="comment">/**&lt; Fuse information - Zip Cripple</span>
<a name="l05934"></a>05934 <span class="comment">                                                         (O2P Only) */</span>
<a name="l05935"></a>05935     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#a830d14049108267069e63886c1e7621e">bar2_en</a>                      : 1;  <span class="comment">/**&lt; Fuse information - BAR2 Enable (when blown &apos;1&apos;) */</span>
<a name="l05936"></a>05936     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#a4d5d1964c849686e54f94a52bf9a4da9">efus_lck</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown */</span>
<a name="l05937"></a>05937     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#ab55affa55404394a64029a897819d06a">efus_ign</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse ignore</span>
<a name="l05938"></a>05938 <span class="comment">                                                         This bit only has side effects when blown in</span>
<a name="l05939"></a>05939 <span class="comment">                                                         the laser fuses.  It is ignore if only set in</span>
<a name="l05940"></a>05940 <span class="comment">                                                         efuse store. */</span>
<a name="l05941"></a>05941     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#a543f0f68c4675f466391770163008e89">nozip</a>                        : 1;  <span class="comment">/**&lt; Fuse information - ZIP disable */</span>
<a name="l05942"></a>05942     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#aaefc6a335c299f9aa30ff951af6ebe10">nodfa_dte</a>                    : 1;  <span class="comment">/**&lt; Fuse information - DFA Disable (DTE) */</span>
<a name="l05943"></a>05943     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#aae804e8c46e21c72c987f32d040fcbfc">icache</a>                       : 24; <span class="comment">/**&lt; Fuse information - ICACHE Hard Repair Data */</span>
<a name="l05944"></a>05944 <span class="preprocessor">#else</span>
<a name="l05945"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#aae804e8c46e21c72c987f32d040fcbfc">05945</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#aae804e8c46e21c72c987f32d040fcbfc">icache</a>                       : 24;
<a name="l05946"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#aaefc6a335c299f9aa30ff951af6ebe10">05946</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#aaefc6a335c299f9aa30ff951af6ebe10">nodfa_dte</a>                    : 1;
<a name="l05947"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#a543f0f68c4675f466391770163008e89">05947</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#a543f0f68c4675f466391770163008e89">nozip</a>                        : 1;
<a name="l05948"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#ab55affa55404394a64029a897819d06a">05948</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#ab55affa55404394a64029a897819d06a">efus_ign</a>                     : 1;
<a name="l05949"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#a4d5d1964c849686e54f94a52bf9a4da9">05949</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#a4d5d1964c849686e54f94a52bf9a4da9">efus_lck</a>                     : 1;
<a name="l05950"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#a830d14049108267069e63886c1e7621e">05950</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#a830d14049108267069e63886c1e7621e">bar2_en</a>                      : 1;
<a name="l05951"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#a3e87f274979db5bb9dc1547ff6b7ed6e">05951</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#a3e87f274979db5bb9dc1547ff6b7ed6e">zip_crip</a>                     : 2;
<a name="l05952"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#a98daa422f46344f7fda82deac6e50bd0">05952</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#a98daa422f46344f7fda82deac6e50bd0">pll_div4</a>                     : 1;
<a name="l05953"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#aff005d38730d3234c73476a6502396de">05953</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn31xx.html#aff005d38730d3234c73476a6502396de">reserved_32_63</a>               : 32;
<a name="l05954"></a>05954 <span class="preprocessor">#endif</span>
<a name="l05955"></a>05955 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat3.html#acc5068e962cc5d35b214021a046a1a05">cn31xx</a>;
<a name="l05956"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html">05956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html">cvmx_mio_fus_dat3_cn38xx</a> {
<a name="l05957"></a>05957 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05958"></a>05958 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#ada181df7894b1801493f8c1550f0821f">reserved_31_63</a>               : 33;
<a name="l05959"></a>05959     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#ad095a5a88718107e27f19f0c4fe0beec">zip_crip</a>                     : 2;  <span class="comment">/**&lt; Fuse information - Zip Cripple</span>
<a name="l05960"></a>05960 <span class="comment">                                                         (PASS3 Only) */</span>
<a name="l05961"></a>05961     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#addaf193c0a8098ad15d1725da8590a35">bar2_en</a>                      : 1;  <span class="comment">/**&lt; Fuse information - BAR2 Enable (when blown &apos;1&apos;)</span>
<a name="l05962"></a>05962 <span class="comment">                                                         (PASS2 Only) */</span>
<a name="l05963"></a>05963     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#add1a96bf7a3e1ed2a95fd779d98b93ce">efus_lck</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown</span>
<a name="l05964"></a>05964 <span class="comment">                                                         (PASS2 Only) */</span>
<a name="l05965"></a>05965     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#ac0dff42a8a38dd83a554652b90057e41">efus_ign</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse ignore</span>
<a name="l05966"></a>05966 <span class="comment">                                                         This bit only has side effects when blown in</span>
<a name="l05967"></a>05967 <span class="comment">                                                         the laser fuses.  It is ignore if only set in</span>
<a name="l05968"></a>05968 <span class="comment">                                                         efuse store.</span>
<a name="l05969"></a>05969 <span class="comment">                                                         (PASS2 Only) */</span>
<a name="l05970"></a>05970     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#a435115ef049d221139e5d749948640e0">nozip</a>                        : 1;  <span class="comment">/**&lt; Fuse information - ZIP disable</span>
<a name="l05971"></a>05971 <span class="comment">                                                         (PASS2 Only) */</span>
<a name="l05972"></a>05972     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#a01e401203520717b0a48c43227f270bc">nodfa_dte</a>                    : 1;  <span class="comment">/**&lt; Fuse information - DFA Disable (DTE)</span>
<a name="l05973"></a>05973 <span class="comment">                                                         (PASS2 Only) */</span>
<a name="l05974"></a>05974     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#a8dafc7b0c634dba4c8f363e76bc1ca8c">icache</a>                       : 24; <span class="comment">/**&lt; Fuse information - ICACHE Hard Repair Data */</span>
<a name="l05975"></a>05975 <span class="preprocessor">#else</span>
<a name="l05976"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#a8dafc7b0c634dba4c8f363e76bc1ca8c">05976</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#a8dafc7b0c634dba4c8f363e76bc1ca8c">icache</a>                       : 24;
<a name="l05977"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#a01e401203520717b0a48c43227f270bc">05977</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#a01e401203520717b0a48c43227f270bc">nodfa_dte</a>                    : 1;
<a name="l05978"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#a435115ef049d221139e5d749948640e0">05978</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#a435115ef049d221139e5d749948640e0">nozip</a>                        : 1;
<a name="l05979"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#ac0dff42a8a38dd83a554652b90057e41">05979</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#ac0dff42a8a38dd83a554652b90057e41">efus_ign</a>                     : 1;
<a name="l05980"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#add1a96bf7a3e1ed2a95fd779d98b93ce">05980</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#add1a96bf7a3e1ed2a95fd779d98b93ce">efus_lck</a>                     : 1;
<a name="l05981"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#addaf193c0a8098ad15d1725da8590a35">05981</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#addaf193c0a8098ad15d1725da8590a35">bar2_en</a>                      : 1;
<a name="l05982"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#ad095a5a88718107e27f19f0c4fe0beec">05982</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#ad095a5a88718107e27f19f0c4fe0beec">zip_crip</a>                     : 2;
<a name="l05983"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#ada181df7894b1801493f8c1550f0821f">05983</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html#ada181df7894b1801493f8c1550f0821f">reserved_31_63</a>               : 33;
<a name="l05984"></a>05984 <span class="preprocessor">#endif</span>
<a name="l05985"></a>05985 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat3.html#ad803ae204fbe38da3ef618da80c8ebf8">cn38xx</a>;
<a name="l05986"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html">05986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html">cvmx_mio_fus_dat3_cn38xxp2</a> {
<a name="l05987"></a>05987 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05988"></a>05988 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#a8960e7b861c5ad933a276062626795dc">reserved_29_63</a>               : 35;
<a name="l05989"></a>05989     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#a981da5786581b2dc72fc2ee56319bd35">bar2_en</a>                      : 1;  <span class="comment">/**&lt; Fuse information - BAR2 Enable (when blown &apos;1&apos;)</span>
<a name="l05990"></a>05990 <span class="comment">                                                         (PASS2 Only) */</span>
<a name="l05991"></a>05991     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#a0757c3a1b18d2387b2a15fb9e7afeedd">efus_lck</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown</span>
<a name="l05992"></a>05992 <span class="comment">                                                         (PASS2 Only) */</span>
<a name="l05993"></a>05993     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#a51a76894746db71b5beab6d5c8e01c39">efus_ign</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse ignore</span>
<a name="l05994"></a>05994 <span class="comment">                                                         This bit only has side effects when blown in</span>
<a name="l05995"></a>05995 <span class="comment">                                                         the laser fuses.  It is ignore if only set in</span>
<a name="l05996"></a>05996 <span class="comment">                                                         efuse store.</span>
<a name="l05997"></a>05997 <span class="comment">                                                         (PASS2 Only) */</span>
<a name="l05998"></a>05998     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#a45702c83495e92cd829183d416b4e291">nozip</a>                        : 1;  <span class="comment">/**&lt; Fuse information - ZIP disable</span>
<a name="l05999"></a>05999 <span class="comment">                                                         (PASS2 Only) */</span>
<a name="l06000"></a>06000     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#a3e87a107bf1a5d2f10acf35d78a84c53">nodfa_dte</a>                    : 1;  <span class="comment">/**&lt; Fuse information - DFA Disable (DTE)</span>
<a name="l06001"></a>06001 <span class="comment">                                                         (PASS2 Only) */</span>
<a name="l06002"></a>06002     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#ac8a03bfcc95f5d3fa4645388e93c0a2f">icache</a>                       : 24; <span class="comment">/**&lt; Fuse information - ICACHE Hard Repair Data */</span>
<a name="l06003"></a>06003 <span class="preprocessor">#else</span>
<a name="l06004"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#ac8a03bfcc95f5d3fa4645388e93c0a2f">06004</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#ac8a03bfcc95f5d3fa4645388e93c0a2f">icache</a>                       : 24;
<a name="l06005"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#a3e87a107bf1a5d2f10acf35d78a84c53">06005</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#a3e87a107bf1a5d2f10acf35d78a84c53">nodfa_dte</a>                    : 1;
<a name="l06006"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#a45702c83495e92cd829183d416b4e291">06006</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#a45702c83495e92cd829183d416b4e291">nozip</a>                        : 1;
<a name="l06007"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#a51a76894746db71b5beab6d5c8e01c39">06007</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#a51a76894746db71b5beab6d5c8e01c39">efus_ign</a>                     : 1;
<a name="l06008"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#a0757c3a1b18d2387b2a15fb9e7afeedd">06008</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#a0757c3a1b18d2387b2a15fb9e7afeedd">efus_lck</a>                     : 1;
<a name="l06009"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#a981da5786581b2dc72fc2ee56319bd35">06009</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#a981da5786581b2dc72fc2ee56319bd35">bar2_en</a>                      : 1;
<a name="l06010"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#a8960e7b861c5ad933a276062626795dc">06010</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xxp2.html#a8960e7b861c5ad933a276062626795dc">reserved_29_63</a>               : 35;
<a name="l06011"></a>06011 <span class="preprocessor">#endif</span>
<a name="l06012"></a>06012 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat3.html#a7c70e04bcf89f3bc921cd7a8594651d3">cn38xxp2</a>;
<a name="l06013"></a><a class="code" href="unioncvmx__mio__fus__dat3.html#a2bcff08a9e53dc028ba224e2be4c2c8f">06013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html">cvmx_mio_fus_dat3_cn38xx</a>       <a class="code" href="unioncvmx__mio__fus__dat3.html#a2bcff08a9e53dc028ba224e2be4c2c8f">cn50xx</a>;
<a name="l06014"></a><a class="code" href="unioncvmx__mio__fus__dat3.html#aa217953f6f08614d97000b18ba70cc94">06014</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html">cvmx_mio_fus_dat3_cn38xx</a>       <a class="code" href="unioncvmx__mio__fus__dat3.html#aa217953f6f08614d97000b18ba70cc94">cn52xx</a>;
<a name="l06015"></a><a class="code" href="unioncvmx__mio__fus__dat3.html#a45a3e824e96a74bb2dc390b619e8f0d2">06015</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html">cvmx_mio_fus_dat3_cn38xx</a>       <a class="code" href="unioncvmx__mio__fus__dat3.html#a45a3e824e96a74bb2dc390b619e8f0d2">cn52xxp1</a>;
<a name="l06016"></a><a class="code" href="unioncvmx__mio__fus__dat3.html#a6ecec5c364456e73f45f4dc8377a7124">06016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html">cvmx_mio_fus_dat3_cn38xx</a>       <a class="code" href="unioncvmx__mio__fus__dat3.html#a6ecec5c364456e73f45f4dc8377a7124">cn56xx</a>;
<a name="l06017"></a><a class="code" href="unioncvmx__mio__fus__dat3.html#a56c3310118a08b3ed893bd94ec10e1e3">06017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html">cvmx_mio_fus_dat3_cn38xx</a>       <a class="code" href="unioncvmx__mio__fus__dat3.html#a56c3310118a08b3ed893bd94ec10e1e3">cn56xxp1</a>;
<a name="l06018"></a><a class="code" href="unioncvmx__mio__fus__dat3.html#a56062fc315b8913339245197491ca531">06018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html">cvmx_mio_fus_dat3_cn38xx</a>       <a class="code" href="unioncvmx__mio__fus__dat3.html#a56062fc315b8913339245197491ca531">cn58xx</a>;
<a name="l06019"></a><a class="code" href="unioncvmx__mio__fus__dat3.html#ad68c9e1caf50b0eda1d20c0e33343fe1">06019</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn38xx.html">cvmx_mio_fus_dat3_cn38xx</a>       <a class="code" href="unioncvmx__mio__fus__dat3.html#ad68c9e1caf50b0eda1d20c0e33343fe1">cn58xxp1</a>;
<a name="l06020"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html">06020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html">cvmx_mio_fus_dat3_cn61xx</a> {
<a name="l06021"></a>06021 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06022"></a>06022 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a08139ba91279f62feb712dc1210993dd">reserved_58_63</a>               : 6;
<a name="l06023"></a>06023     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a16fb7b5ed695b4ca32c5398613cf743b">pll_ctl</a>                      : 10; <span class="comment">/**&lt; Fuse information - PLL control */</span>
<a name="l06024"></a>06024     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#aa40e6844a2db317fcecaa7c7064069a4">dfa_info_dte</a>                 : 3;  <span class="comment">/**&lt; Fuse information - DFA information (DTE) */</span>
<a name="l06025"></a>06025     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#ae70c7339105603301803a0cdf5f7c304">dfa_info_clm</a>                 : 4;  <span class="comment">/**&lt; Fuse information - DFA information (Cluster mask) */</span>
<a name="l06026"></a>06026     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a7e8dd09315fbca19a14b071f00a2d046">reserved_40_40</a>               : 1;
<a name="l06027"></a>06027     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a31da6df226ebeebee4681984a9bc58c1">ema</a>                          : 2;  <span class="comment">/**&lt; Fuse information - EMA */</span>
<a name="l06028"></a>06028     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#ab2b6cc76de606795f7807b85f98bbb08">efus_lck_rsv</a>                 : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown */</span>
<a name="l06029"></a>06029     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a05118d1c84b40163ea50ac7b1ecfaa22">efus_lck_man</a>                 : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown */</span>
<a name="l06030"></a>06030     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#ab0016da6e7f6580ba55203e8c5a0be23">pll_half_dis</a>                 : 1;  <span class="comment">/**&lt; Fuse information - RCLK PLL control */</span>
<a name="l06031"></a>06031     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#adf0a3f3abf21e39b69db9c5f6f13a278">l2c_crip</a>                     : 3;  <span class="comment">/**&lt; Fuse information - L2C Cripple (1/8, 1/4, 1/2) */</span>
<a name="l06032"></a>06032     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#ab941d47ead873acdd14de85990294eff">reserved_31_31</a>               : 1;
<a name="l06033"></a>06033     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#aea24ac540e7ed74274c1611e3ef928e0">zip_info</a>                     : 2;  <span class="comment">/**&lt; Fuse information - Zip information */</span>
<a name="l06034"></a>06034     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a91f38656477686c7e4362d0759afd67a">bar2_en</a>                      : 1;  <span class="comment">/**&lt; Fuse information - BAR2 Present (when blown &apos;1&apos;) */</span>
<a name="l06035"></a>06035     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a2ad83597d77036a5d85e0e3ed00ffee4">efus_lck</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown */</span>
<a name="l06036"></a>06036     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#ae1f702e8e18fb1aa17dc24a81f3414c4">efus_ign</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse ignore */</span>
<a name="l06037"></a>06037     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a882928edb56dcd43482ea89f7e431515">nozip</a>                        : 1;  <span class="comment">/**&lt; Fuse information - ZIP disable */</span>
<a name="l06038"></a>06038     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#ae140576009bd712a91845c7971435a9a">nodfa_dte</a>                    : 1;  <span class="comment">/**&lt; Fuse information - DFA Disable (DTE) */</span>
<a name="l06039"></a>06039     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#aa36928f249d44f97e480779d1e508ea7">reserved_0_23</a>                : 24;
<a name="l06040"></a>06040 <span class="preprocessor">#else</span>
<a name="l06041"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#aa36928f249d44f97e480779d1e508ea7">06041</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#aa36928f249d44f97e480779d1e508ea7">reserved_0_23</a>                : 24;
<a name="l06042"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#ae140576009bd712a91845c7971435a9a">06042</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#ae140576009bd712a91845c7971435a9a">nodfa_dte</a>                    : 1;
<a name="l06043"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a882928edb56dcd43482ea89f7e431515">06043</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a882928edb56dcd43482ea89f7e431515">nozip</a>                        : 1;
<a name="l06044"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#ae1f702e8e18fb1aa17dc24a81f3414c4">06044</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#ae1f702e8e18fb1aa17dc24a81f3414c4">efus_ign</a>                     : 1;
<a name="l06045"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a2ad83597d77036a5d85e0e3ed00ffee4">06045</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a2ad83597d77036a5d85e0e3ed00ffee4">efus_lck</a>                     : 1;
<a name="l06046"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a91f38656477686c7e4362d0759afd67a">06046</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a91f38656477686c7e4362d0759afd67a">bar2_en</a>                      : 1;
<a name="l06047"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#aea24ac540e7ed74274c1611e3ef928e0">06047</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#aea24ac540e7ed74274c1611e3ef928e0">zip_info</a>                     : 2;
<a name="l06048"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#ab941d47ead873acdd14de85990294eff">06048</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#ab941d47ead873acdd14de85990294eff">reserved_31_31</a>               : 1;
<a name="l06049"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#adf0a3f3abf21e39b69db9c5f6f13a278">06049</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#adf0a3f3abf21e39b69db9c5f6f13a278">l2c_crip</a>                     : 3;
<a name="l06050"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#ab0016da6e7f6580ba55203e8c5a0be23">06050</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#ab0016da6e7f6580ba55203e8c5a0be23">pll_half_dis</a>                 : 1;
<a name="l06051"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a05118d1c84b40163ea50ac7b1ecfaa22">06051</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a05118d1c84b40163ea50ac7b1ecfaa22">efus_lck_man</a>                 : 1;
<a name="l06052"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#ab2b6cc76de606795f7807b85f98bbb08">06052</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#ab2b6cc76de606795f7807b85f98bbb08">efus_lck_rsv</a>                 : 1;
<a name="l06053"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a31da6df226ebeebee4681984a9bc58c1">06053</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a31da6df226ebeebee4681984a9bc58c1">ema</a>                          : 2;
<a name="l06054"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a7e8dd09315fbca19a14b071f00a2d046">06054</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a7e8dd09315fbca19a14b071f00a2d046">reserved_40_40</a>               : 1;
<a name="l06055"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#ae70c7339105603301803a0cdf5f7c304">06055</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#ae70c7339105603301803a0cdf5f7c304">dfa_info_clm</a>                 : 4;
<a name="l06056"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#aa40e6844a2db317fcecaa7c7064069a4">06056</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#aa40e6844a2db317fcecaa7c7064069a4">dfa_info_dte</a>                 : 3;
<a name="l06057"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a16fb7b5ed695b4ca32c5398613cf743b">06057</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a16fb7b5ed695b4ca32c5398613cf743b">pll_ctl</a>                      : 10;
<a name="l06058"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a08139ba91279f62feb712dc1210993dd">06058</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html#a08139ba91279f62feb712dc1210993dd">reserved_58_63</a>               : 6;
<a name="l06059"></a>06059 <span class="preprocessor">#endif</span>
<a name="l06060"></a>06060 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat3.html#a5e2ee5da2832cd66242541eaf4dc0d97">cn61xx</a>;
<a name="l06061"></a><a class="code" href="unioncvmx__mio__fus__dat3.html#a9b17d344319931d863fb6f1061ad0ba7">06061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html">cvmx_mio_fus_dat3_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__dat3.html#a9b17d344319931d863fb6f1061ad0ba7">cn63xx</a>;
<a name="l06062"></a><a class="code" href="unioncvmx__mio__fus__dat3.html#a16d3612443117be26eaab3fdaa73145b">06062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html">cvmx_mio_fus_dat3_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__dat3.html#a16d3612443117be26eaab3fdaa73145b">cn63xxp1</a>;
<a name="l06063"></a><a class="code" href="unioncvmx__mio__fus__dat3.html#aacdcfba03e5891d1cbbd085dfc8f6bc2">06063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html">cvmx_mio_fus_dat3_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__dat3.html#aacdcfba03e5891d1cbbd085dfc8f6bc2">cn66xx</a>;
<a name="l06064"></a><a class="code" href="unioncvmx__mio__fus__dat3.html#a47c0a1ba263b79e7532afcf590ec3999">06064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html">cvmx_mio_fus_dat3_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__dat3.html#a47c0a1ba263b79e7532afcf590ec3999">cn68xx</a>;
<a name="l06065"></a><a class="code" href="unioncvmx__mio__fus__dat3.html#a61fdf2994fc91e19885c055e4de2431a">06065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html">cvmx_mio_fus_dat3_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__dat3.html#a61fdf2994fc91e19885c055e4de2431a">cn68xxp1</a>;
<a name="l06066"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html">06066</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html">cvmx_mio_fus_dat3_cn70xx</a> {
<a name="l06067"></a>06067 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06068"></a>06068 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a363e38545246333dee1cd95b7c39115f">ema0</a>                         : 6;  <span class="comment">/**&lt; Fuse information - EMA0. */</span>
<a name="l06069"></a>06069     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#ace25ee95445fac4962374da3cfa4e28c">pll_ctl</a>                      : 10; <span class="comment">/**&lt; Fuse information - PLL control. */</span>
<a name="l06070"></a>06070     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#ac8de72b9c64278cbb13d72a4069a947f">dfa_info_dte</a>                 : 3;  <span class="comment">/**&lt; Fuse information - HFA information (HTE). */</span>
<a name="l06071"></a>06071     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a101e43c1ec4375e235a90365abc9eb1c">dfa_info_clm</a>                 : 4;  <span class="comment">/**&lt; Fuse information - HFA information (cluster mask). */</span>
<a name="l06072"></a>06072     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#af9144b7e8dbb67b5871accb7d6203d75">pll_alt_matrix</a>               : 1;  <span class="comment">/**&lt; Select alternate PLL matrix. Added in pass 2. */</span>
<a name="l06073"></a>06073     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a17dc0a0f4c26436ddfce83994de995f4">pll_bwadj_denom</a>              : 2;  <span class="comment">/**&lt; Select CLKF denominator for BWADJ value. Added in pass 2.</span>
<a name="l06074"></a>06074 <span class="comment">                                                         0x0 = Selects CLKF/4.</span>
<a name="l06075"></a>06075 <span class="comment">                                                         0x1 = Selects CLKF/2.</span>
<a name="l06076"></a>06076 <span class="comment">                                                         0x2 = Selects CLKF/8. */</span>
<a name="l06077"></a>06077     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a5f47fc72a543b351c0b8dde4536f923d">efus_lck_rsv</a>                 : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown. */</span>
<a name="l06078"></a>06078     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a75b3a026e3431a8a8392ca017514fd7a">efus_lck_man</a>                 : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown. */</span>
<a name="l06079"></a>06079     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#af4716f336082b6060cf796530e7beb40">pll_half_dis</a>                 : 1;  <span class="comment">/**&lt; Fuse information - coprocessor-clock PLL control. */</span>
<a name="l06080"></a>06080     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a07209eb1b1b7747fabd24faf3654427f">l2c_crip</a>                     : 3;  <span class="comment">/**&lt; Fuse information - L2C cripple:</span>
<a name="l06081"></a>06081 <span class="comment">                                                         0x0 = Full cache (4-way 512 KB).</span>
<a name="l06082"></a>06082 <span class="comment">                                                         0x1 = 3/4 ways (3-way 384 KB).</span>
<a name="l06083"></a>06083 <span class="comment">                                                         0x2 = 1/2 ways (2-way 256 KB).</span>
<a name="l06084"></a>06084 <span class="comment">                                                         0x3 = 1/4 ways (1-way 128 KB).</span>
<a name="l06085"></a>06085 <span class="comment">                                                         0x4-0x7 = Reserved. */</span>
<a name="l06086"></a>06086     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#adf7f36c5c381985b45e2f0fbe7c88971">use_int_refclk</a>               : 1;  <span class="comment">/**&lt; If set use the PLL output as the low-jitter reference clock to the rclk DLLs. Default is</span>
<a name="l06087"></a>06087 <span class="comment">                                                         to use the external input reference clock.</span>
<a name="l06088"></a>06088 <span class="comment">                                                         Added in pass 2. */</span>
<a name="l06089"></a>06089     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#abe66ca9107a90b28bba35c09afbacced">zip_info</a>                     : 2;  <span class="comment">/**&lt; Fuse information - ZIP information. */</span>
<a name="l06090"></a>06090     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a4c771498f607ce06fb58c3b1451776b2">bar2_sz_conf</a>                 : 1;  <span class="comment">/**&lt; Fuse information - When 0, BAR2 size conforms to PCIE specification. */</span>
<a name="l06091"></a>06091     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#ad52a6e843d503d87c677cf0fffbb0293">efus_lck</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown. */</span>
<a name="l06092"></a>06092     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#aa5aa2119c3affd72defbde25bb0bc243">efus_ign</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse ignore. */</span>
<a name="l06093"></a>06093     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#aeb53400af08d8d07eb4d9c4d6a34d9ab">nozip</a>                        : 1;  <span class="comment">/**&lt; Fuse information - ZIP disable. */</span>
<a name="l06094"></a>06094     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#aa63abf96caf03205debc6368168c3ae8">nodfa_dte</a>                    : 1;  <span class="comment">/**&lt; Fuse information - HFA disable (HTE). */</span>
<a name="l06095"></a>06095     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#aefd914c7b4451fbd1d78178e87b8d90f">ema1</a>                         : 6;  <span class="comment">/**&lt; Fuse information - EMA1. */</span>
<a name="l06096"></a>06096     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a4a43709597ed13206b281c6066a98ee5">reserved_0_17</a>                : 18;
<a name="l06097"></a>06097 <span class="preprocessor">#else</span>
<a name="l06098"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a4a43709597ed13206b281c6066a98ee5">06098</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a4a43709597ed13206b281c6066a98ee5">reserved_0_17</a>                : 18;
<a name="l06099"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#aefd914c7b4451fbd1d78178e87b8d90f">06099</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#aefd914c7b4451fbd1d78178e87b8d90f">ema1</a>                         : 6;
<a name="l06100"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#aa63abf96caf03205debc6368168c3ae8">06100</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#aa63abf96caf03205debc6368168c3ae8">nodfa_dte</a>                    : 1;
<a name="l06101"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#aeb53400af08d8d07eb4d9c4d6a34d9ab">06101</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#aeb53400af08d8d07eb4d9c4d6a34d9ab">nozip</a>                        : 1;
<a name="l06102"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#aa5aa2119c3affd72defbde25bb0bc243">06102</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#aa5aa2119c3affd72defbde25bb0bc243">efus_ign</a>                     : 1;
<a name="l06103"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#ad52a6e843d503d87c677cf0fffbb0293">06103</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#ad52a6e843d503d87c677cf0fffbb0293">efus_lck</a>                     : 1;
<a name="l06104"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a4c771498f607ce06fb58c3b1451776b2">06104</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a4c771498f607ce06fb58c3b1451776b2">bar2_sz_conf</a>                 : 1;
<a name="l06105"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#abe66ca9107a90b28bba35c09afbacced">06105</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#abe66ca9107a90b28bba35c09afbacced">zip_info</a>                     : 2;
<a name="l06106"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#adf7f36c5c381985b45e2f0fbe7c88971">06106</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#adf7f36c5c381985b45e2f0fbe7c88971">use_int_refclk</a>               : 1;
<a name="l06107"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a07209eb1b1b7747fabd24faf3654427f">06107</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a07209eb1b1b7747fabd24faf3654427f">l2c_crip</a>                     : 3;
<a name="l06108"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#af4716f336082b6060cf796530e7beb40">06108</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#af4716f336082b6060cf796530e7beb40">pll_half_dis</a>                 : 1;
<a name="l06109"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a75b3a026e3431a8a8392ca017514fd7a">06109</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a75b3a026e3431a8a8392ca017514fd7a">efus_lck_man</a>                 : 1;
<a name="l06110"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a5f47fc72a543b351c0b8dde4536f923d">06110</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a5f47fc72a543b351c0b8dde4536f923d">efus_lck_rsv</a>                 : 1;
<a name="l06111"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a17dc0a0f4c26436ddfce83994de995f4">06111</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a17dc0a0f4c26436ddfce83994de995f4">pll_bwadj_denom</a>              : 2;
<a name="l06112"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#af9144b7e8dbb67b5871accb7d6203d75">06112</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#af9144b7e8dbb67b5871accb7d6203d75">pll_alt_matrix</a>               : 1;
<a name="l06113"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a101e43c1ec4375e235a90365abc9eb1c">06113</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a101e43c1ec4375e235a90365abc9eb1c">dfa_info_clm</a>                 : 4;
<a name="l06114"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#ac8de72b9c64278cbb13d72a4069a947f">06114</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#ac8de72b9c64278cbb13d72a4069a947f">dfa_info_dte</a>                 : 3;
<a name="l06115"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#ace25ee95445fac4962374da3cfa4e28c">06115</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#ace25ee95445fac4962374da3cfa4e28c">pll_ctl</a>                      : 10;
<a name="l06116"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a363e38545246333dee1cd95b7c39115f">06116</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xx.html#a363e38545246333dee1cd95b7c39115f">ema0</a>                         : 6;
<a name="l06117"></a>06117 <span class="preprocessor">#endif</span>
<a name="l06118"></a>06118 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat3.html#a3de846f6fff92e8ce7ae954116eab1a4">cn70xx</a>;
<a name="l06119"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html">06119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html">cvmx_mio_fus_dat3_cn70xxp1</a> {
<a name="l06120"></a>06120 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06121"></a>06121 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a26a42b4aa96df4306afe413a75c07f10">ema0</a>                         : 6;  <span class="comment">/**&lt; Fuse information - EMA0. */</span>
<a name="l06122"></a>06122     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a6a8173d24ba0b38c7f0f1f9b5a70c9fe">pll_ctl</a>                      : 10; <span class="comment">/**&lt; Fuse information - PLL control. */</span>
<a name="l06123"></a>06123     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a230d51ba11b719b1c11c597ce914740b">dfa_info_dte</a>                 : 3;  <span class="comment">/**&lt; Fuse information - HFA information (HTE). */</span>
<a name="l06124"></a>06124     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#aa47dc96519bdfb3f780d5083af01dd60">dfa_info_clm</a>                 : 4;  <span class="comment">/**&lt; Fuse information - HFA information (cluster mask). */</span>
<a name="l06125"></a>06125     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a5cc28a08eb8d9983c167362d7f027b79">reserved_38_40</a>               : 3;
<a name="l06126"></a>06126     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a32971d4bf6e536a0ad559b830d084cc6">efus_lck_rsv</a>                 : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown. */</span>
<a name="l06127"></a>06127     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a6d24b38521003994aedd5df0cef4a696">efus_lck_man</a>                 : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown. */</span>
<a name="l06128"></a>06128     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#ae6fb63e4b70fa1a7f700e4d444bae98f">pll_half_dis</a>                 : 1;  <span class="comment">/**&lt; Fuse information - coprocessor-clock PLL control. */</span>
<a name="l06129"></a>06129     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#aa1db5d393b250eba4e9fae0825bdc6ec">l2c_crip</a>                     : 3;  <span class="comment">/**&lt; Fuse information - L2C cripple:</span>
<a name="l06130"></a>06130 <span class="comment">                                                         0x0 = Full cache (4-way 512 KB).</span>
<a name="l06131"></a>06131 <span class="comment">                                                         0x1 = 3/4 ways (3-way 384 KB).</span>
<a name="l06132"></a>06132 <span class="comment">                                                         0x2 = 1/2 ways (2-way 256 KB).</span>
<a name="l06133"></a>06133 <span class="comment">                                                         0x3 = 1/4 ways (1-way 128 KB).</span>
<a name="l06134"></a>06134 <span class="comment">                                                         0x4-0x7 = Reserved. */</span>
<a name="l06135"></a>06135     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#ac6e4ac6f88124aa97bb2fefd4d3f6ff6">reserved_31_31</a>               : 1;
<a name="l06136"></a>06136     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a40b2342487b73e4240603ddd80cdd84b">zip_info</a>                     : 2;  <span class="comment">/**&lt; Fuse information - ZIP information. */</span>
<a name="l06137"></a>06137     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#afc74689d64b836e99c4cda09d961ac27">bar2_sz_conf</a>                 : 1;  <span class="comment">/**&lt; Fuse information - When 0, BAR2 size conforms to PCIE specification. */</span>
<a name="l06138"></a>06138     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a73b0cb863ff4d3f0f4a327766063e436">efus_lck</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown. */</span>
<a name="l06139"></a>06139     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a58b439ba6291f238983130ffbfa68014">efus_ign</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse ignore. */</span>
<a name="l06140"></a>06140     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#af95ec145eb7d75ede971ed6d59cfcf58">nozip</a>                        : 1;  <span class="comment">/**&lt; Fuse information - ZIP disable. */</span>
<a name="l06141"></a>06141     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#af49c0c624b29bd76437864392bd725b8">nodfa_dte</a>                    : 1;  <span class="comment">/**&lt; Fuse information - HFA disable (HTE). */</span>
<a name="l06142"></a>06142     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a26827d3cb920ede5d261e3161ef88e1c">ema1</a>                         : 6;  <span class="comment">/**&lt; Fuse information - EMA1. */</span>
<a name="l06143"></a>06143     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#aa95d2df2e9d3b5db974bb7810c003929">reserved_0_17</a>                : 18;
<a name="l06144"></a>06144 <span class="preprocessor">#else</span>
<a name="l06145"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#aa95d2df2e9d3b5db974bb7810c003929">06145</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#aa95d2df2e9d3b5db974bb7810c003929">reserved_0_17</a>                : 18;
<a name="l06146"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a26827d3cb920ede5d261e3161ef88e1c">06146</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a26827d3cb920ede5d261e3161ef88e1c">ema1</a>                         : 6;
<a name="l06147"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#af49c0c624b29bd76437864392bd725b8">06147</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#af49c0c624b29bd76437864392bd725b8">nodfa_dte</a>                    : 1;
<a name="l06148"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#af95ec145eb7d75ede971ed6d59cfcf58">06148</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#af95ec145eb7d75ede971ed6d59cfcf58">nozip</a>                        : 1;
<a name="l06149"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a58b439ba6291f238983130ffbfa68014">06149</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a58b439ba6291f238983130ffbfa68014">efus_ign</a>                     : 1;
<a name="l06150"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a73b0cb863ff4d3f0f4a327766063e436">06150</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a73b0cb863ff4d3f0f4a327766063e436">efus_lck</a>                     : 1;
<a name="l06151"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#afc74689d64b836e99c4cda09d961ac27">06151</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#afc74689d64b836e99c4cda09d961ac27">bar2_sz_conf</a>                 : 1;
<a name="l06152"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a40b2342487b73e4240603ddd80cdd84b">06152</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a40b2342487b73e4240603ddd80cdd84b">zip_info</a>                     : 2;
<a name="l06153"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#ac6e4ac6f88124aa97bb2fefd4d3f6ff6">06153</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#ac6e4ac6f88124aa97bb2fefd4d3f6ff6">reserved_31_31</a>               : 1;
<a name="l06154"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#aa1db5d393b250eba4e9fae0825bdc6ec">06154</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#aa1db5d393b250eba4e9fae0825bdc6ec">l2c_crip</a>                     : 3;
<a name="l06155"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#ae6fb63e4b70fa1a7f700e4d444bae98f">06155</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#ae6fb63e4b70fa1a7f700e4d444bae98f">pll_half_dis</a>                 : 1;
<a name="l06156"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a6d24b38521003994aedd5df0cef4a696">06156</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a6d24b38521003994aedd5df0cef4a696">efus_lck_man</a>                 : 1;
<a name="l06157"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a32971d4bf6e536a0ad559b830d084cc6">06157</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a32971d4bf6e536a0ad559b830d084cc6">efus_lck_rsv</a>                 : 1;
<a name="l06158"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a5cc28a08eb8d9983c167362d7f027b79">06158</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a5cc28a08eb8d9983c167362d7f027b79">reserved_38_40</a>               : 3;
<a name="l06159"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#aa47dc96519bdfb3f780d5083af01dd60">06159</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#aa47dc96519bdfb3f780d5083af01dd60">dfa_info_clm</a>                 : 4;
<a name="l06160"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a230d51ba11b719b1c11c597ce914740b">06160</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a230d51ba11b719b1c11c597ce914740b">dfa_info_dte</a>                 : 3;
<a name="l06161"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a6a8173d24ba0b38c7f0f1f9b5a70c9fe">06161</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a6a8173d24ba0b38c7f0f1f9b5a70c9fe">pll_ctl</a>                      : 10;
<a name="l06162"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a26a42b4aa96df4306afe413a75c07f10">06162</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn70xxp1.html#a26a42b4aa96df4306afe413a75c07f10">ema0</a>                         : 6;
<a name="l06163"></a>06163 <span class="preprocessor">#endif</span>
<a name="l06164"></a>06164 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat3.html#a91c24ba193e6b2b429ee9a0a51877801">cn70xxp1</a>;
<a name="l06165"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html">06165</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html">cvmx_mio_fus_dat3_cn73xx</a> {
<a name="l06166"></a>06166 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06167"></a>06167 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#ac70140e4531c6cf7eb5e15ffb802ab99">ema0</a>                         : 6;  <span class="comment">/**&lt; Fuse information - EMA0. */</span>
<a name="l06168"></a>06168     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#af11441040680f6bc0f4d5e8930cf0b85">pll_ctl</a>                      : 10; <span class="comment">/**&lt; Fuse information - PLL control. */</span>
<a name="l06169"></a>06169     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a95466d49de228042998aca47be8988e2">dfa_info_dte</a>                 : 3;  <span class="comment">/**&lt; Fuse information - HFA information (HTE). */</span>
<a name="l06170"></a>06170     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#ac5574fd31f7f55b69659f6f4a0a71b2f">dfa_info_clm</a>                 : 4;  <span class="comment">/**&lt; Fuse information - HFA information (cluster mask). */</span>
<a name="l06171"></a>06171     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#ad255034606b3257a19306fe2aa0032d8">pll_alt_matrix</a>               : 1;  <span class="comment">/**&lt; Fuse information - Select alternate PLL matrix. */</span>
<a name="l06172"></a>06172     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a15bbf3c1719ea20c16027c373058342b">pll_bwadj_denom</a>              : 2;  <span class="comment">/**&lt; Select CLKF denominator for BWADJ value.</span>
<a name="l06173"></a>06173 <span class="comment">                                                         0x0 = Selects CLKF/4.</span>
<a name="l06174"></a>06174 <span class="comment">                                                         0x1 = Selects CLKF/2.</span>
<a name="l06175"></a>06175 <span class="comment">                                                         0x2 = Selects CLKF/8. */</span>
<a name="l06176"></a>06176     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#ab4ce426b2db1fca23990ba3914a5bdb3">efus_lck_rsv</a>                 : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown. */</span>
<a name="l06177"></a>06177     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a8690e426164ec70e8b49e0900030dfd9">efus_lck_man</a>                 : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown. */</span>
<a name="l06178"></a>06178     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a582602c40f44d0c7275d243f0bf95b13">pll_half_dis</a>                 : 1;  <span class="comment">/**&lt; Fuse information - coprocessor-clock PLL control. */</span>
<a name="l06179"></a>06179     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a32d6596a2ff1194ab17c2e5b3997afed">l2c_crip</a>                     : 3;  <span class="comment">/**&lt; Fuse information - L2C cripple:</span>
<a name="l06180"></a>06180 <span class="comment">                                                         0x0 = Full cache (16-way, 16 MB).</span>
<a name="l06181"></a>06181 <span class="comment">                                                         0x1 = 3/4 ways (12-way, 12 MB).</span>
<a name="l06182"></a>06182 <span class="comment">                                                         0x2 = 1/2 ways (8-way, 8 MB).</span>
<a name="l06183"></a>06183 <span class="comment">                                                         0x3 = 1/4 ways (4-way, 4MB).</span>
<a name="l06184"></a>06184 <span class="comment">                                                         0x4-0x7 = Reserved. */</span>
<a name="l06185"></a>06185     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a6bb2a8f261a60029bf9c79b9cd1c0ea4">use_int_refclk</a>               : 1;  <span class="comment">/**&lt; If set, use the PLL output as the low-jitter reference clock to the rclk DLLs. Default is</span>
<a name="l06186"></a>06186 <span class="comment">                                                         to use the internal input reference clock. */</span>
<a name="l06187"></a>06187     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a0cfe548a50fbd25b34b7fda66dab234d">zip_info</a>                     : 2;  <span class="comment">/**&lt; Fuse information - ZIP information. */</span>
<a name="l06188"></a>06188     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#af837beee70c96f10f57e43577a263b65">bar2_sz_conf</a>                 : 1;  <span class="comment">/**&lt; Fuse information - When 0, BAR2 size conforms to PCIe specification. */</span>
<a name="l06189"></a>06189     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#ac46d97768f62a8e23d854d20729e1870">efus_lck</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown. */</span>
<a name="l06190"></a>06190     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a9fb205a208c19f6a1e2aafd7bcf5273b">efus_ign</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse ignore. */</span>
<a name="l06191"></a>06191     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#ab801159ddffe21bfcf5460ee75bbaf60">nozip</a>                        : 1;  <span class="comment">/**&lt; Fuse information - ZIP disable. */</span>
<a name="l06192"></a>06192     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a537dc484f77e5578e9b6647da96d1423">nodfa_dte</a>                    : 1;  <span class="comment">/**&lt; Fuse information - HFA disable (HTE). */</span>
<a name="l06193"></a>06193     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#aec9316f966a5feb94ff0378dfbf4bb09">ema1</a>                         : 6;  <span class="comment">/**&lt; Fuse information - EMA1. */</span>
<a name="l06194"></a>06194     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a4046a79a8d36e6a95540e9df23bf2539">nohna_dte</a>                    : 1;  <span class="comment">/**&lt; Fuse information - HNA disable (DTE). */</span>
<a name="l06195"></a>06195     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a5cf44415ae6e05d0db92519d8007ded5">hna_info_dte</a>                 : 3;  <span class="comment">/**&lt; Fuse information - HNA information (DTE). */</span>
<a name="l06196"></a>06196     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a67d96b523fe2560364e94f7c12ad7806">hna_info_clm</a>                 : 4;  <span class="comment">/**&lt; Fuse information - HNA information (cluster mask). */</span>
<a name="l06197"></a>06197     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#af291342a4d37b80bbed741ec8d85963a">reserved_9_9</a>                 : 1;
<a name="l06198"></a>06198     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a1b03ed6a82b695dd0a5c53f8fdffdc65">core_pll_mul</a>                 : 5;  <span class="comment">/**&lt; Core-clock PLL multiplier hardware limit. Indicates maximum</span>
<a name="l06199"></a>06199 <span class="comment">                                                         value for PLL_MUL[5:1] straps.  Any strap setting above this</span>
<a name="l06200"></a>06200 <span class="comment">                                                         value will be ignored.  A value of 0 indicates no hardware limit. */</span>
<a name="l06201"></a>06201     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a2edab2c0108ec358ea7f2f40eb42c8ac">pnr_pll_mul</a>                  : 4;  <span class="comment">/**&lt; Coprocessor-clock PLL multiplier hardware limit.  Indicates maximum</span>
<a name="l06202"></a>06202 <span class="comment">                                                         value for PNR_MUL[5:1] straps.  Any strap setting above this</span>
<a name="l06203"></a>06203 <span class="comment">                                                         value will be ignored.  A value of 0 indicates no hardware limit. */</span>
<a name="l06204"></a>06204 <span class="preprocessor">#else</span>
<a name="l06205"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a2edab2c0108ec358ea7f2f40eb42c8ac">06205</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a2edab2c0108ec358ea7f2f40eb42c8ac">pnr_pll_mul</a>                  : 4;
<a name="l06206"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a1b03ed6a82b695dd0a5c53f8fdffdc65">06206</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a1b03ed6a82b695dd0a5c53f8fdffdc65">core_pll_mul</a>                 : 5;
<a name="l06207"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#af291342a4d37b80bbed741ec8d85963a">06207</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#af291342a4d37b80bbed741ec8d85963a">reserved_9_9</a>                 : 1;
<a name="l06208"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a67d96b523fe2560364e94f7c12ad7806">06208</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a67d96b523fe2560364e94f7c12ad7806">hna_info_clm</a>                 : 4;
<a name="l06209"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a5cf44415ae6e05d0db92519d8007ded5">06209</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a5cf44415ae6e05d0db92519d8007ded5">hna_info_dte</a>                 : 3;
<a name="l06210"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a4046a79a8d36e6a95540e9df23bf2539">06210</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a4046a79a8d36e6a95540e9df23bf2539">nohna_dte</a>                    : 1;
<a name="l06211"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#aec9316f966a5feb94ff0378dfbf4bb09">06211</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#aec9316f966a5feb94ff0378dfbf4bb09">ema1</a>                         : 6;
<a name="l06212"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a537dc484f77e5578e9b6647da96d1423">06212</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a537dc484f77e5578e9b6647da96d1423">nodfa_dte</a>                    : 1;
<a name="l06213"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#ab801159ddffe21bfcf5460ee75bbaf60">06213</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#ab801159ddffe21bfcf5460ee75bbaf60">nozip</a>                        : 1;
<a name="l06214"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a9fb205a208c19f6a1e2aafd7bcf5273b">06214</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a9fb205a208c19f6a1e2aafd7bcf5273b">efus_ign</a>                     : 1;
<a name="l06215"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#ac46d97768f62a8e23d854d20729e1870">06215</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#ac46d97768f62a8e23d854d20729e1870">efus_lck</a>                     : 1;
<a name="l06216"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#af837beee70c96f10f57e43577a263b65">06216</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#af837beee70c96f10f57e43577a263b65">bar2_sz_conf</a>                 : 1;
<a name="l06217"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a0cfe548a50fbd25b34b7fda66dab234d">06217</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a0cfe548a50fbd25b34b7fda66dab234d">zip_info</a>                     : 2;
<a name="l06218"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a6bb2a8f261a60029bf9c79b9cd1c0ea4">06218</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a6bb2a8f261a60029bf9c79b9cd1c0ea4">use_int_refclk</a>               : 1;
<a name="l06219"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a32d6596a2ff1194ab17c2e5b3997afed">06219</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a32d6596a2ff1194ab17c2e5b3997afed">l2c_crip</a>                     : 3;
<a name="l06220"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a582602c40f44d0c7275d243f0bf95b13">06220</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a582602c40f44d0c7275d243f0bf95b13">pll_half_dis</a>                 : 1;
<a name="l06221"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a8690e426164ec70e8b49e0900030dfd9">06221</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a8690e426164ec70e8b49e0900030dfd9">efus_lck_man</a>                 : 1;
<a name="l06222"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#ab4ce426b2db1fca23990ba3914a5bdb3">06222</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#ab4ce426b2db1fca23990ba3914a5bdb3">efus_lck_rsv</a>                 : 1;
<a name="l06223"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a15bbf3c1719ea20c16027c373058342b">06223</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a15bbf3c1719ea20c16027c373058342b">pll_bwadj_denom</a>              : 2;
<a name="l06224"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#ad255034606b3257a19306fe2aa0032d8">06224</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#ad255034606b3257a19306fe2aa0032d8">pll_alt_matrix</a>               : 1;
<a name="l06225"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#ac5574fd31f7f55b69659f6f4a0a71b2f">06225</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#ac5574fd31f7f55b69659f6f4a0a71b2f">dfa_info_clm</a>                 : 4;
<a name="l06226"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a95466d49de228042998aca47be8988e2">06226</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#a95466d49de228042998aca47be8988e2">dfa_info_dte</a>                 : 3;
<a name="l06227"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#af11441040680f6bc0f4d5e8930cf0b85">06227</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#af11441040680f6bc0f4d5e8930cf0b85">pll_ctl</a>                      : 10;
<a name="l06228"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#ac70140e4531c6cf7eb5e15ffb802ab99">06228</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html#ac70140e4531c6cf7eb5e15ffb802ab99">ema0</a>                         : 6;
<a name="l06229"></a>06229 <span class="preprocessor">#endif</span>
<a name="l06230"></a>06230 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat3.html#a4d2c81813d10ab7e4e45a175d6f909b3">cn73xx</a>;
<a name="l06231"></a><a class="code" href="unioncvmx__mio__fus__dat3.html#a84034b3f55ab120c62504299ac8b4009">06231</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn73xx.html">cvmx_mio_fus_dat3_cn73xx</a>       <a class="code" href="unioncvmx__mio__fus__dat3.html#a84034b3f55ab120c62504299ac8b4009">cn78xx</a>;
<a name="l06232"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html">06232</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html">cvmx_mio_fus_dat3_cn78xxp1</a> {
<a name="l06233"></a>06233 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06234"></a>06234 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a75d2f3d1ee83604f7c2eaa8c8dc0d6e4">ema0</a>                         : 6;  <span class="comment">/**&lt; Fuse information - EMA0. */</span>
<a name="l06235"></a>06235     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a383d3d55f87adee5163a02ec6f54413e">pll_ctl</a>                      : 10; <span class="comment">/**&lt; Fuse information - PLL control. */</span>
<a name="l06236"></a>06236     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#abe7a9183d35e7f6568a3f48c94031082">dfa_info_dte</a>                 : 3;  <span class="comment">/**&lt; Fuse information - HFA information (HTE). */</span>
<a name="l06237"></a>06237     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#ae63063d12918bd5bebd07b94587f7e2e">dfa_info_clm</a>                 : 4;  <span class="comment">/**&lt; Fuse information - HFA information (cluster mask). */</span>
<a name="l06238"></a>06238     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a94f3fda8ff125cf2d7347b68582185f0">reserved_38_40</a>               : 3;
<a name="l06239"></a>06239     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a9171bb094111dd06fdddb1629ac48be0">efus_lck_rsv</a>                 : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown. */</span>
<a name="l06240"></a>06240     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a3e33b11051ede5d5a61aa19d841465de">efus_lck_man</a>                 : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown. */</span>
<a name="l06241"></a>06241     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#acb4038dce7951de6e40c6d806a987ffb">pll_half_dis</a>                 : 1;  <span class="comment">/**&lt; Fuse information - coprocessor-clock PLL control. */</span>
<a name="l06242"></a>06242     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#af60862ae2f1431f14e04c6b133b46fd1">l2c_crip</a>                     : 3;  <span class="comment">/**&lt; Fuse information - L2C cripple:</span>
<a name="l06243"></a>06243 <span class="comment">                                                         0x0 = Full cache (16-way, 16 MB).</span>
<a name="l06244"></a>06244 <span class="comment">                                                         0x1 = 3/4 ways (12-way, 12 MB).</span>
<a name="l06245"></a>06245 <span class="comment">                                                         0x2 = 1/2 ways (8-way, 8 MB).</span>
<a name="l06246"></a>06246 <span class="comment">                                                         0x3 = 1/4 ways (4-way, 4MB).</span>
<a name="l06247"></a>06247 <span class="comment">                                                         0x4-0x7 = Reserved. */</span>
<a name="l06248"></a>06248     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a4c2faac8542b65379d682b910144142b">reserved_31_31</a>               : 1;
<a name="l06249"></a>06249     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#ad74f6fd771e2eeb57f98bd2c85485fbd">zip_info</a>                     : 2;  <span class="comment">/**&lt; Fuse information - ZIP information. */</span>
<a name="l06250"></a>06250     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#ab60296acffdba5836d68e02e0127e295">bar2_sz_conf</a>                 : 1;  <span class="comment">/**&lt; Fuse information - When 0, BAR2 size conforms to PCIe specification. */</span>
<a name="l06251"></a>06251     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a9a901b71653a98d7fac7df3a30cda72a">efus_lck</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown. */</span>
<a name="l06252"></a>06252     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a5f0343ede129f03ff87b0d646574e3e3">efus_ign</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse ignore. */</span>
<a name="l06253"></a>06253     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a331553b92b563f7eaf74ea65d384513c">nozip</a>                        : 1;  <span class="comment">/**&lt; Fuse information - ZIP disable. */</span>
<a name="l06254"></a>06254     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a7eece41280aa12991e43c839922f5f1d">nodfa_dte</a>                    : 1;  <span class="comment">/**&lt; Fuse information - HFA disable (HTE). */</span>
<a name="l06255"></a>06255     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a8a24cb1b7167c8d6a3450e01da354b33">ema1</a>                         : 6;  <span class="comment">/**&lt; Fuse information - EMA1. */</span>
<a name="l06256"></a>06256     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a610a0ff1aced16cc01f5597a4a9face3">nohna_dte</a>                    : 1;  <span class="comment">/**&lt; Fuse information - HNA disable (DTE). */</span>
<a name="l06257"></a>06257     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#ac1281a3fac832d748fd3a6f476715651">hna_info_dte</a>                 : 3;  <span class="comment">/**&lt; Fuse information - HNA information (DTE). */</span>
<a name="l06258"></a>06258     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a8a1d8c77aaa83fc54b9b233735085c62">hna_info_clm</a>                 : 4;  <span class="comment">/**&lt; Fuse information - HNA information (cluster mask). */</span>
<a name="l06259"></a>06259     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#adc4ccfedd08bc1145b6bdcc8f6af84a5">reserved_0_9</a>                 : 10;
<a name="l06260"></a>06260 <span class="preprocessor">#else</span>
<a name="l06261"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#adc4ccfedd08bc1145b6bdcc8f6af84a5">06261</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#adc4ccfedd08bc1145b6bdcc8f6af84a5">reserved_0_9</a>                 : 10;
<a name="l06262"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a8a1d8c77aaa83fc54b9b233735085c62">06262</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a8a1d8c77aaa83fc54b9b233735085c62">hna_info_clm</a>                 : 4;
<a name="l06263"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#ac1281a3fac832d748fd3a6f476715651">06263</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#ac1281a3fac832d748fd3a6f476715651">hna_info_dte</a>                 : 3;
<a name="l06264"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a610a0ff1aced16cc01f5597a4a9face3">06264</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a610a0ff1aced16cc01f5597a4a9face3">nohna_dte</a>                    : 1;
<a name="l06265"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a8a24cb1b7167c8d6a3450e01da354b33">06265</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a8a24cb1b7167c8d6a3450e01da354b33">ema1</a>                         : 6;
<a name="l06266"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a7eece41280aa12991e43c839922f5f1d">06266</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a7eece41280aa12991e43c839922f5f1d">nodfa_dte</a>                    : 1;
<a name="l06267"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a331553b92b563f7eaf74ea65d384513c">06267</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a331553b92b563f7eaf74ea65d384513c">nozip</a>                        : 1;
<a name="l06268"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a5f0343ede129f03ff87b0d646574e3e3">06268</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a5f0343ede129f03ff87b0d646574e3e3">efus_ign</a>                     : 1;
<a name="l06269"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a9a901b71653a98d7fac7df3a30cda72a">06269</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a9a901b71653a98d7fac7df3a30cda72a">efus_lck</a>                     : 1;
<a name="l06270"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#ab60296acffdba5836d68e02e0127e295">06270</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#ab60296acffdba5836d68e02e0127e295">bar2_sz_conf</a>                 : 1;
<a name="l06271"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#ad74f6fd771e2eeb57f98bd2c85485fbd">06271</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#ad74f6fd771e2eeb57f98bd2c85485fbd">zip_info</a>                     : 2;
<a name="l06272"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a4c2faac8542b65379d682b910144142b">06272</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a4c2faac8542b65379d682b910144142b">reserved_31_31</a>               : 1;
<a name="l06273"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#af60862ae2f1431f14e04c6b133b46fd1">06273</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#af60862ae2f1431f14e04c6b133b46fd1">l2c_crip</a>                     : 3;
<a name="l06274"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#acb4038dce7951de6e40c6d806a987ffb">06274</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#acb4038dce7951de6e40c6d806a987ffb">pll_half_dis</a>                 : 1;
<a name="l06275"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a3e33b11051ede5d5a61aa19d841465de">06275</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a3e33b11051ede5d5a61aa19d841465de">efus_lck_man</a>                 : 1;
<a name="l06276"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a9171bb094111dd06fdddb1629ac48be0">06276</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a9171bb094111dd06fdddb1629ac48be0">efus_lck_rsv</a>                 : 1;
<a name="l06277"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a94f3fda8ff125cf2d7347b68582185f0">06277</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a94f3fda8ff125cf2d7347b68582185f0">reserved_38_40</a>               : 3;
<a name="l06278"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#ae63063d12918bd5bebd07b94587f7e2e">06278</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#ae63063d12918bd5bebd07b94587f7e2e">dfa_info_clm</a>                 : 4;
<a name="l06279"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#abe7a9183d35e7f6568a3f48c94031082">06279</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#abe7a9183d35e7f6568a3f48c94031082">dfa_info_dte</a>                 : 3;
<a name="l06280"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a383d3d55f87adee5163a02ec6f54413e">06280</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a383d3d55f87adee5163a02ec6f54413e">pll_ctl</a>                      : 10;
<a name="l06281"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a75d2f3d1ee83604f7c2eaa8c8dc0d6e4">06281</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn78xxp1.html#a75d2f3d1ee83604f7c2eaa8c8dc0d6e4">ema0</a>                         : 6;
<a name="l06282"></a>06282 <span class="preprocessor">#endif</span>
<a name="l06283"></a>06283 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat3.html#afbe3a2b0c6d2b6b8a0100968958bac48">cn78xxp1</a>;
<a name="l06284"></a><a class="code" href="unioncvmx__mio__fus__dat3.html#ae492bfadd7430fa8dce0e93022d5065e">06284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cn61xx.html">cvmx_mio_fus_dat3_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__dat3.html#ae492bfadd7430fa8dce0e93022d5065e">cnf71xx</a>;
<a name="l06285"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html">06285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html">cvmx_mio_fus_dat3_cnf75xx</a> {
<a name="l06286"></a>06286 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06287"></a>06287 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#ab7e8300fde0333462f87a2c857355987">ema0</a>                         : 6;  <span class="comment">/**&lt; Fuse information - EMA0. */</span>
<a name="l06288"></a>06288     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a26978d020ab03a3f5c9d42a871b6ad38">pll_ctl</a>                      : 10; <span class="comment">/**&lt; Fuse information - PLL control. */</span>
<a name="l06289"></a>06289     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a1665aa61fa72d396283fc1bceea1ce92">dfa_info_dte</a>                 : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06290"></a>06290     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#ada1c84c8fdd8b6b0eb27751d1aaf6fcd">dfa_info_clm</a>                 : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06291"></a>06291     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a4d58933a8aa43449e9b075360e46e20d">pll_alt_matrix</a>               : 1;  <span class="comment">/**&lt; Fuse information - Select alternate PLL matrix. */</span>
<a name="l06292"></a>06292     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a48a37399131c450e42b17e58b3b95fd5">pll_bwadj_denom</a>              : 2;  <span class="comment">/**&lt; Select CLKF denominator for BWADJ value.</span>
<a name="l06293"></a>06293 <span class="comment">                                                         0x0 = Selects CLKF/4.</span>
<a name="l06294"></a>06294 <span class="comment">                                                         0x1 = Selects CLKF/2.</span>
<a name="l06295"></a>06295 <span class="comment">                                                         0x2 = Selects CLKF/8. */</span>
<a name="l06296"></a>06296     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a1ca1885f2e2a3fefabd914256cdd832f">efus_lck_rsv</a>                 : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown. */</span>
<a name="l06297"></a>06297     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a0c97345889d35d56260cdd5ff1627f92">efus_lck_man</a>                 : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown. */</span>
<a name="l06298"></a>06298     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#ae1f4a386ce6453ab1ab768e2e965e311">pll_half_dis</a>                 : 1;  <span class="comment">/**&lt; Fuse information - coprocessor-clock PLL control. */</span>
<a name="l06299"></a>06299     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#af4c84b73da3415ac498f7267a5f56cfd">l2c_crip</a>                     : 3;  <span class="comment">/**&lt; Fuse information - L2C cripple:</span>
<a name="l06300"></a>06300 <span class="comment">                                                         0x0 = Full cache (16-way, 16 MB).</span>
<a name="l06301"></a>06301 <span class="comment">                                                         0x1 = 3/4 ways (12-way, 12 MB).</span>
<a name="l06302"></a>06302 <span class="comment">                                                         0x2 = 1/2 ways (8-way, 8 MB).</span>
<a name="l06303"></a>06303 <span class="comment">                                                         0x3 = 1/4 ways (4-way, 4MB).</span>
<a name="l06304"></a>06304 <span class="comment">                                                         0x4-0x7 = Reserved. */</span>
<a name="l06305"></a>06305     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#aab4b86b89b2f4ee6b9a581e9f555e787">use_int_refclk</a>               : 1;  <span class="comment">/**&lt; If set, use the PLL output as the low-jitter reference clock to the rclk DLLs. Default is</span>
<a name="l06306"></a>06306 <span class="comment">                                                         to use the internal input reference clock. */</span>
<a name="l06307"></a>06307     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#ae4dc8261be8795da819b40977badb253">zip_info</a>                     : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06308"></a>06308     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a9f7fdbbfbac4671519aece27665e9d6d">bar2_sz_conf</a>                 : 1;  <span class="comment">/**&lt; Fuse information - When 0, BAR2 size conforms to PCIe specification. */</span>
<a name="l06309"></a>06309     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a927a2c3733661974fb7d218658bb3c57">efus_lck</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse lockdown. */</span>
<a name="l06310"></a>06310     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#afa8fff13cc22268887efc519aa5311fb">efus_ign</a>                     : 1;  <span class="comment">/**&lt; Fuse information - efuse ignore. */</span>
<a name="l06311"></a>06311     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#aef41665426fc010138d57c526c21726b">nozip</a>                        : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06312"></a>06312     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a24e258d99d664815e8fb3999a4bd7a1d">nodfa_dte</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06313"></a>06313     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a3f53f00e164e977554028a85f9c847f2">ema1</a>                         : 6;  <span class="comment">/**&lt; Fuse information - EMA1. */</span>
<a name="l06314"></a>06314     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a6d88e67b1f4355a06cbff8468369b413">reserved_9_17</a>                : 9;
<a name="l06315"></a>06315     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a05c9dc9fa9d674a4041b00cacf92bf27">core_pll_mul</a>                 : 5;  <span class="comment">/**&lt; Core-clock PLL multiplier hardware limit. Indicates maximum</span>
<a name="l06316"></a>06316 <span class="comment">                                                         value for PLL_MUL[5:1] straps.  Any strap setting above this</span>
<a name="l06317"></a>06317 <span class="comment">                                                         value will be ignored.  A value of 0 indicates no hardware limit. */</span>
<a name="l06318"></a>06318     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#aa24ede43c036a3c922ce8c110070d11a">pnr_pll_mul</a>                  : 4;  <span class="comment">/**&lt; Coprocessor-clock PLL multiplier hardware limit.  Indicates maximum</span>
<a name="l06319"></a>06319 <span class="comment">                                                         value for PNR_MUL[5:1] straps.  Any strap setting above this</span>
<a name="l06320"></a>06320 <span class="comment">                                                         value will be ignored.  A value of 0 indicates no hardware limit. */</span>
<a name="l06321"></a>06321 <span class="preprocessor">#else</span>
<a name="l06322"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#aa24ede43c036a3c922ce8c110070d11a">06322</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#aa24ede43c036a3c922ce8c110070d11a">pnr_pll_mul</a>                  : 4;
<a name="l06323"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a05c9dc9fa9d674a4041b00cacf92bf27">06323</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a05c9dc9fa9d674a4041b00cacf92bf27">core_pll_mul</a>                 : 5;
<a name="l06324"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a6d88e67b1f4355a06cbff8468369b413">06324</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a6d88e67b1f4355a06cbff8468369b413">reserved_9_17</a>                : 9;
<a name="l06325"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a3f53f00e164e977554028a85f9c847f2">06325</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a3f53f00e164e977554028a85f9c847f2">ema1</a>                         : 6;
<a name="l06326"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a24e258d99d664815e8fb3999a4bd7a1d">06326</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a24e258d99d664815e8fb3999a4bd7a1d">nodfa_dte</a>                    : 1;
<a name="l06327"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#aef41665426fc010138d57c526c21726b">06327</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#aef41665426fc010138d57c526c21726b">nozip</a>                        : 1;
<a name="l06328"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#afa8fff13cc22268887efc519aa5311fb">06328</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#afa8fff13cc22268887efc519aa5311fb">efus_ign</a>                     : 1;
<a name="l06329"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a927a2c3733661974fb7d218658bb3c57">06329</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a927a2c3733661974fb7d218658bb3c57">efus_lck</a>                     : 1;
<a name="l06330"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a9f7fdbbfbac4671519aece27665e9d6d">06330</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a9f7fdbbfbac4671519aece27665e9d6d">bar2_sz_conf</a>                 : 1;
<a name="l06331"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#ae4dc8261be8795da819b40977badb253">06331</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#ae4dc8261be8795da819b40977badb253">zip_info</a>                     : 2;
<a name="l06332"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#aab4b86b89b2f4ee6b9a581e9f555e787">06332</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#aab4b86b89b2f4ee6b9a581e9f555e787">use_int_refclk</a>               : 1;
<a name="l06333"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#af4c84b73da3415ac498f7267a5f56cfd">06333</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#af4c84b73da3415ac498f7267a5f56cfd">l2c_crip</a>                     : 3;
<a name="l06334"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#ae1f4a386ce6453ab1ab768e2e965e311">06334</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#ae1f4a386ce6453ab1ab768e2e965e311">pll_half_dis</a>                 : 1;
<a name="l06335"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a0c97345889d35d56260cdd5ff1627f92">06335</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a0c97345889d35d56260cdd5ff1627f92">efus_lck_man</a>                 : 1;
<a name="l06336"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a1ca1885f2e2a3fefabd914256cdd832f">06336</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a1ca1885f2e2a3fefabd914256cdd832f">efus_lck_rsv</a>                 : 1;
<a name="l06337"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a48a37399131c450e42b17e58b3b95fd5">06337</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a48a37399131c450e42b17e58b3b95fd5">pll_bwadj_denom</a>              : 2;
<a name="l06338"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a4d58933a8aa43449e9b075360e46e20d">06338</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a4d58933a8aa43449e9b075360e46e20d">pll_alt_matrix</a>               : 1;
<a name="l06339"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#ada1c84c8fdd8b6b0eb27751d1aaf6fcd">06339</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#ada1c84c8fdd8b6b0eb27751d1aaf6fcd">dfa_info_clm</a>                 : 4;
<a name="l06340"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a1665aa61fa72d396283fc1bceea1ce92">06340</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a1665aa61fa72d396283fc1bceea1ce92">dfa_info_dte</a>                 : 3;
<a name="l06341"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a26978d020ab03a3f5c9d42a871b6ad38">06341</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#a26978d020ab03a3f5c9d42a871b6ad38">pll_ctl</a>                      : 10;
<a name="l06342"></a><a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#ab7e8300fde0333462f87a2c857355987">06342</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat3_1_1cvmx__mio__fus__dat3__cnf75xx.html#ab7e8300fde0333462f87a2c857355987">ema0</a>                         : 6;
<a name="l06343"></a>06343 <span class="preprocessor">#endif</span>
<a name="l06344"></a>06344 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat3.html#aa605a8ae2eb6808a047ed30fe75d4755">cnf75xx</a>;
<a name="l06345"></a>06345 };
<a name="l06346"></a><a class="code" href="cvmx-mio-defs_8h.html#ac172c4ca6a01dfffec07b2a459c9f684">06346</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__dat3.html" title="cvmx_mio_fus_dat3">cvmx_mio_fus_dat3</a> <a class="code" href="unioncvmx__mio__fus__dat3.html" title="cvmx_mio_fus_dat3">cvmx_mio_fus_dat3_t</a>;
<a name="l06347"></a>06347 <span class="comment"></span>
<a name="l06348"></a>06348 <span class="comment">/**</span>
<a name="l06349"></a>06349 <span class="comment"> * cvmx_mio_fus_dat4</span>
<a name="l06350"></a>06350 <span class="comment"> */</span>
<a name="l06351"></a><a class="code" href="unioncvmx__mio__fus__dat4.html">06351</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__dat4.html" title="cvmx_mio_fus_dat4">cvmx_mio_fus_dat4</a> {
<a name="l06352"></a><a class="code" href="unioncvmx__mio__fus__dat4.html#a445d1913017af57f606cd52f7bed03bb">06352</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__dat4.html#a445d1913017af57f606cd52f7bed03bb">u64</a>;
<a name="l06353"></a><a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html">06353</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html">cvmx_mio_fus_dat4_s</a> {
<a name="l06354"></a>06354 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06355"></a>06355 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a93ea31d74bf8d0256bac2e92de5259c8">global_rclk_byp_select</a>       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06356"></a>06356     uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a42554718023d62f65b210a87169024ff">global_rclk_byp_setting</a>      : 11; <span class="comment">/**&lt; Bits&lt;11:1&gt;. Reserved. */</span>
<a name="l06357"></a>06357     uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#aa5515db8588a6547e8b64c67cd04630e">east_rclk_byp_select</a>         : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06358"></a>06358     uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a591cd2bd409052f9f085a7237cf26a58">east_rclk_byp_setting</a>        : 12; <span class="comment">/**&lt; Reserved. */</span>
<a name="l06359"></a>06359     uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a7c0cbb20415b435a0c32b5c816cb1dfd">cmb_rclk_byp_select</a>          : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06360"></a>06360     uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a6040064e92ba99ba84989b97e709d5fe">cmb_rclk_byp_setting</a>         : 12; <span class="comment">/**&lt; Reserved. */</span>
<a name="l06361"></a>06361     uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a76cd7e2708c8ea5ede458b2c9ab3fd80">pp_rclk_byp_select</a>           : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06362"></a>06362     uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#aad6e2f34cce008d64438d8e7f72ebb93">pp_rclk_byp_setting</a>          : 12; <span class="comment">/**&lt; Reserved. */</span>
<a name="l06363"></a>06363     uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a61870d748af22ee598dbfc489f62034f">tad_rclk_byp_select</a>          : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06364"></a>06364     uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#abb28773b759f26fa22d140ffd76dd88d">tad_rclk_byp_setting</a>         : 12; <span class="comment">/**&lt; Reserved. */</span>
<a name="l06365"></a>06365 <span class="preprocessor">#else</span>
<a name="l06366"></a><a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#abb28773b759f26fa22d140ffd76dd88d">06366</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#abb28773b759f26fa22d140ffd76dd88d">tad_rclk_byp_setting</a>         : 12;
<a name="l06367"></a><a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a61870d748af22ee598dbfc489f62034f">06367</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a61870d748af22ee598dbfc489f62034f">tad_rclk_byp_select</a>          : 1;
<a name="l06368"></a><a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#aad6e2f34cce008d64438d8e7f72ebb93">06368</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#aad6e2f34cce008d64438d8e7f72ebb93">pp_rclk_byp_setting</a>          : 12;
<a name="l06369"></a><a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a76cd7e2708c8ea5ede458b2c9ab3fd80">06369</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a76cd7e2708c8ea5ede458b2c9ab3fd80">pp_rclk_byp_select</a>           : 1;
<a name="l06370"></a><a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a6040064e92ba99ba84989b97e709d5fe">06370</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a6040064e92ba99ba84989b97e709d5fe">cmb_rclk_byp_setting</a>         : 12;
<a name="l06371"></a><a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a7c0cbb20415b435a0c32b5c816cb1dfd">06371</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a7c0cbb20415b435a0c32b5c816cb1dfd">cmb_rclk_byp_select</a>          : 1;
<a name="l06372"></a><a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a591cd2bd409052f9f085a7237cf26a58">06372</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a591cd2bd409052f9f085a7237cf26a58">east_rclk_byp_setting</a>        : 12;
<a name="l06373"></a><a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#aa5515db8588a6547e8b64c67cd04630e">06373</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#aa5515db8588a6547e8b64c67cd04630e">east_rclk_byp_select</a>         : 1;
<a name="l06374"></a><a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a42554718023d62f65b210a87169024ff">06374</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a42554718023d62f65b210a87169024ff">global_rclk_byp_setting</a>      : 11;
<a name="l06375"></a><a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a93ea31d74bf8d0256bac2e92de5259c8">06375</a>     uint64_t <a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html#a93ea31d74bf8d0256bac2e92de5259c8">global_rclk_byp_select</a>       : 1;
<a name="l06376"></a>06376 <span class="preprocessor">#endif</span>
<a name="l06377"></a>06377 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__dat4.html#a2748b1e1d29502823ef96b95cb47505a">s</a>;
<a name="l06378"></a><a class="code" href="unioncvmx__mio__fus__dat4.html#a04e737a7cafe37761658889c509d6975">06378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html">cvmx_mio_fus_dat4_s</a>            <a class="code" href="unioncvmx__mio__fus__dat4.html#a04e737a7cafe37761658889c509d6975">cn70xx</a>;
<a name="l06379"></a><a class="code" href="unioncvmx__mio__fus__dat4.html#a26457c515e876aeadea24268ae2cadb8">06379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html">cvmx_mio_fus_dat4_s</a>            <a class="code" href="unioncvmx__mio__fus__dat4.html#a26457c515e876aeadea24268ae2cadb8">cn70xxp1</a>;
<a name="l06380"></a><a class="code" href="unioncvmx__mio__fus__dat4.html#aac6070a875f2164ae36c4bec2e8e57bc">06380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html">cvmx_mio_fus_dat4_s</a>            <a class="code" href="unioncvmx__mio__fus__dat4.html#aac6070a875f2164ae36c4bec2e8e57bc">cn73xx</a>;
<a name="l06381"></a><a class="code" href="unioncvmx__mio__fus__dat4.html#a60e68248b724c2438fd97908bec70dc5">06381</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html">cvmx_mio_fus_dat4_s</a>            <a class="code" href="unioncvmx__mio__fus__dat4.html#a60e68248b724c2438fd97908bec70dc5">cn78xx</a>;
<a name="l06382"></a><a class="code" href="unioncvmx__mio__fus__dat4.html#a32dce4b06e1ddb9e1259146e02fab9cd">06382</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html">cvmx_mio_fus_dat4_s</a>            <a class="code" href="unioncvmx__mio__fus__dat4.html#a32dce4b06e1ddb9e1259146e02fab9cd">cn78xxp1</a>;
<a name="l06383"></a><a class="code" href="unioncvmx__mio__fus__dat4.html#af5f6fe5b4652b482c61f0d7c82f50fa8">06383</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__dat4_1_1cvmx__mio__fus__dat4__s.html">cvmx_mio_fus_dat4_s</a>            <a class="code" href="unioncvmx__mio__fus__dat4.html#af5f6fe5b4652b482c61f0d7c82f50fa8">cnf75xx</a>;
<a name="l06384"></a>06384 };
<a name="l06385"></a><a class="code" href="cvmx-mio-defs_8h.html#a33d9627da89f18f3e96386d4c5967558">06385</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__dat4.html" title="cvmx_mio_fus_dat4">cvmx_mio_fus_dat4</a> <a class="code" href="unioncvmx__mio__fus__dat4.html" title="cvmx_mio_fus_dat4">cvmx_mio_fus_dat4_t</a>;
<a name="l06386"></a>06386 <span class="comment"></span>
<a name="l06387"></a>06387 <span class="comment">/**</span>
<a name="l06388"></a>06388 <span class="comment"> * cvmx_mio_fus_ema</span>
<a name="l06389"></a>06389 <span class="comment"> *</span>
<a name="l06390"></a>06390 <span class="comment"> * DON&apos;T PUT IN HRM*</span>
<a name="l06391"></a>06391 <span class="comment"> *</span>
<a name="l06392"></a>06392 <span class="comment"> */</span>
<a name="l06393"></a><a class="code" href="unioncvmx__mio__fus__ema.html">06393</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__ema.html" title="cvmx_mio_fus_ema">cvmx_mio_fus_ema</a> {
<a name="l06394"></a><a class="code" href="unioncvmx__mio__fus__ema.html#ae9716bab3408bf675f19794b44339d7c">06394</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__ema.html#ae9716bab3408bf675f19794b44339d7c">u64</a>;
<a name="l06395"></a><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html">06395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html">cvmx_mio_fus_ema_s</a> {
<a name="l06396"></a>06396 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06397"></a>06397 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html#a993ef031c5acf492855db41b0bf2940a">reserved_7_63</a>                : 57;
<a name="l06398"></a>06398     uint64_t <a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html#a85308d6886ef37fbaa2036b0fee36afa">eff_ema</a>                      : 3;  <span class="comment">/**&lt; Reserved */</span>
<a name="l06399"></a>06399     uint64_t <a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html#a616bfee850cce532a3f8eef582f3c106">reserved_3_3</a>                 : 1;
<a name="l06400"></a>06400     uint64_t <a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html#af9905995984ed3d2e83abbf191ef0896">ema</a>                          : 3;  <span class="comment">/**&lt; Reserved */</span>
<a name="l06401"></a>06401 <span class="preprocessor">#else</span>
<a name="l06402"></a><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html#af9905995984ed3d2e83abbf191ef0896">06402</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html#af9905995984ed3d2e83abbf191ef0896">ema</a>                          : 3;
<a name="l06403"></a><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html#a616bfee850cce532a3f8eef582f3c106">06403</a>     uint64_t <a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html#a616bfee850cce532a3f8eef582f3c106">reserved_3_3</a>                 : 1;
<a name="l06404"></a><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html#a85308d6886ef37fbaa2036b0fee36afa">06404</a>     uint64_t <a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html#a85308d6886ef37fbaa2036b0fee36afa">eff_ema</a>                      : 3;
<a name="l06405"></a><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html#a993ef031c5acf492855db41b0bf2940a">06405</a>     uint64_t <a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html#a993ef031c5acf492855db41b0bf2940a">reserved_7_63</a>                : 57;
<a name="l06406"></a>06406 <span class="preprocessor">#endif</span>
<a name="l06407"></a>06407 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__ema.html#ac4da77b83f2f48d4c24c129be9ac9cd8">s</a>;
<a name="l06408"></a><a class="code" href="unioncvmx__mio__fus__ema.html#a0007ce257d4a243bd49dd5803cbe8084">06408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html">cvmx_mio_fus_ema_s</a>             <a class="code" href="unioncvmx__mio__fus__ema.html#a0007ce257d4a243bd49dd5803cbe8084">cn50xx</a>;
<a name="l06409"></a><a class="code" href="unioncvmx__mio__fus__ema.html#a0fcb3694c879d63e565548f09c0d05ad">06409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html">cvmx_mio_fus_ema_s</a>             <a class="code" href="unioncvmx__mio__fus__ema.html#a0fcb3694c879d63e565548f09c0d05ad">cn52xx</a>;
<a name="l06410"></a><a class="code" href="unioncvmx__mio__fus__ema.html#abb4b6949dad70c9717562a4a333cc521">06410</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html">cvmx_mio_fus_ema_s</a>             <a class="code" href="unioncvmx__mio__fus__ema.html#abb4b6949dad70c9717562a4a333cc521">cn52xxp1</a>;
<a name="l06411"></a><a class="code" href="unioncvmx__mio__fus__ema.html#a0b1de20e44a8849299b7f0f70afd3958">06411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html">cvmx_mio_fus_ema_s</a>             <a class="code" href="unioncvmx__mio__fus__ema.html#a0b1de20e44a8849299b7f0f70afd3958">cn56xx</a>;
<a name="l06412"></a><a class="code" href="unioncvmx__mio__fus__ema.html#ac9a5d019589952e8ffab3fc9f8ec996f">06412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html">cvmx_mio_fus_ema_s</a>             <a class="code" href="unioncvmx__mio__fus__ema.html#ac9a5d019589952e8ffab3fc9f8ec996f">cn56xxp1</a>;
<a name="l06413"></a><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__cn58xx.html">06413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__cn58xx.html">cvmx_mio_fus_ema_cn58xx</a> {
<a name="l06414"></a>06414 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06415"></a>06415 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__cn58xx.html#a65bb964beb82f294e6093cc32efcb1c0">reserved_2_63</a>                : 62;
<a name="l06416"></a>06416     uint64_t <a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__cn58xx.html#ab08f3044c71cca584bdb13da540e606d">ema</a>                          : 2;  <span class="comment">/**&lt; EMA Settings */</span>
<a name="l06417"></a>06417 <span class="preprocessor">#else</span>
<a name="l06418"></a><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__cn58xx.html#ab08f3044c71cca584bdb13da540e606d">06418</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__cn58xx.html#ab08f3044c71cca584bdb13da540e606d">ema</a>                          : 2;
<a name="l06419"></a><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__cn58xx.html#a65bb964beb82f294e6093cc32efcb1c0">06419</a>     uint64_t <a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__cn58xx.html#a65bb964beb82f294e6093cc32efcb1c0">reserved_2_63</a>                : 62;
<a name="l06420"></a>06420 <span class="preprocessor">#endif</span>
<a name="l06421"></a>06421 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__ema.html#a446d28230780745622f948be2266dfe6">cn58xx</a>;
<a name="l06422"></a><a class="code" href="unioncvmx__mio__fus__ema.html#a5e2de051fa974498bd70d795158ded37">06422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__cn58xx.html">cvmx_mio_fus_ema_cn58xx</a>        <a class="code" href="unioncvmx__mio__fus__ema.html#a5e2de051fa974498bd70d795158ded37">cn58xxp1</a>;
<a name="l06423"></a><a class="code" href="unioncvmx__mio__fus__ema.html#a60844a43228c30728103c5e80aec97b5">06423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html">cvmx_mio_fus_ema_s</a>             <a class="code" href="unioncvmx__mio__fus__ema.html#a60844a43228c30728103c5e80aec97b5">cn61xx</a>;
<a name="l06424"></a><a class="code" href="unioncvmx__mio__fus__ema.html#a313b78b3135de2d014f3fb82dffadd45">06424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html">cvmx_mio_fus_ema_s</a>             <a class="code" href="unioncvmx__mio__fus__ema.html#a313b78b3135de2d014f3fb82dffadd45">cn63xx</a>;
<a name="l06425"></a><a class="code" href="unioncvmx__mio__fus__ema.html#a390beeda13036ec0ab52d9fc7094fe20">06425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html">cvmx_mio_fus_ema_s</a>             <a class="code" href="unioncvmx__mio__fus__ema.html#a390beeda13036ec0ab52d9fc7094fe20">cn63xxp1</a>;
<a name="l06426"></a><a class="code" href="unioncvmx__mio__fus__ema.html#a750bd8bfff63ea043b0d732279e85164">06426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html">cvmx_mio_fus_ema_s</a>             <a class="code" href="unioncvmx__mio__fus__ema.html#a750bd8bfff63ea043b0d732279e85164">cn66xx</a>;
<a name="l06427"></a><a class="code" href="unioncvmx__mio__fus__ema.html#adbfcf70d0d283ab53337b5a944451a19">06427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html">cvmx_mio_fus_ema_s</a>             <a class="code" href="unioncvmx__mio__fus__ema.html#adbfcf70d0d283ab53337b5a944451a19">cn68xx</a>;
<a name="l06428"></a><a class="code" href="unioncvmx__mio__fus__ema.html#ad2274687048d4f7f8eaf2675c169028f">06428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html">cvmx_mio_fus_ema_s</a>             <a class="code" href="unioncvmx__mio__fus__ema.html#ad2274687048d4f7f8eaf2675c169028f">cn68xxp1</a>;
<a name="l06429"></a><a class="code" href="unioncvmx__mio__fus__ema.html#a8cdd6f25a60cf35273f74ab1f7984881">06429</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__ema_1_1cvmx__mio__fus__ema__s.html">cvmx_mio_fus_ema_s</a>             <a class="code" href="unioncvmx__mio__fus__ema.html#a8cdd6f25a60cf35273f74ab1f7984881">cnf71xx</a>;
<a name="l06430"></a>06430 };
<a name="l06431"></a><a class="code" href="cvmx-mio-defs_8h.html#ac8277c754de14a8f8c3c795192995cfd">06431</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__ema.html" title="cvmx_mio_fus_ema">cvmx_mio_fus_ema</a> <a class="code" href="unioncvmx__mio__fus__ema.html" title="cvmx_mio_fus_ema">cvmx_mio_fus_ema_t</a>;
<a name="l06432"></a>06432 <span class="comment"></span>
<a name="l06433"></a>06433 <span class="comment">/**</span>
<a name="l06434"></a>06434 <span class="comment"> * cvmx_mio_fus_int</span>
<a name="l06435"></a>06435 <span class="comment"> */</span>
<a name="l06436"></a><a class="code" href="unioncvmx__mio__fus__int.html">06436</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__int.html" title="cvmx_mio_fus_int">cvmx_mio_fus_int</a> {
<a name="l06437"></a><a class="code" href="unioncvmx__mio__fus__int.html#a28579c5b4f3212d7221ec5934520d9e3">06437</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__int.html#a28579c5b4f3212d7221ec5934520d9e3">u64</a>;
<a name="l06438"></a><a class="code" href="structcvmx__mio__fus__int_1_1cvmx__mio__fus__int__s.html">06438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__int_1_1cvmx__mio__fus__int__s.html">cvmx_mio_fus_int_s</a> {
<a name="l06439"></a>06439 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06440"></a>06440 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__int_1_1cvmx__mio__fus__int__s.html#acadb902c619e1b7b296b4e1ad5a0387f">reserved_2_63</a>                : 62;
<a name="l06441"></a>06441     uint64_t <a class="code" href="structcvmx__mio__fus__int_1_1cvmx__mio__fus__int__s.html#af7a2142635e308ad6d3066c5dd7853a8">rpr_dbe</a>                      : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l06442"></a>06442     uint64_t <a class="code" href="structcvmx__mio__fus__int_1_1cvmx__mio__fus__int__s.html#a29e90d67c01397d741e3101d4c456bd2">rpr_sbe</a>                      : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l06443"></a>06443 <span class="preprocessor">#else</span>
<a name="l06444"></a><a class="code" href="structcvmx__mio__fus__int_1_1cvmx__mio__fus__int__s.html#a29e90d67c01397d741e3101d4c456bd2">06444</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__int_1_1cvmx__mio__fus__int__s.html#a29e90d67c01397d741e3101d4c456bd2">rpr_sbe</a>                      : 1;
<a name="l06445"></a><a class="code" href="structcvmx__mio__fus__int_1_1cvmx__mio__fus__int__s.html#af7a2142635e308ad6d3066c5dd7853a8">06445</a>     uint64_t <a class="code" href="structcvmx__mio__fus__int_1_1cvmx__mio__fus__int__s.html#af7a2142635e308ad6d3066c5dd7853a8">rpr_dbe</a>                      : 1;
<a name="l06446"></a><a class="code" href="structcvmx__mio__fus__int_1_1cvmx__mio__fus__int__s.html#acadb902c619e1b7b296b4e1ad5a0387f">06446</a>     uint64_t <a class="code" href="structcvmx__mio__fus__int_1_1cvmx__mio__fus__int__s.html#acadb902c619e1b7b296b4e1ad5a0387f">reserved_2_63</a>                : 62;
<a name="l06447"></a>06447 <span class="preprocessor">#endif</span>
<a name="l06448"></a>06448 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__int.html#a23b2824251cd2ebdebd758ecdac77d16">s</a>;
<a name="l06449"></a><a class="code" href="unioncvmx__mio__fus__int.html#a5e677143db83422b20ae227917aca7e5">06449</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__int_1_1cvmx__mio__fus__int__s.html">cvmx_mio_fus_int_s</a>             <a class="code" href="unioncvmx__mio__fus__int.html#a5e677143db83422b20ae227917aca7e5">cn70xx</a>;
<a name="l06450"></a><a class="code" href="unioncvmx__mio__fus__int.html#aa4c7e265b1935d2d468104b4b9c00ea6">06450</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__int_1_1cvmx__mio__fus__int__s.html">cvmx_mio_fus_int_s</a>             <a class="code" href="unioncvmx__mio__fus__int.html#aa4c7e265b1935d2d468104b4b9c00ea6">cn70xxp1</a>;
<a name="l06451"></a><a class="code" href="unioncvmx__mio__fus__int.html#a0e1ef1fdb3b693f65a9b1ca301e0af99">06451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__int_1_1cvmx__mio__fus__int__s.html">cvmx_mio_fus_int_s</a>             <a class="code" href="unioncvmx__mio__fus__int.html#a0e1ef1fdb3b693f65a9b1ca301e0af99">cn73xx</a>;
<a name="l06452"></a><a class="code" href="unioncvmx__mio__fus__int.html#a04230cc1da70de5e771ce6e94c01c8eb">06452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__int_1_1cvmx__mio__fus__int__s.html">cvmx_mio_fus_int_s</a>             <a class="code" href="unioncvmx__mio__fus__int.html#a04230cc1da70de5e771ce6e94c01c8eb">cn78xx</a>;
<a name="l06453"></a><a class="code" href="unioncvmx__mio__fus__int.html#abf17305a5d9c974096df4e59e36e8a2f">06453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__int_1_1cvmx__mio__fus__int__s.html">cvmx_mio_fus_int_s</a>             <a class="code" href="unioncvmx__mio__fus__int.html#abf17305a5d9c974096df4e59e36e8a2f">cn78xxp1</a>;
<a name="l06454"></a><a class="code" href="unioncvmx__mio__fus__int.html#adc6caac57628ca4c32bb2af1c0b6b410">06454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__int_1_1cvmx__mio__fus__int__s.html">cvmx_mio_fus_int_s</a>             <a class="code" href="unioncvmx__mio__fus__int.html#adc6caac57628ca4c32bb2af1c0b6b410">cnf75xx</a>;
<a name="l06455"></a>06455 };
<a name="l06456"></a><a class="code" href="cvmx-mio-defs_8h.html#a8416dee5ca1c3916444ba5486eb8620c">06456</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__int.html" title="cvmx_mio_fus_int">cvmx_mio_fus_int</a> <a class="code" href="unioncvmx__mio__fus__int.html" title="cvmx_mio_fus_int">cvmx_mio_fus_int_t</a>;
<a name="l06457"></a>06457 <span class="comment"></span>
<a name="l06458"></a>06458 <span class="comment">/**</span>
<a name="l06459"></a>06459 <span class="comment"> * cvmx_mio_fus_pdf</span>
<a name="l06460"></a>06460 <span class="comment"> */</span>
<a name="l06461"></a><a class="code" href="unioncvmx__mio__fus__pdf.html">06461</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__pdf.html" title="cvmx_mio_fus_pdf">cvmx_mio_fus_pdf</a> {
<a name="l06462"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#ae2d0c772e5f4e24e049aa622f50abe05">06462</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__pdf.html#ae2d0c772e5f4e24e049aa622f50abe05">u64</a>;
<a name="l06463"></a><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">06463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a> {
<a name="l06464"></a>06464 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06465"></a>06465 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html#a7f2eb712682d8ec4b60ee081dcb9482a">pdf</a>                          : 64; <span class="comment">/**&lt; Fuse information--product definition field. */</span>
<a name="l06466"></a>06466 <span class="preprocessor">#else</span>
<a name="l06467"></a><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html#a7f2eb712682d8ec4b60ee081dcb9482a">06467</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html#a7f2eb712682d8ec4b60ee081dcb9482a">pdf</a>                          : 64;
<a name="l06468"></a>06468 <span class="preprocessor">#endif</span>
<a name="l06469"></a>06469 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__pdf.html#a0c74baf957e7d2d22cca980fa74459a5">s</a>;
<a name="l06470"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#ab468f06575cbf63bab77ceb163e6ae62">06470</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#ab468f06575cbf63bab77ceb163e6ae62">cn50xx</a>;
<a name="l06471"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#abba8f423a2e01278464ca55342061e4c">06471</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#abba8f423a2e01278464ca55342061e4c">cn52xx</a>;
<a name="l06472"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#ad7abe476892d28fd50a5b21a361900e9">06472</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#ad7abe476892d28fd50a5b21a361900e9">cn52xxp1</a>;
<a name="l06473"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#ad9a166b3ae3e9e0ceece2c4e702aaf2d">06473</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#ad9a166b3ae3e9e0ceece2c4e702aaf2d">cn56xx</a>;
<a name="l06474"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#a3937bcd449a130f478c978874cc7e19c">06474</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#a3937bcd449a130f478c978874cc7e19c">cn56xxp1</a>;
<a name="l06475"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#aa9a0cbc38d3681edf94e53c08e6f01ae">06475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#aa9a0cbc38d3681edf94e53c08e6f01ae">cn58xx</a>;
<a name="l06476"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#a4f93421eb0a4baf64b895c67ebbc18f0">06476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#a4f93421eb0a4baf64b895c67ebbc18f0">cn61xx</a>;
<a name="l06477"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#af79d56ff235c086be6475a61f8bf8639">06477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#af79d56ff235c086be6475a61f8bf8639">cn63xx</a>;
<a name="l06478"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#a1548e24f694d5516adb4dc472a7dde50">06478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#a1548e24f694d5516adb4dc472a7dde50">cn63xxp1</a>;
<a name="l06479"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#aa98a5354c925fb4f5bbe3a1714b2a25c">06479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#aa98a5354c925fb4f5bbe3a1714b2a25c">cn66xx</a>;
<a name="l06480"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#ac6ba28d1522d039c0d5ef0623e9d0eb1">06480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#ac6ba28d1522d039c0d5ef0623e9d0eb1">cn68xx</a>;
<a name="l06481"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#aa57bc380e0141b3a4739a91383951315">06481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#aa57bc380e0141b3a4739a91383951315">cn68xxp1</a>;
<a name="l06482"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#a52f805c9567a82e6497b22167d7fe7ba">06482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#a52f805c9567a82e6497b22167d7fe7ba">cn70xx</a>;
<a name="l06483"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#a72d00fad73001be34d0e6942952e9186">06483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#a72d00fad73001be34d0e6942952e9186">cn70xxp1</a>;
<a name="l06484"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#a56967872040b1480c6217e4146505836">06484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#a56967872040b1480c6217e4146505836">cn73xx</a>;
<a name="l06485"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#a08961c44e4140c2ae7f4b3b16e7438ed">06485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#a08961c44e4140c2ae7f4b3b16e7438ed">cn78xx</a>;
<a name="l06486"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#a51b3b4795f8471ff95ed818d59255df3">06486</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#a51b3b4795f8471ff95ed818d59255df3">cn78xxp1</a>;
<a name="l06487"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#af7140a075e52a60431e7649fcd2fb4c1">06487</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#af7140a075e52a60431e7649fcd2fb4c1">cnf71xx</a>;
<a name="l06488"></a><a class="code" href="unioncvmx__mio__fus__pdf.html#a9f90c60892622badba4999b7fbef75af">06488</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pdf_1_1cvmx__mio__fus__pdf__s.html">cvmx_mio_fus_pdf_s</a>             <a class="code" href="unioncvmx__mio__fus__pdf.html#a9f90c60892622badba4999b7fbef75af">cnf75xx</a>;
<a name="l06489"></a>06489 };
<a name="l06490"></a><a class="code" href="cvmx-mio-defs_8h.html#a29c730cc7ee035eedb6233e9934131a2">06490</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__pdf.html" title="cvmx_mio_fus_pdf">cvmx_mio_fus_pdf</a> <a class="code" href="unioncvmx__mio__fus__pdf.html" title="cvmx_mio_fus_pdf">cvmx_mio_fus_pdf_t</a>;
<a name="l06491"></a>06491 <span class="comment"></span>
<a name="l06492"></a>06492 <span class="comment">/**</span>
<a name="l06493"></a>06493 <span class="comment"> * cvmx_mio_fus_pll</span>
<a name="l06494"></a>06494 <span class="comment"> *</span>
<a name="l06495"></a>06495 <span class="comment"> * This register contains PLL Status and controls for the MSC_CLKOUT and</span>
<a name="l06496"></a>06496 <span class="comment"> * MSC_SYS_CLKOUT pins.  The fields are reset to zero on a cold reset.</span>
<a name="l06497"></a>06497 <span class="comment"> * the values are preserved on both a warm and soft reset for pass 2.</span>
<a name="l06498"></a>06498 <span class="comment"> */</span>
<a name="l06499"></a><a class="code" href="unioncvmx__mio__fus__pll.html">06499</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__pll.html" title="cvmx_mio_fus_pll">cvmx_mio_fus_pll</a> {
<a name="l06500"></a><a class="code" href="unioncvmx__mio__fus__pll.html#a14fce08e31a77e3f54dabd62b26f4858">06500</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__pll.html#a14fce08e31a77e3f54dabd62b26f4858">u64</a>;
<a name="l06501"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html">06501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html">cvmx_mio_fus_pll_s</a> {
<a name="l06502"></a>06502 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06503"></a>06503 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#ad54dc9e5e64e1c6e1b8997466040339c">reserved_48_63</a>               : 16;
<a name="l06504"></a>06504     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a867d41aa78e1cc5d2271d636ea9f9f6b">rclk_align_r</a>                 : 8;  <span class="comment">/**&lt; RCLK right alignment settings */</span>
<a name="l06505"></a>06505     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#ada3e130b2d29e25330073569a1e35b4e">rclk_align_l</a>                 : 8;  <span class="comment">/**&lt; RCLK left alignment settings */</span>
<a name="l06506"></a>06506     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a8b93a89b43a42d1b5382f925f9d6b65a">reserved_15_31</a>               : 17;
<a name="l06507"></a>06507     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a99cf3325fe7dde2e7ec844e0584427fa">core_status</a>                  : 3;  <span class="comment">/**&lt; Core-clock PLL status information. */</span>
<a name="l06508"></a>06508     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#af20dae27181ee225dd790a07cadb082f">reserved_11_11</a>               : 1;
<a name="l06509"></a>06509     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a0ac3f3f1cb1d23dd262bff30c331e333">pnr_status</a>                   : 3;  <span class="comment">/**&lt; Coprocessor-clock PLL status information. */</span>
<a name="l06510"></a>06510     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a6cee6c909e5e81f8992cfe76d818e42f">c_cout_rst</a>                   : 1;  <span class="comment">/**&lt; Core clockout postscaler reset. The core clockout postscaler should be placed in reset at</span>
<a name="l06511"></a>06511 <span class="comment">                                                         least 10 reference-clock cycles prior to changing C_COUT_SEL. The core clockout postscaler</span>
<a name="l06512"></a>06512 <span class="comment">                                                         should remain under reset for at least 10 reference-clock cycles after C_COUT_SEL changes. */</span>
<a name="l06513"></a>06513     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a1d56e9eec67f827985d0c591bda4f556">c_cout_sel</a>                   : 2;  <span class="comment">/**&lt; Core-clock output select:</span>
<a name="l06514"></a>06514 <span class="comment">                                                         0x0 = Core clock.</span>
<a name="l06515"></a>06515 <span class="comment">                                                         0x1 = PS output.</span>
<a name="l06516"></a>06516 <span class="comment">                                                         0x2 = PLL output.</span>
<a name="l06517"></a>06517 <span class="comment">                                                         0x3 = Undivided core clock. */</span>
<a name="l06518"></a>06518     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a8c165e7fad2e0b019e6a47241a655df6">pnr_cout_rst</a>                 : 1;  <span class="comment">/**&lt; SYS clockout postscaler reset. The PNR clockout postscaler should be placed in reset at</span>
<a name="l06519"></a>06519 <span class="comment">                                                         least 10 reference-clock cycles prior to changing PNR_COUT_SEL. The SYS clockout</span>
<a name="l06520"></a>06520 <span class="comment">                                                         postscaler</span>
<a name="l06521"></a>06521 <span class="comment">                                                         should remain under reset for at least 10 reference-clock cycles after PNR_COUT_SEL</span>
<a name="l06522"></a>06522 <span class="comment">                                                         changes. */</span>
<a name="l06523"></a>06523     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#ae5f481a86c5667d512019e6dff1c94a1">pnr_cout_sel</a>                 : 2;  <span class="comment">/**&lt; Coprocessor-clock output select:</span>
<a name="l06524"></a>06524 <span class="comment">                                                         0x0 = Coprocessor clock.</span>
<a name="l06525"></a>06525 <span class="comment">                                                         0x1 = PS output.</span>
<a name="l06526"></a>06526 <span class="comment">                                                         0x2 = PLL output.</span>
<a name="l06527"></a>06527 <span class="comment">                                                         0x3 = Undivided core clock. */</span>
<a name="l06528"></a>06528     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a0d5c25ec981171c48377d1ffc7b46a59">rfslip</a>                       : 1;  <span class="comment">/**&lt; Reserved */</span>
<a name="l06529"></a>06529     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a8d35a29303b68ba473d98346cdd1942d">fbslip</a>                       : 1;  <span class="comment">/**&lt; Reserved */</span>
<a name="l06530"></a>06530 <span class="preprocessor">#else</span>
<a name="l06531"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a8d35a29303b68ba473d98346cdd1942d">06531</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a8d35a29303b68ba473d98346cdd1942d">fbslip</a>                       : 1;
<a name="l06532"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a0d5c25ec981171c48377d1ffc7b46a59">06532</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a0d5c25ec981171c48377d1ffc7b46a59">rfslip</a>                       : 1;
<a name="l06533"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#ae5f481a86c5667d512019e6dff1c94a1">06533</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#ae5f481a86c5667d512019e6dff1c94a1">pnr_cout_sel</a>                 : 2;
<a name="l06534"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a8c165e7fad2e0b019e6a47241a655df6">06534</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a8c165e7fad2e0b019e6a47241a655df6">pnr_cout_rst</a>                 : 1;
<a name="l06535"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a1d56e9eec67f827985d0c591bda4f556">06535</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a1d56e9eec67f827985d0c591bda4f556">c_cout_sel</a>                   : 2;
<a name="l06536"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a6cee6c909e5e81f8992cfe76d818e42f">06536</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a6cee6c909e5e81f8992cfe76d818e42f">c_cout_rst</a>                   : 1;
<a name="l06537"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a0ac3f3f1cb1d23dd262bff30c331e333">06537</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a0ac3f3f1cb1d23dd262bff30c331e333">pnr_status</a>                   : 3;
<a name="l06538"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#af20dae27181ee225dd790a07cadb082f">06538</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#af20dae27181ee225dd790a07cadb082f">reserved_11_11</a>               : 1;
<a name="l06539"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a99cf3325fe7dde2e7ec844e0584427fa">06539</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a99cf3325fe7dde2e7ec844e0584427fa">core_status</a>                  : 3;
<a name="l06540"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a8b93a89b43a42d1b5382f925f9d6b65a">06540</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a8b93a89b43a42d1b5382f925f9d6b65a">reserved_15_31</a>               : 17;
<a name="l06541"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#ada3e130b2d29e25330073569a1e35b4e">06541</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#ada3e130b2d29e25330073569a1e35b4e">rclk_align_l</a>                 : 8;
<a name="l06542"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a867d41aa78e1cc5d2271d636ea9f9f6b">06542</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#a867d41aa78e1cc5d2271d636ea9f9f6b">rclk_align_r</a>                 : 8;
<a name="l06543"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#ad54dc9e5e64e1c6e1b8997466040339c">06543</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__s.html#ad54dc9e5e64e1c6e1b8997466040339c">reserved_48_63</a>               : 16;
<a name="l06544"></a>06544 <span class="preprocessor">#endif</span>
<a name="l06545"></a>06545 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__pll.html#a6478b351723760fb75d65816ea2d8d95">s</a>;
<a name="l06546"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn50xx.html">06546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn50xx.html">cvmx_mio_fus_pll_cn50xx</a> {
<a name="l06547"></a>06547 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06548"></a>06548 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn50xx.html#aa870f56d3dcae7db8e133892f0773d99">reserved_2_63</a>                : 62;
<a name="l06549"></a>06549     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn50xx.html#a3896d8ae93a65f9c00847ac7b222d676">rfslip</a>                       : 1;  <span class="comment">/**&lt; PLL reference clock slip */</span>
<a name="l06550"></a>06550     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn50xx.html#aad506f07e3cff3789e0830bb42ccec5e">fbslip</a>                       : 1;  <span class="comment">/**&lt; PLL feedback clock slip */</span>
<a name="l06551"></a>06551 <span class="preprocessor">#else</span>
<a name="l06552"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn50xx.html#aad506f07e3cff3789e0830bb42ccec5e">06552</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn50xx.html#aad506f07e3cff3789e0830bb42ccec5e">fbslip</a>                       : 1;
<a name="l06553"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn50xx.html#a3896d8ae93a65f9c00847ac7b222d676">06553</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn50xx.html#a3896d8ae93a65f9c00847ac7b222d676">rfslip</a>                       : 1;
<a name="l06554"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn50xx.html#aa870f56d3dcae7db8e133892f0773d99">06554</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn50xx.html#aa870f56d3dcae7db8e133892f0773d99">reserved_2_63</a>                : 62;
<a name="l06555"></a>06555 <span class="preprocessor">#endif</span>
<a name="l06556"></a>06556 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__pll.html#a97e75cccf7d94bdd30e17933170574f1">cn50xx</a>;
<a name="l06557"></a><a class="code" href="unioncvmx__mio__fus__pll.html#a1b95bb085d36ea14a16004a1a78d8f93">06557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn50xx.html">cvmx_mio_fus_pll_cn50xx</a>        <a class="code" href="unioncvmx__mio__fus__pll.html#a1b95bb085d36ea14a16004a1a78d8f93">cn52xx</a>;
<a name="l06558"></a><a class="code" href="unioncvmx__mio__fus__pll.html#aa15d5b5dd94c3d4f73b246f5f4848700">06558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn50xx.html">cvmx_mio_fus_pll_cn50xx</a>        <a class="code" href="unioncvmx__mio__fus__pll.html#aa15d5b5dd94c3d4f73b246f5f4848700">cn52xxp1</a>;
<a name="l06559"></a><a class="code" href="unioncvmx__mio__fus__pll.html#a178f795d700d48b639076eed7112b607">06559</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn50xx.html">cvmx_mio_fus_pll_cn50xx</a>        <a class="code" href="unioncvmx__mio__fus__pll.html#a178f795d700d48b639076eed7112b607">cn56xx</a>;
<a name="l06560"></a><a class="code" href="unioncvmx__mio__fus__pll.html#a70edf22faec2791c423687dae6effd69">06560</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn50xx.html">cvmx_mio_fus_pll_cn50xx</a>        <a class="code" href="unioncvmx__mio__fus__pll.html#a70edf22faec2791c423687dae6effd69">cn56xxp1</a>;
<a name="l06561"></a><a class="code" href="unioncvmx__mio__fus__pll.html#ad5f11a64c131deb9dcfa054d990c2a75">06561</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn50xx.html">cvmx_mio_fus_pll_cn50xx</a>        <a class="code" href="unioncvmx__mio__fus__pll.html#ad5f11a64c131deb9dcfa054d990c2a75">cn58xx</a>;
<a name="l06562"></a><a class="code" href="unioncvmx__mio__fus__pll.html#a506fc92f052a606886b33b55523f48c8">06562</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn50xx.html">cvmx_mio_fus_pll_cn50xx</a>        <a class="code" href="unioncvmx__mio__fus__pll.html#a506fc92f052a606886b33b55523f48c8">cn58xxp1</a>;
<a name="l06563"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html">06563</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html">cvmx_mio_fus_pll_cn61xx</a> {
<a name="l06564"></a>06564 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06565"></a>06565 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#ac191f703760ce4ebcf433286b7742775">reserved_8_63</a>                : 56;
<a name="l06566"></a>06566     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#a4d2bc99a9b68676c2d5b85409af61e05">c_cout_rst</a>                   : 1;  <span class="comment">/**&lt; Core clkout postscaler reset */</span>
<a name="l06567"></a>06567     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#a62a3e0de6b503246f0902ead2ed4258c">c_cout_sel</a>                   : 2;  <span class="comment">/**&lt; Core clkout select</span>
<a name="l06568"></a>06568 <span class="comment">                                                         0=RCLK,1=PS output,2=PLL output,3=undivided RCLK |   $PR</span>
<a name="l06569"></a>06569 <span class="comment">                                                         (***Pass 1.x: 3=GND) */</span>
<a name="l06570"></a>06570     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#a483a939fecd3d8cd64857e37a5ec7f0a">pnr_cout_rst</a>                 : 1;  <span class="comment">/**&lt; PNR  clkout postscaler reset */</span>
<a name="l06571"></a>06571     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#ad94cc2fc917fe1ff277ca60417da5a1a">pnr_cout_sel</a>                 : 2;  <span class="comment">/**&lt; PNR  clkout select</span>
<a name="l06572"></a>06572 <span class="comment">                                                         0=SCLK,1=PS output,2=PLL output,3=undivided RCLK |   $PR</span>
<a name="l06573"></a>06573 <span class="comment">                                                         (***Pass 1.x: 3=GND) */</span>
<a name="l06574"></a>06574     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#a7e48b82eb94875234017ba0f20902d15">rfslip</a>                       : 1;  <span class="comment">/**&lt; Reserved */</span>
<a name="l06575"></a>06575     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#a726376a4d13620aae24038c68e3b72c6">fbslip</a>                       : 1;  <span class="comment">/**&lt; Reserved */</span>
<a name="l06576"></a>06576 <span class="preprocessor">#else</span>
<a name="l06577"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#a726376a4d13620aae24038c68e3b72c6">06577</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#a726376a4d13620aae24038c68e3b72c6">fbslip</a>                       : 1;
<a name="l06578"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#a7e48b82eb94875234017ba0f20902d15">06578</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#a7e48b82eb94875234017ba0f20902d15">rfslip</a>                       : 1;
<a name="l06579"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#ad94cc2fc917fe1ff277ca60417da5a1a">06579</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#ad94cc2fc917fe1ff277ca60417da5a1a">pnr_cout_sel</a>                 : 2;
<a name="l06580"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#a483a939fecd3d8cd64857e37a5ec7f0a">06580</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#a483a939fecd3d8cd64857e37a5ec7f0a">pnr_cout_rst</a>                 : 1;
<a name="l06581"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#a62a3e0de6b503246f0902ead2ed4258c">06581</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#a62a3e0de6b503246f0902ead2ed4258c">c_cout_sel</a>                   : 2;
<a name="l06582"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#a4d2bc99a9b68676c2d5b85409af61e05">06582</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#a4d2bc99a9b68676c2d5b85409af61e05">c_cout_rst</a>                   : 1;
<a name="l06583"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#ac191f703760ce4ebcf433286b7742775">06583</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html#ac191f703760ce4ebcf433286b7742775">reserved_8_63</a>                : 56;
<a name="l06584"></a>06584 <span class="preprocessor">#endif</span>
<a name="l06585"></a>06585 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__pll.html#aaca8d44c16510c6198cd5674c3239317">cn61xx</a>;
<a name="l06586"></a><a class="code" href="unioncvmx__mio__fus__pll.html#a040d24aaaa6034f5a942a92ef432d6b0">06586</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html">cvmx_mio_fus_pll_cn61xx</a>        <a class="code" href="unioncvmx__mio__fus__pll.html#a040d24aaaa6034f5a942a92ef432d6b0">cn63xx</a>;
<a name="l06587"></a><a class="code" href="unioncvmx__mio__fus__pll.html#a2d1143e021080439e7ec4a5b4744ea45">06587</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html">cvmx_mio_fus_pll_cn61xx</a>        <a class="code" href="unioncvmx__mio__fus__pll.html#a2d1143e021080439e7ec4a5b4744ea45">cn63xxp1</a>;
<a name="l06588"></a><a class="code" href="unioncvmx__mio__fus__pll.html#ac42beec305bc5656423cdf91e2e1dc09">06588</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html">cvmx_mio_fus_pll_cn61xx</a>        <a class="code" href="unioncvmx__mio__fus__pll.html#ac42beec305bc5656423cdf91e2e1dc09">cn66xx</a>;
<a name="l06589"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html">06589</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html">cvmx_mio_fus_pll_cn68xx</a> {
<a name="l06590"></a>06590 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06591"></a>06591 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#afc0b1a215baa0af5364afecfa4393527">reserved_48_63</a>               : 16;
<a name="l06592"></a>06592     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#ad626f1ab864d306e69ea8355f751b6c5">rclk_align_r</a>                 : 8;  <span class="comment">/**&lt; RCLK right alignment settings */</span>
<a name="l06593"></a>06593     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#a9c0d618fb2befc781bf8a4cdddb8832a">rclk_align_l</a>                 : 8;  <span class="comment">/**&lt; RCLK left alignment settings */</span>
<a name="l06594"></a>06594     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#aa44715bed8d20ccf4aefdb236512e141">reserved_8_31</a>                : 24;
<a name="l06595"></a>06595     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#a2ca86898ba2bddae54bc2a42694ec94a">c_cout_rst</a>                   : 1;  <span class="comment">/**&lt; Core clkout postscaler reset */</span>
<a name="l06596"></a>06596     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#aeccae7027b29ae7c9189c4e68361fa71">c_cout_sel</a>                   : 2;  <span class="comment">/**&lt; Core clkout select</span>
<a name="l06597"></a>06597 <span class="comment">                                                         0=RCLK,1=PS output,2=PLL output,3=undivided RCLK |   $PR */</span>
<a name="l06598"></a>06598     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#a5aabc547b52e987beaac55bf3590c685">pnr_cout_rst</a>                 : 1;  <span class="comment">/**&lt; PNR  clkout postscaler reset */</span>
<a name="l06599"></a>06599     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#ad1db3c207d63b121a9ef4fda87397d3e">pnr_cout_sel</a>                 : 2;  <span class="comment">/**&lt; PNR  clkout select</span>
<a name="l06600"></a>06600 <span class="comment">                                                         0=SCLK,1=PS output,2=PLL output,3=undivided RCLK |   $PR */</span>
<a name="l06601"></a>06601     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#aa7578dec5d1de61d65da0c505c29d87f">rfslip</a>                       : 1;  <span class="comment">/**&lt; Reserved */</span>
<a name="l06602"></a>06602     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#aa06787722b0df31526405f550802c873">fbslip</a>                       : 1;  <span class="comment">/**&lt; Reserved */</span>
<a name="l06603"></a>06603 <span class="preprocessor">#else</span>
<a name="l06604"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#aa06787722b0df31526405f550802c873">06604</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#aa06787722b0df31526405f550802c873">fbslip</a>                       : 1;
<a name="l06605"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#aa7578dec5d1de61d65da0c505c29d87f">06605</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#aa7578dec5d1de61d65da0c505c29d87f">rfslip</a>                       : 1;
<a name="l06606"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#ad1db3c207d63b121a9ef4fda87397d3e">06606</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#ad1db3c207d63b121a9ef4fda87397d3e">pnr_cout_sel</a>                 : 2;
<a name="l06607"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#a5aabc547b52e987beaac55bf3590c685">06607</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#a5aabc547b52e987beaac55bf3590c685">pnr_cout_rst</a>                 : 1;
<a name="l06608"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#aeccae7027b29ae7c9189c4e68361fa71">06608</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#aeccae7027b29ae7c9189c4e68361fa71">c_cout_sel</a>                   : 2;
<a name="l06609"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#a2ca86898ba2bddae54bc2a42694ec94a">06609</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#a2ca86898ba2bddae54bc2a42694ec94a">c_cout_rst</a>                   : 1;
<a name="l06610"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#aa44715bed8d20ccf4aefdb236512e141">06610</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#aa44715bed8d20ccf4aefdb236512e141">reserved_8_31</a>                : 24;
<a name="l06611"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#a9c0d618fb2befc781bf8a4cdddb8832a">06611</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#a9c0d618fb2befc781bf8a4cdddb8832a">rclk_align_l</a>                 : 8;
<a name="l06612"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#ad626f1ab864d306e69ea8355f751b6c5">06612</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#ad626f1ab864d306e69ea8355f751b6c5">rclk_align_r</a>                 : 8;
<a name="l06613"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#afc0b1a215baa0af5364afecfa4393527">06613</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html#afc0b1a215baa0af5364afecfa4393527">reserved_48_63</a>               : 16;
<a name="l06614"></a>06614 <span class="preprocessor">#endif</span>
<a name="l06615"></a>06615 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__pll.html#a05490b3a8c50c4558cf8afe6b42f388b">cn68xx</a>;
<a name="l06616"></a><a class="code" href="unioncvmx__mio__fus__pll.html#aabdf1304cf3c807f3498a3b99ec1144c">06616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn68xx.html">cvmx_mio_fus_pll_cn68xx</a>        <a class="code" href="unioncvmx__mio__fus__pll.html#aabdf1304cf3c807f3498a3b99ec1144c">cn68xxp1</a>;
<a name="l06617"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html">06617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html">cvmx_mio_fus_pll_cn70xx</a> {
<a name="l06618"></a>06618 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06619"></a>06619 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#adee11ceefe35dbf297269f7c907d1052">reserved_15_63</a>               : 49;
<a name="l06620"></a>06620     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#ac2a59972996079aae5ae08ed96179671">core_status</a>                  : 3;  <span class="comment">/**&lt; Core clock PLL status information. */</span>
<a name="l06621"></a>06621     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#ad336e5465e223a3a8b02e18dcbfab78e">reserved_11_11</a>               : 1;
<a name="l06622"></a>06622     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#a5637f508ea81e30be40d4d4c14decfda">pnr_status</a>                   : 3;  <span class="comment">/**&lt; PNR clock PLL status information. */</span>
<a name="l06623"></a>06623     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#a275a1a80db54b705bba11947b5160a4b">c_cout_rst</a>                   : 1;  <span class="comment">/**&lt; Core clockout postscaler reset. The core clockout postscaler should be placed in reset at</span>
<a name="l06624"></a>06624 <span class="comment">                                                         least 10 ref-clock cycles prior to changing C_COUT_SEL. The core clockout postscaler</span>
<a name="l06625"></a>06625 <span class="comment">                                                         should remain under reset for at least 10 ref-clock cycles after C_COUT_SEL changes. */</span>
<a name="l06626"></a>06626     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#a7d1ee6eeeb4df25108d7a0e8d5933fa3">c_cout_sel</a>                   : 2;  <span class="comment">/**&lt; Core clockout select:</span>
<a name="l06627"></a>06627 <span class="comment">                                                         0x0 = Core clock.</span>
<a name="l06628"></a>06628 <span class="comment">                                                         0x1 = PS output.</span>
<a name="l06629"></a>06629 <span class="comment">                                                         0x2 = PLL output.</span>
<a name="l06630"></a>06630 <span class="comment">                                                         0x3 = Undivided core clock. */</span>
<a name="l06631"></a>06631     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#a980dd03d5fb2ca5bcce0079ffd010976">pnr_cout_rst</a>                 : 1;  <span class="comment">/**&lt; PNR clockout postscaler reset. The PNR clockout postscaler should be placed in reset at</span>
<a name="l06632"></a>06632 <span class="comment">                                                         least 10 ref-clock cycles prior to changing PNR_COUT_SEL. The PNR clockout postscaler</span>
<a name="l06633"></a>06633 <span class="comment">                                                         should remain under reset for at least 10 ref-clock cycles after PNR_COUT_SEL changes. */</span>
<a name="l06634"></a>06634     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#ada758db0d3eb1a94804b8f60358b52a7">pnr_cout_sel</a>                 : 2;  <span class="comment">/**&lt; PNR clockout select:</span>
<a name="l06635"></a>06635 <span class="comment">                                                         0x0 = Coprocessor clock.</span>
<a name="l06636"></a>06636 <span class="comment">                                                         0x1 = PS output.</span>
<a name="l06637"></a>06637 <span class="comment">                                                         0x2 = PLL output.</span>
<a name="l06638"></a>06638 <span class="comment">                                                         0x3 = Undivided core clock. */</span>
<a name="l06639"></a>06639     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#afd7f53fd2e90bca3d77210d14dfa59f5">reserved_0_1</a>                 : 2;
<a name="l06640"></a>06640 <span class="preprocessor">#else</span>
<a name="l06641"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#afd7f53fd2e90bca3d77210d14dfa59f5">06641</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#afd7f53fd2e90bca3d77210d14dfa59f5">reserved_0_1</a>                 : 2;
<a name="l06642"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#ada758db0d3eb1a94804b8f60358b52a7">06642</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#ada758db0d3eb1a94804b8f60358b52a7">pnr_cout_sel</a>                 : 2;
<a name="l06643"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#a980dd03d5fb2ca5bcce0079ffd010976">06643</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#a980dd03d5fb2ca5bcce0079ffd010976">pnr_cout_rst</a>                 : 1;
<a name="l06644"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#a7d1ee6eeeb4df25108d7a0e8d5933fa3">06644</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#a7d1ee6eeeb4df25108d7a0e8d5933fa3">c_cout_sel</a>                   : 2;
<a name="l06645"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#a275a1a80db54b705bba11947b5160a4b">06645</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#a275a1a80db54b705bba11947b5160a4b">c_cout_rst</a>                   : 1;
<a name="l06646"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#a5637f508ea81e30be40d4d4c14decfda">06646</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#a5637f508ea81e30be40d4d4c14decfda">pnr_status</a>                   : 3;
<a name="l06647"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#ad336e5465e223a3a8b02e18dcbfab78e">06647</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#ad336e5465e223a3a8b02e18dcbfab78e">reserved_11_11</a>               : 1;
<a name="l06648"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#ac2a59972996079aae5ae08ed96179671">06648</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#ac2a59972996079aae5ae08ed96179671">core_status</a>                  : 3;
<a name="l06649"></a><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#adee11ceefe35dbf297269f7c907d1052">06649</a>     uint64_t <a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html#adee11ceefe35dbf297269f7c907d1052">reserved_15_63</a>               : 49;
<a name="l06650"></a>06650 <span class="preprocessor">#endif</span>
<a name="l06651"></a>06651 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__pll.html#a8590dea3ebe7e04ca787a0d59eb8e9e5">cn70xx</a>;
<a name="l06652"></a><a class="code" href="unioncvmx__mio__fus__pll.html#adf93ae582988b93ca4804c78ffb40393">06652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html">cvmx_mio_fus_pll_cn70xx</a>        <a class="code" href="unioncvmx__mio__fus__pll.html#adf93ae582988b93ca4804c78ffb40393">cn70xxp1</a>;
<a name="l06653"></a><a class="code" href="unioncvmx__mio__fus__pll.html#ab4ea5c75240f905420e9400ad5cb4e49">06653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html">cvmx_mio_fus_pll_cn70xx</a>        <a class="code" href="unioncvmx__mio__fus__pll.html#ab4ea5c75240f905420e9400ad5cb4e49">cn73xx</a>;
<a name="l06654"></a><a class="code" href="unioncvmx__mio__fus__pll.html#ad658386998882a5ebd578c784f84abd5">06654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html">cvmx_mio_fus_pll_cn70xx</a>        <a class="code" href="unioncvmx__mio__fus__pll.html#ad658386998882a5ebd578c784f84abd5">cn78xx</a>;
<a name="l06655"></a><a class="code" href="unioncvmx__mio__fus__pll.html#a7289fe6b5ea5fe6d7cc8777f6e4e271d">06655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html">cvmx_mio_fus_pll_cn70xx</a>        <a class="code" href="unioncvmx__mio__fus__pll.html#a7289fe6b5ea5fe6d7cc8777f6e4e271d">cn78xxp1</a>;
<a name="l06656"></a><a class="code" href="unioncvmx__mio__fus__pll.html#a9215a07dbf36d5bee05b6d831d712dff">06656</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn61xx.html">cvmx_mio_fus_pll_cn61xx</a>        <a class="code" href="unioncvmx__mio__fus__pll.html#a9215a07dbf36d5bee05b6d831d712dff">cnf71xx</a>;
<a name="l06657"></a><a class="code" href="unioncvmx__mio__fus__pll.html#aab8efcb54a0bfa31af7574f1ebb05846">06657</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__pll_1_1cvmx__mio__fus__pll__cn70xx.html">cvmx_mio_fus_pll_cn70xx</a>        <a class="code" href="unioncvmx__mio__fus__pll.html#aab8efcb54a0bfa31af7574f1ebb05846">cnf75xx</a>;
<a name="l06658"></a>06658 };
<a name="l06659"></a><a class="code" href="cvmx-mio-defs_8h.html#afc0e23cf9b299d68164e65615a23b8e3">06659</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__pll.html" title="cvmx_mio_fus_pll">cvmx_mio_fus_pll</a> <a class="code" href="unioncvmx__mio__fus__pll.html" title="cvmx_mio_fus_pll">cvmx_mio_fus_pll_t</a>;
<a name="l06660"></a>06660 <span class="comment"></span>
<a name="l06661"></a>06661 <span class="comment">/**</span>
<a name="l06662"></a>06662 <span class="comment"> * cvmx_mio_fus_prog</span>
<a name="l06663"></a>06663 <span class="comment"> *</span>
<a name="l06664"></a>06664 <span class="comment"> * DON&apos;T PUT IN HRM*</span>
<a name="l06665"></a>06665 <span class="comment"> *</span>
<a name="l06666"></a>06666 <span class="comment"> *</span>
<a name="l06667"></a>06667 <span class="comment"> * Notes:</span>
<a name="l06668"></a>06668 <span class="comment"> * This CSR is not present in the HRM.</span>
<a name="l06669"></a>06669 <span class="comment"> *</span>
<a name="l06670"></a>06670 <span class="comment"> * To write a bank of fuses, SW must set MIO_FUS_WADR[ADDR] to the bank to be</span>
<a name="l06671"></a>06671 <span class="comment"> * programmed and then set each bit within MIO_FUS_BNK_DATX to indicate which</span>
<a name="l06672"></a>06672 <span class="comment"> * fuses to blow.  Once ADDR, and DAT are setup, SW can write to</span>
<a name="l06673"></a>06673 <span class="comment"> * MIO_FUS_PROG[PROG] to start the bank write and poll on PROG.  Once PROG is</span>
<a name="l06674"></a>06674 <span class="comment"> * clear, the bank write is complete.</span>
<a name="l06675"></a>06675 <span class="comment"> *</span>
<a name="l06676"></a>06676 <span class="comment"> * A soft blow is still subject to lockdown fuses.  After a soft/warm reset, the</span>
<a name="l06677"></a>06677 <span class="comment"> * chip will behave as though the fuses were actually blown.  A cold reset restores</span>
<a name="l06678"></a>06678 <span class="comment"> * the actual fuse valuse.</span>
<a name="l06679"></a>06679 <span class="comment"> */</span>
<a name="l06680"></a><a class="code" href="unioncvmx__mio__fus__prog.html">06680</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__prog.html" title="cvmx_mio_fus_prog">cvmx_mio_fus_prog</a> {
<a name="l06681"></a><a class="code" href="unioncvmx__mio__fus__prog.html#a007601ffb499dd9572d57efc3bf713f5">06681</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__prog.html#a007601ffb499dd9572d57efc3bf713f5">u64</a>;
<a name="l06682"></a><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html">06682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html">cvmx_mio_fus_prog_s</a> {
<a name="l06683"></a>06683 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06684"></a>06684 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html#a7682e922f51223c05c2199f32ec6b3af">reserved_1_63</a>                : 63;
<a name="l06685"></a>06685     uint64_t <a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html#a3c46394505f4717105d362d3cfa2997b">prog</a>                         : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l06686"></a>06686 <span class="preprocessor">#else</span>
<a name="l06687"></a><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html#a3c46394505f4717105d362d3cfa2997b">06687</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html#a3c46394505f4717105d362d3cfa2997b">prog</a>                         : 1;
<a name="l06688"></a><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html#a7682e922f51223c05c2199f32ec6b3af">06688</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html#a7682e922f51223c05c2199f32ec6b3af">reserved_1_63</a>                : 63;
<a name="l06689"></a>06689 <span class="preprocessor">#endif</span>
<a name="l06690"></a>06690 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__prog.html#a222e3081e67dd412e998f5938b806359">s</a>;
<a name="l06691"></a><a class="code" href="unioncvmx__mio__fus__prog.html#a70d751b7eac05b764990b4df1eedfcdb">06691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html">cvmx_mio_fus_prog_s</a>            <a class="code" href="unioncvmx__mio__fus__prog.html#a70d751b7eac05b764990b4df1eedfcdb">cn30xx</a>;
<a name="l06692"></a><a class="code" href="unioncvmx__mio__fus__prog.html#a6f962f4c45a42efb8c213c96946c54ea">06692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html">cvmx_mio_fus_prog_s</a>            <a class="code" href="unioncvmx__mio__fus__prog.html#a6f962f4c45a42efb8c213c96946c54ea">cn31xx</a>;
<a name="l06693"></a><a class="code" href="unioncvmx__mio__fus__prog.html#a527aee5fed1c4fc6c80e6b13d5c22505">06693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html">cvmx_mio_fus_prog_s</a>            <a class="code" href="unioncvmx__mio__fus__prog.html#a527aee5fed1c4fc6c80e6b13d5c22505">cn38xx</a>;
<a name="l06694"></a><a class="code" href="unioncvmx__mio__fus__prog.html#a4f3196e85229bfb1d8c29f636f55ed3c">06694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html">cvmx_mio_fus_prog_s</a>            <a class="code" href="unioncvmx__mio__fus__prog.html#a4f3196e85229bfb1d8c29f636f55ed3c">cn38xxp2</a>;
<a name="l06695"></a><a class="code" href="unioncvmx__mio__fus__prog.html#a9dc4119c5b7431dbceb7421cb1c8e037">06695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html">cvmx_mio_fus_prog_s</a>            <a class="code" href="unioncvmx__mio__fus__prog.html#a9dc4119c5b7431dbceb7421cb1c8e037">cn50xx</a>;
<a name="l06696"></a><a class="code" href="unioncvmx__mio__fus__prog.html#a6fca4ae51cbdd6ba4cb4c700114df0e1">06696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html">cvmx_mio_fus_prog_s</a>            <a class="code" href="unioncvmx__mio__fus__prog.html#a6fca4ae51cbdd6ba4cb4c700114df0e1">cn52xx</a>;
<a name="l06697"></a><a class="code" href="unioncvmx__mio__fus__prog.html#a6a0529d4f2fb33f8a684092313c63bf9">06697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html">cvmx_mio_fus_prog_s</a>            <a class="code" href="unioncvmx__mio__fus__prog.html#a6a0529d4f2fb33f8a684092313c63bf9">cn52xxp1</a>;
<a name="l06698"></a><a class="code" href="unioncvmx__mio__fus__prog.html#a0c5f654e88ae7231e3d0cc6210240942">06698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html">cvmx_mio_fus_prog_s</a>            <a class="code" href="unioncvmx__mio__fus__prog.html#a0c5f654e88ae7231e3d0cc6210240942">cn56xx</a>;
<a name="l06699"></a><a class="code" href="unioncvmx__mio__fus__prog.html#ab6a943f1be2c657b8e55839cf2477ec3">06699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html">cvmx_mio_fus_prog_s</a>            <a class="code" href="unioncvmx__mio__fus__prog.html#ab6a943f1be2c657b8e55839cf2477ec3">cn56xxp1</a>;
<a name="l06700"></a><a class="code" href="unioncvmx__mio__fus__prog.html#a1bf8383359e42497a49a35583ec92e1b">06700</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html">cvmx_mio_fus_prog_s</a>            <a class="code" href="unioncvmx__mio__fus__prog.html#a1bf8383359e42497a49a35583ec92e1b">cn58xx</a>;
<a name="l06701"></a><a class="code" href="unioncvmx__mio__fus__prog.html#a14af8a15db892cbe7e03d07ce63971dc">06701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__s.html">cvmx_mio_fus_prog_s</a>            <a class="code" href="unioncvmx__mio__fus__prog.html#a14af8a15db892cbe7e03d07ce63971dc">cn58xxp1</a>;
<a name="l06702"></a><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn61xx.html">06702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn61xx.html">cvmx_mio_fus_prog_cn61xx</a> {
<a name="l06703"></a>06703 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06704"></a>06704 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn61xx.html#a83fc0e42b6a98bdde5ede12ef43ee455">reserved_2_63</a>                : 62;
<a name="l06705"></a>06705     uint64_t <a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn61xx.html#a646b4647399949272d78727a374c4fdb">soft</a>                         : 1;  <span class="comment">/**&lt; When set with PROG, causes only the local storeage</span>
<a name="l06706"></a>06706 <span class="comment">                                                         to change.  Will not really blow any fuses.  HW</span>
<a name="l06707"></a>06707 <span class="comment">                                                         will clear when the program operation is complete */</span>
<a name="l06708"></a>06708     uint64_t <a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn61xx.html#a70a68d6d822e7ad7638a26e454c72691">prog</a>                         : 1;  <span class="comment">/**&lt; Blow the fuse bank</span>
<a name="l06709"></a>06709 <span class="comment">                                                         SW will set PROG, and then the HW will clear</span>
<a name="l06710"></a>06710 <span class="comment">                                                         when the program operation is complete */</span>
<a name="l06711"></a>06711 <span class="preprocessor">#else</span>
<a name="l06712"></a><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn61xx.html#a70a68d6d822e7ad7638a26e454c72691">06712</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn61xx.html#a70a68d6d822e7ad7638a26e454c72691">prog</a>                         : 1;
<a name="l06713"></a><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn61xx.html#a646b4647399949272d78727a374c4fdb">06713</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn61xx.html#a646b4647399949272d78727a374c4fdb">soft</a>                         : 1;
<a name="l06714"></a><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn61xx.html#a83fc0e42b6a98bdde5ede12ef43ee455">06714</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn61xx.html#a83fc0e42b6a98bdde5ede12ef43ee455">reserved_2_63</a>                : 62;
<a name="l06715"></a>06715 <span class="preprocessor">#endif</span>
<a name="l06716"></a>06716 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__prog.html#ab4a0fe24f0db796b1288e358daa9ab04">cn61xx</a>;
<a name="l06717"></a><a class="code" href="unioncvmx__mio__fus__prog.html#ae183514737f606edfdfd937bd6957e22">06717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn61xx.html">cvmx_mio_fus_prog_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__prog.html#ae183514737f606edfdfd937bd6957e22">cn63xx</a>;
<a name="l06718"></a><a class="code" href="unioncvmx__mio__fus__prog.html#a0201aff59054766016144a5fd81ed0cb">06718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn61xx.html">cvmx_mio_fus_prog_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__prog.html#a0201aff59054766016144a5fd81ed0cb">cn63xxp1</a>;
<a name="l06719"></a><a class="code" href="unioncvmx__mio__fus__prog.html#a35762acef6e9ab6e56c8c751f41aa7df">06719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn61xx.html">cvmx_mio_fus_prog_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__prog.html#a35762acef6e9ab6e56c8c751f41aa7df">cn66xx</a>;
<a name="l06720"></a><a class="code" href="unioncvmx__mio__fus__prog.html#ae653ccdbb416d4a986e33fd920f5e829">06720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn61xx.html">cvmx_mio_fus_prog_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__prog.html#ae653ccdbb416d4a986e33fd920f5e829">cn68xx</a>;
<a name="l06721"></a><a class="code" href="unioncvmx__mio__fus__prog.html#ae9e064ba7280dd7600ef59bf078e4f5f">06721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn61xx.html">cvmx_mio_fus_prog_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__prog.html#ae9e064ba7280dd7600ef59bf078e4f5f">cn68xxp1</a>;
<a name="l06722"></a><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn70xx.html">06722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn70xx.html">cvmx_mio_fus_prog_cn70xx</a> {
<a name="l06723"></a>06723 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06724"></a>06724 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn70xx.html#a6728e467dd76fe562a44d646569eb564">reserved_2_63</a>                : 62;
<a name="l06725"></a>06725     uint64_t <a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn70xx.html#a4db9faae403e2345c8cb9a575e53706a">sft</a>                          : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l06726"></a>06726     uint64_t <a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn70xx.html#a9d23a43f86737d1ec8cb0ef4044932b4">prog</a>                         : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l06727"></a>06727 <span class="preprocessor">#else</span>
<a name="l06728"></a><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn70xx.html#a9d23a43f86737d1ec8cb0ef4044932b4">06728</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn70xx.html#a9d23a43f86737d1ec8cb0ef4044932b4">prog</a>                         : 1;
<a name="l06729"></a><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn70xx.html#a4db9faae403e2345c8cb9a575e53706a">06729</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn70xx.html#a4db9faae403e2345c8cb9a575e53706a">sft</a>                          : 1;
<a name="l06730"></a><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn70xx.html#a6728e467dd76fe562a44d646569eb564">06730</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn70xx.html#a6728e467dd76fe562a44d646569eb564">reserved_2_63</a>                : 62;
<a name="l06731"></a>06731 <span class="preprocessor">#endif</span>
<a name="l06732"></a>06732 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__prog.html#ae232b7de5b67467b104a28461caeb8cb">cn70xx</a>;
<a name="l06733"></a><a class="code" href="unioncvmx__mio__fus__prog.html#af3882fc723c1270dfc08e3d124f157d2">06733</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn70xx.html">cvmx_mio_fus_prog_cn70xx</a>       <a class="code" href="unioncvmx__mio__fus__prog.html#af3882fc723c1270dfc08e3d124f157d2">cn70xxp1</a>;
<a name="l06734"></a><a class="code" href="unioncvmx__mio__fus__prog.html#ad38e1b050078cd258b5558a3a6417cbf">06734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn70xx.html">cvmx_mio_fus_prog_cn70xx</a>       <a class="code" href="unioncvmx__mio__fus__prog.html#ad38e1b050078cd258b5558a3a6417cbf">cn73xx</a>;
<a name="l06735"></a><a class="code" href="unioncvmx__mio__fus__prog.html#a6a0684cfe8d8a79fc8d9b1e1b73b16f5">06735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn70xx.html">cvmx_mio_fus_prog_cn70xx</a>       <a class="code" href="unioncvmx__mio__fus__prog.html#a6a0684cfe8d8a79fc8d9b1e1b73b16f5">cn78xx</a>;
<a name="l06736"></a><a class="code" href="unioncvmx__mio__fus__prog.html#a1c4e84c502746689296190be53ae9a1d">06736</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn70xx.html">cvmx_mio_fus_prog_cn70xx</a>       <a class="code" href="unioncvmx__mio__fus__prog.html#a1c4e84c502746689296190be53ae9a1d">cn78xxp1</a>;
<a name="l06737"></a><a class="code" href="unioncvmx__mio__fus__prog.html#a385311ea2ec110b9bfaf28ee093da96c">06737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn61xx.html">cvmx_mio_fus_prog_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__prog.html#a385311ea2ec110b9bfaf28ee093da96c">cnf71xx</a>;
<a name="l06738"></a><a class="code" href="unioncvmx__mio__fus__prog.html#adf43d5b5888094565922be26dc9a5c78">06738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog_1_1cvmx__mio__fus__prog__cn70xx.html">cvmx_mio_fus_prog_cn70xx</a>       <a class="code" href="unioncvmx__mio__fus__prog.html#adf43d5b5888094565922be26dc9a5c78">cnf75xx</a>;
<a name="l06739"></a>06739 };
<a name="l06740"></a><a class="code" href="cvmx-mio-defs_8h.html#a5557b7044ec3134f173085ed043f4cb4">06740</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__prog.html" title="cvmx_mio_fus_prog">cvmx_mio_fus_prog</a> <a class="code" href="unioncvmx__mio__fus__prog.html" title="cvmx_mio_fus_prog">cvmx_mio_fus_prog_t</a>;
<a name="l06741"></a>06741 <span class="comment"></span>
<a name="l06742"></a>06742 <span class="comment">/**</span>
<a name="l06743"></a>06743 <span class="comment"> * cvmx_mio_fus_prog_times</span>
<a name="l06744"></a>06744 <span class="comment"> *</span>
<a name="l06745"></a>06745 <span class="comment"> * DON&apos;T PUT IN HRM*</span>
<a name="l06746"></a>06746 <span class="comment"> *</span>
<a name="l06747"></a>06747 <span class="comment"> *</span>
<a name="l06748"></a>06748 <span class="comment"> * Notes:</span>
<a name="l06749"></a>06749 <span class="comment"> * This CSR is not present in the HRM.</span>
<a name="l06750"></a>06750 <span class="comment"> *</span>
<a name="l06751"></a>06751 <span class="comment"> * All values must be &gt; 0 for correct electrical operation.</span>
<a name="l06752"></a>06752 <span class="comment"> *</span>
<a name="l06753"></a>06753 <span class="comment"> * IFB fuses are 0..1791</span>
<a name="l06754"></a>06754 <span class="comment"> * L6G fuses are 1792 to 2047</span>
<a name="l06755"></a>06755 <span class="comment"> *</span>
<a name="l06756"></a>06756 <span class="comment"> * The reset values are for IFB fuses for ref_clk of 100MHZ</span>
<a name="l06757"></a>06757 <span class="comment"> */</span>
<a name="l06758"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html">06758</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__prog__times.html" title="cvmx_mio_fus_prog_times">cvmx_mio_fus_prog_times</a> {
<a name="l06759"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html#a44bb55362998d304073ce1e11eca03c0">06759</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__prog__times.html#a44bb55362998d304073ce1e11eca03c0">u64</a>;
<a name="l06760"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html">06760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html">cvmx_mio_fus_prog_times_s</a> {
<a name="l06761"></a>06761 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06762"></a>06762 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html#a46d73dc9e3e1df262fbbe97982027618">reserved_35_63</a>               : 29;
<a name="l06763"></a>06763     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html#a0e5af59301df6b2f93c71482cfd1f76d">vgate_pin</a>                    : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l06764"></a>06764     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html#a294a5aacade3d0b25a790f51099582d5">fsrc_pin</a>                     : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l06765"></a>06765     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html#a1571ea63b684ca7b0a7e2e7a5fe0ea79">prog_pin</a>                     : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l06766"></a>06766     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html#ad4c3110ca87dc0e48685e4577ca6ff71">reserved_6_31</a>                : 26;
<a name="l06767"></a>06767     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html#af48cd8a1172ab4ea723a0e2f59b3aca0">setup</a>                        : 6;  <span class="comment">/**&lt; efuse timing param</span>
<a name="l06768"></a>06768 <span class="comment"></span>
<a name="l06769"></a>06769 <span class="comment">                                                         SETUP = (tWRS/refclk period)-1</span>
<a name="l06770"></a>06770 <span class="comment"></span>
<a name="l06771"></a>06771 <span class="comment">                                                         For IFB: tWRS =  20ns</span>
<a name="l06772"></a>06772 <span class="comment">                                                         For L6G: tWRS =  20ns */</span>
<a name="l06773"></a>06773 <span class="preprocessor">#else</span>
<a name="l06774"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html#af48cd8a1172ab4ea723a0e2f59b3aca0">06774</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html#af48cd8a1172ab4ea723a0e2f59b3aca0">setup</a>                        : 6;
<a name="l06775"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html#ad4c3110ca87dc0e48685e4577ca6ff71">06775</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html#ad4c3110ca87dc0e48685e4577ca6ff71">reserved_6_31</a>                : 26;
<a name="l06776"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html#a1571ea63b684ca7b0a7e2e7a5fe0ea79">06776</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html#a1571ea63b684ca7b0a7e2e7a5fe0ea79">prog_pin</a>                     : 1;
<a name="l06777"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html#a294a5aacade3d0b25a790f51099582d5">06777</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html#a294a5aacade3d0b25a790f51099582d5">fsrc_pin</a>                     : 1;
<a name="l06778"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html#a0e5af59301df6b2f93c71482cfd1f76d">06778</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html#a0e5af59301df6b2f93c71482cfd1f76d">vgate_pin</a>                    : 1;
<a name="l06779"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html#a46d73dc9e3e1df262fbbe97982027618">06779</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__s.html#a46d73dc9e3e1df262fbbe97982027618">reserved_35_63</a>               : 29;
<a name="l06780"></a>06780 <span class="preprocessor">#endif</span>
<a name="l06781"></a>06781 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__prog__times.html#abdb45448556a231a7659e3452aed7274">s</a>;
<a name="l06782"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html">06782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html">cvmx_mio_fus_prog_times_cn50xx</a> {
<a name="l06783"></a>06783 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06784"></a>06784 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html#a7d729051fc2525fe3c1dbacd82d8ec30">reserved_33_63</a>               : 31;
<a name="l06785"></a>06785     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html#a100d22e1d1c72a69201c434f609520c2">prog_pin</a>                     : 1;  <span class="comment">/**&lt; efuse program pin */</span>
<a name="l06786"></a>06786     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html#aa021a584f0428325924839b53c74b821">out</a>                          : 8;  <span class="comment">/**&lt; efuse timing param (ref_clks to delay 10ns) */</span>
<a name="l06787"></a>06787     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html#a37fd157575f2baae76c59005f309c59b">sclk_lo</a>                      : 4;  <span class="comment">/**&lt; efuse timing param (ref_clks to delay 5ns) */</span>
<a name="l06788"></a>06788     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html#a10ffc96de47bc88883ab45eb7e2888d4">sclk_hi</a>                      : 12; <span class="comment">/**&lt; efuse timing param (ref_clks to delay 1000ns) */</span>
<a name="l06789"></a>06789     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html#adbbc216da3375135db654add1f69b07a">setup</a>                        : 8;  <span class="comment">/**&lt; efuse timing param (ref_clks to delay 10ns) */</span>
<a name="l06790"></a>06790 <span class="preprocessor">#else</span>
<a name="l06791"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html#adbbc216da3375135db654add1f69b07a">06791</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html#adbbc216da3375135db654add1f69b07a">setup</a>                        : 8;
<a name="l06792"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html#a10ffc96de47bc88883ab45eb7e2888d4">06792</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html#a10ffc96de47bc88883ab45eb7e2888d4">sclk_hi</a>                      : 12;
<a name="l06793"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html#a37fd157575f2baae76c59005f309c59b">06793</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html#a37fd157575f2baae76c59005f309c59b">sclk_lo</a>                      : 4;
<a name="l06794"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html#aa021a584f0428325924839b53c74b821">06794</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html#aa021a584f0428325924839b53c74b821">out</a>                          : 8;
<a name="l06795"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html#a100d22e1d1c72a69201c434f609520c2">06795</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html#a100d22e1d1c72a69201c434f609520c2">prog_pin</a>                     : 1;
<a name="l06796"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html#a7d729051fc2525fe3c1dbacd82d8ec30">06796</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html#a7d729051fc2525fe3c1dbacd82d8ec30">reserved_33_63</a>               : 31;
<a name="l06797"></a>06797 <span class="preprocessor">#endif</span>
<a name="l06798"></a>06798 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__prog__times.html#a19310ba5fb09cb36014433137cc8bd4a">cn50xx</a>;
<a name="l06799"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html#a06064e44dd85d339c0e8006ee87768b7">06799</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html">cvmx_mio_fus_prog_times_cn50xx</a> <a class="code" href="unioncvmx__mio__fus__prog__times.html#a06064e44dd85d339c0e8006ee87768b7">cn52xx</a>;
<a name="l06800"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html#afffa830acbd924f239819f456659d2e1">06800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html">cvmx_mio_fus_prog_times_cn50xx</a> <a class="code" href="unioncvmx__mio__fus__prog__times.html#afffa830acbd924f239819f456659d2e1">cn52xxp1</a>;
<a name="l06801"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html#a6394d1b23ab4f625702766c18049a51d">06801</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html">cvmx_mio_fus_prog_times_cn50xx</a> <a class="code" href="unioncvmx__mio__fus__prog__times.html#a6394d1b23ab4f625702766c18049a51d">cn56xx</a>;
<a name="l06802"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html#a6a173a053833b2df10cbff68fabb64ef">06802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html">cvmx_mio_fus_prog_times_cn50xx</a> <a class="code" href="unioncvmx__mio__fus__prog__times.html#a6a173a053833b2df10cbff68fabb64ef">cn56xxp1</a>;
<a name="l06803"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html#af8eceb33052110314f466f1ba0f32348">06803</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html">cvmx_mio_fus_prog_times_cn50xx</a> <a class="code" href="unioncvmx__mio__fus__prog__times.html#af8eceb33052110314f466f1ba0f32348">cn58xx</a>;
<a name="l06804"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html#a78c1e8e253bf88f2c830d0188e933c7f">06804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn50xx.html">cvmx_mio_fus_prog_times_cn50xx</a> <a class="code" href="unioncvmx__mio__fus__prog__times.html#a78c1e8e253bf88f2c830d0188e933c7f">cn58xxp1</a>;
<a name="l06805"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html">06805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html">cvmx_mio_fus_prog_times_cn61xx</a> {
<a name="l06806"></a>06806 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06807"></a>06807 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#a7172324d1d9887c0431cc2f59d2cba61">reserved_35_63</a>               : 29;
<a name="l06808"></a>06808     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#a600c02b763c22ae743cbabb7e6c32bfd">vgate_pin</a>                    : 1;  <span class="comment">/**&lt; efuse vgate pin (L6G) */</span>
<a name="l06809"></a>06809     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#a0614e0abaa1f99a3b2f589a9cde206eb">fsrc_pin</a>                     : 1;  <span class="comment">/**&lt; efuse fsource pin (L6G) */</span>
<a name="l06810"></a>06810     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#a34b6d09dfe7425ef3c32ef9a0a2c463c">prog_pin</a>                     : 1;  <span class="comment">/**&lt; efuse program pin (IFB) */</span>
<a name="l06811"></a>06811     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#a99a9cef2a7ef8883ec9318c3604c2842">out</a>                          : 7;  <span class="comment">/**&lt; efuse timing param</span>
<a name="l06812"></a>06812 <span class="comment"></span>
<a name="l06813"></a>06813 <span class="comment">                                                         OUT = (tOUT/refclk period)-1</span>
<a name="l06814"></a>06814 <span class="comment"></span>
<a name="l06815"></a>06815 <span class="comment">                                                         For IFB: tOUT =  20ns</span>
<a name="l06816"></a>06816 <span class="comment">                                                         For L6G: tOUT =  20ns */</span>
<a name="l06817"></a>06817     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#ad6d475e1e55dbb6bfa5ed8e7a72278ea">sclk_lo</a>                      : 4;  <span class="comment">/**&lt; efuse timing param</span>
<a name="l06818"></a>06818 <span class="comment"></span>
<a name="l06819"></a>06819 <span class="comment">                                                         SCLK_LO=(tSLO/refclk period)-1</span>
<a name="l06820"></a>06820 <span class="comment"></span>
<a name="l06821"></a>06821 <span class="comment">                                                         For IFB: tSLO =  20ns</span>
<a name="l06822"></a>06822 <span class="comment">                                                         For L6G: tSLO =  20ns */</span>
<a name="l06823"></a>06823     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#a47b8d3f90216d34b4fd745c0d13262e5">sclk_hi</a>                      : 15; <span class="comment">/**&lt; efuse timing param</span>
<a name="l06824"></a>06824 <span class="comment">                                                         ***NOTE: Pass 1.x reset value is 20000</span>
<a name="l06825"></a>06825 <span class="comment"></span>
<a name="l06826"></a>06826 <span class="comment">                                                         SCLK_HI=(tSHI/refclk period)-1</span>
<a name="l06827"></a>06827 <span class="comment"></span>
<a name="l06828"></a>06828 <span class="comment">                                                         For IFB: tSHI =  200us</span>
<a name="l06829"></a>06829 <span class="comment">                                                         For L6G: tSHI =  25us */</span>
<a name="l06830"></a>06830     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#ae763681ede2f2235d6f0619814e6b635">setup</a>                        : 6;  <span class="comment">/**&lt; efuse timing param</span>
<a name="l06831"></a>06831 <span class="comment"></span>
<a name="l06832"></a>06832 <span class="comment">                                                         SETUP = (tWRS/refclk period)-1</span>
<a name="l06833"></a>06833 <span class="comment"></span>
<a name="l06834"></a>06834 <span class="comment">                                                         For IFB: tWRS =  20ns</span>
<a name="l06835"></a>06835 <span class="comment">                                                         For L6G: tWRS =  20ns */</span>
<a name="l06836"></a>06836 <span class="preprocessor">#else</span>
<a name="l06837"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#ae763681ede2f2235d6f0619814e6b635">06837</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#ae763681ede2f2235d6f0619814e6b635">setup</a>                        : 6;
<a name="l06838"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#a47b8d3f90216d34b4fd745c0d13262e5">06838</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#a47b8d3f90216d34b4fd745c0d13262e5">sclk_hi</a>                      : 15;
<a name="l06839"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#ad6d475e1e55dbb6bfa5ed8e7a72278ea">06839</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#ad6d475e1e55dbb6bfa5ed8e7a72278ea">sclk_lo</a>                      : 4;
<a name="l06840"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#a99a9cef2a7ef8883ec9318c3604c2842">06840</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#a99a9cef2a7ef8883ec9318c3604c2842">out</a>                          : 7;
<a name="l06841"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#a34b6d09dfe7425ef3c32ef9a0a2c463c">06841</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#a34b6d09dfe7425ef3c32ef9a0a2c463c">prog_pin</a>                     : 1;
<a name="l06842"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#a0614e0abaa1f99a3b2f589a9cde206eb">06842</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#a0614e0abaa1f99a3b2f589a9cde206eb">fsrc_pin</a>                     : 1;
<a name="l06843"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#a600c02b763c22ae743cbabb7e6c32bfd">06843</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#a600c02b763c22ae743cbabb7e6c32bfd">vgate_pin</a>                    : 1;
<a name="l06844"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#a7172324d1d9887c0431cc2f59d2cba61">06844</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html#a7172324d1d9887c0431cc2f59d2cba61">reserved_35_63</a>               : 29;
<a name="l06845"></a>06845 <span class="preprocessor">#endif</span>
<a name="l06846"></a>06846 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__prog__times.html#ab3ba4f957aea891097659f17501cb8d7">cn61xx</a>;
<a name="l06847"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html#a429844a8a1197d116a3b785a2c7ef6b0">06847</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html">cvmx_mio_fus_prog_times_cn61xx</a> <a class="code" href="unioncvmx__mio__fus__prog__times.html#a429844a8a1197d116a3b785a2c7ef6b0">cn63xx</a>;
<a name="l06848"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html#ab0c2192766d0d3feed8ae0fa61feb5a3">06848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html">cvmx_mio_fus_prog_times_cn61xx</a> <a class="code" href="unioncvmx__mio__fus__prog__times.html#ab0c2192766d0d3feed8ae0fa61feb5a3">cn63xxp1</a>;
<a name="l06849"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html#ace40b5c004a462d20258f1893009559a">06849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html">cvmx_mio_fus_prog_times_cn61xx</a> <a class="code" href="unioncvmx__mio__fus__prog__times.html#ace40b5c004a462d20258f1893009559a">cn66xx</a>;
<a name="l06850"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html#af4118ac5097a047ca6f92924ea1ad90c">06850</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html">cvmx_mio_fus_prog_times_cn61xx</a> <a class="code" href="unioncvmx__mio__fus__prog__times.html#af4118ac5097a047ca6f92924ea1ad90c">cn68xx</a>;
<a name="l06851"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html#ad2173a99a04c4a78a969796caf5548c1">06851</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html">cvmx_mio_fus_prog_times_cn61xx</a> <a class="code" href="unioncvmx__mio__fus__prog__times.html#ad2173a99a04c4a78a969796caf5548c1">cn68xxp1</a>;
<a name="l06852"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html">06852</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html">cvmx_mio_fus_prog_times_cn70xx</a> {
<a name="l06853"></a>06853 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06854"></a>06854 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html#ae85a8ecda1a41029a1e7812cc8e05097">reserved_35_63</a>               : 29;
<a name="l06855"></a>06855     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html#a5bee9ac284b9952d38b95fc85a7de736">vgate_pin</a>                    : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l06856"></a>06856     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html#a5cebdaae0a9c618c9f3d795348f93547">fsrc_pin</a>                     : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l06857"></a>06857     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html#aee67fb1e26e77f1a28d0e877d85ab96c">prog_pin</a>                     : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l06858"></a>06858     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html#a1f58e88cb7fd1d02b6e44ab1272c0145">reserved_0_31</a>                : 32;
<a name="l06859"></a>06859 <span class="preprocessor">#else</span>
<a name="l06860"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html#a1f58e88cb7fd1d02b6e44ab1272c0145">06860</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html#a1f58e88cb7fd1d02b6e44ab1272c0145">reserved_0_31</a>                : 32;
<a name="l06861"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html#aee67fb1e26e77f1a28d0e877d85ab96c">06861</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html#aee67fb1e26e77f1a28d0e877d85ab96c">prog_pin</a>                     : 1;
<a name="l06862"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html#a5cebdaae0a9c618c9f3d795348f93547">06862</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html#a5cebdaae0a9c618c9f3d795348f93547">fsrc_pin</a>                     : 1;
<a name="l06863"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html#a5bee9ac284b9952d38b95fc85a7de736">06863</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html#a5bee9ac284b9952d38b95fc85a7de736">vgate_pin</a>                    : 1;
<a name="l06864"></a><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html#ae85a8ecda1a41029a1e7812cc8e05097">06864</a>     uint64_t <a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html#ae85a8ecda1a41029a1e7812cc8e05097">reserved_35_63</a>               : 29;
<a name="l06865"></a>06865 <span class="preprocessor">#endif</span>
<a name="l06866"></a>06866 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__prog__times.html#a08bfe61c4597fc00bc1ea50d3b96db3a">cn70xx</a>;
<a name="l06867"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html#ad0e6141ce2dda49237ffb05bfe6246be">06867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html">cvmx_mio_fus_prog_times_cn70xx</a> <a class="code" href="unioncvmx__mio__fus__prog__times.html#ad0e6141ce2dda49237ffb05bfe6246be">cn70xxp1</a>;
<a name="l06868"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html#aee1346308c5ea74cd61c651a2f1b0166">06868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html">cvmx_mio_fus_prog_times_cn70xx</a> <a class="code" href="unioncvmx__mio__fus__prog__times.html#aee1346308c5ea74cd61c651a2f1b0166">cn73xx</a>;
<a name="l06869"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html#a30b4eff0ab832f05ed9aa7c3503131ba">06869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html">cvmx_mio_fus_prog_times_cn70xx</a> <a class="code" href="unioncvmx__mio__fus__prog__times.html#a30b4eff0ab832f05ed9aa7c3503131ba">cn78xx</a>;
<a name="l06870"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html#a74b68e49c8edfc1b0cee03b3aa187ade">06870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html">cvmx_mio_fus_prog_times_cn70xx</a> <a class="code" href="unioncvmx__mio__fus__prog__times.html#a74b68e49c8edfc1b0cee03b3aa187ade">cn78xxp1</a>;
<a name="l06871"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html#a9d8bbbc6b45ce1ef2b6eb1dc3aee9fb5">06871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn61xx.html">cvmx_mio_fus_prog_times_cn61xx</a> <a class="code" href="unioncvmx__mio__fus__prog__times.html#a9d8bbbc6b45ce1ef2b6eb1dc3aee9fb5">cnf71xx</a>;
<a name="l06872"></a><a class="code" href="unioncvmx__mio__fus__prog__times.html#a0c7a38da6c984c373606deb975d4fc87">06872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__prog__times_1_1cvmx__mio__fus__prog__times__cn70xx.html">cvmx_mio_fus_prog_times_cn70xx</a> <a class="code" href="unioncvmx__mio__fus__prog__times.html#a0c7a38da6c984c373606deb975d4fc87">cnf75xx</a>;
<a name="l06873"></a>06873 };
<a name="l06874"></a><a class="code" href="cvmx-mio-defs_8h.html#aea7bf1a3dc4e1a6f84216b4b3794720f">06874</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__prog__times.html" title="cvmx_mio_fus_prog_times">cvmx_mio_fus_prog_times</a> <a class="code" href="unioncvmx__mio__fus__prog__times.html" title="cvmx_mio_fus_prog_times">cvmx_mio_fus_prog_times_t</a>;
<a name="l06875"></a>06875 <span class="comment"></span>
<a name="l06876"></a>06876 <span class="comment">/**</span>
<a name="l06877"></a>06877 <span class="comment"> * cvmx_mio_fus_rcmd</span>
<a name="l06878"></a>06878 <span class="comment"> *</span>
<a name="l06879"></a>06879 <span class="comment"> * To read an efuse, software writes MIO_FUS_RCMD[ADDR,PEND] with the byte address of the fuse in</span>
<a name="l06880"></a>06880 <span class="comment"> * question, then software can poll MIO_FUS_RCMD[PEND]. When PEND is clear, then</span>
<a name="l06881"></a>06881 <span class="comment"> * MIO_FUS_RCMD[DAT] is valid. In addition, if the efuse read went to the efuse banks (e.g.</span>
<a name="l06882"></a>06882 <span class="comment"> * (ADDR/16) not [0,1,7] || EFUSE), software can read MIO_FUS_BNK_DAT() which contains all 128</span>
<a name="l06883"></a>06883 <span class="comment"> * fuses in the bank associated in ADDR.  Fuses 1023..960 are not accessible if</span>
<a name="l06884"></a>06884 <span class="comment"> * MIO_FUS_DAT2[DORM_CRYPTO] is enabled.</span>
<a name="l06885"></a>06885 <span class="comment"> */</span>
<a name="l06886"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html">06886</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__rcmd.html" title="cvmx_mio_fus_rcmd">cvmx_mio_fus_rcmd</a> {
<a name="l06887"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#a8489b1f4fc03f45f27a66d44b76d59f2">06887</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__rcmd.html#a8489b1f4fc03f45f27a66d44b76d59f2">u64</a>;
<a name="l06888"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html">06888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html">cvmx_mio_fus_rcmd_s</a> {
<a name="l06889"></a>06889 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06890"></a>06890 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#ac758bc9e609422c9064b47ffef5e0377">reserved_24_63</a>               : 40;
<a name="l06891"></a>06891     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#a69583993b90cb9ffbb14e854f6e2f84c">dat</a>                          : 8;  <span class="comment">/**&lt; 8 bits of fuse data. */</span>
<a name="l06892"></a>06892     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#a14545e61f3931532a4d9a28b9036ba54">reserved_13_15</a>               : 3;
<a name="l06893"></a>06893     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#a277467706d231aafe1365f70f81f3e76">pend</a>                         : 1;  <span class="comment">/**&lt; Software sets this bit on a write to start FUSE read operation. Hardware clears when read</span>
<a name="l06894"></a>06894 <span class="comment">                                                         is complete and the DAT is valid. */</span>
<a name="l06895"></a>06895     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#a1b9b994423641bcfb70354e8b24210ad">reserved_11_11</a>               : 1;
<a name="l06896"></a>06896     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#af8727eef540b732b97d57b5c3ef54c71">addr_hi</a>                      : 2;  <span class="comment">/**&lt; Upper fuse address bits to extend space beyond 2k fuses. Valid range is 0x0-0x2. */</span>
<a name="l06897"></a>06897     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#abec2323eadd1a2a01d43d6c35f6096e7">efuse</a>                        : 1;  <span class="comment">/**&lt; When set, return data from the efuse storage rather than the local storage. */</span>
<a name="l06898"></a>06898     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#adedce4b1d50375686867f6a6e826c9c3">addr</a>                         : 8;  <span class="comment">/**&lt; The byte address of the fuse to read. */</span>
<a name="l06899"></a>06899 <span class="preprocessor">#else</span>
<a name="l06900"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#adedce4b1d50375686867f6a6e826c9c3">06900</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#adedce4b1d50375686867f6a6e826c9c3">addr</a>                         : 8;
<a name="l06901"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#abec2323eadd1a2a01d43d6c35f6096e7">06901</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#abec2323eadd1a2a01d43d6c35f6096e7">efuse</a>                        : 1;
<a name="l06902"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#af8727eef540b732b97d57b5c3ef54c71">06902</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#af8727eef540b732b97d57b5c3ef54c71">addr_hi</a>                      : 2;
<a name="l06903"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#a1b9b994423641bcfb70354e8b24210ad">06903</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#a1b9b994423641bcfb70354e8b24210ad">reserved_11_11</a>               : 1;
<a name="l06904"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#a277467706d231aafe1365f70f81f3e76">06904</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#a277467706d231aafe1365f70f81f3e76">pend</a>                         : 1;
<a name="l06905"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#a14545e61f3931532a4d9a28b9036ba54">06905</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#a14545e61f3931532a4d9a28b9036ba54">reserved_13_15</a>               : 3;
<a name="l06906"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#a69583993b90cb9ffbb14e854f6e2f84c">06906</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#a69583993b90cb9ffbb14e854f6e2f84c">dat</a>                          : 8;
<a name="l06907"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#ac758bc9e609422c9064b47ffef5e0377">06907</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html#ac758bc9e609422c9064b47ffef5e0377">reserved_24_63</a>               : 40;
<a name="l06908"></a>06908 <span class="preprocessor">#endif</span>
<a name="l06909"></a>06909 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__rcmd.html#a4a703647f5a51182f2b2fcf863baa8d1">s</a>;
<a name="l06910"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html">06910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html">cvmx_mio_fus_rcmd_cn30xx</a> {
<a name="l06911"></a>06911 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06912"></a>06912 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#a9839639ed53b82e56657393d6a3da925">reserved_24_63</a>               : 40;
<a name="l06913"></a>06913     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#a6613400aaedf366babb8feda3d0d5fae">dat</a>                          : 8;  <span class="comment">/**&lt; 8bits of fuse data */</span>
<a name="l06914"></a>06914     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#abbc6575261b0d91983123b5b61839a7d">reserved_13_15</a>               : 3;
<a name="l06915"></a>06915     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#ab4a47d93ed20b57fc3fa07825c314e99">pend</a>                         : 1;  <span class="comment">/**&lt; SW sets this bit on a write to start FUSE read</span>
<a name="l06916"></a>06916 <span class="comment">                                                         operation.  HW clears when read is complete and</span>
<a name="l06917"></a>06917 <span class="comment">                                                         the DAT is valid */</span>
<a name="l06918"></a>06918     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#a32fca53424bf08a591bba23bab91cd8e">reserved_9_11</a>                : 3;
<a name="l06919"></a>06919     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#ad1f3ccf11cdc1301b4ce6404b6b680d8">efuse</a>                        : 1;  <span class="comment">/**&lt; When set, return data from the efuse storage</span>
<a name="l06920"></a>06920 <span class="comment">                                                         rather than the local storage for the 320 HW fuses */</span>
<a name="l06921"></a>06921     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#a26237dce0f04a9261f15f0a365bfdc5e">reserved_7_7</a>                 : 1;
<a name="l06922"></a>06922     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#a800aeb066ef9d9c388b54e390213bc45">addr</a>                         : 7;  <span class="comment">/**&lt; The byte address of the fuse to read */</span>
<a name="l06923"></a>06923 <span class="preprocessor">#else</span>
<a name="l06924"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#a800aeb066ef9d9c388b54e390213bc45">06924</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#a800aeb066ef9d9c388b54e390213bc45">addr</a>                         : 7;
<a name="l06925"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#a26237dce0f04a9261f15f0a365bfdc5e">06925</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#a26237dce0f04a9261f15f0a365bfdc5e">reserved_7_7</a>                 : 1;
<a name="l06926"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#ad1f3ccf11cdc1301b4ce6404b6b680d8">06926</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#ad1f3ccf11cdc1301b4ce6404b6b680d8">efuse</a>                        : 1;
<a name="l06927"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#a32fca53424bf08a591bba23bab91cd8e">06927</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#a32fca53424bf08a591bba23bab91cd8e">reserved_9_11</a>                : 3;
<a name="l06928"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#ab4a47d93ed20b57fc3fa07825c314e99">06928</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#ab4a47d93ed20b57fc3fa07825c314e99">pend</a>                         : 1;
<a name="l06929"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#abbc6575261b0d91983123b5b61839a7d">06929</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#abbc6575261b0d91983123b5b61839a7d">reserved_13_15</a>               : 3;
<a name="l06930"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#a6613400aaedf366babb8feda3d0d5fae">06930</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#a6613400aaedf366babb8feda3d0d5fae">dat</a>                          : 8;
<a name="l06931"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#a9839639ed53b82e56657393d6a3da925">06931</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html#a9839639ed53b82e56657393d6a3da925">reserved_24_63</a>               : 40;
<a name="l06932"></a>06932 <span class="preprocessor">#endif</span>
<a name="l06933"></a>06933 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__rcmd.html#adbaa549d196e8686f9d11819e2e0863e">cn30xx</a>;
<a name="l06934"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#abdf822fcd7ef36c06cbcccbdf0f265a1">06934</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html">cvmx_mio_fus_rcmd_cn30xx</a>       <a class="code" href="unioncvmx__mio__fus__rcmd.html#abdf822fcd7ef36c06cbcccbdf0f265a1">cn31xx</a>;
<a name="l06935"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#ab4141d99f867ac006bb0424fc18cebee">06935</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html">cvmx_mio_fus_rcmd_cn30xx</a>       <a class="code" href="unioncvmx__mio__fus__rcmd.html#ab4141d99f867ac006bb0424fc18cebee">cn38xx</a>;
<a name="l06936"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#a7c2d3d1a10a91ac288fdda9fa0435518">06936</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html">cvmx_mio_fus_rcmd_cn30xx</a>       <a class="code" href="unioncvmx__mio__fus__rcmd.html#a7c2d3d1a10a91ac288fdda9fa0435518">cn38xxp2</a>;
<a name="l06937"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#a7afc2b2e733168264819ada43c291973">06937</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html">cvmx_mio_fus_rcmd_cn30xx</a>       <a class="code" href="unioncvmx__mio__fus__rcmd.html#a7afc2b2e733168264819ada43c291973">cn50xx</a>;
<a name="l06938"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html">06938</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html">cvmx_mio_fus_rcmd_cn52xx</a> {
<a name="l06939"></a>06939 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06940"></a>06940 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#a7c1c8d80e45539b30cd5fa106a649089">reserved_24_63</a>               : 40;
<a name="l06941"></a>06941     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#ad9ad30c0233075e4f3b14dffd7171bd1">dat</a>                          : 8;  <span class="comment">/**&lt; 8bits of fuse data */</span>
<a name="l06942"></a>06942     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#ae1baaa52752ce7be6feda31a61b1c797">reserved_13_15</a>               : 3;
<a name="l06943"></a>06943     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#aa4c8410935c38657fa5111d277b54e28">pend</a>                         : 1;  <span class="comment">/**&lt; SW sets this bit on a write to start FUSE read</span>
<a name="l06944"></a>06944 <span class="comment">                                                         operation.  HW clears when read is complete and</span>
<a name="l06945"></a>06945 <span class="comment">                                                         the DAT is valid */</span>
<a name="l06946"></a>06946     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#a8eef3c803eba8f573835c10da3b38f86">reserved_9_11</a>                : 3;
<a name="l06947"></a>06947     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#aaab6bfcf2895bcaf316b47e422bee4e0">efuse</a>                        : 1;  <span class="comment">/**&lt; When set, return data from the efuse storage</span>
<a name="l06948"></a>06948 <span class="comment">                                                         rather than the local storage for the 320 HW fuses */</span>
<a name="l06949"></a>06949     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#a2e57c1fb777977e32f5b500d67fe19cd">addr</a>                         : 8;  <span class="comment">/**&lt; The byte address of the fuse to read */</span>
<a name="l06950"></a>06950 <span class="preprocessor">#else</span>
<a name="l06951"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#a2e57c1fb777977e32f5b500d67fe19cd">06951</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#a2e57c1fb777977e32f5b500d67fe19cd">addr</a>                         : 8;
<a name="l06952"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#aaab6bfcf2895bcaf316b47e422bee4e0">06952</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#aaab6bfcf2895bcaf316b47e422bee4e0">efuse</a>                        : 1;
<a name="l06953"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#a8eef3c803eba8f573835c10da3b38f86">06953</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#a8eef3c803eba8f573835c10da3b38f86">reserved_9_11</a>                : 3;
<a name="l06954"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#aa4c8410935c38657fa5111d277b54e28">06954</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#aa4c8410935c38657fa5111d277b54e28">pend</a>                         : 1;
<a name="l06955"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#ae1baaa52752ce7be6feda31a61b1c797">06955</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#ae1baaa52752ce7be6feda31a61b1c797">reserved_13_15</a>               : 3;
<a name="l06956"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#ad9ad30c0233075e4f3b14dffd7171bd1">06956</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#ad9ad30c0233075e4f3b14dffd7171bd1">dat</a>                          : 8;
<a name="l06957"></a><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#a7c1c8d80e45539b30cd5fa106a649089">06957</a>     uint64_t <a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html#a7c1c8d80e45539b30cd5fa106a649089">reserved_24_63</a>               : 40;
<a name="l06958"></a>06958 <span class="preprocessor">#endif</span>
<a name="l06959"></a>06959 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__rcmd.html#acd59b2fa6f69e5562fb897dd7cc15477">cn52xx</a>;
<a name="l06960"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#a9e962cfb2f669559fed36e32f7897131">06960</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html">cvmx_mio_fus_rcmd_cn52xx</a>       <a class="code" href="unioncvmx__mio__fus__rcmd.html#a9e962cfb2f669559fed36e32f7897131">cn52xxp1</a>;
<a name="l06961"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#a7355fdd80d9d5fecc3c73ea13248b62c">06961</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html">cvmx_mio_fus_rcmd_cn52xx</a>       <a class="code" href="unioncvmx__mio__fus__rcmd.html#a7355fdd80d9d5fecc3c73ea13248b62c">cn56xx</a>;
<a name="l06962"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#af640c9c2d245f8c3cb5bd721b7e853d5">06962</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html">cvmx_mio_fus_rcmd_cn52xx</a>       <a class="code" href="unioncvmx__mio__fus__rcmd.html#af640c9c2d245f8c3cb5bd721b7e853d5">cn56xxp1</a>;
<a name="l06963"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#a26b2d9a18155352b8795ec466a45b35c">06963</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html">cvmx_mio_fus_rcmd_cn30xx</a>       <a class="code" href="unioncvmx__mio__fus__rcmd.html#a26b2d9a18155352b8795ec466a45b35c">cn58xx</a>;
<a name="l06964"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#a11994b2706a07e17d423b3c54b206ede">06964</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn30xx.html">cvmx_mio_fus_rcmd_cn30xx</a>       <a class="code" href="unioncvmx__mio__fus__rcmd.html#a11994b2706a07e17d423b3c54b206ede">cn58xxp1</a>;
<a name="l06965"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#a21281359413c55e44a1beaa566dc1414">06965</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html">cvmx_mio_fus_rcmd_cn52xx</a>       <a class="code" href="unioncvmx__mio__fus__rcmd.html#a21281359413c55e44a1beaa566dc1414">cn61xx</a>;
<a name="l06966"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#af19383c7c3874f44aa17bb2210e7208a">06966</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html">cvmx_mio_fus_rcmd_cn52xx</a>       <a class="code" href="unioncvmx__mio__fus__rcmd.html#af19383c7c3874f44aa17bb2210e7208a">cn63xx</a>;
<a name="l06967"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#a7afabfa62916b09f50c39150ac162f20">06967</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html">cvmx_mio_fus_rcmd_cn52xx</a>       <a class="code" href="unioncvmx__mio__fus__rcmd.html#a7afabfa62916b09f50c39150ac162f20">cn63xxp1</a>;
<a name="l06968"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#a053bd136765f4ab29c000c11910e1e2d">06968</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html">cvmx_mio_fus_rcmd_cn52xx</a>       <a class="code" href="unioncvmx__mio__fus__rcmd.html#a053bd136765f4ab29c000c11910e1e2d">cn66xx</a>;
<a name="l06969"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#a20835e85233a5f1384a4b04d9c962133">06969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html">cvmx_mio_fus_rcmd_cn52xx</a>       <a class="code" href="unioncvmx__mio__fus__rcmd.html#a20835e85233a5f1384a4b04d9c962133">cn68xx</a>;
<a name="l06970"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#ab7818548fb4728677e9130f844d9c6ea">06970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html">cvmx_mio_fus_rcmd_cn52xx</a>       <a class="code" href="unioncvmx__mio__fus__rcmd.html#ab7818548fb4728677e9130f844d9c6ea">cn68xxp1</a>;
<a name="l06971"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#a94b4420afb91890ff973f6596f644089">06971</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html">cvmx_mio_fus_rcmd_s</a>            <a class="code" href="unioncvmx__mio__fus__rcmd.html#a94b4420afb91890ff973f6596f644089">cn70xx</a>;
<a name="l06972"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#a2cc1d993196dcd33f779d79321d27b71">06972</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html">cvmx_mio_fus_rcmd_s</a>            <a class="code" href="unioncvmx__mio__fus__rcmd.html#a2cc1d993196dcd33f779d79321d27b71">cn70xxp1</a>;
<a name="l06973"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#a1d089ee8debd45e3e2378573f874a1a6">06973</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html">cvmx_mio_fus_rcmd_s</a>            <a class="code" href="unioncvmx__mio__fus__rcmd.html#a1d089ee8debd45e3e2378573f874a1a6">cn73xx</a>;
<a name="l06974"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#a9658b9d13efbe952a7087c02f8a4cc7e">06974</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html">cvmx_mio_fus_rcmd_s</a>            <a class="code" href="unioncvmx__mio__fus__rcmd.html#a9658b9d13efbe952a7087c02f8a4cc7e">cn78xx</a>;
<a name="l06975"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#aa52865e760c2717f50ecd54e1dfeb35c">06975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html">cvmx_mio_fus_rcmd_s</a>            <a class="code" href="unioncvmx__mio__fus__rcmd.html#aa52865e760c2717f50ecd54e1dfeb35c">cn78xxp1</a>;
<a name="l06976"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#a0e4ca7f60852a920d7ef41b98d551fac">06976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__cn52xx.html">cvmx_mio_fus_rcmd_cn52xx</a>       <a class="code" href="unioncvmx__mio__fus__rcmd.html#a0e4ca7f60852a920d7ef41b98d551fac">cnf71xx</a>;
<a name="l06977"></a><a class="code" href="unioncvmx__mio__fus__rcmd.html#acfa1dcb38cdb317f88f51f6a1bcffc71">06977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rcmd_1_1cvmx__mio__fus__rcmd__s.html">cvmx_mio_fus_rcmd_s</a>            <a class="code" href="unioncvmx__mio__fus__rcmd.html#acfa1dcb38cdb317f88f51f6a1bcffc71">cnf75xx</a>;
<a name="l06978"></a>06978 };
<a name="l06979"></a><a class="code" href="cvmx-mio-defs_8h.html#a179e97e557fd20ecf2f960a97945e895">06979</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__rcmd.html" title="cvmx_mio_fus_rcmd">cvmx_mio_fus_rcmd</a> <a class="code" href="unioncvmx__mio__fus__rcmd.html" title="cvmx_mio_fus_rcmd">cvmx_mio_fus_rcmd_t</a>;
<a name="l06980"></a>06980 <span class="comment"></span>
<a name="l06981"></a>06981 <span class="comment">/**</span>
<a name="l06982"></a>06982 <span class="comment"> * cvmx_mio_fus_read_times</span>
<a name="l06983"></a>06983 <span class="comment"> *</span>
<a name="l06984"></a>06984 <span class="comment"> * IFB fuses are 0 to 1791. The reset values are for IFB fuses for PLL_REF_CLK up to 100MHz when</span>
<a name="l06985"></a>06985 <span class="comment"> * core PLL is engaged. If any of the formulas below result in a value less than zero, the</span>
<a name="l06986"></a>06986 <span class="comment"> * corresponding timing parameter should be set to zero.</span>
<a name="l06987"></a>06987 <span class="comment"> *</span>
<a name="l06988"></a>06988 <span class="comment"> * Prior to issuing a read to the fuse banks (via MIO_FUS_RCMD), this register should be written</span>
<a name="l06989"></a>06989 <span class="comment"> * with the timing parameters that will be read.</span>
<a name="l06990"></a>06990 <span class="comment"> * This register should not be written while MIO_FUS_RCMD[PEND] = 1.</span>
<a name="l06991"></a>06991 <span class="comment"> */</span>
<a name="l06992"></a><a class="code" href="unioncvmx__mio__fus__read__times.html">06992</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__read__times.html" title="cvmx_mio_fus_read_times">cvmx_mio_fus_read_times</a> {
<a name="l06993"></a><a class="code" href="unioncvmx__mio__fus__read__times.html#a6feb1dca62cffa7a9b503154e41e6a7c">06993</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__read__times.html#a6feb1dca62cffa7a9b503154e41e6a7c">u64</a>;
<a name="l06994"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__s.html">06994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__s.html">cvmx_mio_fus_read_times_s</a> {
<a name="l06995"></a>06995 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06996"></a>06996 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__s.html#a0001772c5dde53bb7e3fd4c8375698cc">reserved_32_63</a>               : 32;
<a name="l06997"></a>06997     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__s.html#af9733743de18f0aef33932f970d815a9">done</a>                         : 4;  <span class="comment">/**&lt; Hold time of CSB, PGENB, and LOAD with respect to falling edge of STROBE for read and</span>
<a name="l06998"></a>06998 <span class="comment">                                                         write mode in PLL_REF_CLK + 1 cycles. Timing specs are th_CS = 6ns, th_PG = 10ns, th_LD_p</span>
<a name="l06999"></a>06999 <span class="comment">                                                         = 7ns. Default of 0x0 yields 20ns for a PLL_REF_CLK of 50 MHz, 10ns at 100MHz. */</span>
<a name="l07000"></a>07000     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__s.html#a6c1f78c9a6e459fe5fc3c3c1f5fb15f1">reserved_0_27</a>                : 28;
<a name="l07001"></a>07001 <span class="preprocessor">#else</span>
<a name="l07002"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__s.html#a6c1f78c9a6e459fe5fc3c3c1f5fb15f1">07002</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__s.html#a6c1f78c9a6e459fe5fc3c3c1f5fb15f1">reserved_0_27</a>                : 28;
<a name="l07003"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__s.html#af9733743de18f0aef33932f970d815a9">07003</a>     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__s.html#af9733743de18f0aef33932f970d815a9">done</a>                         : 4;
<a name="l07004"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__s.html#a0001772c5dde53bb7e3fd4c8375698cc">07004</a>     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__s.html#a0001772c5dde53bb7e3fd4c8375698cc">reserved_32_63</a>               : 32;
<a name="l07005"></a>07005 <span class="preprocessor">#endif</span>
<a name="l07006"></a>07006 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__read__times.html#a93e0f7dc2e7fa6b83f59bc86f063ea72">s</a>;
<a name="l07007"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html">07007</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html">cvmx_mio_fus_read_times_cn61xx</a> {
<a name="l07008"></a>07008 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07009"></a>07009 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html#a4a59f3ce6082a3b22de24dcfdd5a7a61">reserved_26_63</a>               : 38;
<a name="l07010"></a>07010     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html#ab901146e5ce4f793607934d9dd35ed0b">sch</a>                          : 4;  <span class="comment">/**&lt; Hold CS for (SCH+1) refclks after FSET desserts</span>
<a name="l07011"></a>07011 <span class="comment"></span>
<a name="l07012"></a>07012 <span class="comment">                                                         SCH = (tSCH/refclk period)-1</span>
<a name="l07013"></a>07013 <span class="comment"></span>
<a name="l07014"></a>07014 <span class="comment">                                                         For IFB: tSCH = 160ns</span>
<a name="l07015"></a>07015 <span class="comment">                                                         For L6G: tSCH =  10ns */</span>
<a name="l07016"></a>07016     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html#ad77cea755a9804df84180f8d8ed73adc">fsh</a>                          : 4;  <span class="comment">/**&lt; Hold FSET for (FSH+1) refclks after PRCHG deasserts</span>
<a name="l07017"></a>07017 <span class="comment"></span>
<a name="l07018"></a>07018 <span class="comment">                                                         FSH = (tFSH/refclk period)-1</span>
<a name="l07019"></a>07019 <span class="comment"></span>
<a name="l07020"></a>07020 <span class="comment">                                                         For IFB: tFSH = 160ns</span>
<a name="l07021"></a>07021 <span class="comment">                                                         For L6G: tFSH =  10ns */</span>
<a name="l07022"></a>07022     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html#a8a4c19a4acb4319b68fb4266772946e7">prh</a>                          : 4;  <span class="comment">/**&lt; Assert PRCHG (PRH+1) refclks after SIGDEV deasserts</span>
<a name="l07023"></a>07023 <span class="comment"></span>
<a name="l07024"></a>07024 <span class="comment">                                                         PRH = (tPRH/refclk period)-1</span>
<a name="l07025"></a>07025 <span class="comment"></span>
<a name="l07026"></a>07026 <span class="comment">                                                         For IFB: tPRH =  70ns</span>
<a name="l07027"></a>07027 <span class="comment">                                                         For L6G: tPRH =  10ns */</span>
<a name="l07028"></a>07028     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html#ad00b972cfe504465b29b4d1d68391d5b">sdh</a>                          : 4;  <span class="comment">/**&lt; Hold SIGDEV for (SDH+1) refclks after FSET asserts</span>
<a name="l07029"></a>07029 <span class="comment"></span>
<a name="l07030"></a>07030 <span class="comment">                                                         SDH = (tSDH/refclk period)-1</span>
<a name="l07031"></a>07031 <span class="comment"></span>
<a name="l07032"></a>07032 <span class="comment">                                                         For IFB: tPRH =  10ns</span>
<a name="l07033"></a>07033 <span class="comment">                                                         For L6G: tPRH =  10ns */</span>
<a name="l07034"></a>07034     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html#ab11edcbbfc71f5479df3d5515e5377fb">setup</a>                        : 10; <span class="comment">/**&lt; Assert CS for (SETUP+1) refclks before asserting</span>
<a name="l07035"></a>07035 <span class="comment">                                                         SIGDEV, FSET, or PRCHG</span>
<a name="l07036"></a>07036 <span class="comment"></span>
<a name="l07037"></a>07037 <span class="comment">                                                         SETUP=(tRDS/refclk period)-1</span>
<a name="l07038"></a>07038 <span class="comment"></span>
<a name="l07039"></a>07039 <span class="comment">                                                         For IFB: tRDS = 10000ns</span>
<a name="l07040"></a>07040 <span class="comment">                                                         For L6G: tRDS = max(tSCS,tSDS,tPRS)</span>
<a name="l07041"></a>07041 <span class="comment">                                                           where tSCS   = 10ns</span>
<a name="l07042"></a>07042 <span class="comment">                                                                 tSDS   = 10ns</span>
<a name="l07043"></a>07043 <span class="comment">                                                                 tPRS   = 10ns */</span>
<a name="l07044"></a>07044 <span class="preprocessor">#else</span>
<a name="l07045"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html#ab11edcbbfc71f5479df3d5515e5377fb">07045</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html#ab11edcbbfc71f5479df3d5515e5377fb">setup</a>                        : 10;
<a name="l07046"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html#ad00b972cfe504465b29b4d1d68391d5b">07046</a>     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html#ad00b972cfe504465b29b4d1d68391d5b">sdh</a>                          : 4;
<a name="l07047"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html#a8a4c19a4acb4319b68fb4266772946e7">07047</a>     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html#a8a4c19a4acb4319b68fb4266772946e7">prh</a>                          : 4;
<a name="l07048"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html#ad77cea755a9804df84180f8d8ed73adc">07048</a>     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html#ad77cea755a9804df84180f8d8ed73adc">fsh</a>                          : 4;
<a name="l07049"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html#ab901146e5ce4f793607934d9dd35ed0b">07049</a>     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html#ab901146e5ce4f793607934d9dd35ed0b">sch</a>                          : 4;
<a name="l07050"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html#a4a59f3ce6082a3b22de24dcfdd5a7a61">07050</a>     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html#a4a59f3ce6082a3b22de24dcfdd5a7a61">reserved_26_63</a>               : 38;
<a name="l07051"></a>07051 <span class="preprocessor">#endif</span>
<a name="l07052"></a>07052 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__read__times.html#a50cba5240296777008ae2a6fee362ddb">cn61xx</a>;
<a name="l07053"></a><a class="code" href="unioncvmx__mio__fus__read__times.html#ad969ef5ea3b80700e91a74b46380538c">07053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html">cvmx_mio_fus_read_times_cn61xx</a> <a class="code" href="unioncvmx__mio__fus__read__times.html#ad969ef5ea3b80700e91a74b46380538c">cn63xx</a>;
<a name="l07054"></a><a class="code" href="unioncvmx__mio__fus__read__times.html#a716ff98cf123f7747d1bf753e58ac5ae">07054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html">cvmx_mio_fus_read_times_cn61xx</a> <a class="code" href="unioncvmx__mio__fus__read__times.html#a716ff98cf123f7747d1bf753e58ac5ae">cn63xxp1</a>;
<a name="l07055"></a><a class="code" href="unioncvmx__mio__fus__read__times.html#a78d2ae4973cbfc6cc7e3829988136c16">07055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html">cvmx_mio_fus_read_times_cn61xx</a> <a class="code" href="unioncvmx__mio__fus__read__times.html#a78d2ae4973cbfc6cc7e3829988136c16">cn66xx</a>;
<a name="l07056"></a><a class="code" href="unioncvmx__mio__fus__read__times.html#a2eaabe2011bec5329f412273001589bb">07056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html">cvmx_mio_fus_read_times_cn61xx</a> <a class="code" href="unioncvmx__mio__fus__read__times.html#a2eaabe2011bec5329f412273001589bb">cn68xx</a>;
<a name="l07057"></a><a class="code" href="unioncvmx__mio__fus__read__times.html#a879a0f9b9b2e29fbd0a9eab0505ae2f7">07057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html">cvmx_mio_fus_read_times_cn61xx</a> <a class="code" href="unioncvmx__mio__fus__read__times.html#a879a0f9b9b2e29fbd0a9eab0505ae2f7">cn68xxp1</a>;
<a name="l07058"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html">07058</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html">cvmx_mio_fus_read_times_cn70xx</a> {
<a name="l07059"></a>07059 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07060"></a>07060 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#ae85e0fb53903183226235aa728af04be">reserved_32_63</a>               : 32;
<a name="l07061"></a>07061     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#aa6ec1e79c06742c907b6e71c08e12a15">done</a>                         : 4;  <span class="comment">/**&lt; Hold time of CSB, PGENB, and LOAD with respect to falling edge of STROBE for read and</span>
<a name="l07062"></a>07062 <span class="comment">                                                         write mode in PLL_REF_CLK + 1 cycles. Timing specs are th_CS = 6ns, th_PG = 10ns, th_LD_p</span>
<a name="l07063"></a>07063 <span class="comment">                                                         = 7ns. Default of 0x0 yields 20ns for a PLL_REF_CLK of 50 MHz, 10ns at 100MHz. */</span>
<a name="l07064"></a>07064     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#a6c78f178b513d8a7fde7650e1a1cde34">ahd</a>                          : 4;  <span class="comment">/**&lt; Hold time of A with respect to falling edge of STROBE for read and write modes in</span>
<a name="l07065"></a>07065 <span class="comment">                                                         PLL_REF_CLK + 2 cycles. Timing spec of tsu_A_r and tsu_A_p is 3ns min. Default of 0x0</span>
<a name="l07066"></a>07066 <span class="comment">                                                         yields 40ns for a PLL_REF_CLK of 50 MHz, 20ns at 100MHz. */</span>
<a name="l07067"></a>07067     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#a951185e0f1accfa97e7f36b738213ad2">wrstb_wh</a>                     : 12; <span class="comment">/**&lt; Pulse width high of STROBE in write mode in PLL_REF_CLK + 1 cycles. Timing spec of</span>
<a name="l07068"></a>07068 <span class="comment">                                                         twh_SB_p is 9.8us max. Default of 0x1F3 yields 10 us at PLL_REF_CLK of 50 MHz. */</span>
<a name="l07069"></a>07069     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#adaebc663211903bf2f47cd7d5049238f">rdstb_wh</a>                     : 4;  <span class="comment">/**&lt; Pulse width high of STROBE in read mode in PLL_REF_CLK + 1 cycles. Timing spec of twh_SB_p</span>
<a name="l07070"></a>07070 <span class="comment">                                                         is 20ns min. Default of 0x1 yields 40 ns at PLL_REF_CLK of 50 MHz, 20ns at 100MHz. */</span>
<a name="l07071"></a>07071     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#a6a2c0c55429a15323a08bff97b6e6a78">asu</a>                          : 4;  <span class="comment">/**&lt; Setup time of A to rising edge of STROBE for read and write modes in PLL_REF_CLK cycles.</span>
<a name="l07072"></a>07072 <span class="comment">                                                         Timing spec of tsu_A_r and tsu_A_p is 12 ns min. Default of 0x1 yields 40 ns at</span>
<a name="l07073"></a>07073 <span class="comment">                                                         PLL_REF_CLK of 50 MHz, 20ns at 100MHz. */</span>
<a name="l07074"></a>07074     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#adb80f37f9001ecfc567fef085c0b983c">setup</a>                        : 4;  <span class="comment">/**&lt; Setup of CSB, PGENB, LOAD to rising edge of STROBE in read and write modes in PLL_REF_CLK</span>
<a name="l07075"></a>07075 <span class="comment">                                                         + 1 cycles. tsu_CS = 16ns, tsu_PG = 14ns, tsu_LD_r = 10ns. Default of 0x0 yields 20 ns</span>
<a name="l07076"></a>07076 <span class="comment">                                                         plus ASU cycles at PLL_REF_CLK of 50 MHz, 10ns + ASU at 100MHz. */</span>
<a name="l07077"></a>07077 <span class="preprocessor">#else</span>
<a name="l07078"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#adb80f37f9001ecfc567fef085c0b983c">07078</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#adb80f37f9001ecfc567fef085c0b983c">setup</a>                        : 4;
<a name="l07079"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#a6a2c0c55429a15323a08bff97b6e6a78">07079</a>     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#a6a2c0c55429a15323a08bff97b6e6a78">asu</a>                          : 4;
<a name="l07080"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#adaebc663211903bf2f47cd7d5049238f">07080</a>     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#adaebc663211903bf2f47cd7d5049238f">rdstb_wh</a>                     : 4;
<a name="l07081"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#a951185e0f1accfa97e7f36b738213ad2">07081</a>     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#a951185e0f1accfa97e7f36b738213ad2">wrstb_wh</a>                     : 12;
<a name="l07082"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#a6c78f178b513d8a7fde7650e1a1cde34">07082</a>     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#a6c78f178b513d8a7fde7650e1a1cde34">ahd</a>                          : 4;
<a name="l07083"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#aa6ec1e79c06742c907b6e71c08e12a15">07083</a>     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#aa6ec1e79c06742c907b6e71c08e12a15">done</a>                         : 4;
<a name="l07084"></a><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#ae85e0fb53903183226235aa728af04be">07084</a>     uint64_t <a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html#ae85e0fb53903183226235aa728af04be">reserved_32_63</a>               : 32;
<a name="l07085"></a>07085 <span class="preprocessor">#endif</span>
<a name="l07086"></a>07086 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__read__times.html#a5ea9ac64a4802682df17528fbf7337d9">cn70xx</a>;
<a name="l07087"></a><a class="code" href="unioncvmx__mio__fus__read__times.html#ad2e7a5e32230660944853c2e6154e571">07087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html">cvmx_mio_fus_read_times_cn70xx</a> <a class="code" href="unioncvmx__mio__fus__read__times.html#ad2e7a5e32230660944853c2e6154e571">cn70xxp1</a>;
<a name="l07088"></a><a class="code" href="unioncvmx__mio__fus__read__times.html#aa77780a0dff1ca33888c2a24b7e661ef">07088</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html">cvmx_mio_fus_read_times_cn70xx</a> <a class="code" href="unioncvmx__mio__fus__read__times.html#aa77780a0dff1ca33888c2a24b7e661ef">cn73xx</a>;
<a name="l07089"></a><a class="code" href="unioncvmx__mio__fus__read__times.html#a85524c497420a923ff9ffb020bf99122">07089</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html">cvmx_mio_fus_read_times_cn70xx</a> <a class="code" href="unioncvmx__mio__fus__read__times.html#a85524c497420a923ff9ffb020bf99122">cn78xx</a>;
<a name="l07090"></a><a class="code" href="unioncvmx__mio__fus__read__times.html#a09a702a2fe8d238df6951933d2a1cdad">07090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html">cvmx_mio_fus_read_times_cn70xx</a> <a class="code" href="unioncvmx__mio__fus__read__times.html#a09a702a2fe8d238df6951933d2a1cdad">cn78xxp1</a>;
<a name="l07091"></a><a class="code" href="unioncvmx__mio__fus__read__times.html#a5066736b1c36cd6d4f21f41f57c7f2d8">07091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn61xx.html">cvmx_mio_fus_read_times_cn61xx</a> <a class="code" href="unioncvmx__mio__fus__read__times.html#a5066736b1c36cd6d4f21f41f57c7f2d8">cnf71xx</a>;
<a name="l07092"></a><a class="code" href="unioncvmx__mio__fus__read__times.html#ace3cf3a8a95b0b3fd3838f12345d046f">07092</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__read__times_1_1cvmx__mio__fus__read__times__cn70xx.html">cvmx_mio_fus_read_times_cn70xx</a> <a class="code" href="unioncvmx__mio__fus__read__times.html#ace3cf3a8a95b0b3fd3838f12345d046f">cnf75xx</a>;
<a name="l07093"></a>07093 };
<a name="l07094"></a><a class="code" href="cvmx-mio-defs_8h.html#a70f24b8ec736f9d7ef28c35e8040a3a5">07094</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__read__times.html" title="cvmx_mio_fus_read_times">cvmx_mio_fus_read_times</a> <a class="code" href="unioncvmx__mio__fus__read__times.html" title="cvmx_mio_fus_read_times">cvmx_mio_fus_read_times_t</a>;
<a name="l07095"></a>07095 <span class="comment"></span>
<a name="l07096"></a>07096 <span class="comment">/**</span>
<a name="l07097"></a>07097 <span class="comment"> * cvmx_mio_fus_repair_res0</span>
<a name="l07098"></a>07098 <span class="comment"> */</span>
<a name="l07099"></a><a class="code" href="unioncvmx__mio__fus__repair__res0.html">07099</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__repair__res0.html" title="cvmx_mio_fus_repair_res0">cvmx_mio_fus_repair_res0</a> {
<a name="l07100"></a><a class="code" href="unioncvmx__mio__fus__repair__res0.html#ae408cf56252f23f4e9bd0db7340e415e">07100</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__repair__res0.html#ae408cf56252f23f4e9bd0db7340e415e">u64</a>;
<a name="l07101"></a><a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html">07101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html">cvmx_mio_fus_repair_res0_s</a> {
<a name="l07102"></a>07102 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07103"></a>07103 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html#a618e058a3f14d9e579e34237da4979b3">reserved_55_63</a>               : 9;
<a name="l07104"></a>07104     uint64_t <a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html#aa971f5dd8fe3c6e11b96f82b5cebbee7">too_many</a>                     : 1;  <span class="comment">/**&lt; Too many defects */</span>
<a name="l07105"></a>07105     uint64_t <a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html#a8863f0a40f328944e4c4a44bcefafca3">repair2</a>                      : 18; <span class="comment">/**&lt; BISR Results */</span>
<a name="l07106"></a>07106     uint64_t <a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html#a731dc1b3013b987c83764b722a47c449">repair1</a>                      : 18; <span class="comment">/**&lt; BISR Results */</span>
<a name="l07107"></a>07107     uint64_t <a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html#af23ca302d391d5aa5d1321c07c7237eb">repair0</a>                      : 18; <span class="comment">/**&lt; BISR Results */</span>
<a name="l07108"></a>07108 <span class="preprocessor">#else</span>
<a name="l07109"></a><a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html#af23ca302d391d5aa5d1321c07c7237eb">07109</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html#af23ca302d391d5aa5d1321c07c7237eb">repair0</a>                      : 18;
<a name="l07110"></a><a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html#a731dc1b3013b987c83764b722a47c449">07110</a>     uint64_t <a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html#a731dc1b3013b987c83764b722a47c449">repair1</a>                      : 18;
<a name="l07111"></a><a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html#a8863f0a40f328944e4c4a44bcefafca3">07111</a>     uint64_t <a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html#a8863f0a40f328944e4c4a44bcefafca3">repair2</a>                      : 18;
<a name="l07112"></a><a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html#aa971f5dd8fe3c6e11b96f82b5cebbee7">07112</a>     uint64_t <a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html#aa971f5dd8fe3c6e11b96f82b5cebbee7">too_many</a>                     : 1;
<a name="l07113"></a><a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html#a618e058a3f14d9e579e34237da4979b3">07113</a>     uint64_t <a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html#a618e058a3f14d9e579e34237da4979b3">reserved_55_63</a>               : 9;
<a name="l07114"></a>07114 <span class="preprocessor">#endif</span>
<a name="l07115"></a>07115 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__repair__res0.html#af3c44984cb081aef57fe64a2231c02b4">s</a>;
<a name="l07116"></a><a class="code" href="unioncvmx__mio__fus__repair__res0.html#ad5be22a185de4ac6972f299be58f695b">07116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html">cvmx_mio_fus_repair_res0_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res0.html#ad5be22a185de4ac6972f299be58f695b">cn61xx</a>;
<a name="l07117"></a><a class="code" href="unioncvmx__mio__fus__repair__res0.html#ac180c1ae0cd9cf0b83f7380eb147eb91">07117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html">cvmx_mio_fus_repair_res0_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res0.html#ac180c1ae0cd9cf0b83f7380eb147eb91">cn63xx</a>;
<a name="l07118"></a><a class="code" href="unioncvmx__mio__fus__repair__res0.html#a218c79ef10e28f19dc11f56d8d07cf36">07118</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html">cvmx_mio_fus_repair_res0_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res0.html#a218c79ef10e28f19dc11f56d8d07cf36">cn63xxp1</a>;
<a name="l07119"></a><a class="code" href="unioncvmx__mio__fus__repair__res0.html#a20df287fd37ca7aa90ed26ce900b225e">07119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html">cvmx_mio_fus_repair_res0_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res0.html#a20df287fd37ca7aa90ed26ce900b225e">cn66xx</a>;
<a name="l07120"></a><a class="code" href="unioncvmx__mio__fus__repair__res0.html#a05797468870fbdc91cce1656894a2476">07120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html">cvmx_mio_fus_repair_res0_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res0.html#a05797468870fbdc91cce1656894a2476">cn68xx</a>;
<a name="l07121"></a><a class="code" href="unioncvmx__mio__fus__repair__res0.html#a627ba67541c7c58f988d3c268414ca57">07121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html">cvmx_mio_fus_repair_res0_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res0.html#a627ba67541c7c58f988d3c268414ca57">cn68xxp1</a>;
<a name="l07122"></a><a class="code" href="unioncvmx__mio__fus__repair__res0.html#ae4f2e63e4839c562af6be62435b58008">07122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res0_1_1cvmx__mio__fus__repair__res0__s.html">cvmx_mio_fus_repair_res0_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res0.html#ae4f2e63e4839c562af6be62435b58008">cnf71xx</a>;
<a name="l07123"></a>07123 };
<a name="l07124"></a><a class="code" href="cvmx-mio-defs_8h.html#a1793588aa16de7c2a7a7c96ba330838f">07124</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__repair__res0.html" title="cvmx_mio_fus_repair_res0">cvmx_mio_fus_repair_res0</a> <a class="code" href="unioncvmx__mio__fus__repair__res0.html" title="cvmx_mio_fus_repair_res0">cvmx_mio_fus_repair_res0_t</a>;
<a name="l07125"></a>07125 <span class="comment"></span>
<a name="l07126"></a>07126 <span class="comment">/**</span>
<a name="l07127"></a>07127 <span class="comment"> * cvmx_mio_fus_repair_res1</span>
<a name="l07128"></a>07128 <span class="comment"> */</span>
<a name="l07129"></a><a class="code" href="unioncvmx__mio__fus__repair__res1.html">07129</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__repair__res1.html" title="cvmx_mio_fus_repair_res1">cvmx_mio_fus_repair_res1</a> {
<a name="l07130"></a><a class="code" href="unioncvmx__mio__fus__repair__res1.html#a454d77535a3e10dfc16cbadad6a1d3ec">07130</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__repair__res1.html#a454d77535a3e10dfc16cbadad6a1d3ec">u64</a>;
<a name="l07131"></a><a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html">07131</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html">cvmx_mio_fus_repair_res1_s</a> {
<a name="l07132"></a>07132 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07133"></a>07133 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html#a86c33c3532312b1821071ba594dd6830">reserved_54_63</a>               : 10;
<a name="l07134"></a>07134     uint64_t <a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html#ac2f6bbdb3c5958b04e594216a6361f71">repair5</a>                      : 18; <span class="comment">/**&lt; BISR Results */</span>
<a name="l07135"></a>07135     uint64_t <a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html#a94313c02dc389ff78babb65493601f08">repair4</a>                      : 18; <span class="comment">/**&lt; BISR Results */</span>
<a name="l07136"></a>07136     uint64_t <a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html#acf6ed89129fd785282c471b28550a151">repair3</a>                      : 18; <span class="comment">/**&lt; BISR Results */</span>
<a name="l07137"></a>07137 <span class="preprocessor">#else</span>
<a name="l07138"></a><a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html#acf6ed89129fd785282c471b28550a151">07138</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html#acf6ed89129fd785282c471b28550a151">repair3</a>                      : 18;
<a name="l07139"></a><a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html#a94313c02dc389ff78babb65493601f08">07139</a>     uint64_t <a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html#a94313c02dc389ff78babb65493601f08">repair4</a>                      : 18;
<a name="l07140"></a><a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html#ac2f6bbdb3c5958b04e594216a6361f71">07140</a>     uint64_t <a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html#ac2f6bbdb3c5958b04e594216a6361f71">repair5</a>                      : 18;
<a name="l07141"></a><a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html#a86c33c3532312b1821071ba594dd6830">07141</a>     uint64_t <a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html#a86c33c3532312b1821071ba594dd6830">reserved_54_63</a>               : 10;
<a name="l07142"></a>07142 <span class="preprocessor">#endif</span>
<a name="l07143"></a>07143 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__repair__res1.html#adf6cfdf60903ac0e1be3c9b47370b9e7">s</a>;
<a name="l07144"></a><a class="code" href="unioncvmx__mio__fus__repair__res1.html#a40831ef4dce2d4f894c9a7db9fc38176">07144</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html">cvmx_mio_fus_repair_res1_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res1.html#a40831ef4dce2d4f894c9a7db9fc38176">cn61xx</a>;
<a name="l07145"></a><a class="code" href="unioncvmx__mio__fus__repair__res1.html#ad8d60b8cabf53199f12d923e0825e899">07145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html">cvmx_mio_fus_repair_res1_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res1.html#ad8d60b8cabf53199f12d923e0825e899">cn63xx</a>;
<a name="l07146"></a><a class="code" href="unioncvmx__mio__fus__repair__res1.html#ae477ef8ca2e25e2b0be113d53e1652b1">07146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html">cvmx_mio_fus_repair_res1_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res1.html#ae477ef8ca2e25e2b0be113d53e1652b1">cn63xxp1</a>;
<a name="l07147"></a><a class="code" href="unioncvmx__mio__fus__repair__res1.html#a5f06b838e5ed85f2e87c4bb1b2c27dc2">07147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html">cvmx_mio_fus_repair_res1_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res1.html#a5f06b838e5ed85f2e87c4bb1b2c27dc2">cn66xx</a>;
<a name="l07148"></a><a class="code" href="unioncvmx__mio__fus__repair__res1.html#a7f26d203d8e6d400c2c2570cbf79f8c0">07148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html">cvmx_mio_fus_repair_res1_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res1.html#a7f26d203d8e6d400c2c2570cbf79f8c0">cn68xx</a>;
<a name="l07149"></a><a class="code" href="unioncvmx__mio__fus__repair__res1.html#aed97b17feca24ae61bba236de0de9e1a">07149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html">cvmx_mio_fus_repair_res1_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res1.html#aed97b17feca24ae61bba236de0de9e1a">cn68xxp1</a>;
<a name="l07150"></a><a class="code" href="unioncvmx__mio__fus__repair__res1.html#a5b0b5127a32b41729026e8490377c0d4">07150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res1_1_1cvmx__mio__fus__repair__res1__s.html">cvmx_mio_fus_repair_res1_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res1.html#a5b0b5127a32b41729026e8490377c0d4">cnf71xx</a>;
<a name="l07151"></a>07151 };
<a name="l07152"></a><a class="code" href="cvmx-mio-defs_8h.html#a8bdf4cae74d29c8aa4f712cb05956c5b">07152</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__repair__res1.html" title="cvmx_mio_fus_repair_res1">cvmx_mio_fus_repair_res1</a> <a class="code" href="unioncvmx__mio__fus__repair__res1.html" title="cvmx_mio_fus_repair_res1">cvmx_mio_fus_repair_res1_t</a>;
<a name="l07153"></a>07153 <span class="comment"></span>
<a name="l07154"></a>07154 <span class="comment">/**</span>
<a name="l07155"></a>07155 <span class="comment"> * cvmx_mio_fus_repair_res2</span>
<a name="l07156"></a>07156 <span class="comment"> */</span>
<a name="l07157"></a><a class="code" href="unioncvmx__mio__fus__repair__res2.html">07157</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__repair__res2.html" title="cvmx_mio_fus_repair_res2">cvmx_mio_fus_repair_res2</a> {
<a name="l07158"></a><a class="code" href="unioncvmx__mio__fus__repair__res2.html#aa2553b7ef4ed874eb9574217a3368b5d">07158</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__repair__res2.html#aa2553b7ef4ed874eb9574217a3368b5d">u64</a>;
<a name="l07159"></a><a class="code" href="structcvmx__mio__fus__repair__res2_1_1cvmx__mio__fus__repair__res2__s.html">07159</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res2_1_1cvmx__mio__fus__repair__res2__s.html">cvmx_mio_fus_repair_res2_s</a> {
<a name="l07160"></a>07160 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07161"></a>07161 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__repair__res2_1_1cvmx__mio__fus__repair__res2__s.html#a567034aea856c810768640fe94762acf">reserved_18_63</a>               : 46;
<a name="l07162"></a>07162     uint64_t <a class="code" href="structcvmx__mio__fus__repair__res2_1_1cvmx__mio__fus__repair__res2__s.html#a486a4082d2fb9db8e181e681a4920737">repair6</a>                      : 18; <span class="comment">/**&lt; BISR Results */</span>
<a name="l07163"></a>07163 <span class="preprocessor">#else</span>
<a name="l07164"></a><a class="code" href="structcvmx__mio__fus__repair__res2_1_1cvmx__mio__fus__repair__res2__s.html#a486a4082d2fb9db8e181e681a4920737">07164</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__repair__res2_1_1cvmx__mio__fus__repair__res2__s.html#a486a4082d2fb9db8e181e681a4920737">repair6</a>                      : 18;
<a name="l07165"></a><a class="code" href="structcvmx__mio__fus__repair__res2_1_1cvmx__mio__fus__repair__res2__s.html#a567034aea856c810768640fe94762acf">07165</a>     uint64_t <a class="code" href="structcvmx__mio__fus__repair__res2_1_1cvmx__mio__fus__repair__res2__s.html#a567034aea856c810768640fe94762acf">reserved_18_63</a>               : 46;
<a name="l07166"></a>07166 <span class="preprocessor">#endif</span>
<a name="l07167"></a>07167 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__repair__res2.html#ad7d7ebbe26d07b264b63a2150f4141e5">s</a>;
<a name="l07168"></a><a class="code" href="unioncvmx__mio__fus__repair__res2.html#afc846c55989c9f6c31421a616c25e98e">07168</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res2_1_1cvmx__mio__fus__repair__res2__s.html">cvmx_mio_fus_repair_res2_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res2.html#afc846c55989c9f6c31421a616c25e98e">cn61xx</a>;
<a name="l07169"></a><a class="code" href="unioncvmx__mio__fus__repair__res2.html#a03b945ecb09e363f3a38a6c90771bf15">07169</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res2_1_1cvmx__mio__fus__repair__res2__s.html">cvmx_mio_fus_repair_res2_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res2.html#a03b945ecb09e363f3a38a6c90771bf15">cn63xx</a>;
<a name="l07170"></a><a class="code" href="unioncvmx__mio__fus__repair__res2.html#a0f72cad4f2127aeaf5157370cd63cde3">07170</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res2_1_1cvmx__mio__fus__repair__res2__s.html">cvmx_mio_fus_repair_res2_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res2.html#a0f72cad4f2127aeaf5157370cd63cde3">cn63xxp1</a>;
<a name="l07171"></a><a class="code" href="unioncvmx__mio__fus__repair__res2.html#a225e4a714f6b4482c4f98d9763a70e57">07171</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res2_1_1cvmx__mio__fus__repair__res2__s.html">cvmx_mio_fus_repair_res2_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res2.html#a225e4a714f6b4482c4f98d9763a70e57">cn66xx</a>;
<a name="l07172"></a><a class="code" href="unioncvmx__mio__fus__repair__res2.html#a0df4cf843f9c089872fe208c413af637">07172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res2_1_1cvmx__mio__fus__repair__res2__s.html">cvmx_mio_fus_repair_res2_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res2.html#a0df4cf843f9c089872fe208c413af637">cn68xx</a>;
<a name="l07173"></a><a class="code" href="unioncvmx__mio__fus__repair__res2.html#a155e2c3a7d4742701c5268b8fc6f8885">07173</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res2_1_1cvmx__mio__fus__repair__res2__s.html">cvmx_mio_fus_repair_res2_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res2.html#a155e2c3a7d4742701c5268b8fc6f8885">cn68xxp1</a>;
<a name="l07174"></a><a class="code" href="unioncvmx__mio__fus__repair__res2.html#a9dcec50a4be3b329e01ff4daa52b973c">07174</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__repair__res2_1_1cvmx__mio__fus__repair__res2__s.html">cvmx_mio_fus_repair_res2_s</a>     <a class="code" href="unioncvmx__mio__fus__repair__res2.html#a9dcec50a4be3b329e01ff4daa52b973c">cnf71xx</a>;
<a name="l07175"></a>07175 };
<a name="l07176"></a><a class="code" href="cvmx-mio-defs_8h.html#afce3345695ccb165453c83a683f29a05">07176</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__repair__res2.html" title="cvmx_mio_fus_repair_res2">cvmx_mio_fus_repair_res2</a> <a class="code" href="unioncvmx__mio__fus__repair__res2.html" title="cvmx_mio_fus_repair_res2">cvmx_mio_fus_repair_res2_t</a>;
<a name="l07177"></a>07177 <span class="comment"></span>
<a name="l07178"></a>07178 <span class="comment">/**</span>
<a name="l07179"></a>07179 <span class="comment"> * cvmx_mio_fus_rpr_dat#</span>
<a name="l07180"></a>07180 <span class="comment"> */</span>
<a name="l07181"></a><a class="code" href="unioncvmx__mio__fus__rpr__datx.html">07181</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__rpr__datx.html" title="cvmx_mio_fus_rpr_dat#">cvmx_mio_fus_rpr_datx</a> {
<a name="l07182"></a><a class="code" href="unioncvmx__mio__fus__rpr__datx.html#a826dfc8b96b65bdd9701d0d8d8bcfc50">07182</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__rpr__datx.html#a826dfc8b96b65bdd9701d0d8d8bcfc50">u64</a>;
<a name="l07183"></a><a class="code" href="structcvmx__mio__fus__rpr__datx_1_1cvmx__mio__fus__rpr__datx__s.html">07183</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rpr__datx_1_1cvmx__mio__fus__rpr__datx__s.html">cvmx_mio_fus_rpr_datx_s</a> {
<a name="l07184"></a>07184 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07185"></a>07185 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__rpr__datx_1_1cvmx__mio__fus__rpr__datx__s.html#a553b974d364fa266133c12c54aa24167">dat</a>                          : 64; <span class="comment">/**&lt; N/A */</span>
<a name="l07186"></a>07186 <span class="preprocessor">#else</span>
<a name="l07187"></a><a class="code" href="structcvmx__mio__fus__rpr__datx_1_1cvmx__mio__fus__rpr__datx__s.html#a553b974d364fa266133c12c54aa24167">07187</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__rpr__datx_1_1cvmx__mio__fus__rpr__datx__s.html#a553b974d364fa266133c12c54aa24167">dat</a>                          : 64;
<a name="l07188"></a>07188 <span class="preprocessor">#endif</span>
<a name="l07189"></a>07189 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__rpr__datx.html#a371d3190faacead1f6639bfb2b484ad8">s</a>;
<a name="l07190"></a><a class="code" href="unioncvmx__mio__fus__rpr__datx.html#a4bc2ecc3197c2f88ea3f95062e797345">07190</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rpr__datx_1_1cvmx__mio__fus__rpr__datx__s.html">cvmx_mio_fus_rpr_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__rpr__datx.html#a4bc2ecc3197c2f88ea3f95062e797345">cn70xx</a>;
<a name="l07191"></a><a class="code" href="unioncvmx__mio__fus__rpr__datx.html#a4bd34ef34761fd6c2b626f7dad836059">07191</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rpr__datx_1_1cvmx__mio__fus__rpr__datx__s.html">cvmx_mio_fus_rpr_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__rpr__datx.html#a4bd34ef34761fd6c2b626f7dad836059">cn70xxp1</a>;
<a name="l07192"></a><a class="code" href="unioncvmx__mio__fus__rpr__datx.html#a4589d0eb2cac0cb3bc2c177adeecaf50">07192</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rpr__datx_1_1cvmx__mio__fus__rpr__datx__s.html">cvmx_mio_fus_rpr_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__rpr__datx.html#a4589d0eb2cac0cb3bc2c177adeecaf50">cn73xx</a>;
<a name="l07193"></a><a class="code" href="unioncvmx__mio__fus__rpr__datx.html#ad8a3932d58f41a5aafe9f16c9e4b6ed0">07193</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rpr__datx_1_1cvmx__mio__fus__rpr__datx__s.html">cvmx_mio_fus_rpr_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__rpr__datx.html#ad8a3932d58f41a5aafe9f16c9e4b6ed0">cn78xx</a>;
<a name="l07194"></a><a class="code" href="unioncvmx__mio__fus__rpr__datx.html#a2691c2e33e1b195a8499c3c1e281ac87">07194</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rpr__datx_1_1cvmx__mio__fus__rpr__datx__s.html">cvmx_mio_fus_rpr_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__rpr__datx.html#a2691c2e33e1b195a8499c3c1e281ac87">cn78xxp1</a>;
<a name="l07195"></a><a class="code" href="unioncvmx__mio__fus__rpr__datx.html#a2beaaa5d523199079c9835673a17375a">07195</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__rpr__datx_1_1cvmx__mio__fus__rpr__datx__s.html">cvmx_mio_fus_rpr_datx_s</a>        <a class="code" href="unioncvmx__mio__fus__rpr__datx.html#a2beaaa5d523199079c9835673a17375a">cnf75xx</a>;
<a name="l07196"></a>07196 };
<a name="l07197"></a><a class="code" href="cvmx-mio-defs_8h.html#a192f9706d8d7d6e852ba1f08562f07dd">07197</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__rpr__datx.html" title="cvmx_mio_fus_rpr_dat#">cvmx_mio_fus_rpr_datx</a> <a class="code" href="unioncvmx__mio__fus__rpr__datx.html" title="cvmx_mio_fus_rpr_dat#">cvmx_mio_fus_rpr_datx_t</a>;
<a name="l07198"></a>07198 <span class="comment"></span>
<a name="l07199"></a>07199 <span class="comment">/**</span>
<a name="l07200"></a>07200 <span class="comment"> * cvmx_mio_fus_soft_repair</span>
<a name="l07201"></a>07201 <span class="comment"> */</span>
<a name="l07202"></a><a class="code" href="unioncvmx__mio__fus__soft__repair.html">07202</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__soft__repair.html" title="cvmx_mio_fus_soft_repair">cvmx_mio_fus_soft_repair</a> {
<a name="l07203"></a><a class="code" href="unioncvmx__mio__fus__soft__repair.html#ad5f71fded1ee5c926c65b0d1da1129a9">07203</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__soft__repair.html#ad5f71fded1ee5c926c65b0d1da1129a9">u64</a>;
<a name="l07204"></a><a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html">07204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html">cvmx_mio_fus_soft_repair_s</a> {
<a name="l07205"></a>07205 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07206"></a>07206 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html#a524415d43e3d804b99a83474fee89489">reserved_20_63</a>               : 44;
<a name="l07207"></a>07207     uint64_t <a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html#a620feec71e67935c646febcd774cfa05">rpr_flip_synd</a>                : 2;  <span class="comment">/**&lt; N/A */</span>
<a name="l07208"></a>07208     uint64_t <a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html#aef7b3032641fb133fadc618dac6ef9c3">autoblow</a>                     : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l07209"></a>07209     uint64_t <a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html#a7c3b3a982faeca1690d5de6c589052c3">too_many</a>                     : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l07210"></a>07210     uint64_t <a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html#a89b2029df13cd834bcafa1c194427b38">numdefects</a>                   : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l07211"></a>07211     uint64_t <a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html#a07c0d07ac4b42aaa99fab3cf302fe49a">numrepairs</a>                   : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l07212"></a>07212 <span class="preprocessor">#else</span>
<a name="l07213"></a><a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html#a07c0d07ac4b42aaa99fab3cf302fe49a">07213</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html#a07c0d07ac4b42aaa99fab3cf302fe49a">numrepairs</a>                   : 8;
<a name="l07214"></a><a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html#a89b2029df13cd834bcafa1c194427b38">07214</a>     uint64_t <a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html#a89b2029df13cd834bcafa1c194427b38">numdefects</a>                   : 8;
<a name="l07215"></a><a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html#a7c3b3a982faeca1690d5de6c589052c3">07215</a>     uint64_t <a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html#a7c3b3a982faeca1690d5de6c589052c3">too_many</a>                     : 1;
<a name="l07216"></a><a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html#aef7b3032641fb133fadc618dac6ef9c3">07216</a>     uint64_t <a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html#aef7b3032641fb133fadc618dac6ef9c3">autoblow</a>                     : 1;
<a name="l07217"></a><a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html#a620feec71e67935c646febcd774cfa05">07217</a>     uint64_t <a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html#a620feec71e67935c646febcd774cfa05">rpr_flip_synd</a>                : 2;
<a name="l07218"></a><a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html#a524415d43e3d804b99a83474fee89489">07218</a>     uint64_t <a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html#a524415d43e3d804b99a83474fee89489">reserved_20_63</a>               : 44;
<a name="l07219"></a>07219 <span class="preprocessor">#endif</span>
<a name="l07220"></a>07220 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__soft__repair.html#aac1f176d6e1f16d5ffde9403d78f7450">s</a>;
<a name="l07221"></a><a class="code" href="unioncvmx__mio__fus__soft__repair.html#ac9bea49f849055ce6bc35178b93202d4">07221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html">cvmx_mio_fus_soft_repair_s</a>     <a class="code" href="unioncvmx__mio__fus__soft__repair.html#ac9bea49f849055ce6bc35178b93202d4">cn70xx</a>;
<a name="l07222"></a><a class="code" href="unioncvmx__mio__fus__soft__repair.html#a4186b30449974bd52b244295e4a1f901">07222</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html">cvmx_mio_fus_soft_repair_s</a>     <a class="code" href="unioncvmx__mio__fus__soft__repair.html#a4186b30449974bd52b244295e4a1f901">cn70xxp1</a>;
<a name="l07223"></a><a class="code" href="unioncvmx__mio__fus__soft__repair.html#a2d79397cc3f0483e722ffa1428eb870a">07223</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html">cvmx_mio_fus_soft_repair_s</a>     <a class="code" href="unioncvmx__mio__fus__soft__repair.html#a2d79397cc3f0483e722ffa1428eb870a">cn73xx</a>;
<a name="l07224"></a><a class="code" href="unioncvmx__mio__fus__soft__repair.html#a116c1451f63a01dec394302cf851025b">07224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html">cvmx_mio_fus_soft_repair_s</a>     <a class="code" href="unioncvmx__mio__fus__soft__repair.html#a116c1451f63a01dec394302cf851025b">cn78xx</a>;
<a name="l07225"></a><a class="code" href="unioncvmx__mio__fus__soft__repair.html#a1b3de63142a39d09edf0fb2e6ee4ba38">07225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html">cvmx_mio_fus_soft_repair_s</a>     <a class="code" href="unioncvmx__mio__fus__soft__repair.html#a1b3de63142a39d09edf0fb2e6ee4ba38">cn78xxp1</a>;
<a name="l07226"></a><a class="code" href="unioncvmx__mio__fus__soft__repair.html#aeb6b5451e0cab22722094c0bbb0a2d97">07226</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__soft__repair_1_1cvmx__mio__fus__soft__repair__s.html">cvmx_mio_fus_soft_repair_s</a>     <a class="code" href="unioncvmx__mio__fus__soft__repair.html#aeb6b5451e0cab22722094c0bbb0a2d97">cnf75xx</a>;
<a name="l07227"></a>07227 };
<a name="l07228"></a><a class="code" href="cvmx-mio-defs_8h.html#ade226b9e74e49e56d5c88eea00d40f60">07228</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__soft__repair.html" title="cvmx_mio_fus_soft_repair">cvmx_mio_fus_soft_repair</a> <a class="code" href="unioncvmx__mio__fus__soft__repair.html" title="cvmx_mio_fus_soft_repair">cvmx_mio_fus_soft_repair_t</a>;
<a name="l07229"></a>07229 <span class="comment"></span>
<a name="l07230"></a>07230 <span class="comment">/**</span>
<a name="l07231"></a>07231 <span class="comment"> * cvmx_mio_fus_spr_repair_res</span>
<a name="l07232"></a>07232 <span class="comment"> *</span>
<a name="l07233"></a>07233 <span class="comment"> * DON&apos;T PUT IN HRM*</span>
<a name="l07234"></a>07234 <span class="comment"> *</span>
<a name="l07235"></a>07235 <span class="comment"> */</span>
<a name="l07236"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html">07236</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html" title="cvmx_mio_fus_spr_repair_res">cvmx_mio_fus_spr_repair_res</a> {
<a name="l07237"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a4ce7a9d0d0d28882031409dfb41d9ac6">07237</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a4ce7a9d0d0d28882031409dfb41d9ac6">u64</a>;
<a name="l07238"></a><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">07238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">cvmx_mio_fus_spr_repair_res_s</a> {
<a name="l07239"></a>07239 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07240"></a>07240 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html#a29ad38686b70706783675fd1b36a5010">reserved_42_63</a>               : 22;
<a name="l07241"></a>07241     uint64_t <a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html#a5488db7bfbea60be866c9f2437163690">repair2</a>                      : 14; <span class="comment">/**&lt; Reserved (see  MIO_FUS_REPAIR_RES*) */</span>
<a name="l07242"></a>07242     uint64_t <a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html#ae67f538a18caae7e94741728fd7e43a1">repair1</a>                      : 14; <span class="comment">/**&lt; Reserved (see  MIO_FUS_REPAIR_RES*) */</span>
<a name="l07243"></a>07243     uint64_t <a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html#a8af16a1bfe3bdbb03a62925d6e9fb738">repair0</a>                      : 14; <span class="comment">/**&lt; Reserved (see  MIO_FUS_REPAIR_RES*) */</span>
<a name="l07244"></a>07244 <span class="preprocessor">#else</span>
<a name="l07245"></a><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html#a8af16a1bfe3bdbb03a62925d6e9fb738">07245</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html#a8af16a1bfe3bdbb03a62925d6e9fb738">repair0</a>                      : 14;
<a name="l07246"></a><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html#ae67f538a18caae7e94741728fd7e43a1">07246</a>     uint64_t <a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html#ae67f538a18caae7e94741728fd7e43a1">repair1</a>                      : 14;
<a name="l07247"></a><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html#a5488db7bfbea60be866c9f2437163690">07247</a>     uint64_t <a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html#a5488db7bfbea60be866c9f2437163690">repair2</a>                      : 14;
<a name="l07248"></a><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html#a29ad38686b70706783675fd1b36a5010">07248</a>     uint64_t <a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html#a29ad38686b70706783675fd1b36a5010">reserved_42_63</a>               : 22;
<a name="l07249"></a>07249 <span class="preprocessor">#endif</span>
<a name="l07250"></a>07250 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#addf87b200ef3b24fdf06e0203091cde0">s</a>;
<a name="l07251"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a717ebd219b55afb668ab4b88322744df">07251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">cvmx_mio_fus_spr_repair_res_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a717ebd219b55afb668ab4b88322744df">cn30xx</a>;
<a name="l07252"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a9b64dff8a4e14e7438e3d1571c72b9fd">07252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">cvmx_mio_fus_spr_repair_res_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a9b64dff8a4e14e7438e3d1571c72b9fd">cn31xx</a>;
<a name="l07253"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a0b4bc4747b5b4778b3dc00301d9e3daf">07253</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">cvmx_mio_fus_spr_repair_res_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a0b4bc4747b5b4778b3dc00301d9e3daf">cn38xx</a>;
<a name="l07254"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a368b5710257a9c58ee6595509b838178">07254</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">cvmx_mio_fus_spr_repair_res_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a368b5710257a9c58ee6595509b838178">cn50xx</a>;
<a name="l07255"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a3accb7b5f0842d91003c3306f841c5ed">07255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">cvmx_mio_fus_spr_repair_res_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a3accb7b5f0842d91003c3306f841c5ed">cn52xx</a>;
<a name="l07256"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a21fb59d1d25fac4e4944686e0ed9e9b2">07256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">cvmx_mio_fus_spr_repair_res_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a21fb59d1d25fac4e4944686e0ed9e9b2">cn52xxp1</a>;
<a name="l07257"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#aa6ab4aa5edf9bbbacab3c7aafc770057">07257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">cvmx_mio_fus_spr_repair_res_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#aa6ab4aa5edf9bbbacab3c7aafc770057">cn56xx</a>;
<a name="l07258"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#acae7564bec21328c7b593a900533c6c2">07258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">cvmx_mio_fus_spr_repair_res_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#acae7564bec21328c7b593a900533c6c2">cn56xxp1</a>;
<a name="l07259"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#ab7496a4f8f8a6cf1f391e1294b3079f4">07259</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">cvmx_mio_fus_spr_repair_res_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#ab7496a4f8f8a6cf1f391e1294b3079f4">cn58xx</a>;
<a name="l07260"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#ad1a4a7f090a2a3dad2db335ebe219d63">07260</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">cvmx_mio_fus_spr_repair_res_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#ad1a4a7f090a2a3dad2db335ebe219d63">cn58xxp1</a>;
<a name="l07261"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a44719a6d30d7a6bfa3320c99ce01f117">07261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">cvmx_mio_fus_spr_repair_res_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a44719a6d30d7a6bfa3320c99ce01f117">cn61xx</a>;
<a name="l07262"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#ae6b0df60daa0e8f47061f44750c06f33">07262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">cvmx_mio_fus_spr_repair_res_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#ae6b0df60daa0e8f47061f44750c06f33">cn63xx</a>;
<a name="l07263"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a9e6cb941c8a172ccffaabf33180a1081">07263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">cvmx_mio_fus_spr_repair_res_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a9e6cb941c8a172ccffaabf33180a1081">cn63xxp1</a>;
<a name="l07264"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#ac3e473c3657bf878201f4974cc272f31">07264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">cvmx_mio_fus_spr_repair_res_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#ac3e473c3657bf878201f4974cc272f31">cn66xx</a>;
<a name="l07265"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#aaffeec596908a917c6de53c052c5e418">07265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">cvmx_mio_fus_spr_repair_res_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#aaffeec596908a917c6de53c052c5e418">cn68xx</a>;
<a name="l07266"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a3708bc4ef6beca8aa9c96a1ee9f29c7e">07266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">cvmx_mio_fus_spr_repair_res_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a3708bc4ef6beca8aa9c96a1ee9f29c7e">cn68xxp1</a>;
<a name="l07267"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a23d5c8f2c463bea2c9e3b46bb94b27d8">07267</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__res_1_1cvmx__mio__fus__spr__repair__res__s.html">cvmx_mio_fus_spr_repair_res_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html#a23d5c8f2c463bea2c9e3b46bb94b27d8">cnf71xx</a>;
<a name="l07268"></a>07268 };
<a name="l07269"></a><a class="code" href="cvmx-mio-defs_8h.html#adedda857a88c900819cd57a5ff9e4768">07269</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__spr__repair__res.html" title="cvmx_mio_fus_spr_repair_res">cvmx_mio_fus_spr_repair_res</a> <a class="code" href="unioncvmx__mio__fus__spr__repair__res.html" title="cvmx_mio_fus_spr_repair_res">cvmx_mio_fus_spr_repair_res_t</a>;
<a name="l07270"></a>07270 <span class="comment"></span>
<a name="l07271"></a>07271 <span class="comment">/**</span>
<a name="l07272"></a>07272 <span class="comment"> * cvmx_mio_fus_spr_repair_sum</span>
<a name="l07273"></a>07273 <span class="comment"> *</span>
<a name="l07274"></a>07274 <span class="comment"> * DON&apos;T PUT IN HRM*</span>
<a name="l07275"></a>07275 <span class="comment"> *</span>
<a name="l07276"></a>07276 <span class="comment"> */</span>
<a name="l07277"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html">07277</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html" title="cvmx_mio_fus_spr_repair_sum">cvmx_mio_fus_spr_repair_sum</a> {
<a name="l07278"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a7f6c15bbdd83bb6fc74953d647f4fca9">07278</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a7f6c15bbdd83bb6fc74953d647f4fca9">u64</a>;
<a name="l07279"></a><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">07279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">cvmx_mio_fus_spr_repair_sum_s</a> {
<a name="l07280"></a>07280 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07281"></a>07281 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html#a8658681e0214f48e0c4c5ec333fd4649">reserved_1_63</a>                : 63;
<a name="l07282"></a>07282     uint64_t <a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html#a515ae2fc58acb2167cfa3001a0addbd1">too_many</a>                     : 1;  <span class="comment">/**&lt; Reserved (see  MIO_FUS_REPAIR_RES*) */</span>
<a name="l07283"></a>07283 <span class="preprocessor">#else</span>
<a name="l07284"></a><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html#a515ae2fc58acb2167cfa3001a0addbd1">07284</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html#a515ae2fc58acb2167cfa3001a0addbd1">too_many</a>                     : 1;
<a name="l07285"></a><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html#a8658681e0214f48e0c4c5ec333fd4649">07285</a>     uint64_t <a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html#a8658681e0214f48e0c4c5ec333fd4649">reserved_1_63</a>                : 63;
<a name="l07286"></a>07286 <span class="preprocessor">#endif</span>
<a name="l07287"></a>07287 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a2eeb3fb4d7d739fffa08abd577d67f1b">s</a>;
<a name="l07288"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a1bb8ffd0f684f5c422db9d0a1e28d4b3">07288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">cvmx_mio_fus_spr_repair_sum_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a1bb8ffd0f684f5c422db9d0a1e28d4b3">cn30xx</a>;
<a name="l07289"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#adc755b889b4980da1af196a923e25b7e">07289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">cvmx_mio_fus_spr_repair_sum_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#adc755b889b4980da1af196a923e25b7e">cn31xx</a>;
<a name="l07290"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a9a58394e9fd2cf301fb609f1d7542c5d">07290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">cvmx_mio_fus_spr_repair_sum_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a9a58394e9fd2cf301fb609f1d7542c5d">cn38xx</a>;
<a name="l07291"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a2deb6555afbe297121019ffcaab9c06b">07291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">cvmx_mio_fus_spr_repair_sum_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a2deb6555afbe297121019ffcaab9c06b">cn50xx</a>;
<a name="l07292"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a4012cdee74b6258478491e2c5ff72aae">07292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">cvmx_mio_fus_spr_repair_sum_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a4012cdee74b6258478491e2c5ff72aae">cn52xx</a>;
<a name="l07293"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#ac718249b10413cdc7b58671fcd6f7e45">07293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">cvmx_mio_fus_spr_repair_sum_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#ac718249b10413cdc7b58671fcd6f7e45">cn52xxp1</a>;
<a name="l07294"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a04ce05c9882cf97ab3427bfa7215ab1b">07294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">cvmx_mio_fus_spr_repair_sum_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a04ce05c9882cf97ab3427bfa7215ab1b">cn56xx</a>;
<a name="l07295"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a59f187aadafad25538f335264e268d56">07295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">cvmx_mio_fus_spr_repair_sum_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a59f187aadafad25538f335264e268d56">cn56xxp1</a>;
<a name="l07296"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a79fae969098755fd568f703cef5d19b9">07296</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">cvmx_mio_fus_spr_repair_sum_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a79fae969098755fd568f703cef5d19b9">cn58xx</a>;
<a name="l07297"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a10ce32f78952d1bbd5c80cf583529b4a">07297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">cvmx_mio_fus_spr_repair_sum_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a10ce32f78952d1bbd5c80cf583529b4a">cn58xxp1</a>;
<a name="l07298"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a2826c68a59ec9d3164c47fa070b52c51">07298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">cvmx_mio_fus_spr_repair_sum_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a2826c68a59ec9d3164c47fa070b52c51">cn61xx</a>;
<a name="l07299"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a90cc85ea4799cafe0c4db50bfe913ded">07299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">cvmx_mio_fus_spr_repair_sum_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a90cc85ea4799cafe0c4db50bfe913ded">cn63xx</a>;
<a name="l07300"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#aee59dc61f7b6176759e216a3fa6ca00d">07300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">cvmx_mio_fus_spr_repair_sum_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#aee59dc61f7b6176759e216a3fa6ca00d">cn63xxp1</a>;
<a name="l07301"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a0f8a51e1b6e6ad0599634d66498066fe">07301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">cvmx_mio_fus_spr_repair_sum_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a0f8a51e1b6e6ad0599634d66498066fe">cn66xx</a>;
<a name="l07302"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#ac1c86da4c0a2419c8138218271dcd59c">07302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">cvmx_mio_fus_spr_repair_sum_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#ac1c86da4c0a2419c8138218271dcd59c">cn68xx</a>;
<a name="l07303"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a77a883d39e319bb36dcac890116c2493">07303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">cvmx_mio_fus_spr_repair_sum_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a77a883d39e319bb36dcac890116c2493">cn68xxp1</a>;
<a name="l07304"></a><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a4a121af7c29989992577b584bbefcacb">07304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__spr__repair__sum_1_1cvmx__mio__fus__spr__repair__sum__s.html">cvmx_mio_fus_spr_repair_sum_s</a>  <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html#a4a121af7c29989992577b584bbefcacb">cnf71xx</a>;
<a name="l07305"></a>07305 };
<a name="l07306"></a><a class="code" href="cvmx-mio-defs_8h.html#a7a162fd48e3aff9479a310cac98755d6">07306</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html" title="cvmx_mio_fus_spr_repair_sum">cvmx_mio_fus_spr_repair_sum</a> <a class="code" href="unioncvmx__mio__fus__spr__repair__sum.html" title="cvmx_mio_fus_spr_repair_sum">cvmx_mio_fus_spr_repair_sum_t</a>;
<a name="l07307"></a>07307 <span class="comment"></span>
<a name="l07308"></a>07308 <span class="comment">/**</span>
<a name="l07309"></a>07309 <span class="comment"> * cvmx_mio_fus_tgg</span>
<a name="l07310"></a>07310 <span class="comment"> *</span>
<a name="l07311"></a>07311 <span class="comment"> * This register exists to support Authentik. Authentik code should read this register, then</span>
<a name="l07312"></a>07312 <span class="comment"> * clear VAL to prevent other software from observing the value of the TGG fuses.</span>
<a name="l07313"></a>07313 <span class="comment"> */</span>
<a name="l07314"></a><a class="code" href="unioncvmx__mio__fus__tgg.html">07314</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__tgg.html" title="cvmx_mio_fus_tgg">cvmx_mio_fus_tgg</a> {
<a name="l07315"></a><a class="code" href="unioncvmx__mio__fus__tgg.html#a0fd4f683b09f2f8535de54aa55bc4b0d">07315</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__tgg.html#a0fd4f683b09f2f8535de54aa55bc4b0d">u64</a>;
<a name="l07316"></a><a class="code" href="structcvmx__mio__fus__tgg_1_1cvmx__mio__fus__tgg__s.html">07316</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__tgg_1_1cvmx__mio__fus__tgg__s.html">cvmx_mio_fus_tgg_s</a> {
<a name="l07317"></a>07317 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07318"></a>07318 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__tgg_1_1cvmx__mio__fus__tgg__s.html#a89fdac5e5867e47ae49e97d30f654e73">val</a>                          : 1;  <span class="comment">/**&lt; Software may write VAL to zero, but cannot write VAL to a one. When VAL is a 1, DAT reads</span>
<a name="l07319"></a>07319 <span class="comment">                                                         the corresponding TGG fuses. When VAL is a zero, DAT reads as zeros. The reset value of</span>
<a name="l07320"></a>07320 <span class="comment">                                                         this VAL bit is normally its fuse setting (i.e. TGG&lt;63&gt;). */</span>
<a name="l07321"></a>07321     uint64_t <a class="code" href="structcvmx__mio__fus__tgg_1_1cvmx__mio__fus__tgg__s.html#a24f7ed8023d6894bab282b2c41f1107f">dat</a>                          : 63; <span class="comment">/**&lt; When VAL is clear, DAT will always read as zero, regardless of the value of the TGG&lt;62:0&gt;</span>
<a name="l07322"></a>07322 <span class="comment">                                                         fuses. When VAL is set, DAT will return the value of the TGG&lt;62:0&gt; fuses. */</span>
<a name="l07323"></a>07323 <span class="preprocessor">#else</span>
<a name="l07324"></a><a class="code" href="structcvmx__mio__fus__tgg_1_1cvmx__mio__fus__tgg__s.html#a24f7ed8023d6894bab282b2c41f1107f">07324</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__tgg_1_1cvmx__mio__fus__tgg__s.html#a24f7ed8023d6894bab282b2c41f1107f">dat</a>                          : 63;
<a name="l07325"></a><a class="code" href="structcvmx__mio__fus__tgg_1_1cvmx__mio__fus__tgg__s.html#a89fdac5e5867e47ae49e97d30f654e73">07325</a>     uint64_t <a class="code" href="structcvmx__mio__fus__tgg_1_1cvmx__mio__fus__tgg__s.html#a89fdac5e5867e47ae49e97d30f654e73">val</a>                          : 1;
<a name="l07326"></a>07326 <span class="preprocessor">#endif</span>
<a name="l07327"></a>07327 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__tgg.html#ac14f4532e9f397bce63821d08f5a4edb">s</a>;
<a name="l07328"></a><a class="code" href="unioncvmx__mio__fus__tgg.html#a1d4261f014b62f154a81656ea81ebc86">07328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__tgg_1_1cvmx__mio__fus__tgg__s.html">cvmx_mio_fus_tgg_s</a>             <a class="code" href="unioncvmx__mio__fus__tgg.html#a1d4261f014b62f154a81656ea81ebc86">cn61xx</a>;
<a name="l07329"></a><a class="code" href="unioncvmx__mio__fus__tgg.html#adae8fd1c347c39228e0e8b6e51986df5">07329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__tgg_1_1cvmx__mio__fus__tgg__s.html">cvmx_mio_fus_tgg_s</a>             <a class="code" href="unioncvmx__mio__fus__tgg.html#adae8fd1c347c39228e0e8b6e51986df5">cn66xx</a>;
<a name="l07330"></a><a class="code" href="unioncvmx__mio__fus__tgg.html#aed7dd672e8c6cafbf0860ab635e0838d">07330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__tgg_1_1cvmx__mio__fus__tgg__s.html">cvmx_mio_fus_tgg_s</a>             <a class="code" href="unioncvmx__mio__fus__tgg.html#aed7dd672e8c6cafbf0860ab635e0838d">cn70xx</a>;
<a name="l07331"></a><a class="code" href="unioncvmx__mio__fus__tgg.html#a2309f02e6041c58a4ffd33aecaced058">07331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__tgg_1_1cvmx__mio__fus__tgg__s.html">cvmx_mio_fus_tgg_s</a>             <a class="code" href="unioncvmx__mio__fus__tgg.html#a2309f02e6041c58a4ffd33aecaced058">cn70xxp1</a>;
<a name="l07332"></a><a class="code" href="unioncvmx__mio__fus__tgg.html#a87bbc96ac244a9c209b9b9be42374128">07332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__tgg_1_1cvmx__mio__fus__tgg__s.html">cvmx_mio_fus_tgg_s</a>             <a class="code" href="unioncvmx__mio__fus__tgg.html#a87bbc96ac244a9c209b9b9be42374128">cn73xx</a>;
<a name="l07333"></a><a class="code" href="unioncvmx__mio__fus__tgg.html#a200245a85460fb1452e70f57e69644e7">07333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__tgg_1_1cvmx__mio__fus__tgg__s.html">cvmx_mio_fus_tgg_s</a>             <a class="code" href="unioncvmx__mio__fus__tgg.html#a200245a85460fb1452e70f57e69644e7">cn78xx</a>;
<a name="l07334"></a><a class="code" href="unioncvmx__mio__fus__tgg.html#af2b596ee2806055944d026868fcd90df">07334</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__tgg_1_1cvmx__mio__fus__tgg__s.html">cvmx_mio_fus_tgg_s</a>             <a class="code" href="unioncvmx__mio__fus__tgg.html#af2b596ee2806055944d026868fcd90df">cn78xxp1</a>;
<a name="l07335"></a><a class="code" href="unioncvmx__mio__fus__tgg.html#a4dfd83c7288ceb3d78652cad0e4703dd">07335</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__tgg_1_1cvmx__mio__fus__tgg__s.html">cvmx_mio_fus_tgg_s</a>             <a class="code" href="unioncvmx__mio__fus__tgg.html#a4dfd83c7288ceb3d78652cad0e4703dd">cnf71xx</a>;
<a name="l07336"></a><a class="code" href="unioncvmx__mio__fus__tgg.html#a35299a5ec3ec4b07845ad7e1882eaf10">07336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__tgg_1_1cvmx__mio__fus__tgg__s.html">cvmx_mio_fus_tgg_s</a>             <a class="code" href="unioncvmx__mio__fus__tgg.html#a35299a5ec3ec4b07845ad7e1882eaf10">cnf75xx</a>;
<a name="l07337"></a>07337 };
<a name="l07338"></a><a class="code" href="cvmx-mio-defs_8h.html#a9c0050251daef21e8aa565c8c92aa90f">07338</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__tgg.html" title="cvmx_mio_fus_tgg">cvmx_mio_fus_tgg</a> <a class="code" href="unioncvmx__mio__fus__tgg.html" title="cvmx_mio_fus_tgg">cvmx_mio_fus_tgg_t</a>;
<a name="l07339"></a>07339 <span class="comment"></span>
<a name="l07340"></a>07340 <span class="comment">/**</span>
<a name="l07341"></a>07341 <span class="comment"> * cvmx_mio_fus_unlock</span>
<a name="l07342"></a>07342 <span class="comment"> */</span>
<a name="l07343"></a><a class="code" href="unioncvmx__mio__fus__unlock.html">07343</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__unlock.html" title="cvmx_mio_fus_unlock">cvmx_mio_fus_unlock</a> {
<a name="l07344"></a><a class="code" href="unioncvmx__mio__fus__unlock.html#ab0fda4d1780ea70d4a52abad7c607fd6">07344</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__unlock.html#ab0fda4d1780ea70d4a52abad7c607fd6">u64</a>;
<a name="l07345"></a><a class="code" href="structcvmx__mio__fus__unlock_1_1cvmx__mio__fus__unlock__s.html">07345</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__unlock_1_1cvmx__mio__fus__unlock__s.html">cvmx_mio_fus_unlock_s</a> {
<a name="l07346"></a>07346 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07347"></a>07347 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__unlock_1_1cvmx__mio__fus__unlock__s.html#adbd51645cd77a6a81dd898bc213be57e">reserved_24_63</a>               : 40;
<a name="l07348"></a>07348     uint64_t <a class="code" href="structcvmx__mio__fus__unlock_1_1cvmx__mio__fus__unlock__s.html#aaa22dc3a4e59c1edf3d187e5cb1011df">key</a>                          : 24; <span class="comment">/**&lt; When set to the typical value, allows SW to</span>
<a name="l07349"></a>07349 <span class="comment">                                                         program the efuses */</span>
<a name="l07350"></a>07350 <span class="preprocessor">#else</span>
<a name="l07351"></a><a class="code" href="structcvmx__mio__fus__unlock_1_1cvmx__mio__fus__unlock__s.html#aaa22dc3a4e59c1edf3d187e5cb1011df">07351</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__unlock_1_1cvmx__mio__fus__unlock__s.html#aaa22dc3a4e59c1edf3d187e5cb1011df">key</a>                          : 24;
<a name="l07352"></a><a class="code" href="structcvmx__mio__fus__unlock_1_1cvmx__mio__fus__unlock__s.html#adbd51645cd77a6a81dd898bc213be57e">07352</a>     uint64_t <a class="code" href="structcvmx__mio__fus__unlock_1_1cvmx__mio__fus__unlock__s.html#adbd51645cd77a6a81dd898bc213be57e">reserved_24_63</a>               : 40;
<a name="l07353"></a>07353 <span class="preprocessor">#endif</span>
<a name="l07354"></a>07354 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__unlock.html#a671c3d4b15ad795d1a27748241750989">s</a>;
<a name="l07355"></a><a class="code" href="unioncvmx__mio__fus__unlock.html#a8a0a8a09d973faed9cebf0470e80e4fc">07355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__unlock_1_1cvmx__mio__fus__unlock__s.html">cvmx_mio_fus_unlock_s</a>          <a class="code" href="unioncvmx__mio__fus__unlock.html#a8a0a8a09d973faed9cebf0470e80e4fc">cn30xx</a>;
<a name="l07356"></a><a class="code" href="unioncvmx__mio__fus__unlock.html#a68d5d190b765450609703edc27ebdb20">07356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__unlock_1_1cvmx__mio__fus__unlock__s.html">cvmx_mio_fus_unlock_s</a>          <a class="code" href="unioncvmx__mio__fus__unlock.html#a68d5d190b765450609703edc27ebdb20">cn31xx</a>;
<a name="l07357"></a>07357 };
<a name="l07358"></a><a class="code" href="cvmx-mio-defs_8h.html#affa6c2e8f09ffc5a54bd8eac618035c7">07358</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__unlock.html" title="cvmx_mio_fus_unlock">cvmx_mio_fus_unlock</a> <a class="code" href="unioncvmx__mio__fus__unlock.html" title="cvmx_mio_fus_unlock">cvmx_mio_fus_unlock_t</a>;
<a name="l07359"></a>07359 <span class="comment"></span>
<a name="l07360"></a>07360 <span class="comment">/**</span>
<a name="l07361"></a>07361 <span class="comment"> * cvmx_mio_fus_wadr</span>
<a name="l07362"></a>07362 <span class="comment"> */</span>
<a name="l07363"></a><a class="code" href="unioncvmx__mio__fus__wadr.html">07363</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__wadr.html" title="cvmx_mio_fus_wadr">cvmx_mio_fus_wadr</a> {
<a name="l07364"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#a15517663636a047e05655dccabfecc05">07364</a>     uint64_t <a class="code" href="unioncvmx__mio__fus__wadr.html#a15517663636a047e05655dccabfecc05">u64</a>;
<a name="l07365"></a><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__s.html">07365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__s.html">cvmx_mio_fus_wadr_s</a> {
<a name="l07366"></a>07366 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07367"></a>07367 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__s.html#a5a925c3f5d291286e43700f398e53fc7">reserved_10_63</a>               : 54;
<a name="l07368"></a>07368     uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__s.html#a96ca5b5ad906eabe40f791f077408cf4">addr</a>                         : 10; <span class="comment">/**&lt; Indicates which of the banks of 128 fuses to blow. */</span>
<a name="l07369"></a>07369 <span class="preprocessor">#else</span>
<a name="l07370"></a><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__s.html#a96ca5b5ad906eabe40f791f077408cf4">07370</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__s.html#a96ca5b5ad906eabe40f791f077408cf4">addr</a>                         : 10;
<a name="l07371"></a><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__s.html#a5a925c3f5d291286e43700f398e53fc7">07371</a>     uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__s.html#a5a925c3f5d291286e43700f398e53fc7">reserved_10_63</a>               : 54;
<a name="l07372"></a>07372 <span class="preprocessor">#endif</span>
<a name="l07373"></a>07373 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__wadr.html#afd39f7f0aacd6f4398c314360aba35a9">s</a>;
<a name="l07374"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#aa27b740591c7aecc6e8bdf14b3349ccb">07374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__s.html">cvmx_mio_fus_wadr_s</a>            <a class="code" href="unioncvmx__mio__fus__wadr.html#aa27b740591c7aecc6e8bdf14b3349ccb">cn30xx</a>;
<a name="l07375"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#a75b0ba2c0af4c863fdaabcc8f2c1b558">07375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__s.html">cvmx_mio_fus_wadr_s</a>            <a class="code" href="unioncvmx__mio__fus__wadr.html#a75b0ba2c0af4c863fdaabcc8f2c1b558">cn31xx</a>;
<a name="l07376"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#a5f319bfcd695b5b26ada02b06eaaa841">07376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__s.html">cvmx_mio_fus_wadr_s</a>            <a class="code" href="unioncvmx__mio__fus__wadr.html#a5f319bfcd695b5b26ada02b06eaaa841">cn38xx</a>;
<a name="l07377"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#a11a47ad8ba6789aec430a539f6015bb8">07377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__s.html">cvmx_mio_fus_wadr_s</a>            <a class="code" href="unioncvmx__mio__fus__wadr.html#a11a47ad8ba6789aec430a539f6015bb8">cn38xxp2</a>;
<a name="l07378"></a><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn50xx.html">07378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn50xx.html">cvmx_mio_fus_wadr_cn50xx</a> {
<a name="l07379"></a>07379 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07380"></a>07380 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn50xx.html#aa8dc57b151dd0200701d5e47ea4d41e5">reserved_2_63</a>                : 62;
<a name="l07381"></a>07381     uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn50xx.html#a55450ec525bca60452c0287b4c792fbf">addr</a>                         : 2;  <span class="comment">/**&lt; Which of the four banks of 256 fuses to blow */</span>
<a name="l07382"></a>07382 <span class="preprocessor">#else</span>
<a name="l07383"></a><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn50xx.html#a55450ec525bca60452c0287b4c792fbf">07383</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn50xx.html#a55450ec525bca60452c0287b4c792fbf">addr</a>                         : 2;
<a name="l07384"></a><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn50xx.html#aa8dc57b151dd0200701d5e47ea4d41e5">07384</a>     uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn50xx.html#aa8dc57b151dd0200701d5e47ea4d41e5">reserved_2_63</a>                : 62;
<a name="l07385"></a>07385 <span class="preprocessor">#endif</span>
<a name="l07386"></a>07386 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__wadr.html#a30e24de71dd1f2aa16d46b55a0104fbb">cn50xx</a>;
<a name="l07387"></a><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn52xx.html">07387</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn52xx.html">cvmx_mio_fus_wadr_cn52xx</a> {
<a name="l07388"></a>07388 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07389"></a>07389 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn52xx.html#a85dd31b9bf629973ac44c435df13f64e">reserved_3_63</a>                : 61;
<a name="l07390"></a>07390     uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn52xx.html#a1253646faa4b09e5af02d896e9fe7ef2">addr</a>                         : 3;  <span class="comment">/**&lt; Which of the four banks of 256 fuses to blow */</span>
<a name="l07391"></a>07391 <span class="preprocessor">#else</span>
<a name="l07392"></a><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn52xx.html#a1253646faa4b09e5af02d896e9fe7ef2">07392</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn52xx.html#a1253646faa4b09e5af02d896e9fe7ef2">addr</a>                         : 3;
<a name="l07393"></a><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn52xx.html#a85dd31b9bf629973ac44c435df13f64e">07393</a>     uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn52xx.html#a85dd31b9bf629973ac44c435df13f64e">reserved_3_63</a>                : 61;
<a name="l07394"></a>07394 <span class="preprocessor">#endif</span>
<a name="l07395"></a>07395 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__wadr.html#a013a5635c61ddacf4fcd39db4441ad5e">cn52xx</a>;
<a name="l07396"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#a6dc1b15058be7289f6fa8bffcf668ffe">07396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn52xx.html">cvmx_mio_fus_wadr_cn52xx</a>       <a class="code" href="unioncvmx__mio__fus__wadr.html#a6dc1b15058be7289f6fa8bffcf668ffe">cn52xxp1</a>;
<a name="l07397"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#a8549590549d061500115fd81765bcec6">07397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn52xx.html">cvmx_mio_fus_wadr_cn52xx</a>       <a class="code" href="unioncvmx__mio__fus__wadr.html#a8549590549d061500115fd81765bcec6">cn56xx</a>;
<a name="l07398"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#aa898954ed83df33ccb0a6431c01c7942">07398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn52xx.html">cvmx_mio_fus_wadr_cn52xx</a>       <a class="code" href="unioncvmx__mio__fus__wadr.html#aa898954ed83df33ccb0a6431c01c7942">cn56xxp1</a>;
<a name="l07399"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#a28c3e9d883074f95bab1c6b6885bde23">07399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn50xx.html">cvmx_mio_fus_wadr_cn50xx</a>       <a class="code" href="unioncvmx__mio__fus__wadr.html#a28c3e9d883074f95bab1c6b6885bde23">cn58xx</a>;
<a name="l07400"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#aa52053aabc0990a2dbf0d2b3f11109a3">07400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn50xx.html">cvmx_mio_fus_wadr_cn50xx</a>       <a class="code" href="unioncvmx__mio__fus__wadr.html#aa52053aabc0990a2dbf0d2b3f11109a3">cn58xxp1</a>;
<a name="l07401"></a><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn61xx.html">07401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn61xx.html">cvmx_mio_fus_wadr_cn61xx</a> {
<a name="l07402"></a>07402 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07403"></a>07403 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn61xx.html#a1eeee4ff6f2efd14cb9884fed65271c3">reserved_4_63</a>                : 60;
<a name="l07404"></a>07404     uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn61xx.html#a3dc469f12b73bb8a084178069245326a">addr</a>                         : 4;  <span class="comment">/**&lt; Which of the banks of 128 fuses to blow */</span>
<a name="l07405"></a>07405 <span class="preprocessor">#else</span>
<a name="l07406"></a><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn61xx.html#a3dc469f12b73bb8a084178069245326a">07406</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn61xx.html#a3dc469f12b73bb8a084178069245326a">addr</a>                         : 4;
<a name="l07407"></a><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn61xx.html#a1eeee4ff6f2efd14cb9884fed65271c3">07407</a>     uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn61xx.html#a1eeee4ff6f2efd14cb9884fed65271c3">reserved_4_63</a>                : 60;
<a name="l07408"></a>07408 <span class="preprocessor">#endif</span>
<a name="l07409"></a>07409 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__wadr.html#ae0212d4dfe2b3fc2fa10b86273c487b7">cn61xx</a>;
<a name="l07410"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#ae442bea937b1e42fc3359e9bb7766aab">07410</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn61xx.html">cvmx_mio_fus_wadr_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__wadr.html#ae442bea937b1e42fc3359e9bb7766aab">cn63xx</a>;
<a name="l07411"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#a15b3862354ade5cf3a7f24373f18a9b0">07411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn61xx.html">cvmx_mio_fus_wadr_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__wadr.html#a15b3862354ade5cf3a7f24373f18a9b0">cn63xxp1</a>;
<a name="l07412"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#aa74c06f305b2872bdc0cf75b44a59e07">07412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn61xx.html">cvmx_mio_fus_wadr_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__wadr.html#aa74c06f305b2872bdc0cf75b44a59e07">cn66xx</a>;
<a name="l07413"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#a4d497b9e65783fb2b94944fb8470b45c">07413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn61xx.html">cvmx_mio_fus_wadr_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__wadr.html#a4d497b9e65783fb2b94944fb8470b45c">cn68xx</a>;
<a name="l07414"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#a825b263a38d003d5925505d9cac1dcfa">07414</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn61xx.html">cvmx_mio_fus_wadr_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__wadr.html#a825b263a38d003d5925505d9cac1dcfa">cn68xxp1</a>;
<a name="l07415"></a><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn70xx.html">07415</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn70xx.html">cvmx_mio_fus_wadr_cn70xx</a> {
<a name="l07416"></a>07416 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07417"></a>07417 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn70xx.html#adc2d1acde064b7d40412bc42b7097607">reserved_6_63</a>                : 58;
<a name="l07418"></a>07418     uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn70xx.html#a2c0ced1de1eab9d0ab18d79ac9a5bd98">addr</a>                         : 6;  <span class="comment">/**&lt; Indicates which of the banks of 128 fuses to blow. */</span>
<a name="l07419"></a>07419 <span class="preprocessor">#else</span>
<a name="l07420"></a><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn70xx.html#a2c0ced1de1eab9d0ab18d79ac9a5bd98">07420</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn70xx.html#a2c0ced1de1eab9d0ab18d79ac9a5bd98">addr</a>                         : 6;
<a name="l07421"></a><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn70xx.html#adc2d1acde064b7d40412bc42b7097607">07421</a>     uint64_t <a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn70xx.html#adc2d1acde064b7d40412bc42b7097607">reserved_6_63</a>                : 58;
<a name="l07422"></a>07422 <span class="preprocessor">#endif</span>
<a name="l07423"></a>07423 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__fus__wadr.html#a1d9725844450e448059cf56785e4326c">cn70xx</a>;
<a name="l07424"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#a886a44042a166ba22a6904976c02ccca">07424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn70xx.html">cvmx_mio_fus_wadr_cn70xx</a>       <a class="code" href="unioncvmx__mio__fus__wadr.html#a886a44042a166ba22a6904976c02ccca">cn70xxp1</a>;
<a name="l07425"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#a55b4decf48852b199665db91962aa14b">07425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn70xx.html">cvmx_mio_fus_wadr_cn70xx</a>       <a class="code" href="unioncvmx__mio__fus__wadr.html#a55b4decf48852b199665db91962aa14b">cn73xx</a>;
<a name="l07426"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#a342c4cf0af7d6c14b66d7e91382363a2">07426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn70xx.html">cvmx_mio_fus_wadr_cn70xx</a>       <a class="code" href="unioncvmx__mio__fus__wadr.html#a342c4cf0af7d6c14b66d7e91382363a2">cn78xx</a>;
<a name="l07427"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#ac16da8faaf5262e0c833693d8d45777c">07427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn70xx.html">cvmx_mio_fus_wadr_cn70xx</a>       <a class="code" href="unioncvmx__mio__fus__wadr.html#ac16da8faaf5262e0c833693d8d45777c">cn78xxp1</a>;
<a name="l07428"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#a3a2b339cb621f6f470bc50a5d251497b">07428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn61xx.html">cvmx_mio_fus_wadr_cn61xx</a>       <a class="code" href="unioncvmx__mio__fus__wadr.html#a3a2b339cb621f6f470bc50a5d251497b">cnf71xx</a>;
<a name="l07429"></a><a class="code" href="unioncvmx__mio__fus__wadr.html#a7e7c3119dff0e069eefc9b009c7e2092">07429</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__fus__wadr_1_1cvmx__mio__fus__wadr__cn70xx.html">cvmx_mio_fus_wadr_cn70xx</a>       <a class="code" href="unioncvmx__mio__fus__wadr.html#a7e7c3119dff0e069eefc9b009c7e2092">cnf75xx</a>;
<a name="l07430"></a>07430 };
<a name="l07431"></a><a class="code" href="cvmx-mio-defs_8h.html#a633d10eed1c04ba08a1e0b381f2e312f">07431</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__fus__wadr.html" title="cvmx_mio_fus_wadr">cvmx_mio_fus_wadr</a> <a class="code" href="unioncvmx__mio__fus__wadr.html" title="cvmx_mio_fus_wadr">cvmx_mio_fus_wadr_t</a>;
<a name="l07432"></a>07432 <span class="comment"></span>
<a name="l07433"></a>07433 <span class="comment">/**</span>
<a name="l07434"></a>07434 <span class="comment"> * cvmx_mio_gpio_comp</span>
<a name="l07435"></a>07435 <span class="comment"> *</span>
<a name="l07436"></a>07436 <span class="comment"> * suggested values                          PCTL=6, NCTL=6 (50 ohm termination)</span>
<a name="l07437"></a>07437 <span class="comment"> * PCTL=7, NCTL=7 (40 ohm termination)</span>
<a name="l07438"></a>07438 <span class="comment"> * PCTL=4, NCTL=4 (75 ohm termination)</span>
<a name="l07439"></a>07439 <span class="comment"> */</span>
<a name="l07440"></a><a class="code" href="unioncvmx__mio__gpio__comp.html">07440</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__gpio__comp.html" title="cvmx_mio_gpio_comp">cvmx_mio_gpio_comp</a> {
<a name="l07441"></a><a class="code" href="unioncvmx__mio__gpio__comp.html#ae4766751da11008b8066ee62a4da7a2f">07441</a>     uint64_t <a class="code" href="unioncvmx__mio__gpio__comp.html#ae4766751da11008b8066ee62a4da7a2f">u64</a>;
<a name="l07442"></a><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__s.html">07442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__s.html">cvmx_mio_gpio_comp_s</a> {
<a name="l07443"></a>07443 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07444"></a>07444 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__s.html#a51c2cc45b9f2126619afbdac0dcc5e8d">reserved_6_63</a>                : 58;
<a name="l07445"></a>07445     uint64_t <a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__s.html#a34768cdf099d98c90e1ca36ccf6bad37">nctl</a>                         : 6;  <span class="comment">/**&lt; GPIO bus NCTL */</span>
<a name="l07446"></a>07446 <span class="preprocessor">#else</span>
<a name="l07447"></a><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__s.html#a34768cdf099d98c90e1ca36ccf6bad37">07447</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__s.html#a34768cdf099d98c90e1ca36ccf6bad37">nctl</a>                         : 6;
<a name="l07448"></a><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__s.html#a51c2cc45b9f2126619afbdac0dcc5e8d">07448</a>     uint64_t <a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__s.html#a51c2cc45b9f2126619afbdac0dcc5e8d">reserved_6_63</a>                : 58;
<a name="l07449"></a>07449 <span class="preprocessor">#endif</span>
<a name="l07450"></a>07450 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__gpio__comp.html#aaac548804073970341bbed46152ddc1e">s</a>;
<a name="l07451"></a><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn61xx.html">07451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn61xx.html">cvmx_mio_gpio_comp_cn61xx</a> {
<a name="l07452"></a>07452 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07453"></a>07453 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn61xx.html#ac1837cc4839bafe989502c05cb08edcf">reserved_12_63</a>               : 52;
<a name="l07454"></a>07454     uint64_t <a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn61xx.html#a68bd3ac269038eddd183e8019391cef6">pctl</a>                         : 6;  <span class="comment">/**&lt; GPIO bus PCTL */</span>
<a name="l07455"></a>07455     uint64_t <a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn61xx.html#a3af72d94cd352956a83b7220b1bac46e">nctl</a>                         : 6;  <span class="comment">/**&lt; GPIO bus NCTL */</span>
<a name="l07456"></a>07456 <span class="preprocessor">#else</span>
<a name="l07457"></a><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn61xx.html#a3af72d94cd352956a83b7220b1bac46e">07457</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn61xx.html#a3af72d94cd352956a83b7220b1bac46e">nctl</a>                         : 6;
<a name="l07458"></a><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn61xx.html#a68bd3ac269038eddd183e8019391cef6">07458</a>     uint64_t <a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn61xx.html#a68bd3ac269038eddd183e8019391cef6">pctl</a>                         : 6;
<a name="l07459"></a><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn61xx.html#ac1837cc4839bafe989502c05cb08edcf">07459</a>     uint64_t <a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn61xx.html#ac1837cc4839bafe989502c05cb08edcf">reserved_12_63</a>               : 52;
<a name="l07460"></a>07460 <span class="preprocessor">#endif</span>
<a name="l07461"></a>07461 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__gpio__comp.html#acdac2f1dde6fcab811bbe8d1a66e0e84">cn61xx</a>;
<a name="l07462"></a><a class="code" href="unioncvmx__mio__gpio__comp.html#a473fb173afdc747fd683db2c8bd123ba">07462</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn61xx.html">cvmx_mio_gpio_comp_cn61xx</a>      <a class="code" href="unioncvmx__mio__gpio__comp.html#a473fb173afdc747fd683db2c8bd123ba">cn63xx</a>;
<a name="l07463"></a><a class="code" href="unioncvmx__mio__gpio__comp.html#a0294096c3c5837cb21f4bc2fbf0d60cb">07463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn61xx.html">cvmx_mio_gpio_comp_cn61xx</a>      <a class="code" href="unioncvmx__mio__gpio__comp.html#a0294096c3c5837cb21f4bc2fbf0d60cb">cn63xxp1</a>;
<a name="l07464"></a><a class="code" href="unioncvmx__mio__gpio__comp.html#a3a09b675cb93032d2b161c7fbf782acb">07464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn61xx.html">cvmx_mio_gpio_comp_cn61xx</a>      <a class="code" href="unioncvmx__mio__gpio__comp.html#a3a09b675cb93032d2b161c7fbf782acb">cn66xx</a>;
<a name="l07465"></a><a class="code" href="unioncvmx__mio__gpio__comp.html#ae606d8d13358ff0289216aa4375c21a8">07465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn61xx.html">cvmx_mio_gpio_comp_cn61xx</a>      <a class="code" href="unioncvmx__mio__gpio__comp.html#ae606d8d13358ff0289216aa4375c21a8">cn68xx</a>;
<a name="l07466"></a><a class="code" href="unioncvmx__mio__gpio__comp.html#ae6b67fc669981c78097009e450b6dba3">07466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn61xx.html">cvmx_mio_gpio_comp_cn61xx</a>      <a class="code" href="unioncvmx__mio__gpio__comp.html#ae6b67fc669981c78097009e450b6dba3">cn68xxp1</a>;
<a name="l07467"></a><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn70xx.html">07467</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn70xx.html">cvmx_mio_gpio_comp_cn70xx</a> {
<a name="l07468"></a>07468 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07469"></a>07469 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn70xx.html#a6fe9980731feb5a871757f5fa2f80b7c">reserved_11_63</a>               : 53;
<a name="l07470"></a>07470     uint64_t <a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn70xx.html#a52bb7e7b336b2b6cd2f0bd70fb57727c">pctl</a>                         : 3;  <span class="comment">/**&lt; GPIO bus PCTL */</span>
<a name="l07471"></a>07471     uint64_t <a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn70xx.html#a611f5f594a790c2ee9d2dd0206ed067c">reserved_3_7</a>                 : 5;
<a name="l07472"></a>07472     uint64_t <a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn70xx.html#ac1c8eec302b3283dbae8abd9b9802815">nctl</a>                         : 3;  <span class="comment">/**&lt; GPIO bus NCTL */</span>
<a name="l07473"></a>07473 <span class="preprocessor">#else</span>
<a name="l07474"></a><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn70xx.html#ac1c8eec302b3283dbae8abd9b9802815">07474</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn70xx.html#ac1c8eec302b3283dbae8abd9b9802815">nctl</a>                         : 3;
<a name="l07475"></a><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn70xx.html#a611f5f594a790c2ee9d2dd0206ed067c">07475</a>     uint64_t <a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn70xx.html#a611f5f594a790c2ee9d2dd0206ed067c">reserved_3_7</a>                 : 5;
<a name="l07476"></a><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn70xx.html#a52bb7e7b336b2b6cd2f0bd70fb57727c">07476</a>     uint64_t <a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn70xx.html#a52bb7e7b336b2b6cd2f0bd70fb57727c">pctl</a>                         : 3;
<a name="l07477"></a><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn70xx.html#a6fe9980731feb5a871757f5fa2f80b7c">07477</a>     uint64_t <a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn70xx.html#a6fe9980731feb5a871757f5fa2f80b7c">reserved_11_63</a>               : 53;
<a name="l07478"></a>07478 <span class="preprocessor">#endif</span>
<a name="l07479"></a>07479 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__gpio__comp.html#afa3a9002546a9a66f909c6521259db4f">cn70xx</a>;
<a name="l07480"></a><a class="code" href="unioncvmx__mio__gpio__comp.html#a71cd8602c9c097fadc571addd38d430d">07480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn70xx.html">cvmx_mio_gpio_comp_cn70xx</a>      <a class="code" href="unioncvmx__mio__gpio__comp.html#a71cd8602c9c097fadc571addd38d430d">cn70xxp1</a>;
<a name="l07481"></a><a class="code" href="unioncvmx__mio__gpio__comp.html#a27f5f6ddd7b7d25d86eba5978ef01aa2">07481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__gpio__comp_1_1cvmx__mio__gpio__comp__cn61xx.html">cvmx_mio_gpio_comp_cn61xx</a>      <a class="code" href="unioncvmx__mio__gpio__comp.html#a27f5f6ddd7b7d25d86eba5978ef01aa2">cnf71xx</a>;
<a name="l07482"></a>07482 };
<a name="l07483"></a><a class="code" href="cvmx-mio-defs_8h.html#a9b69ff8d551e03496e434eb9d020829d">07483</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__gpio__comp.html" title="cvmx_mio_gpio_comp">cvmx_mio_gpio_comp</a> <a class="code" href="unioncvmx__mio__gpio__comp.html" title="cvmx_mio_gpio_comp">cvmx_mio_gpio_comp_t</a>;
<a name="l07484"></a>07484 <span class="comment"></span>
<a name="l07485"></a>07485 <span class="comment">/**</span>
<a name="l07486"></a>07486 <span class="comment"> * cvmx_mio_ndf_dma_cfg</span>
<a name="l07487"></a>07487 <span class="comment"> *</span>
<a name="l07488"></a>07488 <span class="comment"> * SIZE is specified in number of 64 bit transfers (encoded in -1 notation).</span>
<a name="l07489"></a>07489 <span class="comment"> * ADR must be 64 bit aligned.</span>
<a name="l07490"></a>07490 <span class="comment"> */</span>
<a name="l07491"></a><a class="code" href="unioncvmx__mio__ndf__dma__cfg.html">07491</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ndf__dma__cfg.html" title="cvmx_mio_ndf_dma_cfg">cvmx_mio_ndf_dma_cfg</a> {
<a name="l07492"></a><a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a65aa1478dfb2b61ce1ceb3ed6023ae49">07492</a>     uint64_t <a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a65aa1478dfb2b61ce1ceb3ed6023ae49">u64</a>;
<a name="l07493"></a><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html">07493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html">cvmx_mio_ndf_dma_cfg_s</a> {
<a name="l07494"></a>07494 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07495"></a>07495 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#ae1cf5e25f5373e84b4d4bec02b42f696">en</a>                           : 1;  <span class="comment">/**&lt; DMA Engine enable */</span>
<a name="l07496"></a>07496     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a1be81f550133d6583c3c7a000835b81a">rw</a>                           : 1;  <span class="comment">/**&lt; DMA Engine R/W bit (0 = read, 1 = write) */</span>
<a name="l07497"></a>07497     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a4ec0bae2ae58e7e32f144d30c0d81771">clr</a>                          : 1;  <span class="comment">/**&lt; DMA Engine clear EN on device terminated burst */</span>
<a name="l07498"></a>07498     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a4970b056dafc742dbc2d4b97380cc256">reserved_60_60</a>               : 1;
<a name="l07499"></a>07499     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a8082187e55d0e34443cbcc09baa0b989">swap32</a>                       : 1;  <span class="comment">/**&lt; DMA Engine 32 bit swap */</span>
<a name="l07500"></a>07500     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a500cfe0b795dbd0c0991b89aac640c9c">swap16</a>                       : 1;  <span class="comment">/**&lt; DMA Engine 16 bit swap */</span>
<a name="l07501"></a>07501     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a63fc1e68a9f0cc639e2f1c54dcdb22fd">swap8</a>                        : 1;  <span class="comment">/**&lt; DMA Engine 8 bit swap */</span>
<a name="l07502"></a>07502     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a4f81ef2cde056f557d705e0811688454">endian</a>                       : 1;  <span class="comment">/**&lt; DMA Engine NCB endian mode (0 = big, 1 = little) */</span>
<a name="l07503"></a>07503     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a4ea3ddcd0441e098b4828070d4d456c7">size</a>                         : 20; <span class="comment">/**&lt; DMA Engine size */</span>
<a name="l07504"></a>07504     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#ab68eba855bc37c6263fd0c830dc151bf">adr</a>                          : 36; <span class="comment">/**&lt; DMA Engine address */</span>
<a name="l07505"></a>07505 <span class="preprocessor">#else</span>
<a name="l07506"></a><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#ab68eba855bc37c6263fd0c830dc151bf">07506</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#ab68eba855bc37c6263fd0c830dc151bf">adr</a>                          : 36;
<a name="l07507"></a><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a4ea3ddcd0441e098b4828070d4d456c7">07507</a>     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a4ea3ddcd0441e098b4828070d4d456c7">size</a>                         : 20;
<a name="l07508"></a><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a4f81ef2cde056f557d705e0811688454">07508</a>     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a4f81ef2cde056f557d705e0811688454">endian</a>                       : 1;
<a name="l07509"></a><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a63fc1e68a9f0cc639e2f1c54dcdb22fd">07509</a>     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a63fc1e68a9f0cc639e2f1c54dcdb22fd">swap8</a>                        : 1;
<a name="l07510"></a><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a500cfe0b795dbd0c0991b89aac640c9c">07510</a>     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a500cfe0b795dbd0c0991b89aac640c9c">swap16</a>                       : 1;
<a name="l07511"></a><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a8082187e55d0e34443cbcc09baa0b989">07511</a>     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a8082187e55d0e34443cbcc09baa0b989">swap32</a>                       : 1;
<a name="l07512"></a><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a4970b056dafc742dbc2d4b97380cc256">07512</a>     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a4970b056dafc742dbc2d4b97380cc256">reserved_60_60</a>               : 1;
<a name="l07513"></a><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a4ec0bae2ae58e7e32f144d30c0d81771">07513</a>     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a4ec0bae2ae58e7e32f144d30c0d81771">clr</a>                          : 1;
<a name="l07514"></a><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a1be81f550133d6583c3c7a000835b81a">07514</a>     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#a1be81f550133d6583c3c7a000835b81a">rw</a>                           : 1;
<a name="l07515"></a><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#ae1cf5e25f5373e84b4d4bec02b42f696">07515</a>     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html#ae1cf5e25f5373e84b4d4bec02b42f696">en</a>                           : 1;
<a name="l07516"></a>07516 <span class="preprocessor">#endif</span>
<a name="l07517"></a>07517 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#af96e8b3c2e4c9681d41f45e276de34f1">s</a>;
<a name="l07518"></a><a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a8d1dcfc15a5d1bc86d35f64a48c4f6f9">07518</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html">cvmx_mio_ndf_dma_cfg_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a8d1dcfc15a5d1bc86d35f64a48c4f6f9">cn52xx</a>;
<a name="l07519"></a><a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a9446812fd7f8870a4a1b901823600f55">07519</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html">cvmx_mio_ndf_dma_cfg_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a9446812fd7f8870a4a1b901823600f55">cn61xx</a>;
<a name="l07520"></a><a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a0d0dfc694506621de26adc1faf9830bb">07520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html">cvmx_mio_ndf_dma_cfg_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a0d0dfc694506621de26adc1faf9830bb">cn63xx</a>;
<a name="l07521"></a><a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a46d5e33489b3fd359cc91437d8eb9171">07521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html">cvmx_mio_ndf_dma_cfg_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a46d5e33489b3fd359cc91437d8eb9171">cn63xxp1</a>;
<a name="l07522"></a><a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#aba960d59d08e96f3760353f0ed25484a">07522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html">cvmx_mio_ndf_dma_cfg_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#aba960d59d08e96f3760353f0ed25484a">cn66xx</a>;
<a name="l07523"></a><a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a99f5dceaaf49ac969de34c6aff788f8b">07523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html">cvmx_mio_ndf_dma_cfg_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a99f5dceaaf49ac969de34c6aff788f8b">cn68xx</a>;
<a name="l07524"></a><a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a13d33d7f3ffe6a8c93b60fc1ee11d6cb">07524</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html">cvmx_mio_ndf_dma_cfg_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a13d33d7f3ffe6a8c93b60fc1ee11d6cb">cn68xxp1</a>;
<a name="l07525"></a><a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a7457229478be61d419a4ed5d6dda9858">07525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html">cvmx_mio_ndf_dma_cfg_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a7457229478be61d419a4ed5d6dda9858">cn70xx</a>;
<a name="l07526"></a><a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a17fc7c7fcf50652be2de82e09076b04a">07526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html">cvmx_mio_ndf_dma_cfg_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a17fc7c7fcf50652be2de82e09076b04a">cn70xxp1</a>;
<a name="l07527"></a><a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a6cedf562b3656b06077b11640ab5d4f1">07527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__cfg_1_1cvmx__mio__ndf__dma__cfg__s.html">cvmx_mio_ndf_dma_cfg_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__cfg.html#a6cedf562b3656b06077b11640ab5d4f1">cnf71xx</a>;
<a name="l07528"></a>07528 };
<a name="l07529"></a><a class="code" href="cvmx-mio-defs_8h.html#a1b24f5ecdc663fdf6b9818534277fa3e">07529</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ndf__dma__cfg.html" title="cvmx_mio_ndf_dma_cfg">cvmx_mio_ndf_dma_cfg</a> <a class="code" href="unioncvmx__mio__ndf__dma__cfg.html" title="cvmx_mio_ndf_dma_cfg">cvmx_mio_ndf_dma_cfg_t</a>;
<a name="l07530"></a>07530 <span class="comment"></span>
<a name="l07531"></a>07531 <span class="comment">/**</span>
<a name="l07532"></a>07532 <span class="comment"> * cvmx_mio_ndf_dma_int</span>
<a name="l07533"></a>07533 <span class="comment"> *</span>
<a name="l07534"></a>07534 <span class="comment"> * MIO_NDF_DMA_INT = MIO NAND Flash DMA Interrupt Register</span>
<a name="l07535"></a>07535 <span class="comment"> *</span>
<a name="l07536"></a>07536 <span class="comment"> */</span>
<a name="l07537"></a><a class="code" href="unioncvmx__mio__ndf__dma__int.html">07537</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ndf__dma__int.html" title="cvmx_mio_ndf_dma_int">cvmx_mio_ndf_dma_int</a> {
<a name="l07538"></a><a class="code" href="unioncvmx__mio__ndf__dma__int.html#a6a7c291eccd8532e4c5c844edd54905f">07538</a>     uint64_t <a class="code" href="unioncvmx__mio__ndf__dma__int.html#a6a7c291eccd8532e4c5c844edd54905f">u64</a>;
<a name="l07539"></a><a class="code" href="structcvmx__mio__ndf__dma__int_1_1cvmx__mio__ndf__dma__int__s.html">07539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int_1_1cvmx__mio__ndf__dma__int__s.html">cvmx_mio_ndf_dma_int_s</a> {
<a name="l07540"></a>07540 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07541"></a>07541 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ndf__dma__int_1_1cvmx__mio__ndf__dma__int__s.html#ae9dda1f528d0e01c2737151c0811bbdf">reserved_1_63</a>                : 63;
<a name="l07542"></a>07542     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__int_1_1cvmx__mio__ndf__dma__int__s.html#a50cc4597c6d0dedb05f356b387c493e7">done</a>                         : 1;  <span class="comment">/**&lt; DMA Engine request completion interrupt */</span>
<a name="l07543"></a>07543 <span class="preprocessor">#else</span>
<a name="l07544"></a><a class="code" href="structcvmx__mio__ndf__dma__int_1_1cvmx__mio__ndf__dma__int__s.html#a50cc4597c6d0dedb05f356b387c493e7">07544</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ndf__dma__int_1_1cvmx__mio__ndf__dma__int__s.html#a50cc4597c6d0dedb05f356b387c493e7">done</a>                         : 1;
<a name="l07545"></a><a class="code" href="structcvmx__mio__ndf__dma__int_1_1cvmx__mio__ndf__dma__int__s.html#ae9dda1f528d0e01c2737151c0811bbdf">07545</a>     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__int_1_1cvmx__mio__ndf__dma__int__s.html#ae9dda1f528d0e01c2737151c0811bbdf">reserved_1_63</a>                : 63;
<a name="l07546"></a>07546 <span class="preprocessor">#endif</span>
<a name="l07547"></a>07547 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ndf__dma__int.html#a487b003b4b69d0261598a13a08499c4c">s</a>;
<a name="l07548"></a><a class="code" href="unioncvmx__mio__ndf__dma__int.html#a62f27b324af5c0efe42b80c0bc59f99f">07548</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int_1_1cvmx__mio__ndf__dma__int__s.html">cvmx_mio_ndf_dma_int_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__int.html#a62f27b324af5c0efe42b80c0bc59f99f">cn52xx</a>;
<a name="l07549"></a><a class="code" href="unioncvmx__mio__ndf__dma__int.html#ae5965b2874069cb93fa171fddac0653b">07549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int_1_1cvmx__mio__ndf__dma__int__s.html">cvmx_mio_ndf_dma_int_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__int.html#ae5965b2874069cb93fa171fddac0653b">cn61xx</a>;
<a name="l07550"></a><a class="code" href="unioncvmx__mio__ndf__dma__int.html#a1c4090210d1e50a0f4fde1e4710303ef">07550</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int_1_1cvmx__mio__ndf__dma__int__s.html">cvmx_mio_ndf_dma_int_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__int.html#a1c4090210d1e50a0f4fde1e4710303ef">cn63xx</a>;
<a name="l07551"></a><a class="code" href="unioncvmx__mio__ndf__dma__int.html#a888db65fc3929682f9c56939216d5731">07551</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int_1_1cvmx__mio__ndf__dma__int__s.html">cvmx_mio_ndf_dma_int_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__int.html#a888db65fc3929682f9c56939216d5731">cn63xxp1</a>;
<a name="l07552"></a><a class="code" href="unioncvmx__mio__ndf__dma__int.html#ac055a4466b02a55d0e734281843300c8">07552</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int_1_1cvmx__mio__ndf__dma__int__s.html">cvmx_mio_ndf_dma_int_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__int.html#ac055a4466b02a55d0e734281843300c8">cn66xx</a>;
<a name="l07553"></a><a class="code" href="unioncvmx__mio__ndf__dma__int.html#a9a57209612acacfafe7ede3555e16373">07553</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int_1_1cvmx__mio__ndf__dma__int__s.html">cvmx_mio_ndf_dma_int_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__int.html#a9a57209612acacfafe7ede3555e16373">cn68xx</a>;
<a name="l07554"></a><a class="code" href="unioncvmx__mio__ndf__dma__int.html#a1988ffd5898cd0141fac0a14f7eb417a">07554</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int_1_1cvmx__mio__ndf__dma__int__s.html">cvmx_mio_ndf_dma_int_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__int.html#a1988ffd5898cd0141fac0a14f7eb417a">cn68xxp1</a>;
<a name="l07555"></a><a class="code" href="unioncvmx__mio__ndf__dma__int.html#af3276b5462152e91e8c683a0a384217a">07555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int_1_1cvmx__mio__ndf__dma__int__s.html">cvmx_mio_ndf_dma_int_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__int.html#af3276b5462152e91e8c683a0a384217a">cn70xx</a>;
<a name="l07556"></a><a class="code" href="unioncvmx__mio__ndf__dma__int.html#a8a820f4181a2fb57ff967654580a8414">07556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int_1_1cvmx__mio__ndf__dma__int__s.html">cvmx_mio_ndf_dma_int_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__int.html#a8a820f4181a2fb57ff967654580a8414">cn70xxp1</a>;
<a name="l07557"></a><a class="code" href="unioncvmx__mio__ndf__dma__int.html#a370d883e615de22b817f9260686ce413">07557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int_1_1cvmx__mio__ndf__dma__int__s.html">cvmx_mio_ndf_dma_int_s</a>         <a class="code" href="unioncvmx__mio__ndf__dma__int.html#a370d883e615de22b817f9260686ce413">cnf71xx</a>;
<a name="l07558"></a>07558 };
<a name="l07559"></a><a class="code" href="cvmx-mio-defs_8h.html#a017b613e6a19b10b34fdc3b7e76efcdf">07559</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ndf__dma__int.html" title="cvmx_mio_ndf_dma_int">cvmx_mio_ndf_dma_int</a> <a class="code" href="unioncvmx__mio__ndf__dma__int.html" title="cvmx_mio_ndf_dma_int">cvmx_mio_ndf_dma_int_t</a>;
<a name="l07560"></a>07560 <span class="comment"></span>
<a name="l07561"></a>07561 <span class="comment">/**</span>
<a name="l07562"></a>07562 <span class="comment"> * cvmx_mio_ndf_dma_int_en</span>
<a name="l07563"></a>07563 <span class="comment"> *</span>
<a name="l07564"></a>07564 <span class="comment"> * MIO_NDF_DMA_INT_EN = MIO NAND Flash DMA Interrupt Enable Register</span>
<a name="l07565"></a>07565 <span class="comment"> *</span>
<a name="l07566"></a>07566 <span class="comment"> */</span>
<a name="l07567"></a><a class="code" href="unioncvmx__mio__ndf__dma__int__en.html">07567</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ndf__dma__int__en.html" title="cvmx_mio_ndf_dma_int_en">cvmx_mio_ndf_dma_int_en</a> {
<a name="l07568"></a><a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#a04ba8158668558c16b18604a909d3030">07568</a>     uint64_t <a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#a04ba8158668558c16b18604a909d3030">u64</a>;
<a name="l07569"></a><a class="code" href="structcvmx__mio__ndf__dma__int__en_1_1cvmx__mio__ndf__dma__int__en__s.html">07569</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int__en_1_1cvmx__mio__ndf__dma__int__en__s.html">cvmx_mio_ndf_dma_int_en_s</a> {
<a name="l07570"></a>07570 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07571"></a>07571 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ndf__dma__int__en_1_1cvmx__mio__ndf__dma__int__en__s.html#abe8b309b955db3b9ab8b6c965dd66f9f">reserved_1_63</a>                : 63;
<a name="l07572"></a>07572     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__int__en_1_1cvmx__mio__ndf__dma__int__en__s.html#aa03d27de9bd61a7bc6f4b9123212df6e">done</a>                         : 1;  <span class="comment">/**&lt; DMA Engine request completion interrupt enable */</span>
<a name="l07573"></a>07573 <span class="preprocessor">#else</span>
<a name="l07574"></a><a class="code" href="structcvmx__mio__ndf__dma__int__en_1_1cvmx__mio__ndf__dma__int__en__s.html#aa03d27de9bd61a7bc6f4b9123212df6e">07574</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ndf__dma__int__en_1_1cvmx__mio__ndf__dma__int__en__s.html#aa03d27de9bd61a7bc6f4b9123212df6e">done</a>                         : 1;
<a name="l07575"></a><a class="code" href="structcvmx__mio__ndf__dma__int__en_1_1cvmx__mio__ndf__dma__int__en__s.html#abe8b309b955db3b9ab8b6c965dd66f9f">07575</a>     uint64_t <a class="code" href="structcvmx__mio__ndf__dma__int__en_1_1cvmx__mio__ndf__dma__int__en__s.html#abe8b309b955db3b9ab8b6c965dd66f9f">reserved_1_63</a>                : 63;
<a name="l07576"></a>07576 <span class="preprocessor">#endif</span>
<a name="l07577"></a>07577 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#a21be5612b53ff2abefb58238f595e394">s</a>;
<a name="l07578"></a><a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#aea93fb9e84d039d8ff985cf19901d31d">07578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int__en_1_1cvmx__mio__ndf__dma__int__en__s.html">cvmx_mio_ndf_dma_int_en_s</a>      <a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#aea93fb9e84d039d8ff985cf19901d31d">cn52xx</a>;
<a name="l07579"></a><a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#a8b0d29d4a53862ba8705412aa0786e1d">07579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int__en_1_1cvmx__mio__ndf__dma__int__en__s.html">cvmx_mio_ndf_dma_int_en_s</a>      <a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#a8b0d29d4a53862ba8705412aa0786e1d">cn61xx</a>;
<a name="l07580"></a><a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#a9ba4d345a66b3b48a6980ee423f6f22d">07580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int__en_1_1cvmx__mio__ndf__dma__int__en__s.html">cvmx_mio_ndf_dma_int_en_s</a>      <a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#a9ba4d345a66b3b48a6980ee423f6f22d">cn63xx</a>;
<a name="l07581"></a><a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#a96792c585b9e5712791a25320ab84e8b">07581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int__en_1_1cvmx__mio__ndf__dma__int__en__s.html">cvmx_mio_ndf_dma_int_en_s</a>      <a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#a96792c585b9e5712791a25320ab84e8b">cn63xxp1</a>;
<a name="l07582"></a><a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#af120a0486f5968f3502325f46b80c798">07582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int__en_1_1cvmx__mio__ndf__dma__int__en__s.html">cvmx_mio_ndf_dma_int_en_s</a>      <a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#af120a0486f5968f3502325f46b80c798">cn66xx</a>;
<a name="l07583"></a><a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#a2a3399e141303784123c061594a126b1">07583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int__en_1_1cvmx__mio__ndf__dma__int__en__s.html">cvmx_mio_ndf_dma_int_en_s</a>      <a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#a2a3399e141303784123c061594a126b1">cn68xx</a>;
<a name="l07584"></a><a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#a92c5cea278db22db3a34e7de41f60f04">07584</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int__en_1_1cvmx__mio__ndf__dma__int__en__s.html">cvmx_mio_ndf_dma_int_en_s</a>      <a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#a92c5cea278db22db3a34e7de41f60f04">cn68xxp1</a>;
<a name="l07585"></a><a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#aa2b491aec8fd7a287f1fa1b0dd31d8e3">07585</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int__en_1_1cvmx__mio__ndf__dma__int__en__s.html">cvmx_mio_ndf_dma_int_en_s</a>      <a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#aa2b491aec8fd7a287f1fa1b0dd31d8e3">cn70xx</a>;
<a name="l07586"></a><a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#afa335ca3198cfd2f1c239674f8d4280f">07586</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int__en_1_1cvmx__mio__ndf__dma__int__en__s.html">cvmx_mio_ndf_dma_int_en_s</a>      <a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#afa335ca3198cfd2f1c239674f8d4280f">cn70xxp1</a>;
<a name="l07587"></a><a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#a2b41b1bdaf4e26e0f0c274f4793e2029">07587</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ndf__dma__int__en_1_1cvmx__mio__ndf__dma__int__en__s.html">cvmx_mio_ndf_dma_int_en_s</a>      <a class="code" href="unioncvmx__mio__ndf__dma__int__en.html#a2b41b1bdaf4e26e0f0c274f4793e2029">cnf71xx</a>;
<a name="l07588"></a>07588 };
<a name="l07589"></a><a class="code" href="cvmx-mio-defs_8h.html#adad4712c19a9dbc9607c6fa3afe98d7a">07589</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ndf__dma__int__en.html" title="cvmx_mio_ndf_dma_int_en">cvmx_mio_ndf_dma_int_en</a> <a class="code" href="unioncvmx__mio__ndf__dma__int__en.html" title="cvmx_mio_ndf_dma_int_en">cvmx_mio_ndf_dma_int_en_t</a>;
<a name="l07590"></a>07590 <span class="comment"></span>
<a name="l07591"></a>07591 <span class="comment">/**</span>
<a name="l07592"></a>07592 <span class="comment"> * cvmx_mio_pll_ctl</span>
<a name="l07593"></a>07593 <span class="comment"> */</span>
<a name="l07594"></a><a class="code" href="unioncvmx__mio__pll__ctl.html">07594</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__pll__ctl.html" title="cvmx_mio_pll_ctl">cvmx_mio_pll_ctl</a> {
<a name="l07595"></a><a class="code" href="unioncvmx__mio__pll__ctl.html#a2bd27bb2e2a8d13de08a3ca6f299954c">07595</a>     uint64_t <a class="code" href="unioncvmx__mio__pll__ctl.html#a2bd27bb2e2a8d13de08a3ca6f299954c">u64</a>;
<a name="l07596"></a><a class="code" href="structcvmx__mio__pll__ctl_1_1cvmx__mio__pll__ctl__s.html">07596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__pll__ctl_1_1cvmx__mio__pll__ctl__s.html">cvmx_mio_pll_ctl_s</a> {
<a name="l07597"></a>07597 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07598"></a>07598 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__pll__ctl_1_1cvmx__mio__pll__ctl__s.html#a78671211649393ef90e094f4aca1d2e3">reserved_5_63</a>                : 59;
<a name="l07599"></a>07599     uint64_t <a class="code" href="structcvmx__mio__pll__ctl_1_1cvmx__mio__pll__ctl__s.html#a85b394605ad0aba99437f73d01387bd5">bw_ctl</a>                       : 5;  <span class="comment">/**&lt; Core PLL bandwidth control */</span>
<a name="l07600"></a>07600 <span class="preprocessor">#else</span>
<a name="l07601"></a><a class="code" href="structcvmx__mio__pll__ctl_1_1cvmx__mio__pll__ctl__s.html#a85b394605ad0aba99437f73d01387bd5">07601</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__pll__ctl_1_1cvmx__mio__pll__ctl__s.html#a85b394605ad0aba99437f73d01387bd5">bw_ctl</a>                       : 5;
<a name="l07602"></a><a class="code" href="structcvmx__mio__pll__ctl_1_1cvmx__mio__pll__ctl__s.html#a78671211649393ef90e094f4aca1d2e3">07602</a>     uint64_t <a class="code" href="structcvmx__mio__pll__ctl_1_1cvmx__mio__pll__ctl__s.html#a78671211649393ef90e094f4aca1d2e3">reserved_5_63</a>                : 59;
<a name="l07603"></a>07603 <span class="preprocessor">#endif</span>
<a name="l07604"></a>07604 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__pll__ctl.html#a05d851a2dbb1554c82cd467c7a5fc224">s</a>;
<a name="l07605"></a><a class="code" href="unioncvmx__mio__pll__ctl.html#a9db3eae7d823e0abf5338a6411e82392">07605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__pll__ctl_1_1cvmx__mio__pll__ctl__s.html">cvmx_mio_pll_ctl_s</a>             <a class="code" href="unioncvmx__mio__pll__ctl.html#a9db3eae7d823e0abf5338a6411e82392">cn30xx</a>;
<a name="l07606"></a><a class="code" href="unioncvmx__mio__pll__ctl.html#a979c2c7f7b306fa7e3a5a08794b2fbe0">07606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__pll__ctl_1_1cvmx__mio__pll__ctl__s.html">cvmx_mio_pll_ctl_s</a>             <a class="code" href="unioncvmx__mio__pll__ctl.html#a979c2c7f7b306fa7e3a5a08794b2fbe0">cn31xx</a>;
<a name="l07607"></a>07607 };
<a name="l07608"></a><a class="code" href="cvmx-mio-defs_8h.html#a1a39bfdfc9ba21227ebbff9fea31f284">07608</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__pll__ctl.html" title="cvmx_mio_pll_ctl">cvmx_mio_pll_ctl</a> <a class="code" href="unioncvmx__mio__pll__ctl.html" title="cvmx_mio_pll_ctl">cvmx_mio_pll_ctl_t</a>;
<a name="l07609"></a>07609 <span class="comment"></span>
<a name="l07610"></a>07610 <span class="comment">/**</span>
<a name="l07611"></a>07611 <span class="comment"> * cvmx_mio_pll_setting</span>
<a name="l07612"></a>07612 <span class="comment"> */</span>
<a name="l07613"></a><a class="code" href="unioncvmx__mio__pll__setting.html">07613</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__pll__setting.html" title="cvmx_mio_pll_setting">cvmx_mio_pll_setting</a> {
<a name="l07614"></a><a class="code" href="unioncvmx__mio__pll__setting.html#a7a09db39cfa0b0717ed4501f0c57df47">07614</a>     uint64_t <a class="code" href="unioncvmx__mio__pll__setting.html#a7a09db39cfa0b0717ed4501f0c57df47">u64</a>;
<a name="l07615"></a><a class="code" href="structcvmx__mio__pll__setting_1_1cvmx__mio__pll__setting__s.html">07615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__pll__setting_1_1cvmx__mio__pll__setting__s.html">cvmx_mio_pll_setting_s</a> {
<a name="l07616"></a>07616 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07617"></a>07617 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__pll__setting_1_1cvmx__mio__pll__setting__s.html#a43086021d780675c0e14a7651d577c0d">reserved_17_63</a>               : 47;
<a name="l07618"></a>07618     uint64_t <a class="code" href="structcvmx__mio__pll__setting_1_1cvmx__mio__pll__setting__s.html#a24ce2f187654cc62e5ad589a3d007db0">setting</a>                      : 17; <span class="comment">/**&lt; Core PLL setting */</span>
<a name="l07619"></a>07619 <span class="preprocessor">#else</span>
<a name="l07620"></a><a class="code" href="structcvmx__mio__pll__setting_1_1cvmx__mio__pll__setting__s.html#a24ce2f187654cc62e5ad589a3d007db0">07620</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__pll__setting_1_1cvmx__mio__pll__setting__s.html#a24ce2f187654cc62e5ad589a3d007db0">setting</a>                      : 17;
<a name="l07621"></a><a class="code" href="structcvmx__mio__pll__setting_1_1cvmx__mio__pll__setting__s.html#a43086021d780675c0e14a7651d577c0d">07621</a>     uint64_t <a class="code" href="structcvmx__mio__pll__setting_1_1cvmx__mio__pll__setting__s.html#a43086021d780675c0e14a7651d577c0d">reserved_17_63</a>               : 47;
<a name="l07622"></a>07622 <span class="preprocessor">#endif</span>
<a name="l07623"></a>07623 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__pll__setting.html#ac55e4d97cea9888fbee5cdfa6e5581f5">s</a>;
<a name="l07624"></a><a class="code" href="unioncvmx__mio__pll__setting.html#a73edd4edcd42f6a605ad8b00d71f9dcd">07624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__pll__setting_1_1cvmx__mio__pll__setting__s.html">cvmx_mio_pll_setting_s</a>         <a class="code" href="unioncvmx__mio__pll__setting.html#a73edd4edcd42f6a605ad8b00d71f9dcd">cn30xx</a>;
<a name="l07625"></a><a class="code" href="unioncvmx__mio__pll__setting.html#a5e8ae114f6a09ca5cdd3bc1478b5908b">07625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__pll__setting_1_1cvmx__mio__pll__setting__s.html">cvmx_mio_pll_setting_s</a>         <a class="code" href="unioncvmx__mio__pll__setting.html#a5e8ae114f6a09ca5cdd3bc1478b5908b">cn31xx</a>;
<a name="l07626"></a>07626 };
<a name="l07627"></a><a class="code" href="cvmx-mio-defs_8h.html#ac45a559a14d2749f4907d969109b6e61">07627</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__pll__setting.html" title="cvmx_mio_pll_setting">cvmx_mio_pll_setting</a> <a class="code" href="unioncvmx__mio__pll__setting.html" title="cvmx_mio_pll_setting">cvmx_mio_pll_setting_t</a>;
<a name="l07628"></a>07628 <span class="comment"></span>
<a name="l07629"></a>07629 <span class="comment">/**</span>
<a name="l07630"></a>07630 <span class="comment"> * cvmx_mio_ptp_ckout_hi_incr</span>
<a name="l07631"></a>07631 <span class="comment"> *</span>
<a name="l07632"></a>07632 <span class="comment"> * This register contains the PTP CKOUT threshold increment on pre-inverted PTP_CKOUT rising</span>
<a name="l07633"></a>07633 <span class="comment"> * edge. See MIO_PTP_CKOUT_THRESH_HI for details.</span>
<a name="l07634"></a>07634 <span class="comment"> */</span>
<a name="l07635"></a><a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html">07635</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html" title="cvmx_mio_ptp_ckout_hi_incr">cvmx_mio_ptp_ckout_hi_incr</a> {
<a name="l07636"></a><a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#a38e62fada907ee50fbec7bf11f6a9d60">07636</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#a38e62fada907ee50fbec7bf11f6a9d60">u64</a>;
<a name="l07637"></a><a class="code" href="structcvmx__mio__ptp__ckout__hi__incr_1_1cvmx__mio__ptp__ckout__hi__incr__s.html">07637</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__hi__incr_1_1cvmx__mio__ptp__ckout__hi__incr__s.html">cvmx_mio_ptp_ckout_hi_incr_s</a> {
<a name="l07638"></a>07638 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07639"></a>07639 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__ckout__hi__incr_1_1cvmx__mio__ptp__ckout__hi__incr__s.html#a97ea9b82b90f0390ec1b1302e5e063ce">nanosec</a>                      : 32; <span class="comment">/**&lt; Nanoseconds. */</span>
<a name="l07640"></a>07640     uint64_t <a class="code" href="structcvmx__mio__ptp__ckout__hi__incr_1_1cvmx__mio__ptp__ckout__hi__incr__s.html#ae8ca1acc10e14f100d3d89f14da50596">frnanosec</a>                    : 32; <span class="comment">/**&lt; Fractions of nanoseconds. */</span>
<a name="l07641"></a>07641 <span class="preprocessor">#else</span>
<a name="l07642"></a><a class="code" href="structcvmx__mio__ptp__ckout__hi__incr_1_1cvmx__mio__ptp__ckout__hi__incr__s.html#ae8ca1acc10e14f100d3d89f14da50596">07642</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__ckout__hi__incr_1_1cvmx__mio__ptp__ckout__hi__incr__s.html#ae8ca1acc10e14f100d3d89f14da50596">frnanosec</a>                    : 32;
<a name="l07643"></a><a class="code" href="structcvmx__mio__ptp__ckout__hi__incr_1_1cvmx__mio__ptp__ckout__hi__incr__s.html#a97ea9b82b90f0390ec1b1302e5e063ce">07643</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__ckout__hi__incr_1_1cvmx__mio__ptp__ckout__hi__incr__s.html#a97ea9b82b90f0390ec1b1302e5e063ce">nanosec</a>                      : 32;
<a name="l07644"></a>07644 <span class="preprocessor">#endif</span>
<a name="l07645"></a>07645 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#ad01ed849f69d67afb388a71c7d1281f0">s</a>;
<a name="l07646"></a><a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#a15b911d5ff6dc10e871a3a2c1ff5595b">07646</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__hi__incr_1_1cvmx__mio__ptp__ckout__hi__incr__s.html">cvmx_mio_ptp_ckout_hi_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#a15b911d5ff6dc10e871a3a2c1ff5595b">cn61xx</a>;
<a name="l07647"></a><a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#aa265ae26d4a916c36961eaea43d386d7">07647</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__hi__incr_1_1cvmx__mio__ptp__ckout__hi__incr__s.html">cvmx_mio_ptp_ckout_hi_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#aa265ae26d4a916c36961eaea43d386d7">cn66xx</a>;
<a name="l07648"></a><a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#a33f9f87d79642fecca190d90c7125e19">07648</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__hi__incr_1_1cvmx__mio__ptp__ckout__hi__incr__s.html">cvmx_mio_ptp_ckout_hi_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#a33f9f87d79642fecca190d90c7125e19">cn68xx</a>;
<a name="l07649"></a><a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#ade8f3d876a5ff64e988b706a19603d46">07649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__hi__incr_1_1cvmx__mio__ptp__ckout__hi__incr__s.html">cvmx_mio_ptp_ckout_hi_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#ade8f3d876a5ff64e988b706a19603d46">cn70xx</a>;
<a name="l07650"></a><a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#af69d45435a5d071a4c8e0f4f6744f1ba">07650</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__hi__incr_1_1cvmx__mio__ptp__ckout__hi__incr__s.html">cvmx_mio_ptp_ckout_hi_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#af69d45435a5d071a4c8e0f4f6744f1ba">cn70xxp1</a>;
<a name="l07651"></a><a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#a67722237586898c47d6856f357d886f4">07651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__hi__incr_1_1cvmx__mio__ptp__ckout__hi__incr__s.html">cvmx_mio_ptp_ckout_hi_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#a67722237586898c47d6856f357d886f4">cn73xx</a>;
<a name="l07652"></a><a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#a8c7f162beaa15583a7cb0f8d78230986">07652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__hi__incr_1_1cvmx__mio__ptp__ckout__hi__incr__s.html">cvmx_mio_ptp_ckout_hi_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#a8c7f162beaa15583a7cb0f8d78230986">cn78xx</a>;
<a name="l07653"></a><a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#a268a012bade8a78bf7756a6577356d79">07653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__hi__incr_1_1cvmx__mio__ptp__ckout__hi__incr__s.html">cvmx_mio_ptp_ckout_hi_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#a268a012bade8a78bf7756a6577356d79">cn78xxp1</a>;
<a name="l07654"></a><a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#a8b3c3332cf6f2cc3bfc69c42ded022bf">07654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__hi__incr_1_1cvmx__mio__ptp__ckout__hi__incr__s.html">cvmx_mio_ptp_ckout_hi_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#a8b3c3332cf6f2cc3bfc69c42ded022bf">cnf71xx</a>;
<a name="l07655"></a><a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#ac0c1a0813994f5deefcc162978c1c61b">07655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__hi__incr_1_1cvmx__mio__ptp__ckout__hi__incr__s.html">cvmx_mio_ptp_ckout_hi_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html#ac0c1a0813994f5deefcc162978c1c61b">cnf75xx</a>;
<a name="l07656"></a>07656 };
<a name="l07657"></a><a class="code" href="cvmx-mio-defs_8h.html#a08941feab676e37de603a03470e9f45f">07657</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html" title="cvmx_mio_ptp_ckout_hi_incr">cvmx_mio_ptp_ckout_hi_incr</a> <a class="code" href="unioncvmx__mio__ptp__ckout__hi__incr.html" title="cvmx_mio_ptp_ckout_hi_incr">cvmx_mio_ptp_ckout_hi_incr_t</a>;
<a name="l07658"></a>07658 <span class="comment"></span>
<a name="l07659"></a>07659 <span class="comment">/**</span>
<a name="l07660"></a>07660 <span class="comment"> * cvmx_mio_ptp_ckout_lo_incr</span>
<a name="l07661"></a>07661 <span class="comment"> *</span>
<a name="l07662"></a>07662 <span class="comment"> * This register contains the PTP CKOUT threshold increment on pre-inverted PTP_CKOUT falling</span>
<a name="l07663"></a>07663 <span class="comment"> * edge. See MIO_PTP_CKOUT_THRESH_HI for details.</span>
<a name="l07664"></a>07664 <span class="comment"> */</span>
<a name="l07665"></a><a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html">07665</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html" title="cvmx_mio_ptp_ckout_lo_incr">cvmx_mio_ptp_ckout_lo_incr</a> {
<a name="l07666"></a><a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a885e57144b118da0d1b016dbc5168f55">07666</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a885e57144b118da0d1b016dbc5168f55">u64</a>;
<a name="l07667"></a><a class="code" href="structcvmx__mio__ptp__ckout__lo__incr_1_1cvmx__mio__ptp__ckout__lo__incr__s.html">07667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__lo__incr_1_1cvmx__mio__ptp__ckout__lo__incr__s.html">cvmx_mio_ptp_ckout_lo_incr_s</a> {
<a name="l07668"></a>07668 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07669"></a>07669 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__ckout__lo__incr_1_1cvmx__mio__ptp__ckout__lo__incr__s.html#ad71f7a8b4833e62493601c321257d1f0">nanosec</a>                      : 32; <span class="comment">/**&lt; Nanoseconds. */</span>
<a name="l07670"></a>07670     uint64_t <a class="code" href="structcvmx__mio__ptp__ckout__lo__incr_1_1cvmx__mio__ptp__ckout__lo__incr__s.html#a159a3c89f4a22f1224d189c0664d6c76">frnanosec</a>                    : 32; <span class="comment">/**&lt; Fractions of nanoseconds. */</span>
<a name="l07671"></a>07671 <span class="preprocessor">#else</span>
<a name="l07672"></a><a class="code" href="structcvmx__mio__ptp__ckout__lo__incr_1_1cvmx__mio__ptp__ckout__lo__incr__s.html#a159a3c89f4a22f1224d189c0664d6c76">07672</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__ckout__lo__incr_1_1cvmx__mio__ptp__ckout__lo__incr__s.html#a159a3c89f4a22f1224d189c0664d6c76">frnanosec</a>                    : 32;
<a name="l07673"></a><a class="code" href="structcvmx__mio__ptp__ckout__lo__incr_1_1cvmx__mio__ptp__ckout__lo__incr__s.html#ad71f7a8b4833e62493601c321257d1f0">07673</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__ckout__lo__incr_1_1cvmx__mio__ptp__ckout__lo__incr__s.html#ad71f7a8b4833e62493601c321257d1f0">nanosec</a>                      : 32;
<a name="l07674"></a>07674 <span class="preprocessor">#endif</span>
<a name="l07675"></a>07675 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#afe52d71eccb6e7f2f0f31b73e5daa575">s</a>;
<a name="l07676"></a><a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a943dea0a881c888c6eea9b9b759880cb">07676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__lo__incr_1_1cvmx__mio__ptp__ckout__lo__incr__s.html">cvmx_mio_ptp_ckout_lo_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a943dea0a881c888c6eea9b9b759880cb">cn61xx</a>;
<a name="l07677"></a><a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a03e9994bb9c9dc234ad29d553b3a4d35">07677</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__lo__incr_1_1cvmx__mio__ptp__ckout__lo__incr__s.html">cvmx_mio_ptp_ckout_lo_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a03e9994bb9c9dc234ad29d553b3a4d35">cn66xx</a>;
<a name="l07678"></a><a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a9c9a2f61af0c50bb454a3c0fefb0c05d">07678</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__lo__incr_1_1cvmx__mio__ptp__ckout__lo__incr__s.html">cvmx_mio_ptp_ckout_lo_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a9c9a2f61af0c50bb454a3c0fefb0c05d">cn68xx</a>;
<a name="l07679"></a><a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#aa1e69f609485f2ee53a1fb84d9211b24">07679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__lo__incr_1_1cvmx__mio__ptp__ckout__lo__incr__s.html">cvmx_mio_ptp_ckout_lo_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#aa1e69f609485f2ee53a1fb84d9211b24">cn70xx</a>;
<a name="l07680"></a><a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a3d5a258429a1b45e730c8d1fdfd306e7">07680</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__lo__incr_1_1cvmx__mio__ptp__ckout__lo__incr__s.html">cvmx_mio_ptp_ckout_lo_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a3d5a258429a1b45e730c8d1fdfd306e7">cn70xxp1</a>;
<a name="l07681"></a><a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a4fa1edebc87c5f19bd298200b0092722">07681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__lo__incr_1_1cvmx__mio__ptp__ckout__lo__incr__s.html">cvmx_mio_ptp_ckout_lo_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a4fa1edebc87c5f19bd298200b0092722">cn73xx</a>;
<a name="l07682"></a><a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a438f1b3231858578aacf87bbe0969c60">07682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__lo__incr_1_1cvmx__mio__ptp__ckout__lo__incr__s.html">cvmx_mio_ptp_ckout_lo_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a438f1b3231858578aacf87bbe0969c60">cn78xx</a>;
<a name="l07683"></a><a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a6b5d607ac9e34924843a15248cb7f1aa">07683</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__lo__incr_1_1cvmx__mio__ptp__ckout__lo__incr__s.html">cvmx_mio_ptp_ckout_lo_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a6b5d607ac9e34924843a15248cb7f1aa">cn78xxp1</a>;
<a name="l07684"></a><a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a1c017487a386b310f65d1508c1e20faa">07684</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__lo__incr_1_1cvmx__mio__ptp__ckout__lo__incr__s.html">cvmx_mio_ptp_ckout_lo_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a1c017487a386b310f65d1508c1e20faa">cnf71xx</a>;
<a name="l07685"></a><a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a13723aa05621c569abb58b5e2387feef">07685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__lo__incr_1_1cvmx__mio__ptp__ckout__lo__incr__s.html">cvmx_mio_ptp_ckout_lo_incr_s</a>   <a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html#a13723aa05621c569abb58b5e2387feef">cnf75xx</a>;
<a name="l07686"></a>07686 };
<a name="l07687"></a><a class="code" href="cvmx-mio-defs_8h.html#a42ccc0b5865092c116844fdb4872292d">07687</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html" title="cvmx_mio_ptp_ckout_lo_incr">cvmx_mio_ptp_ckout_lo_incr</a> <a class="code" href="unioncvmx__mio__ptp__ckout__lo__incr.html" title="cvmx_mio_ptp_ckout_lo_incr">cvmx_mio_ptp_ckout_lo_incr_t</a>;
<a name="l07688"></a>07688 <span class="comment"></span>
<a name="l07689"></a>07689 <span class="comment">/**</span>
<a name="l07690"></a>07690 <span class="comment"> * cvmx_mio_ptp_ckout_thresh_hi</span>
<a name="l07691"></a>07691 <span class="comment"> *</span>
<a name="l07692"></a>07692 <span class="comment"> * This register contains the high bytes of the PTP CKOUT threshold.</span>
<a name="l07693"></a>07693 <span class="comment"> * Writes to MIO_PTP_CKOUT_THRESH_HI also clear MIO_PTP_CKOUT_THRESH_LO; in order to update all</span>
<a name="l07694"></a>07694 <span class="comment"> * 96 bits, writes MIO_PTP_CKOUT_THRESH_HI followed by MIO_PTP_CKOUT_THRESH_LO.</span>
<a name="l07695"></a>07695 <span class="comment"> * This threshold [MIO_PTP_CKOUT_THRESH_HI,  MIO_PTP_CKOUT_THRESH_LO] is a rolling threshold that</span>
<a name="l07696"></a>07696 <span class="comment"> * will be updated by hardware:</span>
<a name="l07697"></a>07697 <span class="comment"> *   When current PTP_CKOUT before inversion (defined by MIO_PTP_CLOCK_CFG[CKOUT_INV]) is zero,</span>
<a name="l07698"></a>07698 <span class="comment"> *   and [MIO_PTP_CLOCK_HI/LO] &gt;= [MIO_PTP_CKOUT_THRESH_HI/LO], the pre-inverted PTP_CKOUT will</span>
<a name="l07699"></a>07699 <span class="comment"> *   update to one, and [MIO_PTP_CKOUT_THRESH_HI/LO] will increment by MIO_PTP_CKOUT_HI_INCR.</span>
<a name="l07700"></a>07700 <span class="comment"> *   When current PTP_CKOUT before inversion (defined by MIO_PTP_CLOCK_CFG[CKOUT_INV]) is one,</span>
<a name="l07701"></a>07701 <span class="comment"> *   and [MIO_PTP_CLOCK_HI/LO] &gt;= [MIO_PTP_CKOUT_THRESH_HI/LO], the pre-inverted PTP_CKOUT will</span>
<a name="l07702"></a>07702 <span class="comment"> *   update to zero, and [MIO_PTP_CKOUT_THRESH_HI/LO] will increment by MIO_PTP_CKOUT_LO_INCR.</span>
<a name="l07703"></a>07703 <span class="comment"> */</span>
<a name="l07704"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html">07704</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html" title="cvmx_mio_ptp_ckout_thresh_hi">cvmx_mio_ptp_ckout_thresh_hi</a> {
<a name="l07705"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#a20bc61f12a3e252c4299d700f3337e13">07705</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#a20bc61f12a3e252c4299d700f3337e13">u64</a>;
<a name="l07706"></a><a class="code" href="structcvmx__mio__ptp__ckout__thresh__hi_1_1cvmx__mio__ptp__ckout__thresh__hi__s.html">07706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__hi_1_1cvmx__mio__ptp__ckout__thresh__hi__s.html">cvmx_mio_ptp_ckout_thresh_hi_s</a> {
<a name="l07707"></a>07707 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07708"></a>07708 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__ckout__thresh__hi_1_1cvmx__mio__ptp__ckout__thresh__hi__s.html#a5d68322d23feea3ca05aeb26988df06a">nanosec</a>                      : 64; <span class="comment">/**&lt; Nanoseconds. */</span>
<a name="l07709"></a>07709 <span class="preprocessor">#else</span>
<a name="l07710"></a><a class="code" href="structcvmx__mio__ptp__ckout__thresh__hi_1_1cvmx__mio__ptp__ckout__thresh__hi__s.html#a5d68322d23feea3ca05aeb26988df06a">07710</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__ckout__thresh__hi_1_1cvmx__mio__ptp__ckout__thresh__hi__s.html#a5d68322d23feea3ca05aeb26988df06a">nanosec</a>                      : 64;
<a name="l07711"></a>07711 <span class="preprocessor">#endif</span>
<a name="l07712"></a>07712 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#a1654294ee1eeebb4b6e278405d8948ce">s</a>;
<a name="l07713"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#aff31e6cd0c19f0ab1b6058c32232222f">07713</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__hi_1_1cvmx__mio__ptp__ckout__thresh__hi__s.html">cvmx_mio_ptp_ckout_thresh_hi_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#aff31e6cd0c19f0ab1b6058c32232222f">cn61xx</a>;
<a name="l07714"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#a51130d1863e90ffc127f8cca7ae91632">07714</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__hi_1_1cvmx__mio__ptp__ckout__thresh__hi__s.html">cvmx_mio_ptp_ckout_thresh_hi_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#a51130d1863e90ffc127f8cca7ae91632">cn66xx</a>;
<a name="l07715"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#a6728505ecf7461a7d3203eaed25e4242">07715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__hi_1_1cvmx__mio__ptp__ckout__thresh__hi__s.html">cvmx_mio_ptp_ckout_thresh_hi_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#a6728505ecf7461a7d3203eaed25e4242">cn68xx</a>;
<a name="l07716"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#a5c2aaa3bb24916fb027fefe80729809e">07716</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__hi_1_1cvmx__mio__ptp__ckout__thresh__hi__s.html">cvmx_mio_ptp_ckout_thresh_hi_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#a5c2aaa3bb24916fb027fefe80729809e">cn70xx</a>;
<a name="l07717"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#a320f92cbe869993194d7aaaf4627e997">07717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__hi_1_1cvmx__mio__ptp__ckout__thresh__hi__s.html">cvmx_mio_ptp_ckout_thresh_hi_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#a320f92cbe869993194d7aaaf4627e997">cn70xxp1</a>;
<a name="l07718"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#a5672747f4a3a03362d2812a32000f647">07718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__hi_1_1cvmx__mio__ptp__ckout__thresh__hi__s.html">cvmx_mio_ptp_ckout_thresh_hi_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#a5672747f4a3a03362d2812a32000f647">cn73xx</a>;
<a name="l07719"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#aaafe25a32297f8cf1e319c368f7aa3e9">07719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__hi_1_1cvmx__mio__ptp__ckout__thresh__hi__s.html">cvmx_mio_ptp_ckout_thresh_hi_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#aaafe25a32297f8cf1e319c368f7aa3e9">cn78xx</a>;
<a name="l07720"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#a68f13a307f4552e92fd00754b5c21b6f">07720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__hi_1_1cvmx__mio__ptp__ckout__thresh__hi__s.html">cvmx_mio_ptp_ckout_thresh_hi_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#a68f13a307f4552e92fd00754b5c21b6f">cn78xxp1</a>;
<a name="l07721"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#a263259b2c3c3657537df8e56aed2fda9">07721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__hi_1_1cvmx__mio__ptp__ckout__thresh__hi__s.html">cvmx_mio_ptp_ckout_thresh_hi_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#a263259b2c3c3657537df8e56aed2fda9">cnf71xx</a>;
<a name="l07722"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#aba753981d5be994dab6bc0c673aed605">07722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__hi_1_1cvmx__mio__ptp__ckout__thresh__hi__s.html">cvmx_mio_ptp_ckout_thresh_hi_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html#aba753981d5be994dab6bc0c673aed605">cnf75xx</a>;
<a name="l07723"></a>07723 };
<a name="l07724"></a><a class="code" href="cvmx-mio-defs_8h.html#a3ca4a2e8cf8b98015465ea31676ff049">07724</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html" title="cvmx_mio_ptp_ckout_thresh_hi">cvmx_mio_ptp_ckout_thresh_hi</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__hi.html" title="cvmx_mio_ptp_ckout_thresh_hi">cvmx_mio_ptp_ckout_thresh_hi_t</a>;
<a name="l07725"></a>07725 <span class="comment"></span>
<a name="l07726"></a>07726 <span class="comment">/**</span>
<a name="l07727"></a>07727 <span class="comment"> * cvmx_mio_ptp_ckout_thresh_lo</span>
<a name="l07728"></a>07728 <span class="comment"> *</span>
<a name="l07729"></a>07729 <span class="comment"> * This register contains the low bytes of the PTP CKOUT threshold,</span>
<a name="l07730"></a>07730 <span class="comment"> * See MIO_PTP_CKOUT_THRESH_HI for details.</span>
<a name="l07731"></a>07731 <span class="comment"> */</span>
<a name="l07732"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html">07732</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html" title="cvmx_mio_ptp_ckout_thresh_lo">cvmx_mio_ptp_ckout_thresh_lo</a> {
<a name="l07733"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#acbfe5447c51d2323715f2c61d0bcd5bf">07733</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#acbfe5447c51d2323715f2c61d0bcd5bf">u64</a>;
<a name="l07734"></a><a class="code" href="structcvmx__mio__ptp__ckout__thresh__lo_1_1cvmx__mio__ptp__ckout__thresh__lo__s.html">07734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__lo_1_1cvmx__mio__ptp__ckout__thresh__lo__s.html">cvmx_mio_ptp_ckout_thresh_lo_s</a> {
<a name="l07735"></a>07735 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07736"></a>07736 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__ckout__thresh__lo_1_1cvmx__mio__ptp__ckout__thresh__lo__s.html#afcb2df38e414f3539909a8a6b925481c">reserved_32_63</a>               : 32;
<a name="l07737"></a>07737     uint64_t <a class="code" href="structcvmx__mio__ptp__ckout__thresh__lo_1_1cvmx__mio__ptp__ckout__thresh__lo__s.html#a4964b771530f6ed3a6a54e7ce93f5687">frnanosec</a>                    : 32; <span class="comment">/**&lt; Fractions of nanoseconds. */</span>
<a name="l07738"></a>07738 <span class="preprocessor">#else</span>
<a name="l07739"></a><a class="code" href="structcvmx__mio__ptp__ckout__thresh__lo_1_1cvmx__mio__ptp__ckout__thresh__lo__s.html#a4964b771530f6ed3a6a54e7ce93f5687">07739</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__ckout__thresh__lo_1_1cvmx__mio__ptp__ckout__thresh__lo__s.html#a4964b771530f6ed3a6a54e7ce93f5687">frnanosec</a>                    : 32;
<a name="l07740"></a><a class="code" href="structcvmx__mio__ptp__ckout__thresh__lo_1_1cvmx__mio__ptp__ckout__thresh__lo__s.html#afcb2df38e414f3539909a8a6b925481c">07740</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__ckout__thresh__lo_1_1cvmx__mio__ptp__ckout__thresh__lo__s.html#afcb2df38e414f3539909a8a6b925481c">reserved_32_63</a>               : 32;
<a name="l07741"></a>07741 <span class="preprocessor">#endif</span>
<a name="l07742"></a>07742 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#a909756f3c598c685ab728b02a475eea1">s</a>;
<a name="l07743"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#aa5ce6ebc9d432b11c8027e3a1fc5a88e">07743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__lo_1_1cvmx__mio__ptp__ckout__thresh__lo__s.html">cvmx_mio_ptp_ckout_thresh_lo_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#aa5ce6ebc9d432b11c8027e3a1fc5a88e">cn61xx</a>;
<a name="l07744"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#a8552224134be685ca6c6092d910108c4">07744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__lo_1_1cvmx__mio__ptp__ckout__thresh__lo__s.html">cvmx_mio_ptp_ckout_thresh_lo_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#a8552224134be685ca6c6092d910108c4">cn66xx</a>;
<a name="l07745"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#a9d21de59aa5cb1269fd88dfbd893a9b5">07745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__lo_1_1cvmx__mio__ptp__ckout__thresh__lo__s.html">cvmx_mio_ptp_ckout_thresh_lo_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#a9d21de59aa5cb1269fd88dfbd893a9b5">cn68xx</a>;
<a name="l07746"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#ad2baeeaae5810d47e9b9774542c5d145">07746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__lo_1_1cvmx__mio__ptp__ckout__thresh__lo__s.html">cvmx_mio_ptp_ckout_thresh_lo_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#ad2baeeaae5810d47e9b9774542c5d145">cn70xx</a>;
<a name="l07747"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#a1a77f764b502b7cc90fcb97e17250e45">07747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__lo_1_1cvmx__mio__ptp__ckout__thresh__lo__s.html">cvmx_mio_ptp_ckout_thresh_lo_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#a1a77f764b502b7cc90fcb97e17250e45">cn70xxp1</a>;
<a name="l07748"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#a989cc859bc6b9ebdc9c298422ebc62b5">07748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__lo_1_1cvmx__mio__ptp__ckout__thresh__lo__s.html">cvmx_mio_ptp_ckout_thresh_lo_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#a989cc859bc6b9ebdc9c298422ebc62b5">cn73xx</a>;
<a name="l07749"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#a7d0e5d2deab9888957459314867ef37a">07749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__lo_1_1cvmx__mio__ptp__ckout__thresh__lo__s.html">cvmx_mio_ptp_ckout_thresh_lo_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#a7d0e5d2deab9888957459314867ef37a">cn78xx</a>;
<a name="l07750"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#af0a798bb17eeb1498bf3e0b8f630149f">07750</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__lo_1_1cvmx__mio__ptp__ckout__thresh__lo__s.html">cvmx_mio_ptp_ckout_thresh_lo_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#af0a798bb17eeb1498bf3e0b8f630149f">cn78xxp1</a>;
<a name="l07751"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#a524241621932be9634cc33074a0c283c">07751</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__lo_1_1cvmx__mio__ptp__ckout__thresh__lo__s.html">cvmx_mio_ptp_ckout_thresh_lo_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#a524241621932be9634cc33074a0c283c">cnf71xx</a>;
<a name="l07752"></a><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#a9d8ddd3d78a6bb17acebfb91bef10930">07752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__ckout__thresh__lo_1_1cvmx__mio__ptp__ckout__thresh__lo__s.html">cvmx_mio_ptp_ckout_thresh_lo_s</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html#a9d8ddd3d78a6bb17acebfb91bef10930">cnf75xx</a>;
<a name="l07753"></a>07753 };
<a name="l07754"></a><a class="code" href="cvmx-mio-defs_8h.html#af35ac4d384f551f5202f729e7e839c1b">07754</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html" title="cvmx_mio_ptp_ckout_thresh_lo">cvmx_mio_ptp_ckout_thresh_lo</a> <a class="code" href="unioncvmx__mio__ptp__ckout__thresh__lo.html" title="cvmx_mio_ptp_ckout_thresh_lo">cvmx_mio_ptp_ckout_thresh_lo_t</a>;
<a name="l07755"></a>07755 <span class="comment"></span>
<a name="l07756"></a>07756 <span class="comment">/**</span>
<a name="l07757"></a>07757 <span class="comment"> * cvmx_mio_ptp_clock_cfg</span>
<a name="l07758"></a>07758 <span class="comment"> *</span>
<a name="l07759"></a>07759 <span class="comment"> * This register configures the timestamp architecture.</span>
<a name="l07760"></a>07760 <span class="comment"> *</span>
<a name="l07761"></a>07761 <span class="comment"> */</span>
<a name="l07762"></a><a class="code" href="unioncvmx__mio__ptp__clock__cfg.html">07762</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__clock__cfg.html" title="cvmx_mio_ptp_clock_cfg">cvmx_mio_ptp_clock_cfg</a> {
<a name="l07763"></a><a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#aae7fdb60114b6792e9ea5263b9e7233e">07763</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#aae7fdb60114b6792e9ea5263b9e7233e">u64</a>;
<a name="l07764"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html">07764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html">cvmx_mio_ptp_clock_cfg_s</a> {
<a name="l07765"></a>07765 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07766"></a>07766 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a556628ec536d547b08f0f871c1dfda6f">reserved_40_63</a>               : 24;
<a name="l07767"></a>07767     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a6274f75ce1ae31b717d268119724db83">ext_clk_edge</a>                 : 2;  <span class="comment">/**&lt; External clock input edge:</span>
<a name="l07768"></a>07768 <span class="comment">                                                         0x0 = Rising edge.</span>
<a name="l07769"></a>07769 <span class="comment">                                                         0x1 = Falling edge.</span>
<a name="l07770"></a>07770 <span class="comment">                                                         0x2 = Both rising and falling edge.</span>
<a name="l07771"></a>07771 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l07772"></a>07772     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#ab68ea7c244d90be36e706e890a3692f6">ckout_out4</a>                   : 1;  <span class="comment">/**&lt; Destination for PTP Clock Out output</span>
<a name="l07773"></a>07773 <span class="comment">                                                         See CKOUT_OUT */</span>
<a name="l07774"></a>07774     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#aaa82a9161b931ece118b0dc3909b3ca6">pps_out</a>                      : 5;  <span class="comment">/**&lt; Destination for PTP PPS output to GPIO</span>
<a name="l07775"></a>07775 <span class="comment">                                                         0-19 : GPIO[PPS_OUT[4:0]]</span>
<a name="l07776"></a>07776 <span class="comment">                                                         - 20:30: Reserved</span>
<a name="l07777"></a>07777 <span class="comment">                                                         31   : Disabled</span>
<a name="l07778"></a>07778 <span class="comment">                                                         This should be different from CKOUT_OUT */</span>
<a name="l07779"></a>07779     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a91da4f3f622bdce59aa260b77f204191">pps_inv</a>                      : 1;  <span class="comment">/**&lt; Invert PTP PPS.</span>
<a name="l07780"></a>07780 <span class="comment">                                                         0 = Don&apos;t invert.</span>
<a name="l07781"></a>07781 <span class="comment">                                                         1 = Invert. */</span>
<a name="l07782"></a>07782     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#ac5daea5a53ce6d1c6682e84d25515edd">pps_en</a>                       : 1;  <span class="comment">/**&lt; Enable PTP PPS. (For output pin selection see GPIO_BIT_CFG().) */</span>
<a name="l07783"></a>07783     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a5bae045a7d3e93d90a498f20b3ebf934">ckout_out</a>                    : 4;  <span class="comment">/**&lt; Destination for PTP Clock Out output to GPIO</span>
<a name="l07784"></a>07784 <span class="comment">                                                         0-19 : GPIO[[CKOUT_OUT4,CKOUT_OUT[3:0]]]</span>
<a name="l07785"></a>07785 <span class="comment">                                                         - 20:30: Reserved</span>
<a name="l07786"></a>07786 <span class="comment">                                                         31   : Disabled</span>
<a name="l07787"></a>07787 <span class="comment">                                                         This should be different from PPS_OUT */</span>
<a name="l07788"></a>07788     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a6e047e7e170ec50fe3247aed89491c23">ckout_inv</a>                    : 1;  <span class="comment">/**&lt; Invert PTP CKOUT.</span>
<a name="l07789"></a>07789 <span class="comment">                                                         0 = Don&apos;t invert.</span>
<a name="l07790"></a>07790 <span class="comment">                                                         1 = Invert. */</span>
<a name="l07791"></a>07791     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a17b163a757ba1288fc368c06327f8849">ckout_en</a>                     : 1;  <span class="comment">/**&lt; Enable PTP CKOUT. (For output pin selection see GPIO_BIT_CFG().) */</span>
<a name="l07792"></a>07792     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#aead304b5a15bf3fbd5284ab7d065d143">evcnt_in</a>                     : 6;  <span class="comment">/**&lt; Source for event counter input:</span>
<a name="l07793"></a>07793 <span class="comment">                                                         Enumerated by MIO_PTP_EXT_SEL_E. */</span>
<a name="l07794"></a>07794     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a99191f1ff09aa1a6f3876fc87f9d817c">evcnt_edge</a>                   : 1;  <span class="comment">/**&lt; Event counter input edge: 0 = falling edge, 1 = rising edge. */</span>
<a name="l07795"></a>07795     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a3016b42dd9c5a9e4a799503487833dba">evcnt_en</a>                     : 1;  <span class="comment">/**&lt; Enable event counter. */</span>
<a name="l07796"></a>07796     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#acc03d5a5a4dea4a77d7ee0581ffc014f">tstmp_in</a>                     : 6;  <span class="comment">/**&lt; Source for timestamp input:</span>
<a name="l07797"></a>07797 <span class="comment">                                                         Enumerated by MIO_PTP_EXT_SEL_E. */</span>
<a name="l07798"></a>07798     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a1fdd2a9205689d3f9a09cc41f866d4c4">tstmp_edge</a>                   : 1;  <span class="comment">/**&lt; External timestamp input edge: 0 = falling edge, 1 = rising edge. */</span>
<a name="l07799"></a>07799     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a3b69549fddb4a0f4910c7a511afb75a7">tstmp_en</a>                     : 1;  <span class="comment">/**&lt; Enable external timestamp. */</span>
<a name="l07800"></a>07800     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#aa32a94750e4585a8d0376f046619a4ef">ext_clk_in</a>                   : 6;  <span class="comment">/**&lt; Source for external clock when [EXT_CLK_EN] is set:</span>
<a name="l07801"></a>07801 <span class="comment">                                                         Enumerated by MIO_PTP_EXT_SEL_E. */</span>
<a name="l07802"></a>07802     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a114382fd92b60722993f3f723593a84f">ext_clk_en</a>                   : 1;  <span class="comment">/**&lt; Use external clock for PTP clock. */</span>
<a name="l07803"></a>07803     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a189dd2c08aefb8609b0077583d80fa19">ptp_en</a>                       : 1;  <span class="comment">/**&lt; Enable PTP module. */</span>
<a name="l07804"></a>07804 <span class="preprocessor">#else</span>
<a name="l07805"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a189dd2c08aefb8609b0077583d80fa19">07805</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a189dd2c08aefb8609b0077583d80fa19">ptp_en</a>                       : 1;
<a name="l07806"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a114382fd92b60722993f3f723593a84f">07806</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a114382fd92b60722993f3f723593a84f">ext_clk_en</a>                   : 1;
<a name="l07807"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#aa32a94750e4585a8d0376f046619a4ef">07807</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#aa32a94750e4585a8d0376f046619a4ef">ext_clk_in</a>                   : 6;
<a name="l07808"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a3b69549fddb4a0f4910c7a511afb75a7">07808</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a3b69549fddb4a0f4910c7a511afb75a7">tstmp_en</a>                     : 1;
<a name="l07809"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a1fdd2a9205689d3f9a09cc41f866d4c4">07809</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a1fdd2a9205689d3f9a09cc41f866d4c4">tstmp_edge</a>                   : 1;
<a name="l07810"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#acc03d5a5a4dea4a77d7ee0581ffc014f">07810</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#acc03d5a5a4dea4a77d7ee0581ffc014f">tstmp_in</a>                     : 6;
<a name="l07811"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a3016b42dd9c5a9e4a799503487833dba">07811</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a3016b42dd9c5a9e4a799503487833dba">evcnt_en</a>                     : 1;
<a name="l07812"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a99191f1ff09aa1a6f3876fc87f9d817c">07812</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a99191f1ff09aa1a6f3876fc87f9d817c">evcnt_edge</a>                   : 1;
<a name="l07813"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#aead304b5a15bf3fbd5284ab7d065d143">07813</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#aead304b5a15bf3fbd5284ab7d065d143">evcnt_in</a>                     : 6;
<a name="l07814"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a17b163a757ba1288fc368c06327f8849">07814</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a17b163a757ba1288fc368c06327f8849">ckout_en</a>                     : 1;
<a name="l07815"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a6e047e7e170ec50fe3247aed89491c23">07815</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a6e047e7e170ec50fe3247aed89491c23">ckout_inv</a>                    : 1;
<a name="l07816"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a5bae045a7d3e93d90a498f20b3ebf934">07816</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a5bae045a7d3e93d90a498f20b3ebf934">ckout_out</a>                    : 4;
<a name="l07817"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#ac5daea5a53ce6d1c6682e84d25515edd">07817</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#ac5daea5a53ce6d1c6682e84d25515edd">pps_en</a>                       : 1;
<a name="l07818"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a91da4f3f622bdce59aa260b77f204191">07818</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a91da4f3f622bdce59aa260b77f204191">pps_inv</a>                      : 1;
<a name="l07819"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#aaa82a9161b931ece118b0dc3909b3ca6">07819</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#aaa82a9161b931ece118b0dc3909b3ca6">pps_out</a>                      : 5;
<a name="l07820"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#ab68ea7c244d90be36e706e890a3692f6">07820</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#ab68ea7c244d90be36e706e890a3692f6">ckout_out4</a>                   : 1;
<a name="l07821"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a6274f75ce1ae31b717d268119724db83">07821</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a6274f75ce1ae31b717d268119724db83">ext_clk_edge</a>                 : 2;
<a name="l07822"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a556628ec536d547b08f0f871c1dfda6f">07822</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html#a556628ec536d547b08f0f871c1dfda6f">reserved_40_63</a>               : 24;
<a name="l07823"></a>07823 <span class="preprocessor">#endif</span>
<a name="l07824"></a>07824 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a8285562d4d46530b745dfe1b7d49a3e4">s</a>;
<a name="l07825"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html">07825</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html">cvmx_mio_ptp_clock_cfg_cn61xx</a> {
<a name="l07826"></a>07826 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07827"></a>07827 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#aa9ef199fdde8ae98b30f920ddc284de1">reserved_42_63</a>               : 22;
<a name="l07828"></a>07828     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#ad27996f6b86fba4dd6b6e42aa571b653">pps</a>                          : 1;  <span class="comment">/**&lt; PTP PPS Output</span>
<a name="l07829"></a>07829 <span class="comment">                                                         reflects ptp__pps after PPS_INV inverter */</span>
<a name="l07830"></a>07830     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a35d93fc8dcb6e07fa87be029fbfffb77">ckout</a>                        : 1;  <span class="comment">/**&lt; PTP Clock Output</span>
<a name="l07831"></a>07831 <span class="comment">                                                         reflects ptp__ckout after CKOUT_INV inverter */</span>
<a name="l07832"></a>07832     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a9b2b42f9da7125b1d3bb9b5a61cd5eba">ext_clk_edge</a>                 : 2;  <span class="comment">/**&lt; External Clock input edge</span>
<a name="l07833"></a>07833 <span class="comment">                                                         00 = rising edge</span>
<a name="l07834"></a>07834 <span class="comment">                                                         01 = falling edge</span>
<a name="l07835"></a>07835 <span class="comment">                                                         10 = both rising &amp; falling edge</span>
<a name="l07836"></a>07836 <span class="comment">                                                         11 = reserved */</span>
<a name="l07837"></a>07837     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a43775ed1bde067a01d5a230d244e034a">ckout_out4</a>                   : 1;  <span class="comment">/**&lt; Destination for PTP Clock Out output</span>
<a name="l07838"></a>07838 <span class="comment">                                                         0-19 : GPIO[[CKOUT_OUT4,CKOUT_OUT[3:0]]]</span>
<a name="l07839"></a>07839 <span class="comment">                                                         This should be different from PPS_OUT */</span>
<a name="l07840"></a>07840     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#abf4fe0049b279435c40dc597ffdda9fb">pps_out</a>                      : 5;  <span class="comment">/**&lt; Destination for PTP PPS output</span>
<a name="l07841"></a>07841 <span class="comment">                                                         0-19 : GPIO[PPS_OUT[4:0]]</span>
<a name="l07842"></a>07842 <span class="comment">                                                         This should be different from CKOUT_OUT */</span>
<a name="l07843"></a>07843     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a83fd444edd1ad1c1fc3c9d948517f932">pps_inv</a>                      : 1;  <span class="comment">/**&lt; Invert PTP PPS</span>
<a name="l07844"></a>07844 <span class="comment">                                                         0 = don&apos;t invert</span>
<a name="l07845"></a>07845 <span class="comment">                                                         1 = invert */</span>
<a name="l07846"></a>07846     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a4fc395ace85fd6c16d35273ca2d74667">pps_en</a>                       : 1;  <span class="comment">/**&lt; Enable PTP PPS */</span>
<a name="l07847"></a>07847     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#af0dde0d135cebfcb600c01633add11c9">ckout_out</a>                    : 4;  <span class="comment">/**&lt; Destination for PTP Clock Out output</span>
<a name="l07848"></a>07848 <span class="comment">                                                         0-19 : GPIO[[CKOUT_OUT4,CKOUT_OUT[3:0]]]</span>
<a name="l07849"></a>07849 <span class="comment">                                                         This should be different from PPS_OUT */</span>
<a name="l07850"></a>07850     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#af915d45345af38619546c2f8e21adcd2">ckout_inv</a>                    : 1;  <span class="comment">/**&lt; Invert PTP Clock Out</span>
<a name="l07851"></a>07851 <span class="comment">                                                         0 = don&apos;t invert</span>
<a name="l07852"></a>07852 <span class="comment">                                                         1 = invert */</span>
<a name="l07853"></a>07853     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a6d3c09003edc3ae042ed469e64f053d9">ckout_en</a>                     : 1;  <span class="comment">/**&lt; Enable PTP Clock Out */</span>
<a name="l07854"></a>07854     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a7fbd1eaec60e0615c4861f93544fa92c">evcnt_in</a>                     : 6;  <span class="comment">/**&lt; Source for event counter input</span>
<a name="l07855"></a>07855 <span class="comment">                                                         0x00-0x0f : GPIO[EVCNT_IN[3:0]]</span>
<a name="l07856"></a>07856 <span class="comment">                                                         0x20      : GPIO[16]</span>
<a name="l07857"></a>07857 <span class="comment">                                                         0x21      : GPIO[17]</span>
<a name="l07858"></a>07858 <span class="comment">                                                         0x22      : GPIO[18]</span>
<a name="l07859"></a>07859 <span class="comment">                                                         0x23      : GPIO[19]</span>
<a name="l07860"></a>07860 <span class="comment">                                                         0x10      : QLM0_REF_CLK</span>
<a name="l07861"></a>07861 <span class="comment">                                                         0x11      : QLM1_REF_CLK</span>
<a name="l07862"></a>07862 <span class="comment">                                                         0x12      : QLM2_REF_CLK</span>
<a name="l07863"></a>07863 <span class="comment">                                                         0x13-0x1f : Reserved</span>
<a name="l07864"></a>07864 <span class="comment">                                                         0x24-0x3f : Reserved */</span>
<a name="l07865"></a>07865     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#aeb08e718bccbb24c4c6494aff586d533">evcnt_edge</a>                   : 1;  <span class="comment">/**&lt; Event counter input edge</span>
<a name="l07866"></a>07866 <span class="comment">                                                         0 = falling edge</span>
<a name="l07867"></a>07867 <span class="comment">                                                         1 = rising edge */</span>
<a name="l07868"></a>07868     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#ae119c75127b02a9679747f545852c137">evcnt_en</a>                     : 1;  <span class="comment">/**&lt; Enable event counter */</span>
<a name="l07869"></a>07869     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a842e8ba6bf69c5a4803f97d753d4bb30">tstmp_in</a>                     : 6;  <span class="comment">/**&lt; Source for timestamp input</span>
<a name="l07870"></a>07870 <span class="comment">                                                         0x00-0x0f : GPIO[TSTMP_IN[3:0]]</span>
<a name="l07871"></a>07871 <span class="comment">                                                         0x20      : GPIO[16]</span>
<a name="l07872"></a>07872 <span class="comment">                                                         0x21      : GPIO[17]</span>
<a name="l07873"></a>07873 <span class="comment">                                                         0x22      : GPIO[18]</span>
<a name="l07874"></a>07874 <span class="comment">                                                         0x23      : GPIO[19]</span>
<a name="l07875"></a>07875 <span class="comment">                                                         0x10      : QLM0_REF_CLK</span>
<a name="l07876"></a>07876 <span class="comment">                                                         0x11      : QLM1_REF_CLK</span>
<a name="l07877"></a>07877 <span class="comment">                                                         0x12      : QLM2_REF_CLK</span>
<a name="l07878"></a>07878 <span class="comment">                                                         0x13-0x1f : Reserved</span>
<a name="l07879"></a>07879 <span class="comment">                                                         0x24-0x3f : Reserved */</span>
<a name="l07880"></a>07880     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a323dbd08cf6465bf135ed070f70304c2">tstmp_edge</a>                   : 1;  <span class="comment">/**&lt; External timestamp input edge</span>
<a name="l07881"></a>07881 <span class="comment">                                                         0 = falling edge</span>
<a name="l07882"></a>07882 <span class="comment">                                                         1 = rising edge */</span>
<a name="l07883"></a>07883     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a36691478d947186aef9cdd06d4daca5b">tstmp_en</a>                     : 1;  <span class="comment">/**&lt; Enable external timestamp */</span>
<a name="l07884"></a>07884     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a24a923d465b7874386d599647431b503">ext_clk_in</a>                   : 6;  <span class="comment">/**&lt; Source for external clock</span>
<a name="l07885"></a>07885 <span class="comment">                                                         0x00-0x0f : GPIO[EXT_CLK_IN[3:0]]</span>
<a name="l07886"></a>07886 <span class="comment">                                                         0x20      : GPIO[16]</span>
<a name="l07887"></a>07887 <span class="comment">                                                         0x21      : GPIO[17]</span>
<a name="l07888"></a>07888 <span class="comment">                                                         0x22      : GPIO[18]</span>
<a name="l07889"></a>07889 <span class="comment">                                                         0x23      : GPIO[19]</span>
<a name="l07890"></a>07890 <span class="comment">                                                         0x10      : QLM0_EF_CLK</span>
<a name="l07891"></a>07891 <span class="comment">                                                         0x11      : QLM1_REF_CLK</span>
<a name="l07892"></a>07892 <span class="comment">                                                         0x12      : QLM2_REF_CLK</span>
<a name="l07893"></a>07893 <span class="comment">                                                         0x13-0x1f : Reserved</span>
<a name="l07894"></a>07894 <span class="comment">                                                         0x24-0x3f : Reserved */</span>
<a name="l07895"></a>07895     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#adbe3a3f75f97e2bad190d6f856be56b4">ext_clk_en</a>                   : 1;  <span class="comment">/**&lt; Use external clock */</span>
<a name="l07896"></a>07896     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a7a856020c3b7de70f7d29f8f2b3e2127">ptp_en</a>                       : 1;  <span class="comment">/**&lt; Enable PTP Module */</span>
<a name="l07897"></a>07897 <span class="preprocessor">#else</span>
<a name="l07898"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a7a856020c3b7de70f7d29f8f2b3e2127">07898</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a7a856020c3b7de70f7d29f8f2b3e2127">ptp_en</a>                       : 1;
<a name="l07899"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#adbe3a3f75f97e2bad190d6f856be56b4">07899</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#adbe3a3f75f97e2bad190d6f856be56b4">ext_clk_en</a>                   : 1;
<a name="l07900"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a24a923d465b7874386d599647431b503">07900</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a24a923d465b7874386d599647431b503">ext_clk_in</a>                   : 6;
<a name="l07901"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a36691478d947186aef9cdd06d4daca5b">07901</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a36691478d947186aef9cdd06d4daca5b">tstmp_en</a>                     : 1;
<a name="l07902"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a323dbd08cf6465bf135ed070f70304c2">07902</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a323dbd08cf6465bf135ed070f70304c2">tstmp_edge</a>                   : 1;
<a name="l07903"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a842e8ba6bf69c5a4803f97d753d4bb30">07903</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a842e8ba6bf69c5a4803f97d753d4bb30">tstmp_in</a>                     : 6;
<a name="l07904"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#ae119c75127b02a9679747f545852c137">07904</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#ae119c75127b02a9679747f545852c137">evcnt_en</a>                     : 1;
<a name="l07905"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#aeb08e718bccbb24c4c6494aff586d533">07905</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#aeb08e718bccbb24c4c6494aff586d533">evcnt_edge</a>                   : 1;
<a name="l07906"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a7fbd1eaec60e0615c4861f93544fa92c">07906</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a7fbd1eaec60e0615c4861f93544fa92c">evcnt_in</a>                     : 6;
<a name="l07907"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a6d3c09003edc3ae042ed469e64f053d9">07907</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a6d3c09003edc3ae042ed469e64f053d9">ckout_en</a>                     : 1;
<a name="l07908"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#af915d45345af38619546c2f8e21adcd2">07908</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#af915d45345af38619546c2f8e21adcd2">ckout_inv</a>                    : 1;
<a name="l07909"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#af0dde0d135cebfcb600c01633add11c9">07909</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#af0dde0d135cebfcb600c01633add11c9">ckout_out</a>                    : 4;
<a name="l07910"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a4fc395ace85fd6c16d35273ca2d74667">07910</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a4fc395ace85fd6c16d35273ca2d74667">pps_en</a>                       : 1;
<a name="l07911"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a83fd444edd1ad1c1fc3c9d948517f932">07911</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a83fd444edd1ad1c1fc3c9d948517f932">pps_inv</a>                      : 1;
<a name="l07912"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#abf4fe0049b279435c40dc597ffdda9fb">07912</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#abf4fe0049b279435c40dc597ffdda9fb">pps_out</a>                      : 5;
<a name="l07913"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a43775ed1bde067a01d5a230d244e034a">07913</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a43775ed1bde067a01d5a230d244e034a">ckout_out4</a>                   : 1;
<a name="l07914"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a9b2b42f9da7125b1d3bb9b5a61cd5eba">07914</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a9b2b42f9da7125b1d3bb9b5a61cd5eba">ext_clk_edge</a>                 : 2;
<a name="l07915"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a35d93fc8dcb6e07fa87be029fbfffb77">07915</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#a35d93fc8dcb6e07fa87be029fbfffb77">ckout</a>                        : 1;
<a name="l07916"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#ad27996f6b86fba4dd6b6e42aa571b653">07916</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#ad27996f6b86fba4dd6b6e42aa571b653">pps</a>                          : 1;
<a name="l07917"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#aa9ef199fdde8ae98b30f920ddc284de1">07917</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html#aa9ef199fdde8ae98b30f920ddc284de1">reserved_42_63</a>               : 22;
<a name="l07918"></a>07918 <span class="preprocessor">#endif</span>
<a name="l07919"></a>07919 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a8703252a37e331962f86de3ffd7153e2">cn61xx</a>;
<a name="l07920"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html">07920</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html">cvmx_mio_ptp_clock_cfg_cn63xx</a> {
<a name="l07921"></a>07921 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07922"></a>07922 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#ab87ee65536cd6787e67cd1fc17c4c686">reserved_24_63</a>               : 40;
<a name="l07923"></a>07923     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#a721a9bbe6079d2e7edbfec4b3443b8a9">evcnt_in</a>                     : 6;  <span class="comment">/**&lt; Source for event counter input</span>
<a name="l07924"></a>07924 <span class="comment">                                                         0x00-0x0f : GPIO[EVCNT_IN[3:0]]</span>
<a name="l07925"></a>07925 <span class="comment">                                                         0x10      : QLM0_REF_CLK</span>
<a name="l07926"></a>07926 <span class="comment">                                                         0x11      : QLM1_REF_CLK</span>
<a name="l07927"></a>07927 <span class="comment">                                                         0x12      : QLM2_REF_CLK</span>
<a name="l07928"></a>07928 <span class="comment">                                                         0x13-0x3f : Reserved */</span>
<a name="l07929"></a>07929     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#a5aa0bc9827975e84434c9757c871e9b1">evcnt_edge</a>                   : 1;  <span class="comment">/**&lt; Event counter input edge</span>
<a name="l07930"></a>07930 <span class="comment">                                                         0 = falling edge</span>
<a name="l07931"></a>07931 <span class="comment">                                                         1 = rising edge */</span>
<a name="l07932"></a>07932     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#a1c11a385428e11b0a67621cc41236e8e">evcnt_en</a>                     : 1;  <span class="comment">/**&lt; Enable event counter */</span>
<a name="l07933"></a>07933     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#adf57f26b80c6d32fd7f2ddb60e3b2999">tstmp_in</a>                     : 6;  <span class="comment">/**&lt; Source for timestamp input</span>
<a name="l07934"></a>07934 <span class="comment">                                                         0x00-0x0f : GPIO[TSTMP_IN[3:0]]</span>
<a name="l07935"></a>07935 <span class="comment">                                                         0x10      : QLM0_REF_CLK</span>
<a name="l07936"></a>07936 <span class="comment">                                                         0x11      : QLM1_REF_CLK</span>
<a name="l07937"></a>07937 <span class="comment">                                                         0x12      : QLM2_REF_CLK</span>
<a name="l07938"></a>07938 <span class="comment">                                                         0x13-0x3f : Reserved */</span>
<a name="l07939"></a>07939     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#ab26462cd6ddf07c6730df19e5b9bab9d">tstmp_edge</a>                   : 1;  <span class="comment">/**&lt; External timestamp input edge</span>
<a name="l07940"></a>07940 <span class="comment">                                                         0 = falling edge</span>
<a name="l07941"></a>07941 <span class="comment">                                                         1 = rising edge */</span>
<a name="l07942"></a>07942     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#aa4ba82a7e8f910df862bd09859f458df">tstmp_en</a>                     : 1;  <span class="comment">/**&lt; Enable external timestamp */</span>
<a name="l07943"></a>07943     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#a23fd77e4d55c287bcfa22e5765d6ff16">ext_clk_in</a>                   : 6;  <span class="comment">/**&lt; Source for external clock</span>
<a name="l07944"></a>07944 <span class="comment">                                                         0x00-0x0f : GPIO[EXT_CLK_IN[3:0]]</span>
<a name="l07945"></a>07945 <span class="comment">                                                         0x10      : QLM0_REF_CLK</span>
<a name="l07946"></a>07946 <span class="comment">                                                         0x11      : QLM1_REF_CLK</span>
<a name="l07947"></a>07947 <span class="comment">                                                         0x12      : QLM2_REF_CLK</span>
<a name="l07948"></a>07948 <span class="comment">                                                         0x13-0x3f : Reserved */</span>
<a name="l07949"></a>07949     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#a2c832bd765222bf6d88a33802e3a35ef">ext_clk_en</a>                   : 1;  <span class="comment">/**&lt; Use positive edge of external clock */</span>
<a name="l07950"></a>07950     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#a7a953656686a89294907c3cf5d5645c6">ptp_en</a>                       : 1;  <span class="comment">/**&lt; Enable PTP Module */</span>
<a name="l07951"></a>07951 <span class="preprocessor">#else</span>
<a name="l07952"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#a7a953656686a89294907c3cf5d5645c6">07952</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#a7a953656686a89294907c3cf5d5645c6">ptp_en</a>                       : 1;
<a name="l07953"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#a2c832bd765222bf6d88a33802e3a35ef">07953</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#a2c832bd765222bf6d88a33802e3a35ef">ext_clk_en</a>                   : 1;
<a name="l07954"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#a23fd77e4d55c287bcfa22e5765d6ff16">07954</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#a23fd77e4d55c287bcfa22e5765d6ff16">ext_clk_in</a>                   : 6;
<a name="l07955"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#aa4ba82a7e8f910df862bd09859f458df">07955</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#aa4ba82a7e8f910df862bd09859f458df">tstmp_en</a>                     : 1;
<a name="l07956"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#ab26462cd6ddf07c6730df19e5b9bab9d">07956</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#ab26462cd6ddf07c6730df19e5b9bab9d">tstmp_edge</a>                   : 1;
<a name="l07957"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#adf57f26b80c6d32fd7f2ddb60e3b2999">07957</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#adf57f26b80c6d32fd7f2ddb60e3b2999">tstmp_in</a>                     : 6;
<a name="l07958"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#a1c11a385428e11b0a67621cc41236e8e">07958</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#a1c11a385428e11b0a67621cc41236e8e">evcnt_en</a>                     : 1;
<a name="l07959"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#a5aa0bc9827975e84434c9757c871e9b1">07959</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#a5aa0bc9827975e84434c9757c871e9b1">evcnt_edge</a>                   : 1;
<a name="l07960"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#a721a9bbe6079d2e7edbfec4b3443b8a9">07960</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#a721a9bbe6079d2e7edbfec4b3443b8a9">evcnt_in</a>                     : 6;
<a name="l07961"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#ab87ee65536cd6787e67cd1fc17c4c686">07961</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html#ab87ee65536cd6787e67cd1fc17c4c686">reserved_24_63</a>               : 40;
<a name="l07962"></a>07962 <span class="preprocessor">#endif</span>
<a name="l07963"></a>07963 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a246ffedc639eac94e25e31f2d7e64761">cn63xx</a>;
<a name="l07964"></a><a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#afeb4fc9d89144eac02b266d7f35b2764">07964</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html">cvmx_mio_ptp_clock_cfg_cn63xx</a>  <a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#afeb4fc9d89144eac02b266d7f35b2764">cn63xxp1</a>;
<a name="l07965"></a><a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a4c1d6d533776b616d5eae23b8750b5d6">07965</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__s.html">cvmx_mio_ptp_clock_cfg_s</a>       <a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a4c1d6d533776b616d5eae23b8750b5d6">cn66xx</a>;
<a name="l07966"></a><a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a38cab635ef1b8c4cc0b2d51c86621f61">07966</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html">cvmx_mio_ptp_clock_cfg_cn61xx</a>  <a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a38cab635ef1b8c4cc0b2d51c86621f61">cn68xx</a>;
<a name="l07967"></a><a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a0e67ac0dfdc087e61425f2474b72dc61">07967</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn63xx.html">cvmx_mio_ptp_clock_cfg_cn63xx</a>  <a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a0e67ac0dfdc087e61425f2474b72dc61">cn68xxp1</a>;
<a name="l07968"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html">07968</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html">cvmx_mio_ptp_clock_cfg_cn70xx</a> {
<a name="l07969"></a>07969 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07970"></a>07970 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a07a4b0e5f8cbf27f2bf4dbdc93a5599f">reserved_42_63</a>               : 22;
<a name="l07971"></a>07971     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#aee7c33b98d394e7f1224f0a690b37002">ckout</a>                        : 1;  <span class="comment">/**&lt; PTP CKOUT output</span>
<a name="l07972"></a>07972 <span class="comment">                                                         reflects ptp__ckout after CKOUT_INV inverter */</span>
<a name="l07973"></a>07973     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a037b1f60928061f7e53aff04ac375f32">pps</a>                          : 1;  <span class="comment">/**&lt; PTP PPS Output</span>
<a name="l07974"></a>07974 <span class="comment">                                                         reflects ptp__pps after PPS_INV inverter */</span>
<a name="l07975"></a>07975     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#aae728ba7bd3eeda2cb75747b4339fcc8">ext_clk_edge</a>                 : 2;  <span class="comment">/**&lt; External Clock input edge</span>
<a name="l07976"></a>07976 <span class="comment">                                                         00 = rising edge</span>
<a name="l07977"></a>07977 <span class="comment">                                                         01 = falling edge</span>
<a name="l07978"></a>07978 <span class="comment">                                                         10 = both rising &amp; falling edge</span>
<a name="l07979"></a>07979 <span class="comment">                                                         11 = reserved */</span>
<a name="l07980"></a>07980     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#ac0fb36445084388b0ee4e304886e618c">reserved_32_37</a>               : 6;
<a name="l07981"></a>07981     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a8b5948bc004d63e96883b78f35e3904f">pps_inv</a>                      : 1;  <span class="comment">/**&lt; Invert PTP PPS</span>
<a name="l07982"></a>07982 <span class="comment">                                                         0 = don&apos;t invert</span>
<a name="l07983"></a>07983 <span class="comment">                                                         1 = invert */</span>
<a name="l07984"></a>07984     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a1fd58a74c27d8f9d1f14e7e010a75f1e">pps_en</a>                       : 1;  <span class="comment">/**&lt; Enable PTP PPS */</span>
<a name="l07985"></a>07985     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#aa23b08b9519fb67f1bd1c38689eef012">reserved_26_29</a>               : 4;
<a name="l07986"></a>07986     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a2fe5392083decfaa9c17650683f03369">ckout_inv</a>                    : 1;  <span class="comment">/**&lt; Invert PTP CKOUT</span>
<a name="l07987"></a>07987 <span class="comment">                                                         0 = don&apos;t invert</span>
<a name="l07988"></a>07988 <span class="comment">                                                         1 = invert */</span>
<a name="l07989"></a>07989     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a996c15a9d445c99fe6529ee530fd2d10">ckout_en</a>                     : 1;  <span class="comment">/**&lt; Enable PTP CKOUT */</span>
<a name="l07990"></a>07990     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a90914a9d649d103dcf18696fe08746a5">evcnt_in</a>                     : 6;  <span class="comment">/**&lt; Source for event counter input</span>
<a name="l07991"></a>07991 <span class="comment">                                                         0x00-0x0f : GPIO[EVCNT_IN[3:0]]</span>
<a name="l07992"></a>07992 <span class="comment">                                                         0x20      : GPIO[16]</span>
<a name="l07993"></a>07993 <span class="comment">                                                         0x21      : GPIO[17]</span>
<a name="l07994"></a>07994 <span class="comment">                                                         0x22      : GPIO[18]</span>
<a name="l07995"></a>07995 <span class="comment">                                                         0x23      : GPIO[19]</span>
<a name="l07996"></a>07996 <span class="comment">                                                         0x10      : DLM0_REF_CLK</span>
<a name="l07997"></a>07997 <span class="comment">                                                         0x11      : DLM1_REF_CLK</span>
<a name="l07998"></a>07998 <span class="comment">                                                         0x12      : DLM2_REF_CLK</span>
<a name="l07999"></a>07999 <span class="comment">                                                         0x13-0x1f : Reserved</span>
<a name="l08000"></a>08000 <span class="comment">                                                         0x24-0x3f : Reserved */</span>
<a name="l08001"></a>08001     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a19cd41bbcb63bbfafabb1c48005c7a5b">evcnt_edge</a>                   : 1;  <span class="comment">/**&lt; Event counter input edge</span>
<a name="l08002"></a>08002 <span class="comment">                                                         0 = falling edge</span>
<a name="l08003"></a>08003 <span class="comment">                                                         1 = rising edge */</span>
<a name="l08004"></a>08004     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#aae7e7d23c89ef79e66107f597fc17f8a">evcnt_en</a>                     : 1;  <span class="comment">/**&lt; Enable event counter */</span>
<a name="l08005"></a>08005     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#ad929e39c50b4a1d8dcd79cd07e28e17c">tstmp_in</a>                     : 6;  <span class="comment">/**&lt; Source for timestamp input</span>
<a name="l08006"></a>08006 <span class="comment">                                                         0x00-0x0f : GPIO[TSTMP_IN[3:0]]</span>
<a name="l08007"></a>08007 <span class="comment">                                                         0x20      : GPIO[16]</span>
<a name="l08008"></a>08008 <span class="comment">                                                         0x21      : GPIO[17]</span>
<a name="l08009"></a>08009 <span class="comment">                                                         0x22      : GPIO[18]</span>
<a name="l08010"></a>08010 <span class="comment">                                                         0x23      : GPIO[19]</span>
<a name="l08011"></a>08011 <span class="comment">                                                         0x10      : DLM0_REF_CLK</span>
<a name="l08012"></a>08012 <span class="comment">                                                         0x11      : DLM1_REF_CLK</span>
<a name="l08013"></a>08013 <span class="comment">                                                         0x12      : DLM2_REF_CLK</span>
<a name="l08014"></a>08014 <span class="comment">                                                         0x13-0x1f : Reserved</span>
<a name="l08015"></a>08015 <span class="comment">                                                         0x24-0x3f : Reserved */</span>
<a name="l08016"></a>08016     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#addfb4050027d3bfc864d9664dfa94ae4">tstmp_edge</a>                   : 1;  <span class="comment">/**&lt; External timestamp input edge</span>
<a name="l08017"></a>08017 <span class="comment">                                                         0 = falling edge</span>
<a name="l08018"></a>08018 <span class="comment">                                                         1 = rising edge */</span>
<a name="l08019"></a>08019     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a5b304e157fd0abeadb101af0ae7f37a9">tstmp_en</a>                     : 1;  <span class="comment">/**&lt; Enable external timestamp */</span>
<a name="l08020"></a>08020     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a72df07149eb2091c362b0e4d2fc3fb56">ext_clk_in</a>                   : 6;  <span class="comment">/**&lt; Source for external clock</span>
<a name="l08021"></a>08021 <span class="comment">                                                         0x00-0x0f : GPIO[EXT_CLK_IN[3:0]]</span>
<a name="l08022"></a>08022 <span class="comment">                                                         0x20      : GPIO[16]</span>
<a name="l08023"></a>08023 <span class="comment">                                                         0x21      : GPIO[17]</span>
<a name="l08024"></a>08024 <span class="comment">                                                         0x22      : GPIO[18]</span>
<a name="l08025"></a>08025 <span class="comment">                                                         0x23      : GPIO[19]</span>
<a name="l08026"></a>08026 <span class="comment">                                                         0x10      : DLM0_REF_CLK</span>
<a name="l08027"></a>08027 <span class="comment">                                                         0x11      : DLM1_REF_CLK</span>
<a name="l08028"></a>08028 <span class="comment">                                                         0x12      : DLM2_REF_CLK</span>
<a name="l08029"></a>08029 <span class="comment">                                                         0x13-0x1f : Reserved</span>
<a name="l08030"></a>08030 <span class="comment">                                                         0x24-0x3f : Reserved */</span>
<a name="l08031"></a>08031     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#affe072c218fdc790d97f3a2204861d7b">ext_clk_en</a>                   : 1;  <span class="comment">/**&lt; Use external clock */</span>
<a name="l08032"></a>08032     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a0d719b0790e50e9fbddadc9918ea7ad8">ptp_en</a>                       : 1;  <span class="comment">/**&lt; Enable PTP Module */</span>
<a name="l08033"></a>08033 <span class="preprocessor">#else</span>
<a name="l08034"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a0d719b0790e50e9fbddadc9918ea7ad8">08034</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a0d719b0790e50e9fbddadc9918ea7ad8">ptp_en</a>                       : 1;
<a name="l08035"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#affe072c218fdc790d97f3a2204861d7b">08035</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#affe072c218fdc790d97f3a2204861d7b">ext_clk_en</a>                   : 1;
<a name="l08036"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a72df07149eb2091c362b0e4d2fc3fb56">08036</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a72df07149eb2091c362b0e4d2fc3fb56">ext_clk_in</a>                   : 6;
<a name="l08037"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a5b304e157fd0abeadb101af0ae7f37a9">08037</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a5b304e157fd0abeadb101af0ae7f37a9">tstmp_en</a>                     : 1;
<a name="l08038"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#addfb4050027d3bfc864d9664dfa94ae4">08038</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#addfb4050027d3bfc864d9664dfa94ae4">tstmp_edge</a>                   : 1;
<a name="l08039"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#ad929e39c50b4a1d8dcd79cd07e28e17c">08039</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#ad929e39c50b4a1d8dcd79cd07e28e17c">tstmp_in</a>                     : 6;
<a name="l08040"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#aae7e7d23c89ef79e66107f597fc17f8a">08040</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#aae7e7d23c89ef79e66107f597fc17f8a">evcnt_en</a>                     : 1;
<a name="l08041"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a19cd41bbcb63bbfafabb1c48005c7a5b">08041</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a19cd41bbcb63bbfafabb1c48005c7a5b">evcnt_edge</a>                   : 1;
<a name="l08042"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a90914a9d649d103dcf18696fe08746a5">08042</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a90914a9d649d103dcf18696fe08746a5">evcnt_in</a>                     : 6;
<a name="l08043"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a996c15a9d445c99fe6529ee530fd2d10">08043</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a996c15a9d445c99fe6529ee530fd2d10">ckout_en</a>                     : 1;
<a name="l08044"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a2fe5392083decfaa9c17650683f03369">08044</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a2fe5392083decfaa9c17650683f03369">ckout_inv</a>                    : 1;
<a name="l08045"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#aa23b08b9519fb67f1bd1c38689eef012">08045</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#aa23b08b9519fb67f1bd1c38689eef012">reserved_26_29</a>               : 4;
<a name="l08046"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a1fd58a74c27d8f9d1f14e7e010a75f1e">08046</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a1fd58a74c27d8f9d1f14e7e010a75f1e">pps_en</a>                       : 1;
<a name="l08047"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a8b5948bc004d63e96883b78f35e3904f">08047</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a8b5948bc004d63e96883b78f35e3904f">pps_inv</a>                      : 1;
<a name="l08048"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#ac0fb36445084388b0ee4e304886e618c">08048</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#ac0fb36445084388b0ee4e304886e618c">reserved_32_37</a>               : 6;
<a name="l08049"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#aae728ba7bd3eeda2cb75747b4339fcc8">08049</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#aae728ba7bd3eeda2cb75747b4339fcc8">ext_clk_edge</a>                 : 2;
<a name="l08050"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a037b1f60928061f7e53aff04ac375f32">08050</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a037b1f60928061f7e53aff04ac375f32">pps</a>                          : 1;
<a name="l08051"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#aee7c33b98d394e7f1224f0a690b37002">08051</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#aee7c33b98d394e7f1224f0a690b37002">ckout</a>                        : 1;
<a name="l08052"></a><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a07a4b0e5f8cbf27f2bf4dbdc93a5599f">08052</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html#a07a4b0e5f8cbf27f2bf4dbdc93a5599f">reserved_42_63</a>               : 22;
<a name="l08053"></a>08053 <span class="preprocessor">#endif</span>
<a name="l08054"></a>08054 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#ad8064c289d1bddbab7ffbcf95d5d8808">cn70xx</a>;
<a name="l08055"></a><a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a79d3c807344641012eebffdf54f78d3d">08055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html">cvmx_mio_ptp_clock_cfg_cn70xx</a>  <a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a79d3c807344641012eebffdf54f78d3d">cn70xxp1</a>;
<a name="l08056"></a><a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a8e5c7f299e61dd040db0d27d73996ea6">08056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html">cvmx_mio_ptp_clock_cfg_cn70xx</a>  <a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a8e5c7f299e61dd040db0d27d73996ea6">cn73xx</a>;
<a name="l08057"></a><a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a742dfddf441bcb893ac9199b7f59eb45">08057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html">cvmx_mio_ptp_clock_cfg_cn70xx</a>  <a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a742dfddf441bcb893ac9199b7f59eb45">cn78xx</a>;
<a name="l08058"></a><a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a655f6247491c14e9bf6e8f66d23b9807">08058</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html">cvmx_mio_ptp_clock_cfg_cn70xx</a>  <a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a655f6247491c14e9bf6e8f66d23b9807">cn78xxp1</a>;
<a name="l08059"></a><a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#ae5841737c7a48e4f6ec2478482ad12da">08059</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn61xx.html">cvmx_mio_ptp_clock_cfg_cn61xx</a>  <a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#ae5841737c7a48e4f6ec2478482ad12da">cnf71xx</a>;
<a name="l08060"></a><a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a3138723e94fcf76d18918961fc5506e9">08060</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__cfg_1_1cvmx__mio__ptp__clock__cfg__cn70xx.html">cvmx_mio_ptp_clock_cfg_cn70xx</a>  <a class="code" href="unioncvmx__mio__ptp__clock__cfg.html#a3138723e94fcf76d18918961fc5506e9">cnf75xx</a>;
<a name="l08061"></a>08061 };
<a name="l08062"></a><a class="code" href="cvmx-mio-defs_8h.html#a4edd6d1c04665354dc2bc063ac6ad755">08062</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__clock__cfg.html" title="cvmx_mio_ptp_clock_cfg">cvmx_mio_ptp_clock_cfg</a> <a class="code" href="unioncvmx__mio__ptp__clock__cfg.html" title="cvmx_mio_ptp_clock_cfg">cvmx_mio_ptp_clock_cfg_t</a>;
<a name="l08063"></a>08063 <span class="comment"></span>
<a name="l08064"></a>08064 <span class="comment">/**</span>
<a name="l08065"></a>08065 <span class="comment"> * cvmx_mio_ptp_clock_comp</span>
<a name="l08066"></a>08066 <span class="comment"> *</span>
<a name="l08067"></a>08067 <span class="comment"> * This register provides the amount to increment the PTP clock [MIO_PTP_CLOCK_HI,</span>
<a name="l08068"></a>08068 <span class="comment"> * MIO_PTP_CLOCK_LO]</span>
<a name="l08069"></a>08069 <span class="comment"> * on PTP events defined by MIO_PTP_CLOCK_CFG[EXT_CLK_EN/EXT_CLK_IN/EXT_CLK_EDGE].</span>
<a name="l08070"></a>08070 <span class="comment"> * MIO_PTP_CLOCK_CFG[PTP_EN] needs to be enabled before writing this register.</span>
<a name="l08071"></a>08071 <span class="comment"> */</span>
<a name="l08072"></a><a class="code" href="unioncvmx__mio__ptp__clock__comp.html">08072</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__clock__comp.html" title="cvmx_mio_ptp_clock_comp">cvmx_mio_ptp_clock_comp</a> {
<a name="l08073"></a><a class="code" href="unioncvmx__mio__ptp__clock__comp.html#ad8667edbaed516fb328540f8d1c412ea">08073</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__clock__comp.html#ad8667edbaed516fb328540f8d1c412ea">u64</a>;
<a name="l08074"></a><a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html">08074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html">cvmx_mio_ptp_clock_comp_s</a> {
<a name="l08075"></a>08075 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08076"></a>08076 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html#a50e41fe009474fa40477483046cdd20e">nanosec</a>                      : 32; <span class="comment">/**&lt; Compensation value in nanoseconds. */</span>
<a name="l08077"></a>08077     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html#a54bbef3d8b428882030841c47875f6ce">frnanosec</a>                    : 32; <span class="comment">/**&lt; Fractions of nanoseconds. */</span>
<a name="l08078"></a>08078 <span class="preprocessor">#else</span>
<a name="l08079"></a><a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html#a54bbef3d8b428882030841c47875f6ce">08079</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html#a54bbef3d8b428882030841c47875f6ce">frnanosec</a>                    : 32;
<a name="l08080"></a><a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html#a50e41fe009474fa40477483046cdd20e">08080</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html#a50e41fe009474fa40477483046cdd20e">nanosec</a>                      : 32;
<a name="l08081"></a>08081 <span class="preprocessor">#endif</span>
<a name="l08082"></a>08082 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__clock__comp.html#ada8acb5438ef7df15efbc1c69c254dc6">s</a>;
<a name="l08083"></a><a class="code" href="unioncvmx__mio__ptp__clock__comp.html#a3d0561e944130ad2c8fe08f291eed6a5">08083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html">cvmx_mio_ptp_clock_comp_s</a>      <a class="code" href="unioncvmx__mio__ptp__clock__comp.html#a3d0561e944130ad2c8fe08f291eed6a5">cn61xx</a>;
<a name="l08084"></a><a class="code" href="unioncvmx__mio__ptp__clock__comp.html#ab50399aeffd300eae6e3daa136044842">08084</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html">cvmx_mio_ptp_clock_comp_s</a>      <a class="code" href="unioncvmx__mio__ptp__clock__comp.html#ab50399aeffd300eae6e3daa136044842">cn63xx</a>;
<a name="l08085"></a><a class="code" href="unioncvmx__mio__ptp__clock__comp.html#a1d04eee42f95fa413f1f141f1be38aea">08085</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html">cvmx_mio_ptp_clock_comp_s</a>      <a class="code" href="unioncvmx__mio__ptp__clock__comp.html#a1d04eee42f95fa413f1f141f1be38aea">cn63xxp1</a>;
<a name="l08086"></a><a class="code" href="unioncvmx__mio__ptp__clock__comp.html#a8dbd145b243ae75b18f58d74ebd03b99">08086</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html">cvmx_mio_ptp_clock_comp_s</a>      <a class="code" href="unioncvmx__mio__ptp__clock__comp.html#a8dbd145b243ae75b18f58d74ebd03b99">cn66xx</a>;
<a name="l08087"></a><a class="code" href="unioncvmx__mio__ptp__clock__comp.html#a70b87619a7b665448dde787f7205664b">08087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html">cvmx_mio_ptp_clock_comp_s</a>      <a class="code" href="unioncvmx__mio__ptp__clock__comp.html#a70b87619a7b665448dde787f7205664b">cn68xx</a>;
<a name="l08088"></a><a class="code" href="unioncvmx__mio__ptp__clock__comp.html#ae7674ea1835dabdea0c47d585e206f3c">08088</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html">cvmx_mio_ptp_clock_comp_s</a>      <a class="code" href="unioncvmx__mio__ptp__clock__comp.html#ae7674ea1835dabdea0c47d585e206f3c">cn68xxp1</a>;
<a name="l08089"></a><a class="code" href="unioncvmx__mio__ptp__clock__comp.html#a5bb2c4aac0b70cf402254703b47d2edc">08089</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html">cvmx_mio_ptp_clock_comp_s</a>      <a class="code" href="unioncvmx__mio__ptp__clock__comp.html#a5bb2c4aac0b70cf402254703b47d2edc">cn70xx</a>;
<a name="l08090"></a><a class="code" href="unioncvmx__mio__ptp__clock__comp.html#a9529035e4e6664130d36c1ff1838bc21">08090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html">cvmx_mio_ptp_clock_comp_s</a>      <a class="code" href="unioncvmx__mio__ptp__clock__comp.html#a9529035e4e6664130d36c1ff1838bc21">cn70xxp1</a>;
<a name="l08091"></a><a class="code" href="unioncvmx__mio__ptp__clock__comp.html#a2ea433b7113b9b6bfce328c2b4850a32">08091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html">cvmx_mio_ptp_clock_comp_s</a>      <a class="code" href="unioncvmx__mio__ptp__clock__comp.html#a2ea433b7113b9b6bfce328c2b4850a32">cn73xx</a>;
<a name="l08092"></a><a class="code" href="unioncvmx__mio__ptp__clock__comp.html#a3d92d0f7da7fedfc67ccc2021640c0a8">08092</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html">cvmx_mio_ptp_clock_comp_s</a>      <a class="code" href="unioncvmx__mio__ptp__clock__comp.html#a3d92d0f7da7fedfc67ccc2021640c0a8">cn78xx</a>;
<a name="l08093"></a><a class="code" href="unioncvmx__mio__ptp__clock__comp.html#af36e3467828ffaaede6d197383d1ddb2">08093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html">cvmx_mio_ptp_clock_comp_s</a>      <a class="code" href="unioncvmx__mio__ptp__clock__comp.html#af36e3467828ffaaede6d197383d1ddb2">cn78xxp1</a>;
<a name="l08094"></a><a class="code" href="unioncvmx__mio__ptp__clock__comp.html#acfba85e6cfdb41dd2bf6facc662b294a">08094</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html">cvmx_mio_ptp_clock_comp_s</a>      <a class="code" href="unioncvmx__mio__ptp__clock__comp.html#acfba85e6cfdb41dd2bf6facc662b294a">cnf71xx</a>;
<a name="l08095"></a><a class="code" href="unioncvmx__mio__ptp__clock__comp.html#a695d938bceb7322bbb197d707bc1ddbc">08095</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__comp_1_1cvmx__mio__ptp__clock__comp__s.html">cvmx_mio_ptp_clock_comp_s</a>      <a class="code" href="unioncvmx__mio__ptp__clock__comp.html#a695d938bceb7322bbb197d707bc1ddbc">cnf75xx</a>;
<a name="l08096"></a>08096 };
<a name="l08097"></a><a class="code" href="cvmx-mio-defs_8h.html#aad2c8dd15bd70e8fa321dc58c2f79942">08097</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__clock__comp.html" title="cvmx_mio_ptp_clock_comp">cvmx_mio_ptp_clock_comp</a> <a class="code" href="unioncvmx__mio__ptp__clock__comp.html" title="cvmx_mio_ptp_clock_comp">cvmx_mio_ptp_clock_comp_t</a>;
<a name="l08098"></a>08098 <span class="comment"></span>
<a name="l08099"></a>08099 <span class="comment">/**</span>
<a name="l08100"></a>08100 <span class="comment"> * cvmx_mio_ptp_clock_hi</span>
<a name="l08101"></a>08101 <span class="comment"> *</span>
<a name="l08102"></a>08102 <span class="comment"> * This register provides bits &lt;95:32&gt; of the PTP clock. Writes to MIO_PTP_CLOCK_HI also clear</span>
<a name="l08103"></a>08103 <span class="comment"> * MIO_PTP_CLOCK_LO. To update all 96 bits, write MIO_PTP_CLOCK_HI followed by MIO_PTP_CLOCK_LO.</span>
<a name="l08104"></a>08104 <span class="comment"> * MIO_PTP_CLOCK_CFG[PTP_EN] needs to be enabled before writing this register.</span>
<a name="l08105"></a>08105 <span class="comment"> */</span>
<a name="l08106"></a><a class="code" href="unioncvmx__mio__ptp__clock__hi.html">08106</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__clock__hi.html" title="cvmx_mio_ptp_clock_hi">cvmx_mio_ptp_clock_hi</a> {
<a name="l08107"></a><a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a461a07ff8209bbd51a6e21b0f4acd1d8">08107</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a461a07ff8209bbd51a6e21b0f4acd1d8">u64</a>;
<a name="l08108"></a><a class="code" href="structcvmx__mio__ptp__clock__hi_1_1cvmx__mio__ptp__clock__hi__s.html">08108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__hi_1_1cvmx__mio__ptp__clock__hi__s.html">cvmx_mio_ptp_clock_hi_s</a> {
<a name="l08109"></a>08109 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08110"></a>08110 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__clock__hi_1_1cvmx__mio__ptp__clock__hi__s.html#a8aba520e69c1aa70b627b436e8903a8c">nanosec</a>                      : 64; <span class="comment">/**&lt; Clock value in nanoseconds. Bits&lt;95:32&gt; of the PTP clock. */</span>
<a name="l08111"></a>08111 <span class="preprocessor">#else</span>
<a name="l08112"></a><a class="code" href="structcvmx__mio__ptp__clock__hi_1_1cvmx__mio__ptp__clock__hi__s.html#a8aba520e69c1aa70b627b436e8903a8c">08112</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__clock__hi_1_1cvmx__mio__ptp__clock__hi__s.html#a8aba520e69c1aa70b627b436e8903a8c">nanosec</a>                      : 64;
<a name="l08113"></a>08113 <span class="preprocessor">#endif</span>
<a name="l08114"></a>08114 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a32d27802b341c361ae5b36c20dac5b32">s</a>;
<a name="l08115"></a><a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a4a0a256ba5db8a8d1bd5249a7d3de4ef">08115</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__hi_1_1cvmx__mio__ptp__clock__hi__s.html">cvmx_mio_ptp_clock_hi_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a4a0a256ba5db8a8d1bd5249a7d3de4ef">cn61xx</a>;
<a name="l08116"></a><a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a63f940c63f3f58882962e4a9ed88769b">08116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__hi_1_1cvmx__mio__ptp__clock__hi__s.html">cvmx_mio_ptp_clock_hi_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a63f940c63f3f58882962e4a9ed88769b">cn63xx</a>;
<a name="l08117"></a><a class="code" href="unioncvmx__mio__ptp__clock__hi.html#aa12bf62678af9a38354cd1cd7e26e14c">08117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__hi_1_1cvmx__mio__ptp__clock__hi__s.html">cvmx_mio_ptp_clock_hi_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__hi.html#aa12bf62678af9a38354cd1cd7e26e14c">cn63xxp1</a>;
<a name="l08118"></a><a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a4c6d139127d77ce7c9bd87cf6b2cba72">08118</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__hi_1_1cvmx__mio__ptp__clock__hi__s.html">cvmx_mio_ptp_clock_hi_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a4c6d139127d77ce7c9bd87cf6b2cba72">cn66xx</a>;
<a name="l08119"></a><a class="code" href="unioncvmx__mio__ptp__clock__hi.html#aea838440cb89b469a13bc84acf0676d4">08119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__hi_1_1cvmx__mio__ptp__clock__hi__s.html">cvmx_mio_ptp_clock_hi_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__hi.html#aea838440cb89b469a13bc84acf0676d4">cn68xx</a>;
<a name="l08120"></a><a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a0ac941ea54a1706f7a12e3bf9dc0fa7d">08120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__hi_1_1cvmx__mio__ptp__clock__hi__s.html">cvmx_mio_ptp_clock_hi_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a0ac941ea54a1706f7a12e3bf9dc0fa7d">cn68xxp1</a>;
<a name="l08121"></a><a class="code" href="unioncvmx__mio__ptp__clock__hi.html#ae88277b32b7dd053e93c5aa722425c94">08121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__hi_1_1cvmx__mio__ptp__clock__hi__s.html">cvmx_mio_ptp_clock_hi_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__hi.html#ae88277b32b7dd053e93c5aa722425c94">cn70xx</a>;
<a name="l08122"></a><a class="code" href="unioncvmx__mio__ptp__clock__hi.html#ac379969fe52104d20e60a74437ad6745">08122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__hi_1_1cvmx__mio__ptp__clock__hi__s.html">cvmx_mio_ptp_clock_hi_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__hi.html#ac379969fe52104d20e60a74437ad6745">cn70xxp1</a>;
<a name="l08123"></a><a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a9a881a8de8086c7e3ea329cd6c566997">08123</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__hi_1_1cvmx__mio__ptp__clock__hi__s.html">cvmx_mio_ptp_clock_hi_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a9a881a8de8086c7e3ea329cd6c566997">cn73xx</a>;
<a name="l08124"></a><a class="code" href="unioncvmx__mio__ptp__clock__hi.html#ad0b3d46c179697916161f0bdca7fabd2">08124</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__hi_1_1cvmx__mio__ptp__clock__hi__s.html">cvmx_mio_ptp_clock_hi_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__hi.html#ad0b3d46c179697916161f0bdca7fabd2">cn78xx</a>;
<a name="l08125"></a><a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a200ffc84a5006692fb9da3d03af9de84">08125</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__hi_1_1cvmx__mio__ptp__clock__hi__s.html">cvmx_mio_ptp_clock_hi_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a200ffc84a5006692fb9da3d03af9de84">cn78xxp1</a>;
<a name="l08126"></a><a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a6ec11ade255386176e479a3cd2eb515e">08126</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__hi_1_1cvmx__mio__ptp__clock__hi__s.html">cvmx_mio_ptp_clock_hi_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a6ec11ade255386176e479a3cd2eb515e">cnf71xx</a>;
<a name="l08127"></a><a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a7c568453c224971e26d8a6abd4f3a4eb">08127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__hi_1_1cvmx__mio__ptp__clock__hi__s.html">cvmx_mio_ptp_clock_hi_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__hi.html#a7c568453c224971e26d8a6abd4f3a4eb">cnf75xx</a>;
<a name="l08128"></a>08128 };
<a name="l08129"></a><a class="code" href="cvmx-mio-defs_8h.html#a4ef6602430fc870cec345b443ef49ec1">08129</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__clock__hi.html" title="cvmx_mio_ptp_clock_hi">cvmx_mio_ptp_clock_hi</a> <a class="code" href="unioncvmx__mio__ptp__clock__hi.html" title="cvmx_mio_ptp_clock_hi">cvmx_mio_ptp_clock_hi_t</a>;
<a name="l08130"></a>08130 <span class="comment"></span>
<a name="l08131"></a>08131 <span class="comment">/**</span>
<a name="l08132"></a>08132 <span class="comment"> * cvmx_mio_ptp_clock_lo</span>
<a name="l08133"></a>08133 <span class="comment"> *</span>
<a name="l08134"></a>08134 <span class="comment"> * This register provides bits &lt;31:0&gt; of the PTP clock.  MIO_PTP_CLOCK_CFG[PTP_EN] needs to be</span>
<a name="l08135"></a>08135 <span class="comment"> * enabled before writing this register.</span>
<a name="l08136"></a>08136 <span class="comment"> */</span>
<a name="l08137"></a><a class="code" href="unioncvmx__mio__ptp__clock__lo.html">08137</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__clock__lo.html" title="cvmx_mio_ptp_clock_lo">cvmx_mio_ptp_clock_lo</a> {
<a name="l08138"></a><a class="code" href="unioncvmx__mio__ptp__clock__lo.html#ace17802a58ff1bd62b56b5223ee68244">08138</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__clock__lo.html#ace17802a58ff1bd62b56b5223ee68244">u64</a>;
<a name="l08139"></a><a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html">08139</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html">cvmx_mio_ptp_clock_lo_s</a> {
<a name="l08140"></a>08140 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08141"></a>08141 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html#a1d337bbd8204c64cb75d31277d380ad0">reserved_32_63</a>               : 32;
<a name="l08142"></a>08142     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html#a48ec35e50ac2a14c9ac0aa0fd92901df">frnanosec</a>                    : 32; <span class="comment">/**&lt; Fractions of nanoseconds. Bits&lt;31:0&gt; of the PTP clock. */</span>
<a name="l08143"></a>08143 <span class="preprocessor">#else</span>
<a name="l08144"></a><a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html#a48ec35e50ac2a14c9ac0aa0fd92901df">08144</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html#a48ec35e50ac2a14c9ac0aa0fd92901df">frnanosec</a>                    : 32;
<a name="l08145"></a><a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html#a1d337bbd8204c64cb75d31277d380ad0">08145</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html#a1d337bbd8204c64cb75d31277d380ad0">reserved_32_63</a>               : 32;
<a name="l08146"></a>08146 <span class="preprocessor">#endif</span>
<a name="l08147"></a>08147 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__clock__lo.html#a47572b7a43b07f9b741733f6bea063cc">s</a>;
<a name="l08148"></a><a class="code" href="unioncvmx__mio__ptp__clock__lo.html#a433eac547c7fcc4777598314405d6e92">08148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html">cvmx_mio_ptp_clock_lo_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__lo.html#a433eac547c7fcc4777598314405d6e92">cn61xx</a>;
<a name="l08149"></a><a class="code" href="unioncvmx__mio__ptp__clock__lo.html#afebb89c0bcf59d3af35f73335993ca95">08149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html">cvmx_mio_ptp_clock_lo_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__lo.html#afebb89c0bcf59d3af35f73335993ca95">cn63xx</a>;
<a name="l08150"></a><a class="code" href="unioncvmx__mio__ptp__clock__lo.html#aac4595efbda20b6fbffe021ba01074f0">08150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html">cvmx_mio_ptp_clock_lo_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__lo.html#aac4595efbda20b6fbffe021ba01074f0">cn63xxp1</a>;
<a name="l08151"></a><a class="code" href="unioncvmx__mio__ptp__clock__lo.html#a1981e8ea25ff7c3981e3ed352aa503f5">08151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html">cvmx_mio_ptp_clock_lo_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__lo.html#a1981e8ea25ff7c3981e3ed352aa503f5">cn66xx</a>;
<a name="l08152"></a><a class="code" href="unioncvmx__mio__ptp__clock__lo.html#a61a350c64529a11aa4c0d8c911849bf3">08152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html">cvmx_mio_ptp_clock_lo_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__lo.html#a61a350c64529a11aa4c0d8c911849bf3">cn68xx</a>;
<a name="l08153"></a><a class="code" href="unioncvmx__mio__ptp__clock__lo.html#a9f92299b305b9b166f9b3439f97a94a5">08153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html">cvmx_mio_ptp_clock_lo_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__lo.html#a9f92299b305b9b166f9b3439f97a94a5">cn68xxp1</a>;
<a name="l08154"></a><a class="code" href="unioncvmx__mio__ptp__clock__lo.html#a7ca8deb822416ad1d7b6eb846eb9066c">08154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html">cvmx_mio_ptp_clock_lo_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__lo.html#a7ca8deb822416ad1d7b6eb846eb9066c">cn70xx</a>;
<a name="l08155"></a><a class="code" href="unioncvmx__mio__ptp__clock__lo.html#a28df7c1ae70a7a40c938f20c24882d98">08155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html">cvmx_mio_ptp_clock_lo_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__lo.html#a28df7c1ae70a7a40c938f20c24882d98">cn70xxp1</a>;
<a name="l08156"></a><a class="code" href="unioncvmx__mio__ptp__clock__lo.html#af50dda4cc812fb023f3941867c6835ea">08156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html">cvmx_mio_ptp_clock_lo_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__lo.html#af50dda4cc812fb023f3941867c6835ea">cn73xx</a>;
<a name="l08157"></a><a class="code" href="unioncvmx__mio__ptp__clock__lo.html#a0a3c38d837445519c29c51fcc1fca23c">08157</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html">cvmx_mio_ptp_clock_lo_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__lo.html#a0a3c38d837445519c29c51fcc1fca23c">cn78xx</a>;
<a name="l08158"></a><a class="code" href="unioncvmx__mio__ptp__clock__lo.html#ae3bafe0d1ac7239128023c8be623bafa">08158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html">cvmx_mio_ptp_clock_lo_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__lo.html#ae3bafe0d1ac7239128023c8be623bafa">cn78xxp1</a>;
<a name="l08159"></a><a class="code" href="unioncvmx__mio__ptp__clock__lo.html#af3296cba3e9934f28e193f93c718f753">08159</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html">cvmx_mio_ptp_clock_lo_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__lo.html#af3296cba3e9934f28e193f93c718f753">cnf71xx</a>;
<a name="l08160"></a><a class="code" href="unioncvmx__mio__ptp__clock__lo.html#aa2474312146dad79209f2175279334b4">08160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__clock__lo_1_1cvmx__mio__ptp__clock__lo__s.html">cvmx_mio_ptp_clock_lo_s</a>        <a class="code" href="unioncvmx__mio__ptp__clock__lo.html#aa2474312146dad79209f2175279334b4">cnf75xx</a>;
<a name="l08161"></a>08161 };
<a name="l08162"></a><a class="code" href="cvmx-mio-defs_8h.html#aefac1a6d2bd7cde27ce323a79486e7fa">08162</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__clock__lo.html" title="cvmx_mio_ptp_clock_lo">cvmx_mio_ptp_clock_lo</a> <a class="code" href="unioncvmx__mio__ptp__clock__lo.html" title="cvmx_mio_ptp_clock_lo">cvmx_mio_ptp_clock_lo_t</a>;
<a name="l08163"></a>08163 <span class="comment"></span>
<a name="l08164"></a>08164 <span class="comment">/**</span>
<a name="l08165"></a>08165 <span class="comment"> * cvmx_mio_ptp_dpll_err_int</span>
<a name="l08166"></a>08166 <span class="comment"> *</span>
<a name="l08167"></a>08167 <span class="comment"> * This register contains the Digital PLL error event interrupt.</span>
<a name="l08168"></a>08168 <span class="comment"> *</span>
<a name="l08169"></a>08169 <span class="comment"> */</span>
<a name="l08170"></a><a class="code" href="unioncvmx__mio__ptp__dpll__err__int.html">08170</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__dpll__err__int.html" title="cvmx_mio_ptp_dpll_err_int">cvmx_mio_ptp_dpll_err_int</a> {
<a name="l08171"></a><a class="code" href="unioncvmx__mio__ptp__dpll__err__int.html#ad8b374c020adf30823fc949bf473dcd5">08171</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__dpll__err__int.html#ad8b374c020adf30823fc949bf473dcd5">u64</a>;
<a name="l08172"></a><a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__s.html">08172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__s.html">cvmx_mio_ptp_dpll_err_int_s</a> {
<a name="l08173"></a>08173 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08174"></a>08174 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__s.html#aa432de3be935f3768ccf0b733ddea0ae">n_sclk</a>                       : 32; <span class="comment">/**&lt; Latest number of coprocessor clocks in one external reference signal compensation period</span>
<a name="l08175"></a>08175 <span class="comment">                                                         (MIO_PTP_CLOCK_COMP). */</span>
<a name="l08176"></a>08176     uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__s.html#aec0933556d448314737a7bab65f33c47">reserved_2_31</a>                : 30;
<a name="l08177"></a>08177     uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__s.html#a38f93111da1a6ea29d28cd46c385ff36">dpll_int_w1s</a>                 : 1;  <span class="comment">/**&lt; Reads or sets [DPLL_INT]. */</span>
<a name="l08178"></a>08178     uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__s.html#aab47dd77d81cc9dc818d1bd057f4f8ab">dpll_int</a>                     : 1;  <span class="comment">/**&lt; Digital PLL error. Throws MIO_PTP_INTSN_E::MIO_PTP_DPLL_INT. */</span>
<a name="l08179"></a>08179 <span class="preprocessor">#else</span>
<a name="l08180"></a><a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__s.html#aab47dd77d81cc9dc818d1bd057f4f8ab">08180</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__s.html#aab47dd77d81cc9dc818d1bd057f4f8ab">dpll_int</a>                     : 1;
<a name="l08181"></a><a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__s.html#a38f93111da1a6ea29d28cd46c385ff36">08181</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__s.html#a38f93111da1a6ea29d28cd46c385ff36">dpll_int_w1s</a>                 : 1;
<a name="l08182"></a><a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__s.html#aec0933556d448314737a7bab65f33c47">08182</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__s.html#aec0933556d448314737a7bab65f33c47">reserved_2_31</a>                : 30;
<a name="l08183"></a><a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__s.html#aa432de3be935f3768ccf0b733ddea0ae">08183</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__s.html#aa432de3be935f3768ccf0b733ddea0ae">n_sclk</a>                       : 32;
<a name="l08184"></a>08184 <span class="preprocessor">#endif</span>
<a name="l08185"></a>08185 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__dpll__err__int.html#aac75cc9aeee29174397bcda627ee0844">s</a>;
<a name="l08186"></a><a class="code" href="unioncvmx__mio__ptp__dpll__err__int.html#a1cfccf5b5243900de1cfa7e7708aec6c">08186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__s.html">cvmx_mio_ptp_dpll_err_int_s</a>    <a class="code" href="unioncvmx__mio__ptp__dpll__err__int.html#a1cfccf5b5243900de1cfa7e7708aec6c">cn73xx</a>;
<a name="l08187"></a><a class="code" href="unioncvmx__mio__ptp__dpll__err__int.html#a35d5f0962fb98afa51f92a6e8d162e11">08187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__s.html">cvmx_mio_ptp_dpll_err_int_s</a>    <a class="code" href="unioncvmx__mio__ptp__dpll__err__int.html#a35d5f0962fb98afa51f92a6e8d162e11">cn78xx</a>;
<a name="l08188"></a><a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__cn78xxp1.html">08188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__cn78xxp1.html">cvmx_mio_ptp_dpll_err_int_cn78xxp1</a> {
<a name="l08189"></a>08189 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08190"></a>08190 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__cn78xxp1.html#aa92a1785ea8e557528064da7c4fddf66">n_sclk</a>                       : 32; <span class="comment">/**&lt; Latest number of coprocessor clocks in one external reference signal compensation period</span>
<a name="l08191"></a>08191 <span class="comment">                                                         (MIO_PTP_CLOCK_COMP). */</span>
<a name="l08192"></a>08192     uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__cn78xxp1.html#a5d230bde7cf8b8496ef3392084a8758b">reserved_1_31</a>                : 31;
<a name="l08193"></a>08193     uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__cn78xxp1.html#ad292b6a5e49710f6898bab9f124a73f0">dpll_int</a>                     : 1;  <span class="comment">/**&lt; Digital PLL error. Throws MIO_PTP_INTSN_E::MIO_PTP_DPLL_INT. */</span>
<a name="l08194"></a>08194 <span class="preprocessor">#else</span>
<a name="l08195"></a><a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__cn78xxp1.html#ad292b6a5e49710f6898bab9f124a73f0">08195</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__cn78xxp1.html#ad292b6a5e49710f6898bab9f124a73f0">dpll_int</a>                     : 1;
<a name="l08196"></a><a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__cn78xxp1.html#a5d230bde7cf8b8496ef3392084a8758b">08196</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__cn78xxp1.html#a5d230bde7cf8b8496ef3392084a8758b">reserved_1_31</a>                : 31;
<a name="l08197"></a><a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__cn78xxp1.html#aa92a1785ea8e557528064da7c4fddf66">08197</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__cn78xxp1.html#aa92a1785ea8e557528064da7c4fddf66">n_sclk</a>                       : 32;
<a name="l08198"></a>08198 <span class="preprocessor">#endif</span>
<a name="l08199"></a>08199 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__dpll__err__int.html#a7663f3914801702478b41ce01db5e1bf">cn78xxp1</a>;
<a name="l08200"></a><a class="code" href="unioncvmx__mio__ptp__dpll__err__int.html#a8fbdbf79ce1e2463662a2c4952753473">08200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__dpll__err__int_1_1cvmx__mio__ptp__dpll__err__int__s.html">cvmx_mio_ptp_dpll_err_int_s</a>    <a class="code" href="unioncvmx__mio__ptp__dpll__err__int.html#a8fbdbf79ce1e2463662a2c4952753473">cnf75xx</a>;
<a name="l08201"></a>08201 };
<a name="l08202"></a><a class="code" href="cvmx-mio-defs_8h.html#a61a8366819d1f65c715f9ec2199aace6">08202</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__dpll__err__int.html" title="cvmx_mio_ptp_dpll_err_int">cvmx_mio_ptp_dpll_err_int</a> <a class="code" href="unioncvmx__mio__ptp__dpll__err__int.html" title="cvmx_mio_ptp_dpll_err_int">cvmx_mio_ptp_dpll_err_int_t</a>;
<a name="l08203"></a>08203 <span class="comment"></span>
<a name="l08204"></a>08204 <span class="comment">/**</span>
<a name="l08205"></a>08205 <span class="comment"> * cvmx_mio_ptp_dpll_err_thresh</span>
<a name="l08206"></a>08206 <span class="comment"> *</span>
<a name="l08207"></a>08207 <span class="comment"> * This register configures the digital PLL error interrupt.</span>
<a name="l08208"></a>08208 <span class="comment"> *</span>
<a name="l08209"></a>08209 <span class="comment"> */</span>
<a name="l08210"></a><a class="code" href="unioncvmx__mio__ptp__dpll__err__thresh.html">08210</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__dpll__err__thresh.html" title="cvmx_mio_ptp_dpll_err_thresh">cvmx_mio_ptp_dpll_err_thresh</a> {
<a name="l08211"></a><a class="code" href="unioncvmx__mio__ptp__dpll__err__thresh.html#a4640f5fe3332ca5524f59a4f4af595a3">08211</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__dpll__err__thresh.html#a4640f5fe3332ca5524f59a4f4af595a3">u64</a>;
<a name="l08212"></a><a class="code" href="structcvmx__mio__ptp__dpll__err__thresh_1_1cvmx__mio__ptp__dpll__err__thresh__s.html">08212</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__dpll__err__thresh_1_1cvmx__mio__ptp__dpll__err__thresh__s.html">cvmx_mio_ptp_dpll_err_thresh_s</a> {
<a name="l08213"></a>08213 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08214"></a>08214 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__err__thresh_1_1cvmx__mio__ptp__dpll__err__thresh__s.html#a9868a6f57bbc5a3a10f8cc8ace5642fc">max</a>                          : 32; <span class="comment">/**&lt; Highest acceptable value of MIO_PTP_DPLL_ERR_INT[N_SCLK] without asserting</span>
<a name="l08215"></a>08215 <span class="comment">                                                         MIO_PTP_INT[DPLL_INT] interrupt. */</span>
<a name="l08216"></a>08216     uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__err__thresh_1_1cvmx__mio__ptp__dpll__err__thresh__s.html#ac3dbdbdf62099a1169a3f3591d49f249">min</a>                          : 32; <span class="comment">/**&lt; Lowest acceptable value of MIO_PTP_DPLL_ERR_INT[N_SCLK] without asserting</span>
<a name="l08217"></a>08217 <span class="comment">                                                         MIO_PTP_INT[DPLL_INT] interrupt. */</span>
<a name="l08218"></a>08218 <span class="preprocessor">#else</span>
<a name="l08219"></a><a class="code" href="structcvmx__mio__ptp__dpll__err__thresh_1_1cvmx__mio__ptp__dpll__err__thresh__s.html#ac3dbdbdf62099a1169a3f3591d49f249">08219</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__err__thresh_1_1cvmx__mio__ptp__dpll__err__thresh__s.html#ac3dbdbdf62099a1169a3f3591d49f249">min</a>                          : 32;
<a name="l08220"></a><a class="code" href="structcvmx__mio__ptp__dpll__err__thresh_1_1cvmx__mio__ptp__dpll__err__thresh__s.html#a9868a6f57bbc5a3a10f8cc8ace5642fc">08220</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__err__thresh_1_1cvmx__mio__ptp__dpll__err__thresh__s.html#a9868a6f57bbc5a3a10f8cc8ace5642fc">max</a>                          : 32;
<a name="l08221"></a>08221 <span class="preprocessor">#endif</span>
<a name="l08222"></a>08222 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__dpll__err__thresh.html#a41c6f1b701212a0aae1865aff7e9e412">s</a>;
<a name="l08223"></a><a class="code" href="unioncvmx__mio__ptp__dpll__err__thresh.html#a2d18881b92e4f9932556706956c6df1d">08223</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__dpll__err__thresh_1_1cvmx__mio__ptp__dpll__err__thresh__s.html">cvmx_mio_ptp_dpll_err_thresh_s</a> <a class="code" href="unioncvmx__mio__ptp__dpll__err__thresh.html#a2d18881b92e4f9932556706956c6df1d">cn73xx</a>;
<a name="l08224"></a><a class="code" href="unioncvmx__mio__ptp__dpll__err__thresh.html#a3e2c8261982b5ebdbf85fc9b0ee68eb6">08224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__dpll__err__thresh_1_1cvmx__mio__ptp__dpll__err__thresh__s.html">cvmx_mio_ptp_dpll_err_thresh_s</a> <a class="code" href="unioncvmx__mio__ptp__dpll__err__thresh.html#a3e2c8261982b5ebdbf85fc9b0ee68eb6">cn78xx</a>;
<a name="l08225"></a><a class="code" href="unioncvmx__mio__ptp__dpll__err__thresh.html#a982b45bdfb1287173f5baf694d14b3d1">08225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__dpll__err__thresh_1_1cvmx__mio__ptp__dpll__err__thresh__s.html">cvmx_mio_ptp_dpll_err_thresh_s</a> <a class="code" href="unioncvmx__mio__ptp__dpll__err__thresh.html#a982b45bdfb1287173f5baf694d14b3d1">cn78xxp1</a>;
<a name="l08226"></a><a class="code" href="unioncvmx__mio__ptp__dpll__err__thresh.html#ac5c25c8365a24453e99967563546ef2c">08226</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__dpll__err__thresh_1_1cvmx__mio__ptp__dpll__err__thresh__s.html">cvmx_mio_ptp_dpll_err_thresh_s</a> <a class="code" href="unioncvmx__mio__ptp__dpll__err__thresh.html#ac5c25c8365a24453e99967563546ef2c">cnf75xx</a>;
<a name="l08227"></a>08227 };
<a name="l08228"></a><a class="code" href="cvmx-mio-defs_8h.html#a470043264547ba77d9fa831cc5d7e4bc">08228</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__dpll__err__thresh.html" title="cvmx_mio_ptp_dpll_err_thresh">cvmx_mio_ptp_dpll_err_thresh</a> <a class="code" href="unioncvmx__mio__ptp__dpll__err__thresh.html" title="cvmx_mio_ptp_dpll_err_thresh">cvmx_mio_ptp_dpll_err_thresh_t</a>;
<a name="l08229"></a>08229 <span class="comment"></span>
<a name="l08230"></a>08230 <span class="comment">/**</span>
<a name="l08231"></a>08231 <span class="comment"> * cvmx_mio_ptp_dpll_incr</span>
<a name="l08232"></a>08232 <span class="comment"> *</span>
<a name="l08233"></a>08233 <span class="comment"> * This register contains the digital PLL increment on each coprocessor clock rising edge.</span>
<a name="l08234"></a>08234 <span class="comment"> * Zero disables the digital PLL.</span>
<a name="l08235"></a>08235 <span class="comment"> */</span>
<a name="l08236"></a><a class="code" href="unioncvmx__mio__ptp__dpll__incr.html">08236</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__dpll__incr.html" title="cvmx_mio_ptp_dpll_incr">cvmx_mio_ptp_dpll_incr</a> {
<a name="l08237"></a><a class="code" href="unioncvmx__mio__ptp__dpll__incr.html#a49908ee63e5d2ab2e98fbcb7c6211117">08237</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__dpll__incr.html#a49908ee63e5d2ab2e98fbcb7c6211117">u64</a>;
<a name="l08238"></a><a class="code" href="structcvmx__mio__ptp__dpll__incr_1_1cvmx__mio__ptp__dpll__incr__s.html">08238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__dpll__incr_1_1cvmx__mio__ptp__dpll__incr__s.html">cvmx_mio_ptp_dpll_incr_s</a> {
<a name="l08239"></a>08239 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08240"></a>08240 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__incr_1_1cvmx__mio__ptp__dpll__incr__s.html#a0e9b888f447f293050ba96d9fde375ef">nanosec</a>                      : 32; <span class="comment">/**&lt; Nanoseconds. */</span>
<a name="l08241"></a>08241     uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__incr_1_1cvmx__mio__ptp__dpll__incr__s.html#a27f452817d91bf261572c84d4a1a882f">frnanosec</a>                    : 32; <span class="comment">/**&lt; Fractions of nanoseconds. */</span>
<a name="l08242"></a>08242 <span class="preprocessor">#else</span>
<a name="l08243"></a><a class="code" href="structcvmx__mio__ptp__dpll__incr_1_1cvmx__mio__ptp__dpll__incr__s.html#a27f452817d91bf261572c84d4a1a882f">08243</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__incr_1_1cvmx__mio__ptp__dpll__incr__s.html#a27f452817d91bf261572c84d4a1a882f">frnanosec</a>                    : 32;
<a name="l08244"></a><a class="code" href="structcvmx__mio__ptp__dpll__incr_1_1cvmx__mio__ptp__dpll__incr__s.html#a0e9b888f447f293050ba96d9fde375ef">08244</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__dpll__incr_1_1cvmx__mio__ptp__dpll__incr__s.html#a0e9b888f447f293050ba96d9fde375ef">nanosec</a>                      : 32;
<a name="l08245"></a>08245 <span class="preprocessor">#endif</span>
<a name="l08246"></a>08246 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__dpll__incr.html#a050464ac3a32284c9a4c54ecdc429a0f">s</a>;
<a name="l08247"></a><a class="code" href="unioncvmx__mio__ptp__dpll__incr.html#ab8a4c6649995e72383015878d15607d9">08247</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__dpll__incr_1_1cvmx__mio__ptp__dpll__incr__s.html">cvmx_mio_ptp_dpll_incr_s</a>       <a class="code" href="unioncvmx__mio__ptp__dpll__incr.html#ab8a4c6649995e72383015878d15607d9">cn73xx</a>;
<a name="l08248"></a><a class="code" href="unioncvmx__mio__ptp__dpll__incr.html#a47e9931d68a560cfaa73559b5bd5dfa6">08248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__dpll__incr_1_1cvmx__mio__ptp__dpll__incr__s.html">cvmx_mio_ptp_dpll_incr_s</a>       <a class="code" href="unioncvmx__mio__ptp__dpll__incr.html#a47e9931d68a560cfaa73559b5bd5dfa6">cn78xx</a>;
<a name="l08249"></a><a class="code" href="unioncvmx__mio__ptp__dpll__incr.html#ae986fcf8f4dbe81e79e964dde544dfa3">08249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__dpll__incr_1_1cvmx__mio__ptp__dpll__incr__s.html">cvmx_mio_ptp_dpll_incr_s</a>       <a class="code" href="unioncvmx__mio__ptp__dpll__incr.html#ae986fcf8f4dbe81e79e964dde544dfa3">cn78xxp1</a>;
<a name="l08250"></a><a class="code" href="unioncvmx__mio__ptp__dpll__incr.html#a76bb55fe7a55e13d39a5d765553df7b7">08250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__dpll__incr_1_1cvmx__mio__ptp__dpll__incr__s.html">cvmx_mio_ptp_dpll_incr_s</a>       <a class="code" href="unioncvmx__mio__ptp__dpll__incr.html#a76bb55fe7a55e13d39a5d765553df7b7">cnf75xx</a>;
<a name="l08251"></a>08251 };
<a name="l08252"></a><a class="code" href="cvmx-mio-defs_8h.html#a23f273390d1f41fe521f927415c9cf7d">08252</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__dpll__incr.html" title="cvmx_mio_ptp_dpll_incr">cvmx_mio_ptp_dpll_incr</a> <a class="code" href="unioncvmx__mio__ptp__dpll__incr.html" title="cvmx_mio_ptp_dpll_incr">cvmx_mio_ptp_dpll_incr_t</a>;
<a name="l08253"></a>08253 <span class="comment"></span>
<a name="l08254"></a>08254 <span class="comment">/**</span>
<a name="l08255"></a>08255 <span class="comment"> * cvmx_mio_ptp_evt_cnt</span>
<a name="l08256"></a>08256 <span class="comment"> *</span>
<a name="l08257"></a>08257 <span class="comment"> * This register contains the PTP event counter.</span>
<a name="l08258"></a>08258 <span class="comment"> *</span>
<a name="l08259"></a>08259 <span class="comment"> */</span>
<a name="l08260"></a><a class="code" href="unioncvmx__mio__ptp__evt__cnt.html">08260</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__evt__cnt.html" title="cvmx_mio_ptp_evt_cnt">cvmx_mio_ptp_evt_cnt</a> {
<a name="l08261"></a><a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a76eb8e36c4fc33522102cdeec00fcf72">08261</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a76eb8e36c4fc33522102cdeec00fcf72">u64</a>;
<a name="l08262"></a><a class="code" href="structcvmx__mio__ptp__evt__cnt_1_1cvmx__mio__ptp__evt__cnt__s.html">08262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__cnt_1_1cvmx__mio__ptp__evt__cnt__s.html">cvmx_mio_ptp_evt_cnt_s</a> {
<a name="l08263"></a>08263 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08264"></a>08264 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__evt__cnt_1_1cvmx__mio__ptp__evt__cnt__s.html#ab8a3264e28d22d49a51bc24a77ab1db8">cntr</a>                         : 64; <span class="comment">/**&lt; PTP event counter. Writing to this register increments this register by the value of the</span>
<a name="l08265"></a>08265 <span class="comment">                                                         write data. The register counts down by 1 for every MIO_PTP_CLOCK_CFG[EVCNT_EDGE] edge of</span>
<a name="l08266"></a>08266 <span class="comment">                                                         MIO_PTP_CLOCK_CFG[EVCNT_IN]. When this register equals 0, an interrupt is generated.</span>
<a name="l08267"></a>08267 <span class="comment">                                                         When this register equals 0 and PTP Event still enabled (MIO_PTP_CLOCK_CFG[EVCNT_EN]),</span>
<a name="l08268"></a>08268 <span class="comment">                                                         the counter will rollover to negative to continue counting down whenever new event comes. */</span>
<a name="l08269"></a>08269 <span class="preprocessor">#else</span>
<a name="l08270"></a><a class="code" href="structcvmx__mio__ptp__evt__cnt_1_1cvmx__mio__ptp__evt__cnt__s.html#ab8a3264e28d22d49a51bc24a77ab1db8">08270</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__evt__cnt_1_1cvmx__mio__ptp__evt__cnt__s.html#ab8a3264e28d22d49a51bc24a77ab1db8">cntr</a>                         : 64;
<a name="l08271"></a>08271 <span class="preprocessor">#endif</span>
<a name="l08272"></a>08272 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a40edc56afb71780eca8c75b398e42ee0">s</a>;
<a name="l08273"></a><a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a699788651f23d2a1c30ae95353a62289">08273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__cnt_1_1cvmx__mio__ptp__evt__cnt__s.html">cvmx_mio_ptp_evt_cnt_s</a>         <a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a699788651f23d2a1c30ae95353a62289">cn61xx</a>;
<a name="l08274"></a><a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#af90d49a584dfa31a74a8384773c6e384">08274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__cnt_1_1cvmx__mio__ptp__evt__cnt__s.html">cvmx_mio_ptp_evt_cnt_s</a>         <a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#af90d49a584dfa31a74a8384773c6e384">cn63xx</a>;
<a name="l08275"></a><a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a50b47db433cda194604dffb504bc1da6">08275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__cnt_1_1cvmx__mio__ptp__evt__cnt__s.html">cvmx_mio_ptp_evt_cnt_s</a>         <a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a50b47db433cda194604dffb504bc1da6">cn63xxp1</a>;
<a name="l08276"></a><a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a537557e27e462e133d9e164aae4aba68">08276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__cnt_1_1cvmx__mio__ptp__evt__cnt__s.html">cvmx_mio_ptp_evt_cnt_s</a>         <a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a537557e27e462e133d9e164aae4aba68">cn66xx</a>;
<a name="l08277"></a><a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#aa542a9f8155345bc89fc67af1cc8fa31">08277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__cnt_1_1cvmx__mio__ptp__evt__cnt__s.html">cvmx_mio_ptp_evt_cnt_s</a>         <a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#aa542a9f8155345bc89fc67af1cc8fa31">cn68xx</a>;
<a name="l08278"></a><a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a27452bfc95abce903e01a18d92c097bf">08278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__cnt_1_1cvmx__mio__ptp__evt__cnt__s.html">cvmx_mio_ptp_evt_cnt_s</a>         <a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a27452bfc95abce903e01a18d92c097bf">cn68xxp1</a>;
<a name="l08279"></a><a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#ac0717b7a47bab9543d2c9316f11d61f2">08279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__cnt_1_1cvmx__mio__ptp__evt__cnt__s.html">cvmx_mio_ptp_evt_cnt_s</a>         <a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#ac0717b7a47bab9543d2c9316f11d61f2">cn70xx</a>;
<a name="l08280"></a><a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#ab3d3a2d0ef3ee5d8583146c9492e20bb">08280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__cnt_1_1cvmx__mio__ptp__evt__cnt__s.html">cvmx_mio_ptp_evt_cnt_s</a>         <a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#ab3d3a2d0ef3ee5d8583146c9492e20bb">cn70xxp1</a>;
<a name="l08281"></a><a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a79f56eabfff90f6825a4a379e4967e8c">08281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__cnt_1_1cvmx__mio__ptp__evt__cnt__s.html">cvmx_mio_ptp_evt_cnt_s</a>         <a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a79f56eabfff90f6825a4a379e4967e8c">cn73xx</a>;
<a name="l08282"></a><a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a53ede498e1c5e79adda1ea35a1413ef5">08282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__cnt_1_1cvmx__mio__ptp__evt__cnt__s.html">cvmx_mio_ptp_evt_cnt_s</a>         <a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a53ede498e1c5e79adda1ea35a1413ef5">cn78xx</a>;
<a name="l08283"></a><a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a532ba755568e3b1d800c12bff15bfaa4">08283</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__cnt_1_1cvmx__mio__ptp__evt__cnt__s.html">cvmx_mio_ptp_evt_cnt_s</a>         <a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a532ba755568e3b1d800c12bff15bfaa4">cn78xxp1</a>;
<a name="l08284"></a><a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a9b5d73f6b76b610b9c785c147fb48dd3">08284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__cnt_1_1cvmx__mio__ptp__evt__cnt__s.html">cvmx_mio_ptp_evt_cnt_s</a>         <a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#a9b5d73f6b76b610b9c785c147fb48dd3">cnf71xx</a>;
<a name="l08285"></a><a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#ad21f798b8ebf97491bd4f6ffbf8044b2">08285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__cnt_1_1cvmx__mio__ptp__evt__cnt__s.html">cvmx_mio_ptp_evt_cnt_s</a>         <a class="code" href="unioncvmx__mio__ptp__evt__cnt.html#ad21f798b8ebf97491bd4f6ffbf8044b2">cnf75xx</a>;
<a name="l08286"></a>08286 };
<a name="l08287"></a><a class="code" href="cvmx-mio-defs_8h.html#ad0407b6bf34e5a996e2d12e7788c8f62">08287</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__evt__cnt.html" title="cvmx_mio_ptp_evt_cnt">cvmx_mio_ptp_evt_cnt</a> <a class="code" href="unioncvmx__mio__ptp__evt__cnt.html" title="cvmx_mio_ptp_evt_cnt">cvmx_mio_ptp_evt_cnt_t</a>;
<a name="l08288"></a>08288 <span class="comment"></span>
<a name="l08289"></a>08289 <span class="comment">/**</span>
<a name="l08290"></a>08290 <span class="comment"> * cvmx_mio_ptp_evt_int</span>
<a name="l08291"></a>08291 <span class="comment"> *</span>
<a name="l08292"></a>08292 <span class="comment"> * This register contains the PTP event interrupt. See MIO_PTP_EVT_CNT for details.</span>
<a name="l08293"></a>08293 <span class="comment"> *</span>
<a name="l08294"></a>08294 <span class="comment"> */</span>
<a name="l08295"></a><a class="code" href="unioncvmx__mio__ptp__evt__int.html">08295</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__evt__int.html" title="cvmx_mio_ptp_evt_int">cvmx_mio_ptp_evt_int</a> {
<a name="l08296"></a><a class="code" href="unioncvmx__mio__ptp__evt__int.html#a7f780b561b098adfa7a9e8cd5e8639ad">08296</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__evt__int.html#a7f780b561b098adfa7a9e8cd5e8639ad">u64</a>;
<a name="l08297"></a><a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__s.html">08297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__s.html">cvmx_mio_ptp_evt_int_s</a> {
<a name="l08298"></a>08298 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08299"></a>08299 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__s.html#a8a2db3ba883438f341abbe8d0c52f583">reserved_2_63</a>                : 62;
<a name="l08300"></a>08300     uint64_t <a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__s.html#a0e2e48c321a57dcfc9afdba5dfa2b105">evt_int_w1s</a>                  : 1;  <span class="comment">/**&lt; Reads or sets [EVT_INT]. */</span>
<a name="l08301"></a>08301     uint64_t <a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__s.html#acfcb8df3f2ebe41ec203dbc5d5ee2f95">evt_int</a>                      : 1;  <span class="comment">/**&lt; PTP event observed. Throws MIO_PTP_INTSN_E::MIO_PTP_EVT_INT. */</span>
<a name="l08302"></a>08302 <span class="preprocessor">#else</span>
<a name="l08303"></a><a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__s.html#acfcb8df3f2ebe41ec203dbc5d5ee2f95">08303</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__s.html#acfcb8df3f2ebe41ec203dbc5d5ee2f95">evt_int</a>                      : 1;
<a name="l08304"></a><a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__s.html#a0e2e48c321a57dcfc9afdba5dfa2b105">08304</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__s.html#a0e2e48c321a57dcfc9afdba5dfa2b105">evt_int_w1s</a>                  : 1;
<a name="l08305"></a><a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__s.html#a8a2db3ba883438f341abbe8d0c52f583">08305</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__s.html#a8a2db3ba883438f341abbe8d0c52f583">reserved_2_63</a>                : 62;
<a name="l08306"></a>08306 <span class="preprocessor">#endif</span>
<a name="l08307"></a>08307 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__evt__int.html#a819bcb133a81fa0508fee0150ee7fef8">s</a>;
<a name="l08308"></a><a class="code" href="unioncvmx__mio__ptp__evt__int.html#a77d205908d1b20083f866b3da950409b">08308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__s.html">cvmx_mio_ptp_evt_int_s</a>         <a class="code" href="unioncvmx__mio__ptp__evt__int.html#a77d205908d1b20083f866b3da950409b">cn73xx</a>;
<a name="l08309"></a><a class="code" href="unioncvmx__mio__ptp__evt__int.html#a976406a8fe51dfeed997f57924bd83aa">08309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__s.html">cvmx_mio_ptp_evt_int_s</a>         <a class="code" href="unioncvmx__mio__ptp__evt__int.html#a976406a8fe51dfeed997f57924bd83aa">cn78xx</a>;
<a name="l08310"></a><a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__cn78xxp1.html">08310</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__cn78xxp1.html">cvmx_mio_ptp_evt_int_cn78xxp1</a> {
<a name="l08311"></a>08311 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08312"></a>08312 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__cn78xxp1.html#ac15a552db500d34056069e33788deadf">reserved_1_63</a>                : 63;
<a name="l08313"></a>08313     uint64_t <a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__cn78xxp1.html#a0607bbde512523f8dbe626245e1b23a0">evt_int</a>                      : 1;  <span class="comment">/**&lt; PTP event observed. Throws MIO_PTP_INTSN_E::MIO_PTP_EVT_INT. */</span>
<a name="l08314"></a>08314 <span class="preprocessor">#else</span>
<a name="l08315"></a><a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__cn78xxp1.html#a0607bbde512523f8dbe626245e1b23a0">08315</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__cn78xxp1.html#a0607bbde512523f8dbe626245e1b23a0">evt_int</a>                      : 1;
<a name="l08316"></a><a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__cn78xxp1.html#ac15a552db500d34056069e33788deadf">08316</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__cn78xxp1.html#ac15a552db500d34056069e33788deadf">reserved_1_63</a>                : 63;
<a name="l08317"></a>08317 <span class="preprocessor">#endif</span>
<a name="l08318"></a>08318 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__evt__int.html#a3f1f7adff8b7d5ba28dff93f8eb932f4">cn78xxp1</a>;
<a name="l08319"></a><a class="code" href="unioncvmx__mio__ptp__evt__int.html#a281aa9e1cfa22cbb88c80f876eb686bb">08319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__evt__int_1_1cvmx__mio__ptp__evt__int__s.html">cvmx_mio_ptp_evt_int_s</a>         <a class="code" href="unioncvmx__mio__ptp__evt__int.html#a281aa9e1cfa22cbb88c80f876eb686bb">cnf75xx</a>;
<a name="l08320"></a>08320 };
<a name="l08321"></a><a class="code" href="cvmx-mio-defs_8h.html#a37a9da42a7581a7ab328b44566fbd8c1">08321</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__evt__int.html" title="cvmx_mio_ptp_evt_int">cvmx_mio_ptp_evt_int</a> <a class="code" href="unioncvmx__mio__ptp__evt__int.html" title="cvmx_mio_ptp_evt_int">cvmx_mio_ptp_evt_int_t</a>;
<a name="l08322"></a>08322 <span class="comment"></span>
<a name="l08323"></a>08323 <span class="comment">/**</span>
<a name="l08324"></a>08324 <span class="comment"> * cvmx_mio_ptp_phy_1pps_in</span>
<a name="l08325"></a>08325 <span class="comment"> *</span>
<a name="l08326"></a>08326 <span class="comment"> * MIO_PTP_PHY_1PPS_IN = PHY 1PPS input mux selection</span>
<a name="l08327"></a>08327 <span class="comment"> *</span>
<a name="l08328"></a>08328 <span class="comment"> */</span>
<a name="l08329"></a><a class="code" href="unioncvmx__mio__ptp__phy__1pps__in.html">08329</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__phy__1pps__in.html" title="cvmx_mio_ptp_phy_1pps_in">cvmx_mio_ptp_phy_1pps_in</a> {
<a name="l08330"></a><a class="code" href="unioncvmx__mio__ptp__phy__1pps__in.html#aaa014e76e8b98f281978790e92cc617f">08330</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__phy__1pps__in.html#aaa014e76e8b98f281978790e92cc617f">u64</a>;
<a name="l08331"></a><a class="code" href="structcvmx__mio__ptp__phy__1pps__in_1_1cvmx__mio__ptp__phy__1pps__in__s.html">08331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__phy__1pps__in_1_1cvmx__mio__ptp__phy__1pps__in__s.html">cvmx_mio_ptp_phy_1pps_in_s</a> {
<a name="l08332"></a>08332 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08333"></a>08333 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__phy__1pps__in_1_1cvmx__mio__ptp__phy__1pps__in__s.html#a21768f9d66f08029e94fa266fca6ea62">reserved_5_63</a>                : 59;
<a name="l08334"></a>08334     uint64_t <a class="code" href="structcvmx__mio__ptp__phy__1pps__in_1_1cvmx__mio__ptp__phy__1pps__in__s.html#ac0adc5ac06d4b5ae6203e44647dd874a">sel</a>                          : 5;  <span class="comment">/**&lt; Source for PHY 1pps input signal</span>
<a name="l08335"></a>08335 <span class="comment">                                                         0-19 : GPIO[SEL[4:0]], for AGPS_1PPS</span>
<a name="l08336"></a>08336 <span class="comment">                                                         24   : PPS_OUT (Enabled by PPS_EN and PPS_INV,</span>
<a name="l08337"></a>08337 <span class="comment">                                                                reflects ptp_pps after PPS_INV inverter)</span>
<a name="l08338"></a>08338 <span class="comment">                                                         - 20-23: Reserved</span>
<a name="l08339"></a>08339 <span class="comment">                                                         - 25-30: Reserved</span>
<a name="l08340"></a>08340 <span class="comment">                                                         31   : Disabled */</span>
<a name="l08341"></a>08341 <span class="preprocessor">#else</span>
<a name="l08342"></a><a class="code" href="structcvmx__mio__ptp__phy__1pps__in_1_1cvmx__mio__ptp__phy__1pps__in__s.html#ac0adc5ac06d4b5ae6203e44647dd874a">08342</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__phy__1pps__in_1_1cvmx__mio__ptp__phy__1pps__in__s.html#ac0adc5ac06d4b5ae6203e44647dd874a">sel</a>                          : 5;
<a name="l08343"></a><a class="code" href="structcvmx__mio__ptp__phy__1pps__in_1_1cvmx__mio__ptp__phy__1pps__in__s.html#a21768f9d66f08029e94fa266fca6ea62">08343</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__phy__1pps__in_1_1cvmx__mio__ptp__phy__1pps__in__s.html#a21768f9d66f08029e94fa266fca6ea62">reserved_5_63</a>                : 59;
<a name="l08344"></a>08344 <span class="preprocessor">#endif</span>
<a name="l08345"></a>08345 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__phy__1pps__in.html#a7d92f812f25597f3f37b91ef637b55ef">s</a>;
<a name="l08346"></a><a class="code" href="unioncvmx__mio__ptp__phy__1pps__in.html#a184e15a85cb4d84014a056488363ad07">08346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__phy__1pps__in_1_1cvmx__mio__ptp__phy__1pps__in__s.html">cvmx_mio_ptp_phy_1pps_in_s</a>     <a class="code" href="unioncvmx__mio__ptp__phy__1pps__in.html#a184e15a85cb4d84014a056488363ad07">cnf71xx</a>;
<a name="l08347"></a>08347 };
<a name="l08348"></a><a class="code" href="cvmx-mio-defs_8h.html#ab4834f6abab419ecdb1627bd670dc468">08348</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__phy__1pps__in.html" title="cvmx_mio_ptp_phy_1pps_in">cvmx_mio_ptp_phy_1pps_in</a> <a class="code" href="unioncvmx__mio__ptp__phy__1pps__in.html" title="cvmx_mio_ptp_phy_1pps_in">cvmx_mio_ptp_phy_1pps_in_t</a>;
<a name="l08349"></a>08349 <span class="comment"></span>
<a name="l08350"></a>08350 <span class="comment">/**</span>
<a name="l08351"></a>08351 <span class="comment"> * cvmx_mio_ptp_pps_hi_incr</span>
<a name="l08352"></a>08352 <span class="comment"> *</span>
<a name="l08353"></a>08353 <span class="comment"> * This register contains the PTP PPS threshold increment on pre-inverted PTP_PPS rising edge.</span>
<a name="l08354"></a>08354 <span class="comment"> * See MIO_PTP_PPS_THRESH_HI for details.</span>
<a name="l08355"></a>08355 <span class="comment"> */</span>
<a name="l08356"></a><a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html">08356</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html" title="cvmx_mio_ptp_pps_hi_incr">cvmx_mio_ptp_pps_hi_incr</a> {
<a name="l08357"></a><a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#a75b9b63097b2c4f045f552903fa396b8">08357</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#a75b9b63097b2c4f045f552903fa396b8">u64</a>;
<a name="l08358"></a><a class="code" href="structcvmx__mio__ptp__pps__hi__incr_1_1cvmx__mio__ptp__pps__hi__incr__s.html">08358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__hi__incr_1_1cvmx__mio__ptp__pps__hi__incr__s.html">cvmx_mio_ptp_pps_hi_incr_s</a> {
<a name="l08359"></a>08359 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08360"></a>08360 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__pps__hi__incr_1_1cvmx__mio__ptp__pps__hi__incr__s.html#a3cd95800110922a624f16df6dafe2d43">nanosec</a>                      : 32; <span class="comment">/**&lt; Nanoseconds. */</span>
<a name="l08361"></a>08361     uint64_t <a class="code" href="structcvmx__mio__ptp__pps__hi__incr_1_1cvmx__mio__ptp__pps__hi__incr__s.html#ab241b0cc931f0c24fa7b5cd36c18c9f2">frnanosec</a>                    : 32; <span class="comment">/**&lt; Fractions of nanoseconds. */</span>
<a name="l08362"></a>08362 <span class="preprocessor">#else</span>
<a name="l08363"></a><a class="code" href="structcvmx__mio__ptp__pps__hi__incr_1_1cvmx__mio__ptp__pps__hi__incr__s.html#ab241b0cc931f0c24fa7b5cd36c18c9f2">08363</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__pps__hi__incr_1_1cvmx__mio__ptp__pps__hi__incr__s.html#ab241b0cc931f0c24fa7b5cd36c18c9f2">frnanosec</a>                    : 32;
<a name="l08364"></a><a class="code" href="structcvmx__mio__ptp__pps__hi__incr_1_1cvmx__mio__ptp__pps__hi__incr__s.html#a3cd95800110922a624f16df6dafe2d43">08364</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__pps__hi__incr_1_1cvmx__mio__ptp__pps__hi__incr__s.html#a3cd95800110922a624f16df6dafe2d43">nanosec</a>                      : 32;
<a name="l08365"></a>08365 <span class="preprocessor">#endif</span>
<a name="l08366"></a>08366 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#afd8d90770270c704114be5329bebf3ae">s</a>;
<a name="l08367"></a><a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#a83401bfada226670fd3c1d04ee773336">08367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__hi__incr_1_1cvmx__mio__ptp__pps__hi__incr__s.html">cvmx_mio_ptp_pps_hi_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#a83401bfada226670fd3c1d04ee773336">cn61xx</a>;
<a name="l08368"></a><a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#a52ce38be0ace36681bc5168581be62f3">08368</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__hi__incr_1_1cvmx__mio__ptp__pps__hi__incr__s.html">cvmx_mio_ptp_pps_hi_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#a52ce38be0ace36681bc5168581be62f3">cn66xx</a>;
<a name="l08369"></a><a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#ab749877175ac6fda37d71ffa0129d2f9">08369</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__hi__incr_1_1cvmx__mio__ptp__pps__hi__incr__s.html">cvmx_mio_ptp_pps_hi_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#ab749877175ac6fda37d71ffa0129d2f9">cn68xx</a>;
<a name="l08370"></a><a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#a57e779d48c617ee2637c439f72234ac6">08370</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__hi__incr_1_1cvmx__mio__ptp__pps__hi__incr__s.html">cvmx_mio_ptp_pps_hi_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#a57e779d48c617ee2637c439f72234ac6">cn70xx</a>;
<a name="l08371"></a><a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#ad4128ad714b146f0aaea9a42bc685e99">08371</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__hi__incr_1_1cvmx__mio__ptp__pps__hi__incr__s.html">cvmx_mio_ptp_pps_hi_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#ad4128ad714b146f0aaea9a42bc685e99">cn70xxp1</a>;
<a name="l08372"></a><a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#a10bb29b32dff6db2597c6b09eeb1429c">08372</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__hi__incr_1_1cvmx__mio__ptp__pps__hi__incr__s.html">cvmx_mio_ptp_pps_hi_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#a10bb29b32dff6db2597c6b09eeb1429c">cn73xx</a>;
<a name="l08373"></a><a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#acbe5518958e3cb8cb044b9275c7dc1e7">08373</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__hi__incr_1_1cvmx__mio__ptp__pps__hi__incr__s.html">cvmx_mio_ptp_pps_hi_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#acbe5518958e3cb8cb044b9275c7dc1e7">cn78xx</a>;
<a name="l08374"></a><a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#a03d20044c499e1ee819a3ba1f1a5186c">08374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__hi__incr_1_1cvmx__mio__ptp__pps__hi__incr__s.html">cvmx_mio_ptp_pps_hi_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#a03d20044c499e1ee819a3ba1f1a5186c">cn78xxp1</a>;
<a name="l08375"></a><a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#a058d9434b03a76621e8db934e8f0ea01">08375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__hi__incr_1_1cvmx__mio__ptp__pps__hi__incr__s.html">cvmx_mio_ptp_pps_hi_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#a058d9434b03a76621e8db934e8f0ea01">cnf71xx</a>;
<a name="l08376"></a><a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#a61b00b219cde4168fd13e811eb47412a">08376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__hi__incr_1_1cvmx__mio__ptp__pps__hi__incr__s.html">cvmx_mio_ptp_pps_hi_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html#a61b00b219cde4168fd13e811eb47412a">cnf75xx</a>;
<a name="l08377"></a>08377 };
<a name="l08378"></a><a class="code" href="cvmx-mio-defs_8h.html#a47d65f174b7904e5731eb1063d843520">08378</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html" title="cvmx_mio_ptp_pps_hi_incr">cvmx_mio_ptp_pps_hi_incr</a> <a class="code" href="unioncvmx__mio__ptp__pps__hi__incr.html" title="cvmx_mio_ptp_pps_hi_incr">cvmx_mio_ptp_pps_hi_incr_t</a>;
<a name="l08379"></a>08379 <span class="comment"></span>
<a name="l08380"></a>08380 <span class="comment">/**</span>
<a name="l08381"></a>08381 <span class="comment"> * cvmx_mio_ptp_pps_lo_incr</span>
<a name="l08382"></a>08382 <span class="comment"> *</span>
<a name="l08383"></a>08383 <span class="comment"> * This register contains the PTP PPS threshold increment on pre-inverted PTP_PPS falling edge.</span>
<a name="l08384"></a>08384 <span class="comment"> * See MIO_PTP_PPS_THRESH_HI for details.</span>
<a name="l08385"></a>08385 <span class="comment"> */</span>
<a name="l08386"></a><a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html">08386</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html" title="cvmx_mio_ptp_pps_lo_incr">cvmx_mio_ptp_pps_lo_incr</a> {
<a name="l08387"></a><a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#afd7d2abe228b70ad2b07f6f7e961c1b9">08387</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#afd7d2abe228b70ad2b07f6f7e961c1b9">u64</a>;
<a name="l08388"></a><a class="code" href="structcvmx__mio__ptp__pps__lo__incr_1_1cvmx__mio__ptp__pps__lo__incr__s.html">08388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__lo__incr_1_1cvmx__mio__ptp__pps__lo__incr__s.html">cvmx_mio_ptp_pps_lo_incr_s</a> {
<a name="l08389"></a>08389 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08390"></a>08390 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__pps__lo__incr_1_1cvmx__mio__ptp__pps__lo__incr__s.html#a5a7aaa441c66b2559ddfc4be658f17a3">nanosec</a>                      : 32; <span class="comment">/**&lt; Nanoseconds. */</span>
<a name="l08391"></a>08391     uint64_t <a class="code" href="structcvmx__mio__ptp__pps__lo__incr_1_1cvmx__mio__ptp__pps__lo__incr__s.html#a8039f98b0e5656b47a80969170ca9482">frnanosec</a>                    : 32; <span class="comment">/**&lt; Fractions of nanoseconds. */</span>
<a name="l08392"></a>08392 <span class="preprocessor">#else</span>
<a name="l08393"></a><a class="code" href="structcvmx__mio__ptp__pps__lo__incr_1_1cvmx__mio__ptp__pps__lo__incr__s.html#a8039f98b0e5656b47a80969170ca9482">08393</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__pps__lo__incr_1_1cvmx__mio__ptp__pps__lo__incr__s.html#a8039f98b0e5656b47a80969170ca9482">frnanosec</a>                    : 32;
<a name="l08394"></a><a class="code" href="structcvmx__mio__ptp__pps__lo__incr_1_1cvmx__mio__ptp__pps__lo__incr__s.html#a5a7aaa441c66b2559ddfc4be658f17a3">08394</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__pps__lo__incr_1_1cvmx__mio__ptp__pps__lo__incr__s.html#a5a7aaa441c66b2559ddfc4be658f17a3">nanosec</a>                      : 32;
<a name="l08395"></a>08395 <span class="preprocessor">#endif</span>
<a name="l08396"></a>08396 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#ae0acd65a3813bebe4bda7644c66f876a">s</a>;
<a name="l08397"></a><a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#a54753b9044dea84bda00a37da814b284">08397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__lo__incr_1_1cvmx__mio__ptp__pps__lo__incr__s.html">cvmx_mio_ptp_pps_lo_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#a54753b9044dea84bda00a37da814b284">cn61xx</a>;
<a name="l08398"></a><a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#ae323c96aedae31410bbd90833c9af3c1">08398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__lo__incr_1_1cvmx__mio__ptp__pps__lo__incr__s.html">cvmx_mio_ptp_pps_lo_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#ae323c96aedae31410bbd90833c9af3c1">cn66xx</a>;
<a name="l08399"></a><a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#a992a40131006aec065ab6d1743a30700">08399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__lo__incr_1_1cvmx__mio__ptp__pps__lo__incr__s.html">cvmx_mio_ptp_pps_lo_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#a992a40131006aec065ab6d1743a30700">cn68xx</a>;
<a name="l08400"></a><a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#ae8ec4a2f0cebc15f35402233315c7b47">08400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__lo__incr_1_1cvmx__mio__ptp__pps__lo__incr__s.html">cvmx_mio_ptp_pps_lo_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#ae8ec4a2f0cebc15f35402233315c7b47">cn70xx</a>;
<a name="l08401"></a><a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#a5f5dc568dff05bc0a60a77d87bd4980b">08401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__lo__incr_1_1cvmx__mio__ptp__pps__lo__incr__s.html">cvmx_mio_ptp_pps_lo_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#a5f5dc568dff05bc0a60a77d87bd4980b">cn70xxp1</a>;
<a name="l08402"></a><a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#a99693a20c13e811ba33fa2a9291451a9">08402</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__lo__incr_1_1cvmx__mio__ptp__pps__lo__incr__s.html">cvmx_mio_ptp_pps_lo_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#a99693a20c13e811ba33fa2a9291451a9">cn73xx</a>;
<a name="l08403"></a><a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#a5116b64b52ac5e5b792698cfd1e552c5">08403</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__lo__incr_1_1cvmx__mio__ptp__pps__lo__incr__s.html">cvmx_mio_ptp_pps_lo_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#a5116b64b52ac5e5b792698cfd1e552c5">cn78xx</a>;
<a name="l08404"></a><a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#a2e3ea55da92938cf872a82d1f3c80c88">08404</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__lo__incr_1_1cvmx__mio__ptp__pps__lo__incr__s.html">cvmx_mio_ptp_pps_lo_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#a2e3ea55da92938cf872a82d1f3c80c88">cn78xxp1</a>;
<a name="l08405"></a><a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#a7ac75dce7697607ff26f9e476f750147">08405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__lo__incr_1_1cvmx__mio__ptp__pps__lo__incr__s.html">cvmx_mio_ptp_pps_lo_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#a7ac75dce7697607ff26f9e476f750147">cnf71xx</a>;
<a name="l08406"></a><a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#aed6862f673cb7fc6eda3dcf3a8125dc7">08406</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__lo__incr_1_1cvmx__mio__ptp__pps__lo__incr__s.html">cvmx_mio_ptp_pps_lo_incr_s</a>     <a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html#aed6862f673cb7fc6eda3dcf3a8125dc7">cnf75xx</a>;
<a name="l08407"></a>08407 };
<a name="l08408"></a><a class="code" href="cvmx-mio-defs_8h.html#a121d7168463b28d56e4b3764ba964789">08408</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html" title="cvmx_mio_ptp_pps_lo_incr">cvmx_mio_ptp_pps_lo_incr</a> <a class="code" href="unioncvmx__mio__ptp__pps__lo__incr.html" title="cvmx_mio_ptp_pps_lo_incr">cvmx_mio_ptp_pps_lo_incr_t</a>;
<a name="l08409"></a>08409 <span class="comment"></span>
<a name="l08410"></a>08410 <span class="comment">/**</span>
<a name="l08411"></a>08411 <span class="comment"> * cvmx_mio_ptp_pps_thresh_hi</span>
<a name="l08412"></a>08412 <span class="comment"> *</span>
<a name="l08413"></a>08413 <span class="comment"> * This register contains the high bytes of the PTP PPS threshold.</span>
<a name="l08414"></a>08414 <span class="comment"> * Writes to MIO_PTP_PPS_THRESH_HI also clear MIO_PTP_PPS_THRESH_LO; in order to update all 96</span>
<a name="l08415"></a>08415 <span class="comment"> * bits, writes MIO_PTP_PPS_THRESH_HI followed by MIO_PTP_PPS_THRESH_LO.</span>
<a name="l08416"></a>08416 <span class="comment"> * This threshold [MIO_PTP_PPS_THRESH_HI,  MIO_PTP_PPS_THRESH_LO]  is a rolling threshold that</span>
<a name="l08417"></a>08417 <span class="comment"> * will be updated by hardware:</span>
<a name="l08418"></a>08418 <span class="comment"> *   When current PTP_PPS before inversion (defined by MIO_PTP_CLOCK_CFG[PPS_INV]) is zero,</span>
<a name="l08419"></a>08419 <span class="comment"> *   and [MIO_PTP_CLOCK_HI/LO] &gt;=  [MIO_PTP_PPS_THRESH_HI/LO], the pre-inverted PTP_PPS will</span>
<a name="l08420"></a>08420 <span class="comment"> *   update to one, and [MIO_PTP_PPS_THRESH_HI/LO] will increment by MIO_PTP_PPS_HI_INCR.</span>
<a name="l08421"></a>08421 <span class="comment"> *   When current PTP_PPS before inversion (defined by MIO_PTP_CLOCK_CFG[PPS_INV]) is one,</span>
<a name="l08422"></a>08422 <span class="comment"> *   and [MIO_PTP_CLOCK_HI/LO] &gt;=  [MIO_PTP_PPS_THRESH_HI/LO], the pre-inverted PTP_PPS will</span>
<a name="l08423"></a>08423 <span class="comment"> *   update to zero, and [MIO_PTP_PPS_THRESH_HI/LO] will increment by MIO_PTP_PPS_LO_INCR.</span>
<a name="l08424"></a>08424 <span class="comment"> */</span>
<a name="l08425"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html">08425</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html" title="cvmx_mio_ptp_pps_thresh_hi">cvmx_mio_ptp_pps_thresh_hi</a> {
<a name="l08426"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#a341f0c55f3bd1f949422b16cbaccc8d2">08426</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#a341f0c55f3bd1f949422b16cbaccc8d2">u64</a>;
<a name="l08427"></a><a class="code" href="structcvmx__mio__ptp__pps__thresh__hi_1_1cvmx__mio__ptp__pps__thresh__hi__s.html">08427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__hi_1_1cvmx__mio__ptp__pps__thresh__hi__s.html">cvmx_mio_ptp_pps_thresh_hi_s</a> {
<a name="l08428"></a>08428 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08429"></a>08429 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__pps__thresh__hi_1_1cvmx__mio__ptp__pps__thresh__hi__s.html#a9005155624c3ebed9ad5372ab8db16d0">nanosec</a>                      : 64; <span class="comment">/**&lt; Nanoseconds. */</span>
<a name="l08430"></a>08430 <span class="preprocessor">#else</span>
<a name="l08431"></a><a class="code" href="structcvmx__mio__ptp__pps__thresh__hi_1_1cvmx__mio__ptp__pps__thresh__hi__s.html#a9005155624c3ebed9ad5372ab8db16d0">08431</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__pps__thresh__hi_1_1cvmx__mio__ptp__pps__thresh__hi__s.html#a9005155624c3ebed9ad5372ab8db16d0">nanosec</a>                      : 64;
<a name="l08432"></a>08432 <span class="preprocessor">#endif</span>
<a name="l08433"></a>08433 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#a577c431ae20b77cf50e78f81752843b7">s</a>;
<a name="l08434"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#ab06c96c18b36ccba753db4b6d59d9efb">08434</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__hi_1_1cvmx__mio__ptp__pps__thresh__hi__s.html">cvmx_mio_ptp_pps_thresh_hi_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#ab06c96c18b36ccba753db4b6d59d9efb">cn61xx</a>;
<a name="l08435"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#ae685c488fce56f0b5a734659e9c42fef">08435</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__hi_1_1cvmx__mio__ptp__pps__thresh__hi__s.html">cvmx_mio_ptp_pps_thresh_hi_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#ae685c488fce56f0b5a734659e9c42fef">cn66xx</a>;
<a name="l08436"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#a7e442e3a851652ca6623f0ce28917738">08436</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__hi_1_1cvmx__mio__ptp__pps__thresh__hi__s.html">cvmx_mio_ptp_pps_thresh_hi_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#a7e442e3a851652ca6623f0ce28917738">cn68xx</a>;
<a name="l08437"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#ac4531e3d3c4b73b6962fe1e523635606">08437</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__hi_1_1cvmx__mio__ptp__pps__thresh__hi__s.html">cvmx_mio_ptp_pps_thresh_hi_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#ac4531e3d3c4b73b6962fe1e523635606">cn70xx</a>;
<a name="l08438"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#a0b76ba50d210e3f5cacc3f2c5b8d81cd">08438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__hi_1_1cvmx__mio__ptp__pps__thresh__hi__s.html">cvmx_mio_ptp_pps_thresh_hi_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#a0b76ba50d210e3f5cacc3f2c5b8d81cd">cn70xxp1</a>;
<a name="l08439"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#ada28336fe79b7d07dc3c4025e5d8de5d">08439</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__hi_1_1cvmx__mio__ptp__pps__thresh__hi__s.html">cvmx_mio_ptp_pps_thresh_hi_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#ada28336fe79b7d07dc3c4025e5d8de5d">cn73xx</a>;
<a name="l08440"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#a5b8f25f82c178acecfd97bb0b75a9cf3">08440</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__hi_1_1cvmx__mio__ptp__pps__thresh__hi__s.html">cvmx_mio_ptp_pps_thresh_hi_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#a5b8f25f82c178acecfd97bb0b75a9cf3">cn78xx</a>;
<a name="l08441"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#a1a0467731bfca95c8e65272a341285fe">08441</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__hi_1_1cvmx__mio__ptp__pps__thresh__hi__s.html">cvmx_mio_ptp_pps_thresh_hi_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#a1a0467731bfca95c8e65272a341285fe">cn78xxp1</a>;
<a name="l08442"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#a7c2798abb2fb2e64e531783ae2f334d1">08442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__hi_1_1cvmx__mio__ptp__pps__thresh__hi__s.html">cvmx_mio_ptp_pps_thresh_hi_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#a7c2798abb2fb2e64e531783ae2f334d1">cnf71xx</a>;
<a name="l08443"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#a9e10c1f711d1248a87a79e899db7c87b">08443</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__hi_1_1cvmx__mio__ptp__pps__thresh__hi__s.html">cvmx_mio_ptp_pps_thresh_hi_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html#a9e10c1f711d1248a87a79e899db7c87b">cnf75xx</a>;
<a name="l08444"></a>08444 };
<a name="l08445"></a><a class="code" href="cvmx-mio-defs_8h.html#a838a98f19b95cc2731f4d5280c7471b4">08445</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html" title="cvmx_mio_ptp_pps_thresh_hi">cvmx_mio_ptp_pps_thresh_hi</a> <a class="code" href="unioncvmx__mio__ptp__pps__thresh__hi.html" title="cvmx_mio_ptp_pps_thresh_hi">cvmx_mio_ptp_pps_thresh_hi_t</a>;
<a name="l08446"></a>08446 <span class="comment"></span>
<a name="l08447"></a>08447 <span class="comment">/**</span>
<a name="l08448"></a>08448 <span class="comment"> * cvmx_mio_ptp_pps_thresh_lo</span>
<a name="l08449"></a>08449 <span class="comment"> *</span>
<a name="l08450"></a>08450 <span class="comment"> * This register contains the low bytes of the PTP PPS threshold.</span>
<a name="l08451"></a>08451 <span class="comment"> * See MIO_PTP_PPS_THRESH_HI for details.</span>
<a name="l08452"></a>08452 <span class="comment"> */</span>
<a name="l08453"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html">08453</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html" title="cvmx_mio_ptp_pps_thresh_lo">cvmx_mio_ptp_pps_thresh_lo</a> {
<a name="l08454"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#aa51b314d1e6e54bc3de3782b77f7b66f">08454</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#aa51b314d1e6e54bc3de3782b77f7b66f">u64</a>;
<a name="l08455"></a><a class="code" href="structcvmx__mio__ptp__pps__thresh__lo_1_1cvmx__mio__ptp__pps__thresh__lo__s.html">08455</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__lo_1_1cvmx__mio__ptp__pps__thresh__lo__s.html">cvmx_mio_ptp_pps_thresh_lo_s</a> {
<a name="l08456"></a>08456 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08457"></a>08457 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__pps__thresh__lo_1_1cvmx__mio__ptp__pps__thresh__lo__s.html#a526535e32982edfffd26304cd1bba0cc">reserved_32_63</a>               : 32;
<a name="l08458"></a>08458     uint64_t <a class="code" href="structcvmx__mio__ptp__pps__thresh__lo_1_1cvmx__mio__ptp__pps__thresh__lo__s.html#ae030ba4a8bda8f19d3951d3009379bb5">frnanosec</a>                    : 32; <span class="comment">/**&lt; Fractions of nanoseconds. */</span>
<a name="l08459"></a>08459 <span class="preprocessor">#else</span>
<a name="l08460"></a><a class="code" href="structcvmx__mio__ptp__pps__thresh__lo_1_1cvmx__mio__ptp__pps__thresh__lo__s.html#ae030ba4a8bda8f19d3951d3009379bb5">08460</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__pps__thresh__lo_1_1cvmx__mio__ptp__pps__thresh__lo__s.html#ae030ba4a8bda8f19d3951d3009379bb5">frnanosec</a>                    : 32;
<a name="l08461"></a><a class="code" href="structcvmx__mio__ptp__pps__thresh__lo_1_1cvmx__mio__ptp__pps__thresh__lo__s.html#a526535e32982edfffd26304cd1bba0cc">08461</a>     uint64_t <a class="code" href="structcvmx__mio__ptp__pps__thresh__lo_1_1cvmx__mio__ptp__pps__thresh__lo__s.html#a526535e32982edfffd26304cd1bba0cc">reserved_32_63</a>               : 32;
<a name="l08462"></a>08462 <span class="preprocessor">#endif</span>
<a name="l08463"></a>08463 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#ab35f8ed22fb37d71e269dcecead5d4ed">s</a>;
<a name="l08464"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#aeea7d80a6805031fdb418bea03f5cd18">08464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__lo_1_1cvmx__mio__ptp__pps__thresh__lo__s.html">cvmx_mio_ptp_pps_thresh_lo_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#aeea7d80a6805031fdb418bea03f5cd18">cn61xx</a>;
<a name="l08465"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#a6beabe3b9cf59cd1ec7a64eea520edb9">08465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__lo_1_1cvmx__mio__ptp__pps__thresh__lo__s.html">cvmx_mio_ptp_pps_thresh_lo_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#a6beabe3b9cf59cd1ec7a64eea520edb9">cn66xx</a>;
<a name="l08466"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#a8037674d1a9b20333e3670cd165f8efa">08466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__lo_1_1cvmx__mio__ptp__pps__thresh__lo__s.html">cvmx_mio_ptp_pps_thresh_lo_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#a8037674d1a9b20333e3670cd165f8efa">cn68xx</a>;
<a name="l08467"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#a5ed185d21a5118b2c428577df1418e51">08467</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__lo_1_1cvmx__mio__ptp__pps__thresh__lo__s.html">cvmx_mio_ptp_pps_thresh_lo_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#a5ed185d21a5118b2c428577df1418e51">cn70xx</a>;
<a name="l08468"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#a5eace9b74d55103b6413a58c2a2af2f8">08468</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__lo_1_1cvmx__mio__ptp__pps__thresh__lo__s.html">cvmx_mio_ptp_pps_thresh_lo_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#a5eace9b74d55103b6413a58c2a2af2f8">cn70xxp1</a>;
<a name="l08469"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#a713f049355750b4a34ff811e679e1fd0">08469</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__lo_1_1cvmx__mio__ptp__pps__thresh__lo__s.html">cvmx_mio_ptp_pps_thresh_lo_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#a713f049355750b4a34ff811e679e1fd0">cn73xx</a>;
<a name="l08470"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#ac796ac26b1c50b255c524ffa67e99199">08470</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__lo_1_1cvmx__mio__ptp__pps__thresh__lo__s.html">cvmx_mio_ptp_pps_thresh_lo_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#ac796ac26b1c50b255c524ffa67e99199">cn78xx</a>;
<a name="l08471"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#a57cba7ce44740add3c437b90ca9190f3">08471</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__lo_1_1cvmx__mio__ptp__pps__thresh__lo__s.html">cvmx_mio_ptp_pps_thresh_lo_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#a57cba7ce44740add3c437b90ca9190f3">cn78xxp1</a>;
<a name="l08472"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#a4d54ff586fedbdaa32f5d448acd8a7b5">08472</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__lo_1_1cvmx__mio__ptp__pps__thresh__lo__s.html">cvmx_mio_ptp_pps_thresh_lo_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#a4d54ff586fedbdaa32f5d448acd8a7b5">cnf71xx</a>;
<a name="l08473"></a><a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#a38fa170cdaecda9799a99aeda8200051">08473</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__pps__thresh__lo_1_1cvmx__mio__ptp__pps__thresh__lo__s.html">cvmx_mio_ptp_pps_thresh_lo_s</a>   <a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html#a38fa170cdaecda9799a99aeda8200051">cnf75xx</a>;
<a name="l08474"></a>08474 };
<a name="l08475"></a><a class="code" href="cvmx-mio-defs_8h.html#ae8063d38d065f2ec31346bcd54809e20">08475</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html" title="cvmx_mio_ptp_pps_thresh_lo">cvmx_mio_ptp_pps_thresh_lo</a> <a class="code" href="unioncvmx__mio__ptp__pps__thresh__lo.html" title="cvmx_mio_ptp_pps_thresh_lo">cvmx_mio_ptp_pps_thresh_lo_t</a>;
<a name="l08476"></a>08476 <span class="comment"></span>
<a name="l08477"></a>08477 <span class="comment">/**</span>
<a name="l08478"></a>08478 <span class="comment"> * cvmx_mio_ptp_timestamp</span>
<a name="l08479"></a>08479 <span class="comment"> *</span>
<a name="l08480"></a>08480 <span class="comment"> * This register contains the timestamp latched on MIO_PTP_CLOCK_CFG[TSTMP_EDGE] edge of</span>
<a name="l08481"></a>08481 <span class="comment"> * MIO_PTP_CLOCK_CFG[TSTMP_IN].</span>
<a name="l08482"></a>08482 <span class="comment"> */</span>
<a name="l08483"></a><a class="code" href="unioncvmx__mio__ptp__timestamp.html">08483</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__timestamp.html" title="cvmx_mio_ptp_timestamp">cvmx_mio_ptp_timestamp</a> {
<a name="l08484"></a><a class="code" href="unioncvmx__mio__ptp__timestamp.html#ad4aa1c6d0a76ffa4adc9985a31bf66ec">08484</a>     uint64_t <a class="code" href="unioncvmx__mio__ptp__timestamp.html#ad4aa1c6d0a76ffa4adc9985a31bf66ec">u64</a>;
<a name="l08485"></a><a class="code" href="structcvmx__mio__ptp__timestamp_1_1cvmx__mio__ptp__timestamp__s.html">08485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__timestamp_1_1cvmx__mio__ptp__timestamp__s.html">cvmx_mio_ptp_timestamp_s</a> {
<a name="l08486"></a>08486 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08487"></a>08487 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__timestamp_1_1cvmx__mio__ptp__timestamp__s.html#ac2c7e1721dd6875df09a4b7124b451b4">nanosec</a>                      : 64; <span class="comment">/**&lt; Timestamp in nanoseconds. */</span>
<a name="l08488"></a>08488 <span class="preprocessor">#else</span>
<a name="l08489"></a><a class="code" href="structcvmx__mio__ptp__timestamp_1_1cvmx__mio__ptp__timestamp__s.html#ac2c7e1721dd6875df09a4b7124b451b4">08489</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__ptp__timestamp_1_1cvmx__mio__ptp__timestamp__s.html#ac2c7e1721dd6875df09a4b7124b451b4">nanosec</a>                      : 64;
<a name="l08490"></a>08490 <span class="preprocessor">#endif</span>
<a name="l08491"></a>08491 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__ptp__timestamp.html#a2a0063a3d076bfcf29fbeb0411917a1e">s</a>;
<a name="l08492"></a><a class="code" href="unioncvmx__mio__ptp__timestamp.html#ad5d95bb5b3f9dd2b472b8e2defdfcfa4">08492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__timestamp_1_1cvmx__mio__ptp__timestamp__s.html">cvmx_mio_ptp_timestamp_s</a>       <a class="code" href="unioncvmx__mio__ptp__timestamp.html#ad5d95bb5b3f9dd2b472b8e2defdfcfa4">cn61xx</a>;
<a name="l08493"></a><a class="code" href="unioncvmx__mio__ptp__timestamp.html#ad7ab5ec56db424b88745256a408ac722">08493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__timestamp_1_1cvmx__mio__ptp__timestamp__s.html">cvmx_mio_ptp_timestamp_s</a>       <a class="code" href="unioncvmx__mio__ptp__timestamp.html#ad7ab5ec56db424b88745256a408ac722">cn63xx</a>;
<a name="l08494"></a><a class="code" href="unioncvmx__mio__ptp__timestamp.html#aba2f15db217b5eb4a2da8c962e984231">08494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__timestamp_1_1cvmx__mio__ptp__timestamp__s.html">cvmx_mio_ptp_timestamp_s</a>       <a class="code" href="unioncvmx__mio__ptp__timestamp.html#aba2f15db217b5eb4a2da8c962e984231">cn63xxp1</a>;
<a name="l08495"></a><a class="code" href="unioncvmx__mio__ptp__timestamp.html#ad510568449ab878ce41aa2a499cbd406">08495</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__timestamp_1_1cvmx__mio__ptp__timestamp__s.html">cvmx_mio_ptp_timestamp_s</a>       <a class="code" href="unioncvmx__mio__ptp__timestamp.html#ad510568449ab878ce41aa2a499cbd406">cn66xx</a>;
<a name="l08496"></a><a class="code" href="unioncvmx__mio__ptp__timestamp.html#aaa9daa793ea9c000512900fc28160ab7">08496</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__timestamp_1_1cvmx__mio__ptp__timestamp__s.html">cvmx_mio_ptp_timestamp_s</a>       <a class="code" href="unioncvmx__mio__ptp__timestamp.html#aaa9daa793ea9c000512900fc28160ab7">cn68xx</a>;
<a name="l08497"></a><a class="code" href="unioncvmx__mio__ptp__timestamp.html#a62c92dcfc3811bcd6d35d5b9d9a9f667">08497</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__timestamp_1_1cvmx__mio__ptp__timestamp__s.html">cvmx_mio_ptp_timestamp_s</a>       <a class="code" href="unioncvmx__mio__ptp__timestamp.html#a62c92dcfc3811bcd6d35d5b9d9a9f667">cn68xxp1</a>;
<a name="l08498"></a><a class="code" href="unioncvmx__mio__ptp__timestamp.html#a6d876e084ad49332ffa1f9534e381ef2">08498</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__timestamp_1_1cvmx__mio__ptp__timestamp__s.html">cvmx_mio_ptp_timestamp_s</a>       <a class="code" href="unioncvmx__mio__ptp__timestamp.html#a6d876e084ad49332ffa1f9534e381ef2">cn70xx</a>;
<a name="l08499"></a><a class="code" href="unioncvmx__mio__ptp__timestamp.html#a9957cea7569f9956b77a73defac6987f">08499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__timestamp_1_1cvmx__mio__ptp__timestamp__s.html">cvmx_mio_ptp_timestamp_s</a>       <a class="code" href="unioncvmx__mio__ptp__timestamp.html#a9957cea7569f9956b77a73defac6987f">cn70xxp1</a>;
<a name="l08500"></a><a class="code" href="unioncvmx__mio__ptp__timestamp.html#ae53f8c3a4f79f8b488461e492dc6e604">08500</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__timestamp_1_1cvmx__mio__ptp__timestamp__s.html">cvmx_mio_ptp_timestamp_s</a>       <a class="code" href="unioncvmx__mio__ptp__timestamp.html#ae53f8c3a4f79f8b488461e492dc6e604">cn73xx</a>;
<a name="l08501"></a><a class="code" href="unioncvmx__mio__ptp__timestamp.html#a5c656f473d86d1bb9c51e659aa694535">08501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__timestamp_1_1cvmx__mio__ptp__timestamp__s.html">cvmx_mio_ptp_timestamp_s</a>       <a class="code" href="unioncvmx__mio__ptp__timestamp.html#a5c656f473d86d1bb9c51e659aa694535">cn78xx</a>;
<a name="l08502"></a><a class="code" href="unioncvmx__mio__ptp__timestamp.html#ac177bee3566939c66c6163744d142aa5">08502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__timestamp_1_1cvmx__mio__ptp__timestamp__s.html">cvmx_mio_ptp_timestamp_s</a>       <a class="code" href="unioncvmx__mio__ptp__timestamp.html#ac177bee3566939c66c6163744d142aa5">cn78xxp1</a>;
<a name="l08503"></a><a class="code" href="unioncvmx__mio__ptp__timestamp.html#aa415b734215900ce2e9761c7e2ddd9ff">08503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__timestamp_1_1cvmx__mio__ptp__timestamp__s.html">cvmx_mio_ptp_timestamp_s</a>       <a class="code" href="unioncvmx__mio__ptp__timestamp.html#aa415b734215900ce2e9761c7e2ddd9ff">cnf71xx</a>;
<a name="l08504"></a><a class="code" href="unioncvmx__mio__ptp__timestamp.html#af9191c486f70b8a713de0c4d480efc82">08504</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__ptp__timestamp_1_1cvmx__mio__ptp__timestamp__s.html">cvmx_mio_ptp_timestamp_s</a>       <a class="code" href="unioncvmx__mio__ptp__timestamp.html#af9191c486f70b8a713de0c4d480efc82">cnf75xx</a>;
<a name="l08505"></a>08505 };
<a name="l08506"></a><a class="code" href="cvmx-mio-defs_8h.html#a30fa5e4f242527ec94c7341e58140fb7">08506</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__ptp__timestamp.html" title="cvmx_mio_ptp_timestamp">cvmx_mio_ptp_timestamp</a> <a class="code" href="unioncvmx__mio__ptp__timestamp.html" title="cvmx_mio_ptp_timestamp">cvmx_mio_ptp_timestamp_t</a>;
<a name="l08507"></a>08507 <span class="comment"></span>
<a name="l08508"></a>08508 <span class="comment">/**</span>
<a name="l08509"></a>08509 <span class="comment"> * cvmx_mio_qlm#_cfg</span>
<a name="l08510"></a>08510 <span class="comment"> *</span>
<a name="l08511"></a>08511 <span class="comment"> * Notes:</span>
<a name="l08512"></a>08512 <span class="comment"> * Certain QLM_SPD is valid only for certain QLM_CFG configuration, refer to HRM for valid</span>
<a name="l08513"></a>08513 <span class="comment"> * combinations.  These csrs are reset only on COLD_RESET.  The Reset values for QLM_SPD and QLM_CFG</span>
<a name="l08514"></a>08514 <span class="comment"> * are as follows:               MIO_QLM0_CFG  SPD=F, CFG=2 SGMII (AGX0)</span>
<a name="l08515"></a>08515 <span class="comment"> *                               MIO_QLM1_CFG  SPD=0, CFG=1 PCIE 2x1 (PEM0/PEM1)</span>
<a name="l08516"></a>08516 <span class="comment"> */</span>
<a name="l08517"></a><a class="code" href="unioncvmx__mio__qlmx__cfg.html">08517</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__qlmx__cfg.html" title="cvmx_mio_qlm::_cfg">cvmx_mio_qlmx_cfg</a> {
<a name="l08518"></a><a class="code" href="unioncvmx__mio__qlmx__cfg.html#ad4c9aaf561cc5bd3de63da717cc8d2fc">08518</a>     uint64_t <a class="code" href="unioncvmx__mio__qlmx__cfg.html#ad4c9aaf561cc5bd3de63da717cc8d2fc">u64</a>;
<a name="l08519"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html">08519</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html">cvmx_mio_qlmx_cfg_s</a> {
<a name="l08520"></a>08520 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08521"></a>08521 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html#a4182f09dec43de9514706f270becabde">reserved_15_63</a>               : 49;
<a name="l08522"></a>08522     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html#a9bc926e648617969dee9bcadc7a2dea3">prtmode</a>                      : 1;  <span class="comment">/**&lt; Port Mode, value of MIO_RST_CNTLX.PRTMODE[0]</span>
<a name="l08523"></a>08523 <span class="comment">                                                         0 = port is EP mode</span>
<a name="l08524"></a>08524 <span class="comment">                                                         1 = port is RC mode */</span>
<a name="l08525"></a>08525     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html#a98c5e43725145f082400141e9b09808c">reserved_12_13</a>               : 2;
<a name="l08526"></a>08526     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html#ae0544a05f384a425870ffcf3ab40c677">qlm_spd</a>                      : 4;  <span class="comment">/**&lt; QLM0 speed for SGMii</span>
<a name="l08527"></a>08527 <span class="comment">                                                            0   = 5     Gbaud   100.00 MHz Ref</span>
<a name="l08528"></a>08528 <span class="comment">                                                            1   = 2.5   Gbaud   100.00 MHz Ref</span>
<a name="l08529"></a>08529 <span class="comment">                                                            2   = 2.5   Gbaud   100.00 MHz Ref</span>
<a name="l08530"></a>08530 <span class="comment">                                                            3   = 1.25  Gbaud   100.00 MHz Ref</span>
<a name="l08531"></a>08531 <span class="comment">                                                            4   = 1.25  Gbaud   156.25 MHz Ref</span>
<a name="l08532"></a>08532 <span class="comment">                                                            5   = 6.25  Gbaud   125.00 MHz Ref</span>
<a name="l08533"></a>08533 <span class="comment">                                                            6   = 5     Gbaud   125.00 MHz Ref</span>
<a name="l08534"></a>08534 <span class="comment">                                                            7   = 2.5   Gbaud   156.25 MHz Ref</span>
<a name="l08535"></a>08535 <span class="comment">                                                            8   = 3.125 Gbaud   125.00 MHz Ref</span>
<a name="l08536"></a>08536 <span class="comment">                                                            9   = 2.5   Gbaud   125.00 MHz Ref</span>
<a name="l08537"></a>08537 <span class="comment">                                                            10  = 1.25  Gbaud   125.00 MHz Ref</span>
<a name="l08538"></a>08538 <span class="comment">                                                            11  = 5     Gbaud   156.25 MHz Ref</span>
<a name="l08539"></a>08539 <span class="comment">                                                            12  = 6.25  Gbaud   156.25 MHz Ref</span>
<a name="l08540"></a>08540 <span class="comment">                                                            13  = 3.75  Gbaud   156.25 MHz Ref</span>
<a name="l08541"></a>08541 <span class="comment">                                                            14  = 3.125 Gbaud   156.25 MHz Ref</span>
<a name="l08542"></a>08542 <span class="comment">                                                            15  = QLM Disabled</span>
<a name="l08543"></a>08543 <span class="comment"></span>
<a name="l08544"></a>08544 <span class="comment">                                                         QLM1 speed PEM0   PEM1</span>
<a name="l08545"></a>08545 <span class="comment">                                                            0   =  2.5/5  2.5/5 Gbaud  100.00 MHz Ref</span>
<a name="l08546"></a>08546 <span class="comment">                                                            1   =  2.5    2.5/5 Gbaud  100.00 MHz Ref</span>
<a name="l08547"></a>08547 <span class="comment">                                                            2   =  2.5/5  2.5   Gbaud  100.00 MHz Ref</span>
<a name="l08548"></a>08548 <span class="comment">                                                            3   =  2.5    2.5   Gbaud  100.00 MHz Ref</span>
<a name="l08549"></a>08549 <span class="comment">                                                            4   =  2.5/5  2.5/5 Gbaud  125.00 MHz Ref</span>
<a name="l08550"></a>08550 <span class="comment">                                                            6   =  2.5/5  2.5   Gbaud  125.00 MHz Ref</span>
<a name="l08551"></a>08551 <span class="comment">                                                            7   =  2.5    2.5   Gbaud  125.00 MHz Ref</span>
<a name="l08552"></a>08552 <span class="comment">                                                            9   =  2.5    2.5/5 Gbaud  125.00 MHz Ref</span>
<a name="l08553"></a>08553 <span class="comment">                                                            15  =  QLM Disabled</span>
<a name="l08554"></a>08554 <span class="comment">                                                            5,8,10-14 are reserved */</span>
<a name="l08555"></a>08555     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html#a51f5d494227f0cde8a3bf0e4784e87b5">reserved_4_7</a>                 : 4;
<a name="l08556"></a>08556     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html#afe97532dd9769829ed0a8a7563d4f428">qlm_cfg</a>                      : 4;  <span class="comment">/**&lt; QLM configuration mode</span>
<a name="l08557"></a>08557 <span class="comment">                                                         For Interface 0:</span>
<a name="l08558"></a>08558 <span class="comment">                                                            00 Reserved</span>
<a name="l08559"></a>08559 <span class="comment">                                                            01 Reserved</span>
<a name="l08560"></a>08560 <span class="comment">                                                            10 SGMII (AGX0)</span>
<a name="l08561"></a>08561 <span class="comment">                                                            11 Reserved</span>
<a name="l08562"></a>08562 <span class="comment">                                                         For Interface 1:</span>
<a name="l08563"></a>08563 <span class="comment">                                                            00 PCIE 1x2 (PEM1)</span>
<a name="l08564"></a>08564 <span class="comment">                                                            01 PCIE 2x1 (PEM0/PEM1)</span>
<a name="l08565"></a>08565 <span class="comment">                                                            1x Reserved */</span>
<a name="l08566"></a>08566 <span class="preprocessor">#else</span>
<a name="l08567"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html#afe97532dd9769829ed0a8a7563d4f428">08567</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html#afe97532dd9769829ed0a8a7563d4f428">qlm_cfg</a>                      : 4;
<a name="l08568"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html#a51f5d494227f0cde8a3bf0e4784e87b5">08568</a>     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html#a51f5d494227f0cde8a3bf0e4784e87b5">reserved_4_7</a>                 : 4;
<a name="l08569"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html#ae0544a05f384a425870ffcf3ab40c677">08569</a>     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html#ae0544a05f384a425870ffcf3ab40c677">qlm_spd</a>                      : 4;
<a name="l08570"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html#a98c5e43725145f082400141e9b09808c">08570</a>     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html#a98c5e43725145f082400141e9b09808c">reserved_12_13</a>               : 2;
<a name="l08571"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html#a9bc926e648617969dee9bcadc7a2dea3">08571</a>     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html#a9bc926e648617969dee9bcadc7a2dea3">prtmode</a>                      : 1;
<a name="l08572"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html#a4182f09dec43de9514706f270becabde">08572</a>     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__s.html#a4182f09dec43de9514706f270becabde">reserved_15_63</a>               : 49;
<a name="l08573"></a>08573 <span class="preprocessor">#endif</span>
<a name="l08574"></a>08574 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__qlmx__cfg.html#a6138bc5d817a32554d861faf1bc77c21">s</a>;
<a name="l08575"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html">08575</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html">cvmx_mio_qlmx_cfg_cn61xx</a> {
<a name="l08576"></a>08576 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08577"></a>08577 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html#ad8cf7359372c300517ae67c0dc1522eb">reserved_15_63</a>               : 49;
<a name="l08578"></a>08578     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html#a3b6f681dbca2fd6c241b21cf67957c21">prtmode</a>                      : 1;  <span class="comment">/**&lt; Port Mode, value of MIO_RST_CNTLX.PRTMODE[0]</span>
<a name="l08579"></a>08579 <span class="comment">                                                            0 = port is EP mode</span>
<a name="l08580"></a>08580 <span class="comment">                                                            1 = port is RC mode</span>
<a name="l08581"></a>08581 <span class="comment">                                                         For QLM2, HOST_MODE is always &apos;0&apos; because PCIe</span>
<a name="l08582"></a>08582 <span class="comment">                                                         is not supported. */</span>
<a name="l08583"></a>08583     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html#afd6bc954cfd046df826ff765135ac305">reserved_12_13</a>               : 2;
<a name="l08584"></a>08584     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html#a0810b187b979cde256093578db45c6c9">qlm_spd</a>                      : 4;  <span class="comment">/**&lt; QLM speed for SGMii/XAUI</span>
<a name="l08585"></a>08585 <span class="comment">                                                            0   = 5     Gbaud   100.00 MHz Ref</span>
<a name="l08586"></a>08586 <span class="comment">                                                            1   = 2.5   Gbaud   100.00 MHz Ref</span>
<a name="l08587"></a>08587 <span class="comment">                                                            2   = 2.5   Gbaud   100.00 MHz Ref</span>
<a name="l08588"></a>08588 <span class="comment">                                                            3   = 1.25  Gbaud   100.00 MHz Ref</span>
<a name="l08589"></a>08589 <span class="comment">                                                            4   = 1.25  Gbaud   156.25 MHz Ref</span>
<a name="l08590"></a>08590 <span class="comment">                                                            5   = 6.25  Gbaud   125.00 MHz Ref</span>
<a name="l08591"></a>08591 <span class="comment">                                                            6   = 5     Gbaud   125.00 MHz Ref</span>
<a name="l08592"></a>08592 <span class="comment">                                                            7   = 2.5   Gbaud   156.25 MHz Ref</span>
<a name="l08593"></a>08593 <span class="comment">                                                            8   = 3.125 Gbaud   125.00 MHz Ref</span>
<a name="l08594"></a>08594 <span class="comment">                                                            9   = 2.5   Gbaud   125.00 MHz Ref</span>
<a name="l08595"></a>08595 <span class="comment">                                                            10  = 1.25  Gbaud   125.00 MHz Ref</span>
<a name="l08596"></a>08596 <span class="comment">                                                            11  = 5     Gbaud   156.25 MHz Ref</span>
<a name="l08597"></a>08597 <span class="comment">                                                            12  = 6.25  Gbaud   156.25 MHz Ref</span>
<a name="l08598"></a>08598 <span class="comment">                                                            13  = 3.75  Gbaud   156.25 MHz Ref</span>
<a name="l08599"></a>08599 <span class="comment">                                                            14  = 3.125 Gbaud   156.25 MHz Ref</span>
<a name="l08600"></a>08600 <span class="comment">                                                            15  = QLM Disabled</span>
<a name="l08601"></a>08601 <span class="comment"></span>
<a name="l08602"></a>08602 <span class="comment">                                                         QLM speed PEM0   PEM1</span>
<a name="l08603"></a>08603 <span class="comment">                                                            0   =  2.5/5  2.5/5 Gbaud  100.00 MHz Ref</span>
<a name="l08604"></a>08604 <span class="comment">                                                            1   =  2.5    2.5/5 Gbaud  100.00 MHz Ref</span>
<a name="l08605"></a>08605 <span class="comment">                                                            2   =  2.5/5  2.5   Gbaud  100.00 MHz Ref</span>
<a name="l08606"></a>08606 <span class="comment">                                                            3   =  2.5    2.5   Gbaud  100.00 MHz Ref</span>
<a name="l08607"></a>08607 <span class="comment">                                                            4   =  2.5/5  2.5/5 Gbaud  125.00 MHz Ref</span>
<a name="l08608"></a>08608 <span class="comment">                                                            6   =  2.5/5  2.5   Gbaud  125.00 MHz Ref</span>
<a name="l08609"></a>08609 <span class="comment">                                                            7   =  2.5    2.5   Gbaud  125.00 MHz Ref</span>
<a name="l08610"></a>08610 <span class="comment">                                                            9   =  2.5    2.5/5 Gbaud  125.00 MHz Ref</span>
<a name="l08611"></a>08611 <span class="comment">                                                            15  =  QLM Disabled</span>
<a name="l08612"></a>08612 <span class="comment">                                                            5,8,10-14 are reserved */</span>
<a name="l08613"></a>08613     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html#a369ee519e7a0fbc4d79fb714cee2ef6c">reserved_2_7</a>                 : 6;
<a name="l08614"></a>08614     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html#a6e580f2ae7be50de6051b18d42014fc0">qlm_cfg</a>                      : 2;  <span class="comment">/**&lt; QLM configuration mode</span>
<a name="l08615"></a>08615 <span class="comment">                                                         For Interface 0:</span>
<a name="l08616"></a>08616 <span class="comment">                                                            00 PCIE 1x4 (PEM0)</span>
<a name="l08617"></a>08617 <span class="comment">                                                            01 Reserved</span>
<a name="l08618"></a>08618 <span class="comment">                                                            10 SGMII (AGX1)</span>
<a name="l08619"></a>08619 <span class="comment">                                                            11 XAUI (AGX1)</span>
<a name="l08620"></a>08620 <span class="comment">                                                         For Interface 1:</span>
<a name="l08621"></a>08621 <span class="comment">                                                            00 PCIE 1x2 (PEM1)</span>
<a name="l08622"></a>08622 <span class="comment">                                                            01 PCIE 2x1 (PEM0/PEM1)</span>
<a name="l08623"></a>08623 <span class="comment">                                                            10 Reserved</span>
<a name="l08624"></a>08624 <span class="comment">                                                            11 Reserved</span>
<a name="l08625"></a>08625 <span class="comment">                                                         For Interface 2:</span>
<a name="l08626"></a>08626 <span class="comment">                                                            00 Reserved</span>
<a name="l08627"></a>08627 <span class="comment">                                                            01 Reserved</span>
<a name="l08628"></a>08628 <span class="comment">                                                            10 SGMII (AGX0)</span>
<a name="l08629"></a>08629 <span class="comment">                                                            11 XAUI (AGX0) */</span>
<a name="l08630"></a>08630 <span class="preprocessor">#else</span>
<a name="l08631"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html#a6e580f2ae7be50de6051b18d42014fc0">08631</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html#a6e580f2ae7be50de6051b18d42014fc0">qlm_cfg</a>                      : 2;
<a name="l08632"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html#a369ee519e7a0fbc4d79fb714cee2ef6c">08632</a>     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html#a369ee519e7a0fbc4d79fb714cee2ef6c">reserved_2_7</a>                 : 6;
<a name="l08633"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html#a0810b187b979cde256093578db45c6c9">08633</a>     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html#a0810b187b979cde256093578db45c6c9">qlm_spd</a>                      : 4;
<a name="l08634"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html#afd6bc954cfd046df826ff765135ac305">08634</a>     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html#afd6bc954cfd046df826ff765135ac305">reserved_12_13</a>               : 2;
<a name="l08635"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html#a3b6f681dbca2fd6c241b21cf67957c21">08635</a>     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html#a3b6f681dbca2fd6c241b21cf67957c21">prtmode</a>                      : 1;
<a name="l08636"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html#ad8cf7359372c300517ae67c0dc1522eb">08636</a>     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html#ad8cf7359372c300517ae67c0dc1522eb">reserved_15_63</a>               : 49;
<a name="l08637"></a>08637 <span class="preprocessor">#endif</span>
<a name="l08638"></a>08638 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__qlmx__cfg.html#ac95d170caa8f7f27520996b9e1be1c50">cn61xx</a>;
<a name="l08639"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn66xx.html">08639</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn66xx.html">cvmx_mio_qlmx_cfg_cn66xx</a> {
<a name="l08640"></a>08640 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08641"></a>08641 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn66xx.html#a2605d0ac969ce8f25a6f4d1e38cd4dc8">reserved_12_63</a>               : 52;
<a name="l08642"></a>08642     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn66xx.html#a1d133f3e1a5f313233f58c5db953085a">qlm_spd</a>                      : 4;  <span class="comment">/**&lt; QLM speed</span>
<a name="l08643"></a>08643 <span class="comment">                                                         0   = 5     Gbaud   100.00 MHz Ref</span>
<a name="l08644"></a>08644 <span class="comment">                                                         1   = 2.5   Gbaud   100.00 MHz Ref</span>
<a name="l08645"></a>08645 <span class="comment">                                                         2   = 2.5   Gbaud   100.00 MHz Ref</span>
<a name="l08646"></a>08646 <span class="comment">                                                         3   = 1.25  Gbaud   100.00 MHz Ref</span>
<a name="l08647"></a>08647 <span class="comment">                                                         4   = 1.25  Gbaud   156.25 MHz Ref</span>
<a name="l08648"></a>08648 <span class="comment">                                                         5   = 6.25  Gbaud   125.00 MHz Ref</span>
<a name="l08649"></a>08649 <span class="comment">                                                         6   = 5     Gbaud   125.00 MHz Ref</span>
<a name="l08650"></a>08650 <span class="comment">                                                         7   = 2.5   Gbaud   156.25 MHz Ref</span>
<a name="l08651"></a>08651 <span class="comment">                                                         8   = 3.125 Gbaud   125.00 MHz Ref</span>
<a name="l08652"></a>08652 <span class="comment">                                                         9   = 2.5   Gbaud   125.00 MHz Ref</span>
<a name="l08653"></a>08653 <span class="comment">                                                         10  = 1.25  Gbaud   125.00 MHz Ref</span>
<a name="l08654"></a>08654 <span class="comment">                                                         11  = 5     Gbaud   156.25 MHz Ref</span>
<a name="l08655"></a>08655 <span class="comment">                                                         12  = 6.25  Gbaud   156.25 MHz Ref</span>
<a name="l08656"></a>08656 <span class="comment">                                                         13  = 3.75  Gbaud   156.25 MHz Ref</span>
<a name="l08657"></a>08657 <span class="comment">                                                         14  = 3.125 Gbaud   156.25 MHz Ref</span>
<a name="l08658"></a>08658 <span class="comment">                                                         15  = QLM Disabled */</span>
<a name="l08659"></a>08659     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn66xx.html#a848639c6437b44f1c2788bb311e94204">reserved_4_7</a>                 : 4;
<a name="l08660"></a>08660     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn66xx.html#a3c5a8a99a181ea61200e640576c0da6d">qlm_cfg</a>                      : 4;  <span class="comment">/**&lt; QLM configuration mode</span>
<a name="l08661"></a>08661 <span class="comment">                                                            0000 PCIE gen2</span>
<a name="l08662"></a>08662 <span class="comment">                                                            0001 SRIO 1x4 short</span>
<a name="l08663"></a>08663 <span class="comment">                                                            0010 PCIE gen1 only</span>
<a name="l08664"></a>08664 <span class="comment">                                                            0011 SRIO 1x4 long</span>
<a name="l08665"></a>08665 <span class="comment">                                                            0100 SRIO 2x2 short</span>
<a name="l08666"></a>08666 <span class="comment">                                                            0101 SRIO 4x1 short</span>
<a name="l08667"></a>08667 <span class="comment">                                                            0110 SRIO 2x2 long</span>
<a name="l08668"></a>08668 <span class="comment">                                                            0111 SRIO 4x1 long</span>
<a name="l08669"></a>08669 <span class="comment">                                                            1000 PCIE gen2 (alias)</span>
<a name="l08670"></a>08670 <span class="comment">                                                            1001 SGMII</span>
<a name="l08671"></a>08671 <span class="comment">                                                            1010 PCIE gen1 only (alias)</span>
<a name="l08672"></a>08672 <span class="comment">                                                            1011 XAUI</span>
<a name="l08673"></a>08673 <span class="comment">                                                            1100 RESERVED</span>
<a name="l08674"></a>08674 <span class="comment">                                                            1101 RESERVED</span>
<a name="l08675"></a>08675 <span class="comment">                                                            1110 RESERVED</span>
<a name="l08676"></a>08676 <span class="comment">                                                            1111 RESERVED</span>
<a name="l08677"></a>08677 <span class="comment">                                                         NOTE: Internal encodings differ from QLM_MODE</span>
<a name="l08678"></a>08678 <span class="comment">                                                               pins encodings */</span>
<a name="l08679"></a>08679 <span class="preprocessor">#else</span>
<a name="l08680"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn66xx.html#a3c5a8a99a181ea61200e640576c0da6d">08680</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn66xx.html#a3c5a8a99a181ea61200e640576c0da6d">qlm_cfg</a>                      : 4;
<a name="l08681"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn66xx.html#a848639c6437b44f1c2788bb311e94204">08681</a>     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn66xx.html#a848639c6437b44f1c2788bb311e94204">reserved_4_7</a>                 : 4;
<a name="l08682"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn66xx.html#a1d133f3e1a5f313233f58c5db953085a">08682</a>     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn66xx.html#a1d133f3e1a5f313233f58c5db953085a">qlm_spd</a>                      : 4;
<a name="l08683"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn66xx.html#a2605d0ac969ce8f25a6f4d1e38cd4dc8">08683</a>     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn66xx.html#a2605d0ac969ce8f25a6f4d1e38cd4dc8">reserved_12_63</a>               : 52;
<a name="l08684"></a>08684 <span class="preprocessor">#endif</span>
<a name="l08685"></a>08685 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__qlmx__cfg.html#aa53c1f1bac3135d5a27a5116af98ca70">cn66xx</a>;
<a name="l08686"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn68xx.html">08686</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn68xx.html">cvmx_mio_qlmx_cfg_cn68xx</a> {
<a name="l08687"></a>08687 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08688"></a>08688 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn68xx.html#a21915de1a929b523a503aef003ce3350">reserved_12_63</a>               : 52;
<a name="l08689"></a>08689     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn68xx.html#a0ae6770cb1bf41e3929a2bd51b7d2aa4">qlm_spd</a>                      : 4;  <span class="comment">/**&lt; QLM speed</span>
<a name="l08690"></a>08690 <span class="comment">                                                         0   = 5     Gbaud   100.00 MHz Ref</span>
<a name="l08691"></a>08691 <span class="comment">                                                         1   = 2.5   Gbaud   100.00 MHz Ref</span>
<a name="l08692"></a>08692 <span class="comment">                                                         2   = 2.5   Gbaud   100.00 MHz Ref</span>
<a name="l08693"></a>08693 <span class="comment">                                                         3   = 1.25  Gbaud   100.00 MHz Ref</span>
<a name="l08694"></a>08694 <span class="comment">                                                         4   = 1.25  Gbaud   156.25 MHz Ref</span>
<a name="l08695"></a>08695 <span class="comment">                                                         5   = 6.25  Gbaud   125.00 MHz Ref</span>
<a name="l08696"></a>08696 <span class="comment">                                                         6   = 5     Gbaud   125.00 MHz Ref</span>
<a name="l08697"></a>08697 <span class="comment">                                                         7   = 2.5   Gbaud   156.25 MHz Ref</span>
<a name="l08698"></a>08698 <span class="comment">                                                         8   = 3.125 Gbaud   125.00 MHz Ref</span>
<a name="l08699"></a>08699 <span class="comment">                                                         9   = 2.5   Gbaud   125.00 MHz Ref</span>
<a name="l08700"></a>08700 <span class="comment">                                                         10  = 1.25  Gbaud   125.00 MHz Ref</span>
<a name="l08701"></a>08701 <span class="comment">                                                         11  = 5     Gbaud   156.25 MHz Ref</span>
<a name="l08702"></a>08702 <span class="comment">                                                         12  = 6.25  Gbaud   156.25 MHz Ref</span>
<a name="l08703"></a>08703 <span class="comment">                                                         13  = 3.75  Gbaud   156.25 MHz Ref</span>
<a name="l08704"></a>08704 <span class="comment">                                                         14  = 3.125 Gbaud   156.25 MHz Ref</span>
<a name="l08705"></a>08705 <span class="comment">                                                         15  = QLM Disabled */</span>
<a name="l08706"></a>08706     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn68xx.html#a720491301bf3d8cd7208ac9dc63ad4fe">reserved_3_7</a>                 : 5;
<a name="l08707"></a>08707     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn68xx.html#ac6b631ce55cc418235f23fbab999f2df">qlm_cfg</a>                      : 3;  <span class="comment">/**&lt; QLM configuration mode</span>
<a name="l08708"></a>08708 <span class="comment">                                                            000 = PCIE</span>
<a name="l08709"></a>08709 <span class="comment">                                                            001 = ILK</span>
<a name="l08710"></a>08710 <span class="comment">                                                            010 = SGMII</span>
<a name="l08711"></a>08711 <span class="comment">                                                            011 = XAUI</span>
<a name="l08712"></a>08712 <span class="comment">                                                            100 = RESERVED</span>
<a name="l08713"></a>08713 <span class="comment">                                                            101 = RESERVED</span>
<a name="l08714"></a>08714 <span class="comment">                                                            110 = RESERVED</span>
<a name="l08715"></a>08715 <span class="comment">                                                            111 = RXAUI</span>
<a name="l08716"></a>08716 <span class="comment">                                                         NOTE: Internal encodings differ from QLM_MODE</span>
<a name="l08717"></a>08717 <span class="comment">                                                               pins encodings */</span>
<a name="l08718"></a>08718 <span class="preprocessor">#else</span>
<a name="l08719"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn68xx.html#ac6b631ce55cc418235f23fbab999f2df">08719</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn68xx.html#ac6b631ce55cc418235f23fbab999f2df">qlm_cfg</a>                      : 3;
<a name="l08720"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn68xx.html#a720491301bf3d8cd7208ac9dc63ad4fe">08720</a>     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn68xx.html#a720491301bf3d8cd7208ac9dc63ad4fe">reserved_3_7</a>                 : 5;
<a name="l08721"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn68xx.html#a0ae6770cb1bf41e3929a2bd51b7d2aa4">08721</a>     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn68xx.html#a0ae6770cb1bf41e3929a2bd51b7d2aa4">qlm_spd</a>                      : 4;
<a name="l08722"></a><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn68xx.html#a21915de1a929b523a503aef003ce3350">08722</a>     uint64_t <a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn68xx.html#a21915de1a929b523a503aef003ce3350">reserved_12_63</a>               : 52;
<a name="l08723"></a>08723 <span class="preprocessor">#endif</span>
<a name="l08724"></a>08724 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__qlmx__cfg.html#a9ff51fe51135568fc44d41479541735e">cn68xx</a>;
<a name="l08725"></a><a class="code" href="unioncvmx__mio__qlmx__cfg.html#a3e7d69ee3528961c92d279dab868f980">08725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn68xx.html">cvmx_mio_qlmx_cfg_cn68xx</a>       <a class="code" href="unioncvmx__mio__qlmx__cfg.html#a3e7d69ee3528961c92d279dab868f980">cn68xxp1</a>;
<a name="l08726"></a><a class="code" href="unioncvmx__mio__qlmx__cfg.html#aa8e5ead6d8804c0b5a320470422f5655">08726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__qlmx__cfg_1_1cvmx__mio__qlmx__cfg__cn61xx.html">cvmx_mio_qlmx_cfg_cn61xx</a>       <a class="code" href="unioncvmx__mio__qlmx__cfg.html#aa8e5ead6d8804c0b5a320470422f5655">cnf71xx</a>;
<a name="l08727"></a>08727 };
<a name="l08728"></a><a class="code" href="cvmx-mio-defs_8h.html#a84fa0b1fd3ac4d6f358dd6d96e4fe285">08728</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__qlmx__cfg.html" title="cvmx_mio_qlm::_cfg">cvmx_mio_qlmx_cfg</a> <a class="code" href="unioncvmx__mio__qlmx__cfg.html" title="cvmx_mio_qlm::_cfg">cvmx_mio_qlmx_cfg_t</a>;
<a name="l08729"></a>08729 <span class="comment"></span>
<a name="l08730"></a>08730 <span class="comment">/**</span>
<a name="l08731"></a>08731 <span class="comment"> * cvmx_mio_rst_boot</span>
<a name="l08732"></a>08732 <span class="comment"> *</span>
<a name="l08733"></a>08733 <span class="comment"> * Notes:</span>
<a name="l08734"></a>08734 <span class="comment"> * JTCSRDIS, EJTAGDIS, ROMEN reset to 1 in authentik mode; in all other modes they reset to 0.</span>
<a name="l08735"></a>08735 <span class="comment"> *</span>
<a name="l08736"></a>08736 <span class="comment"> */</span>
<a name="l08737"></a><a class="code" href="unioncvmx__mio__rst__boot.html">08737</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__rst__boot.html" title="cvmx_mio_rst_boot">cvmx_mio_rst_boot</a> {
<a name="l08738"></a><a class="code" href="unioncvmx__mio__rst__boot.html#aa136ddf19c6825c538845bfc3828c53f">08738</a>     uint64_t <a class="code" href="unioncvmx__mio__rst__boot.html#aa136ddf19c6825c538845bfc3828c53f">u64</a>;
<a name="l08739"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html">08739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html">cvmx_mio_rst_boot_s</a> {
<a name="l08740"></a>08740 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08741"></a>08741 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a44b6f75905a48f9213775b677c24322b">chipkill</a>                     : 1;  <span class="comment">/**&lt; A 0-&gt;1 transition of CHIPKILL starts the CHIPKILL</span>
<a name="l08742"></a>08742 <span class="comment">                                                         timer.  When CHIPKILL=1 and the timer expires,</span>
<a name="l08743"></a>08743 <span class="comment">                                                         internal chip reset is asserted forever until the</span>
<a name="l08744"></a>08744 <span class="comment">                                                         next chip reset.  The CHIPKILL timer can be</span>
<a name="l08745"></a>08745 <span class="comment">                                                         stopped only by a chip (cold, warm, soft) reset.</span>
<a name="l08746"></a>08746 <span class="comment">                                                         The length of the CHIPKILL timer is specified by</span>
<a name="l08747"></a>08747 <span class="comment">                                                         MIO_RST_CKILL[TIMER]. */</span>
<a name="l08748"></a>08748     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a3dd3580a816679d3bfd16ea110fc96e4">jtcsrdis</a>                     : 1;  <span class="comment">/**&lt; If JTCSRDIS=1, internal CSR access via JTAG TAP</span>
<a name="l08749"></a>08749 <span class="comment">                                                         controller is disabled</span>
<a name="l08750"></a>08750 <span class="comment">                                                         This field resets to 1 in Authentik mode, else 0. */</span>
<a name="l08751"></a>08751     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a6971fa03b7dc6ab94a97090db5032a78">ejtagdis</a>                     : 1;  <span class="comment">/**&lt; If EJTAGDIS=1, external EJTAG access is disabled</span>
<a name="l08752"></a>08752 <span class="comment">                                                         This field resets to 1 in Authentik mode, else 0. */</span>
<a name="l08753"></a>08753     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a53bd63dff7a9008559227808b4f6bebc">romen</a>                        : 1;  <span class="comment">/**&lt; If ROMEN=1, Authentik/eMMC boot ROM is visible</span>
<a name="l08754"></a>08754 <span class="comment">                                                         in the boot bus address space.</span>
<a name="l08755"></a>08755 <span class="comment">                                                         This field resets to 1 in an Authentik part or</span>
<a name="l08756"></a>08756 <span class="comment">                                                         when booting from eMMC. Else, resets to 0. */</span>
<a name="l08757"></a>08757     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#aaac7da60b6fb1757facd398d43cee84d">ckill_ppdis</a>                  : 1;  <span class="comment">/**&lt; If CK_PPDIS=1, PPs other than 0 are disabled</span>
<a name="l08758"></a>08758 <span class="comment">                                                         during a CHIPKILL.  Writes have no effect when</span>
<a name="l08759"></a>08759 <span class="comment">                                                         MIO_RST_BOOT[CHIPKILL]=1. */</span>
<a name="l08760"></a>08760     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a563eb3ad68af06e2ed9139896f7d30c7">jt_tstmode</a>                   : 1;  <span class="comment">/**&lt; JTAG test mode */</span>
<a name="l08761"></a>08761     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a77c793516f93dff46eb9b6bbb9a0bd49">reserved_50_57</a>               : 8;
<a name="l08762"></a>08762     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#addd70ce6612739e0fc6a71b9acd4cfc0">lboot_ext</a>                    : 2;  <span class="comment">/**&lt; Reserved */</span>
<a name="l08763"></a>08763     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#af5fcc990fe5f3d55dc4c8187d5b59614">reserved_44_47</a>               : 4;
<a name="l08764"></a>08764     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#aac49352b861c6ca6d9402e09e1ba31a7">qlm4_spd</a>                     : 4;  <span class="comment">/**&lt; QLM4_SPD pins sampled at DCOK assertion */</span>
<a name="l08765"></a>08765     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a1b6b33a0e7e0927ccacc54f263e62503">qlm3_spd</a>                     : 4;  <span class="comment">/**&lt; QLM3_SPD pins sampled at DCOK assertion */</span>
<a name="l08766"></a>08766     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#acd334a691c798169f6b4b0ffc3b0439c">c_mul</a>                        : 6;  <span class="comment">/**&lt; Core clock multiplier:</span>
<a name="l08767"></a>08767 <span class="comment">                                                           C_MUL = (core clk speed) / (ref clock speed)</span>
<a name="l08768"></a>08768 <span class="comment">                                                         &quot;ref clock speed&quot; should always be 50MHz.</span>
<a name="l08769"></a>08769 <span class="comment">                                                         If PLL_QLM_REF_CLK_EN=0, &quot;ref clock&quot; comes</span>
<a name="l08770"></a>08770 <span class="comment">                                                              from PLL_REF_CLK pin.</span>
<a name="l08771"></a>08771 <span class="comment">                                                         If PLL_QLM_REF_CLK_EN=1, &quot;ref clock&quot; is</span>
<a name="l08772"></a>08772 <span class="comment">                                                              1/2 speed of QLMC_REF_CLK_* pins. */</span>
<a name="l08773"></a>08773     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a9bccba8bc8056729b1cf0c107a169024">pnr_mul</a>                      : 6;  <span class="comment">/**&lt; Coprocessor clock multiplier:</span>
<a name="l08774"></a>08774 <span class="comment">                                                           PNR_MUL = (coprocessor clk speed) /</span>
<a name="l08775"></a>08775 <span class="comment">                                                                           (ref clock speed)</span>
<a name="l08776"></a>08776 <span class="comment">                                                         See C_MUL comments about ref clock. */</span>
<a name="l08777"></a>08777     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#afa8d309e23ee26512a72db1b6b03af5f">qlm2_spd</a>                     : 4;  <span class="comment">/**&lt; QLM2_SPD, report MIO_QLM2_CFG[SPD] */</span>
<a name="l08778"></a>08778     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a355621c0f95b309ad2454ba8820db5ee">qlm1_spd</a>                     : 4;  <span class="comment">/**&lt; QLM1_SPD, report MIO_QLM1_CFG[SPD] */</span>
<a name="l08779"></a>08779     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a6620e6c408ebdf88e9ef5b439c0a9271">qlm0_spd</a>                     : 4;  <span class="comment">/**&lt; QLM0_SPD, report MIO_QLM0_CFG[SPD] */</span>
<a name="l08780"></a>08780     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a1f222a3b0d31b1f9dd3b083efb2412e1">lboot</a>                        : 10; <span class="comment">/**&lt; Last boot cause mask, resets only with dcok.</span>
<a name="l08781"></a>08781 <span class="comment"></span>
<a name="l08782"></a>08782 <span class="comment">                                                         bit9 - Soft reset due to watchdog</span>
<a name="l08783"></a>08783 <span class="comment">                                                         bit8 - Soft reset due to CIU_SOFT_RST write</span>
<a name="l08784"></a>08784 <span class="comment">                                                         bit7 - Warm reset due to cntl0 link-down or</span>
<a name="l08785"></a>08785 <span class="comment">                                                                hot-reset</span>
<a name="l08786"></a>08786 <span class="comment">                                                         bit6 - Warm reset due to cntl1 link-down or</span>
<a name="l08787"></a>08787 <span class="comment">                                                                hot-reset</span>
<a name="l08788"></a>08788 <span class="comment">                                                         bit5 - Cntl1 reset due to PERST1_L pin</span>
<a name="l08789"></a>08789 <span class="comment">                                                         bit4 - Cntl0 reset due to PERST0_L pin</span>
<a name="l08790"></a>08790 <span class="comment">                                                         bit3 - Warm reset due to PERST1_L pin</span>
<a name="l08791"></a>08791 <span class="comment">                                                         bit2 - Warm reset due to PERST0_L pin</span>
<a name="l08792"></a>08792 <span class="comment">                                                         bit1 - Warm reset due to CHIP_RESET_L pin</span>
<a name="l08793"></a>08793 <span class="comment">                                                         bit0 - Cold reset due to DCOK pin */</span>
<a name="l08794"></a>08794     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a100da7607002bc553aaa37fe6029b159">rboot</a>                        : 1;  <span class="comment">/**&lt; Determines whether core 0 remains in reset after</span>
<a name="l08795"></a>08795 <span class="comment">                                                         after chip cold/warm/soft reset. */</span>
<a name="l08796"></a>08796     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#af42b42b700710ad29e1d1eb84769134a">rboot_pin</a>                    : 1;  <span class="comment">/**&lt; Read-only access to REMOTE_BOOT pin */</span>
<a name="l08797"></a>08797 <span class="preprocessor">#else</span>
<a name="l08798"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#af42b42b700710ad29e1d1eb84769134a">08798</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#af42b42b700710ad29e1d1eb84769134a">rboot_pin</a>                    : 1;
<a name="l08799"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a100da7607002bc553aaa37fe6029b159">08799</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a100da7607002bc553aaa37fe6029b159">rboot</a>                        : 1;
<a name="l08800"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a1f222a3b0d31b1f9dd3b083efb2412e1">08800</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a1f222a3b0d31b1f9dd3b083efb2412e1">lboot</a>                        : 10;
<a name="l08801"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a6620e6c408ebdf88e9ef5b439c0a9271">08801</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a6620e6c408ebdf88e9ef5b439c0a9271">qlm0_spd</a>                     : 4;
<a name="l08802"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a355621c0f95b309ad2454ba8820db5ee">08802</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a355621c0f95b309ad2454ba8820db5ee">qlm1_spd</a>                     : 4;
<a name="l08803"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#afa8d309e23ee26512a72db1b6b03af5f">08803</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#afa8d309e23ee26512a72db1b6b03af5f">qlm2_spd</a>                     : 4;
<a name="l08804"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a9bccba8bc8056729b1cf0c107a169024">08804</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a9bccba8bc8056729b1cf0c107a169024">pnr_mul</a>                      : 6;
<a name="l08805"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#acd334a691c798169f6b4b0ffc3b0439c">08805</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#acd334a691c798169f6b4b0ffc3b0439c">c_mul</a>                        : 6;
<a name="l08806"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a1b6b33a0e7e0927ccacc54f263e62503">08806</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a1b6b33a0e7e0927ccacc54f263e62503">qlm3_spd</a>                     : 4;
<a name="l08807"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#aac49352b861c6ca6d9402e09e1ba31a7">08807</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#aac49352b861c6ca6d9402e09e1ba31a7">qlm4_spd</a>                     : 4;
<a name="l08808"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#af5fcc990fe5f3d55dc4c8187d5b59614">08808</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#af5fcc990fe5f3d55dc4c8187d5b59614">reserved_44_47</a>               : 4;
<a name="l08809"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#addd70ce6612739e0fc6a71b9acd4cfc0">08809</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#addd70ce6612739e0fc6a71b9acd4cfc0">lboot_ext</a>                    : 2;
<a name="l08810"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a77c793516f93dff46eb9b6bbb9a0bd49">08810</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a77c793516f93dff46eb9b6bbb9a0bd49">reserved_50_57</a>               : 8;
<a name="l08811"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a563eb3ad68af06e2ed9139896f7d30c7">08811</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a563eb3ad68af06e2ed9139896f7d30c7">jt_tstmode</a>                   : 1;
<a name="l08812"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#aaac7da60b6fb1757facd398d43cee84d">08812</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#aaac7da60b6fb1757facd398d43cee84d">ckill_ppdis</a>                  : 1;
<a name="l08813"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a53bd63dff7a9008559227808b4f6bebc">08813</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a53bd63dff7a9008559227808b4f6bebc">romen</a>                        : 1;
<a name="l08814"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a6971fa03b7dc6ab94a97090db5032a78">08814</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a6971fa03b7dc6ab94a97090db5032a78">ejtagdis</a>                     : 1;
<a name="l08815"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a3dd3580a816679d3bfd16ea110fc96e4">08815</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a3dd3580a816679d3bfd16ea110fc96e4">jtcsrdis</a>                     : 1;
<a name="l08816"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a44b6f75905a48f9213775b677c24322b">08816</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__s.html#a44b6f75905a48f9213775b677c24322b">chipkill</a>                     : 1;
<a name="l08817"></a>08817 <span class="preprocessor">#endif</span>
<a name="l08818"></a>08818 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__boot.html#a6c484dcd1d6b6614c7a3450077874784">s</a>;
<a name="l08819"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html">08819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html">cvmx_mio_rst_boot_cn61xx</a> {
<a name="l08820"></a>08820 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08821"></a>08821 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#aca40587c1e9ca3f0aa1cbba0947cd146">chipkill</a>                     : 1;  <span class="comment">/**&lt; A 0-&gt;1 transition of CHIPKILL starts the CHIPKILL</span>
<a name="l08822"></a>08822 <span class="comment">                                                         timer.  When CHIPKILL=1 and the timer expires,</span>
<a name="l08823"></a>08823 <span class="comment">                                                         internal chip reset is asserted forever until the</span>
<a name="l08824"></a>08824 <span class="comment">                                                         next chip reset.  The CHIPKILL timer can be</span>
<a name="l08825"></a>08825 <span class="comment">                                                         stopped only by a chip (cold, warm, soft) reset.</span>
<a name="l08826"></a>08826 <span class="comment">                                                         The length of the CHIPKILL timer is specified by</span>
<a name="l08827"></a>08827 <span class="comment">                                                         MIO_RST_CKILL[TIMER]. */</span>
<a name="l08828"></a>08828     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a586ff79c63925a62c47f04db050c01e4">jtcsrdis</a>                     : 1;  <span class="comment">/**&lt; If JTCSRDIS=1, internal CSR access via JTAG TAP</span>
<a name="l08829"></a>08829 <span class="comment">                                                         controller is disabled</span>
<a name="l08830"></a>08830 <span class="comment">                                                         This field resets to 1 in Authentik mode, else 0. */</span>
<a name="l08831"></a>08831     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a3f15c229a91a72895efd4bd233a6a1b3">ejtagdis</a>                     : 1;  <span class="comment">/**&lt; If EJTAGDIS=1, external EJTAG access is disabled</span>
<a name="l08832"></a>08832 <span class="comment">                                                         This field resets to 1 in Authentik mode, else 0. */</span>
<a name="l08833"></a>08833     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a497898b8e842f4688e4293f8dda57d7b">romen</a>                        : 1;  <span class="comment">/**&lt; If ROMEN=1, Authentik/eMMC boot ROM is visible</span>
<a name="l08834"></a>08834 <span class="comment">                                                         in the boot bus address space.</span>
<a name="l08835"></a>08835 <span class="comment">                                                         This field resets to 1 in an Authentik part or</span>
<a name="l08836"></a>08836 <span class="comment">                                                         when booting from eMMC. Else, resets to 0. */</span>
<a name="l08837"></a>08837     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#aaf9a2e7eedeadb0953e5e3731ecc92ce">ckill_ppdis</a>                  : 1;  <span class="comment">/**&lt; If CK_PPDIS=1, PPs other than 0 are disabled</span>
<a name="l08838"></a>08838 <span class="comment">                                                         during a CHIPKILL.  Writes have no effect when</span>
<a name="l08839"></a>08839 <span class="comment">                                                         MIO_RST_BOOT[CHIPKILL]=1. */</span>
<a name="l08840"></a>08840     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#afa403facecd0de257a50172475da88d9">jt_tstmode</a>                   : 1;  <span class="comment">/**&lt; JTAG test mode */</span>
<a name="l08841"></a>08841     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#ac47bee8de3365ba74be299e339fb4fe2">reserved_50_57</a>               : 8;
<a name="l08842"></a>08842     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#ae1d905cddad9eb9780bcd8ab88ff9500">lboot_ext</a>                    : 2;  <span class="comment">/**&lt; Reserved */</span>
<a name="l08843"></a>08843     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#ad3df9bbdbc29695e9c7a1b26975c088e">reserved_36_47</a>               : 12;
<a name="l08844"></a>08844     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a9e601ebb925aa88c9199f9ea3f6ef652">c_mul</a>                        : 6;  <span class="comment">/**&lt; Core clock multiplier:</span>
<a name="l08845"></a>08845 <span class="comment">                                                           C_MUL = (core clk speed) / (ref clock speed)</span>
<a name="l08846"></a>08846 <span class="comment">                                                         &quot;ref clock speed&quot; should always be 50MHz.</span>
<a name="l08847"></a>08847 <span class="comment">                                                         If PLL_QLM_REF_CLK_EN=0, &quot;ref clock&quot; comes</span>
<a name="l08848"></a>08848 <span class="comment">                                                              from PLL_REF_CLK pin.</span>
<a name="l08849"></a>08849 <span class="comment">                                                         If PLL_QLM_REF_CLK_EN=1, &quot;ref clock&quot; is</span>
<a name="l08850"></a>08850 <span class="comment">                                                              1/2 speed of QLMC_REF_CLK_* pins. */</span>
<a name="l08851"></a>08851     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a2eb233e0d8a3bb2afc0aedee274ddf1b">pnr_mul</a>                      : 6;  <span class="comment">/**&lt; Coprocessor clock multiplier:</span>
<a name="l08852"></a>08852 <span class="comment">                                                           PNR_MUL = (coprocessor clk speed) /</span>
<a name="l08853"></a>08853 <span class="comment">                                                                           (ref clock speed)</span>
<a name="l08854"></a>08854 <span class="comment">                                                         See C_MUL comments about ref clock. */</span>
<a name="l08855"></a>08855     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#ae8a67dd5b1846d9f6ca7fa6ecb0367f3">qlm2_spd</a>                     : 4;  <span class="comment">/**&lt; QLM2_SPD, report MIO_QLM2_CFG[SPD] */</span>
<a name="l08856"></a>08856     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#af394e68438b4b92de5f30f6109e9ccf1">qlm1_spd</a>                     : 4;  <span class="comment">/**&lt; QLM1_SPD, report MIO_QLM1_CFG[SPD] */</span>
<a name="l08857"></a>08857     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#ac1dcfa7e8e6f3de776c291587da152ac">qlm0_spd</a>                     : 4;  <span class="comment">/**&lt; QLM0_SPD, report MIO_QLM0_CFG[SPD] */</span>
<a name="l08858"></a>08858     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#ab87e8a6bc2628bc1ad6718bd1813a201">lboot</a>                        : 10; <span class="comment">/**&lt; Last boot cause mask, resets only with dcok.</span>
<a name="l08859"></a>08859 <span class="comment"></span>
<a name="l08860"></a>08860 <span class="comment">                                                         bit9 - Soft reset due to watchdog</span>
<a name="l08861"></a>08861 <span class="comment">                                                         bit8 - Soft reset due to CIU_SOFT_RST write</span>
<a name="l08862"></a>08862 <span class="comment">                                                         bit7 - Warm reset due to cntl0 link-down or</span>
<a name="l08863"></a>08863 <span class="comment">                                                                hot-reset</span>
<a name="l08864"></a>08864 <span class="comment">                                                         bit6 - Warm reset due to cntl1 link-down or</span>
<a name="l08865"></a>08865 <span class="comment">                                                                hot-reset</span>
<a name="l08866"></a>08866 <span class="comment">                                                         bit5 - Cntl1 reset due to PERST1_L pin</span>
<a name="l08867"></a>08867 <span class="comment">                                                         bit4 - Cntl0 reset due to PERST0_L pin</span>
<a name="l08868"></a>08868 <span class="comment">                                                         bit3 - Warm reset due to PERST1_L pin</span>
<a name="l08869"></a>08869 <span class="comment">                                                         bit2 - Warm reset due to PERST0_L pin</span>
<a name="l08870"></a>08870 <span class="comment">                                                         bit1 - Warm reset due to CHIP_RESET_L pin</span>
<a name="l08871"></a>08871 <span class="comment">                                                         bit0 - Cold reset due to DCOK pin */</span>
<a name="l08872"></a>08872     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a8ff86128c8a57172243de58f3d20d34b">rboot</a>                        : 1;  <span class="comment">/**&lt; Determines whether core 0 remains in reset after</span>
<a name="l08873"></a>08873 <span class="comment">                                                         after chip cold/warm/soft reset. */</span>
<a name="l08874"></a>08874     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a426c13470792c4519acbc68c70621507">rboot_pin</a>                    : 1;  <span class="comment">/**&lt; Read-only access to REMOTE_BOOT pin */</span>
<a name="l08875"></a>08875 <span class="preprocessor">#else</span>
<a name="l08876"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a426c13470792c4519acbc68c70621507">08876</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a426c13470792c4519acbc68c70621507">rboot_pin</a>                    : 1;
<a name="l08877"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a8ff86128c8a57172243de58f3d20d34b">08877</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a8ff86128c8a57172243de58f3d20d34b">rboot</a>                        : 1;
<a name="l08878"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#ab87e8a6bc2628bc1ad6718bd1813a201">08878</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#ab87e8a6bc2628bc1ad6718bd1813a201">lboot</a>                        : 10;
<a name="l08879"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#ac1dcfa7e8e6f3de776c291587da152ac">08879</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#ac1dcfa7e8e6f3de776c291587da152ac">qlm0_spd</a>                     : 4;
<a name="l08880"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#af394e68438b4b92de5f30f6109e9ccf1">08880</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#af394e68438b4b92de5f30f6109e9ccf1">qlm1_spd</a>                     : 4;
<a name="l08881"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#ae8a67dd5b1846d9f6ca7fa6ecb0367f3">08881</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#ae8a67dd5b1846d9f6ca7fa6ecb0367f3">qlm2_spd</a>                     : 4;
<a name="l08882"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a2eb233e0d8a3bb2afc0aedee274ddf1b">08882</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a2eb233e0d8a3bb2afc0aedee274ddf1b">pnr_mul</a>                      : 6;
<a name="l08883"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a9e601ebb925aa88c9199f9ea3f6ef652">08883</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a9e601ebb925aa88c9199f9ea3f6ef652">c_mul</a>                        : 6;
<a name="l08884"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#ad3df9bbdbc29695e9c7a1b26975c088e">08884</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#ad3df9bbdbc29695e9c7a1b26975c088e">reserved_36_47</a>               : 12;
<a name="l08885"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#ae1d905cddad9eb9780bcd8ab88ff9500">08885</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#ae1d905cddad9eb9780bcd8ab88ff9500">lboot_ext</a>                    : 2;
<a name="l08886"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#ac47bee8de3365ba74be299e339fb4fe2">08886</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#ac47bee8de3365ba74be299e339fb4fe2">reserved_50_57</a>               : 8;
<a name="l08887"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#afa403facecd0de257a50172475da88d9">08887</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#afa403facecd0de257a50172475da88d9">jt_tstmode</a>                   : 1;
<a name="l08888"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#aaf9a2e7eedeadb0953e5e3731ecc92ce">08888</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#aaf9a2e7eedeadb0953e5e3731ecc92ce">ckill_ppdis</a>                  : 1;
<a name="l08889"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a497898b8e842f4688e4293f8dda57d7b">08889</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a497898b8e842f4688e4293f8dda57d7b">romen</a>                        : 1;
<a name="l08890"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a3f15c229a91a72895efd4bd233a6a1b3">08890</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a3f15c229a91a72895efd4bd233a6a1b3">ejtagdis</a>                     : 1;
<a name="l08891"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a586ff79c63925a62c47f04db050c01e4">08891</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#a586ff79c63925a62c47f04db050c01e4">jtcsrdis</a>                     : 1;
<a name="l08892"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#aca40587c1e9ca3f0aa1cbba0947cd146">08892</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html#aca40587c1e9ca3f0aa1cbba0947cd146">chipkill</a>                     : 1;
<a name="l08893"></a>08893 <span class="preprocessor">#endif</span>
<a name="l08894"></a>08894 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__boot.html#ae02cbeac7b682e5fa604befbcb30a8e8">cn61xx</a>;
<a name="l08895"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html">08895</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html">cvmx_mio_rst_boot_cn63xx</a> {
<a name="l08896"></a>08896 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08897"></a>08897 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#ac07d9c31ee470860d67ce15a7cf3a59a">reserved_36_63</a>               : 28;
<a name="l08898"></a>08898     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#a5977377e2c272941ec6b65b0e193cd4f">c_mul</a>                        : 6;  <span class="comment">/**&lt; Core clock multiplier:</span>
<a name="l08899"></a>08899 <span class="comment">                                                           C_MUL = (core clk speed) / (ref clock speed)</span>
<a name="l08900"></a>08900 <span class="comment">                                                         &quot;ref clock speed&quot; should always be 50MHz.</span>
<a name="l08901"></a>08901 <span class="comment">                                                         If PLL_QLM_REF_CLK_EN=0, &quot;ref clock&quot; comes</span>
<a name="l08902"></a>08902 <span class="comment">                                                              from PLL_REF_CLK pin.</span>
<a name="l08903"></a>08903 <span class="comment">                                                         If PLL_QLM_REF_CLK_EN=1, &quot;ref clock&quot; is</span>
<a name="l08904"></a>08904 <span class="comment">                                                              1/2 speed of QLMC_REF_CLK_* pins. */</span>
<a name="l08905"></a>08905     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#aad4a5ec77f2a2015e99a6dce138d6a28">pnr_mul</a>                      : 6;  <span class="comment">/**&lt; Coprocessor clock multiplier:</span>
<a name="l08906"></a>08906 <span class="comment">                                                           PNR_MUL = (coprocessor clk speed) /</span>
<a name="l08907"></a>08907 <span class="comment">                                                                           (ref clock speed)</span>
<a name="l08908"></a>08908 <span class="comment">                                                         See C_MUL comments about ref clock. */</span>
<a name="l08909"></a>08909     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#addcc8db63afcceb4dc3fcb50ccac03c1">qlm2_spd</a>                     : 4;  <span class="comment">/**&lt; QLM2_SPD pins sampled at DCOK assertion */</span>
<a name="l08910"></a>08910     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#a584c61c4efa3c85a763d63129430b8e3">qlm1_spd</a>                     : 4;  <span class="comment">/**&lt; QLM1_SPD pins sampled at DCOK assertion */</span>
<a name="l08911"></a>08911     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#a1d833b3db97bb5cfa9f170e952b4554e">qlm0_spd</a>                     : 4;  <span class="comment">/**&lt; QLM0_SPD pins sampled at DCOK assertion */</span>
<a name="l08912"></a>08912     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#aeea9ef350b95051264779e77c8de2c04">lboot</a>                        : 10; <span class="comment">/**&lt; Last boot cause mask, resets only with dock.</span>
<a name="l08913"></a>08913 <span class="comment"></span>
<a name="l08914"></a>08914 <span class="comment">                                                         bit9 - Soft reset due to watchdog</span>
<a name="l08915"></a>08915 <span class="comment">                                                         bit8 - Soft reset due to CIU_SOFT_RST write</span>
<a name="l08916"></a>08916 <span class="comment">                                                         bit7 - Warm reset due to cntl0 link-down or</span>
<a name="l08917"></a>08917 <span class="comment">                                                                hot-reset</span>
<a name="l08918"></a>08918 <span class="comment">                                                         bit6 - Warm reset due to cntl1 link-down or</span>
<a name="l08919"></a>08919 <span class="comment">                                                                hot-reset</span>
<a name="l08920"></a>08920 <span class="comment">                                                         bit5 - Cntl1 reset due to PERST1_L pin</span>
<a name="l08921"></a>08921 <span class="comment">                                                         bit4 - Cntl0 reset due to PERST0_L pin</span>
<a name="l08922"></a>08922 <span class="comment">                                                         bit3 - Warm reset due to PERST1_L pin</span>
<a name="l08923"></a>08923 <span class="comment">                                                         bit2 - Warm reset due to PERST0_L pin</span>
<a name="l08924"></a>08924 <span class="comment">                                                         bit1 - Warm reset due to CHIP_RESET_L pin</span>
<a name="l08925"></a>08925 <span class="comment">                                                         bit0 - Cold reset due to DCOK pin */</span>
<a name="l08926"></a>08926     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#a67b785c3488d34f2840bda8e596bd996">rboot</a>                        : 1;  <span class="comment">/**&lt; Determines whether core 0 remains in reset after</span>
<a name="l08927"></a>08927 <span class="comment">                                                         after chip cold/warm/soft reset. */</span>
<a name="l08928"></a>08928     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#a27daa1a4c7896743f44a4b2dfe6b6577">rboot_pin</a>                    : 1;  <span class="comment">/**&lt; Read-only access to REMOTE_BOOT pin */</span>
<a name="l08929"></a>08929 <span class="preprocessor">#else</span>
<a name="l08930"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#a27daa1a4c7896743f44a4b2dfe6b6577">08930</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#a27daa1a4c7896743f44a4b2dfe6b6577">rboot_pin</a>                    : 1;
<a name="l08931"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#a67b785c3488d34f2840bda8e596bd996">08931</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#a67b785c3488d34f2840bda8e596bd996">rboot</a>                        : 1;
<a name="l08932"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#aeea9ef350b95051264779e77c8de2c04">08932</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#aeea9ef350b95051264779e77c8de2c04">lboot</a>                        : 10;
<a name="l08933"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#a1d833b3db97bb5cfa9f170e952b4554e">08933</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#a1d833b3db97bb5cfa9f170e952b4554e">qlm0_spd</a>                     : 4;
<a name="l08934"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#a584c61c4efa3c85a763d63129430b8e3">08934</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#a584c61c4efa3c85a763d63129430b8e3">qlm1_spd</a>                     : 4;
<a name="l08935"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#addcc8db63afcceb4dc3fcb50ccac03c1">08935</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#addcc8db63afcceb4dc3fcb50ccac03c1">qlm2_spd</a>                     : 4;
<a name="l08936"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#aad4a5ec77f2a2015e99a6dce138d6a28">08936</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#aad4a5ec77f2a2015e99a6dce138d6a28">pnr_mul</a>                      : 6;
<a name="l08937"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#a5977377e2c272941ec6b65b0e193cd4f">08937</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#a5977377e2c272941ec6b65b0e193cd4f">c_mul</a>                        : 6;
<a name="l08938"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#ac07d9c31ee470860d67ce15a7cf3a59a">08938</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html#ac07d9c31ee470860d67ce15a7cf3a59a">reserved_36_63</a>               : 28;
<a name="l08939"></a>08939 <span class="preprocessor">#endif</span>
<a name="l08940"></a>08940 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__boot.html#a56260302f193fb52c7e84a6aaa1c1396">cn63xx</a>;
<a name="l08941"></a><a class="code" href="unioncvmx__mio__rst__boot.html#a3148de0a051f63e1c48d8c2217739089">08941</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn63xx.html">cvmx_mio_rst_boot_cn63xx</a>       <a class="code" href="unioncvmx__mio__rst__boot.html#a3148de0a051f63e1c48d8c2217739089">cn63xxp1</a>;
<a name="l08942"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html">08942</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html">cvmx_mio_rst_boot_cn66xx</a> {
<a name="l08943"></a>08943 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08944"></a>08944 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a661174f013e5d62111654c9ee7b6ef9f">chipkill</a>                     : 1;  <span class="comment">/**&lt; A 0-&gt;1 transition of CHIPKILL starts the CHIPKILL</span>
<a name="l08945"></a>08945 <span class="comment">                                                         timer.  When CHIPKILL=1 and the timer expires,</span>
<a name="l08946"></a>08946 <span class="comment">                                                         internal chip reset is asserted forever until the</span>
<a name="l08947"></a>08947 <span class="comment">                                                         next chip reset.  The CHIPKILL timer can be</span>
<a name="l08948"></a>08948 <span class="comment">                                                         stopped only by a chip (cold, warm, soft) reset.</span>
<a name="l08949"></a>08949 <span class="comment">                                                         The length of the CHIPKILL timer is specified by</span>
<a name="l08950"></a>08950 <span class="comment">                                                         MIO_RST_CKILL[TIMER]. */</span>
<a name="l08951"></a>08951     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a49c3d242002beb4bf0cc74fb1b4ba262">jtcsrdis</a>                     : 1;  <span class="comment">/**&lt; If JTCSRDIS=1, internal CSR access via JTAG TAP</span>
<a name="l08952"></a>08952 <span class="comment">                                                         controller is disabled</span>
<a name="l08953"></a>08953 <span class="comment">                                                         This field resets to 1 in Authentik mode, else 0. */</span>
<a name="l08954"></a>08954     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a447d3c4db29cc15bace8b0fe33c391e6">ejtagdis</a>                     : 1;  <span class="comment">/**&lt; If EJTAGDIS=1, external EJTAG access is disabled</span>
<a name="l08955"></a>08955 <span class="comment">                                                         This field resets to 1 in Authentik mode, else 0. */</span>
<a name="l08956"></a>08956     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#af37bce0217b9039006ab605a496b31f4">romen</a>                        : 1;  <span class="comment">/**&lt; If ROMEN=1, Authentik ROM is visible in the boot</span>
<a name="l08957"></a>08957 <span class="comment">                                                         bus address space.</span>
<a name="l08958"></a>08958 <span class="comment">                                                         This field resets to 1 in Authentik mode, else 0. */</span>
<a name="l08959"></a>08959     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#aca2cd1768ed970d8b66b7f5ce2fe6360">ckill_ppdis</a>                  : 1;  <span class="comment">/**&lt; If CK_PPDIS=1, PPs other than 0 are disabled</span>
<a name="l08960"></a>08960 <span class="comment">                                                         during a CHIPKILL.  Writes have no effect when</span>
<a name="l08961"></a>08961 <span class="comment">                                                         MIO_RST_BOOT[CHIPKILL]=1. */</span>
<a name="l08962"></a>08962     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#aa0832e2b3d08c2d44392b85ecad08389">reserved_50_58</a>               : 9;
<a name="l08963"></a>08963     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#abb91f88e3c09302b0bfb2137bd2e1981">lboot_ext</a>                    : 2;  <span class="comment">/**&lt; Extended Last boot cause mask, resets only with</span>
<a name="l08964"></a>08964 <span class="comment">                                                         dock.</span>
<a name="l08965"></a>08965 <span class="comment"></span>
<a name="l08966"></a>08966 <span class="comment">                                                           bit1 - Warm reset due to cntl3 link-down or</span>
<a name="l08967"></a>08967 <span class="comment">                                                                  hot-reset</span>
<a name="l08968"></a>08968 <span class="comment">                                                           bit0 - Warm reset due to cntl2 link-down or</span>
<a name="l08969"></a>08969 <span class="comment">                                                                  hot-reset */</span>
<a name="l08970"></a>08970     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a04973f65304bda66333d2e552454bea0">reserved_36_47</a>               : 12;
<a name="l08971"></a>08971     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#aebdf2c6369f99509630a2634a9f3fb07">c_mul</a>                        : 6;  <span class="comment">/**&lt; Core clock multiplier:</span>
<a name="l08972"></a>08972 <span class="comment">                                                           C_MUL = (core clk speed) / (ref clock speed)</span>
<a name="l08973"></a>08973 <span class="comment">                                                         &quot;ref clock speed&quot; should always be 50MHz.</span>
<a name="l08974"></a>08974 <span class="comment">                                                         If PLL_QLM_REF_CLK_EN=0, &quot;ref clock&quot; comes</span>
<a name="l08975"></a>08975 <span class="comment">                                                              from PLL_REF_CLK pin.</span>
<a name="l08976"></a>08976 <span class="comment">                                                         If PLL_QLM_REF_CLK_EN=1, &quot;ref clock&quot; is</span>
<a name="l08977"></a>08977 <span class="comment">                                                              1/2 speed of QLMC_REF_CLK_* pins. */</span>
<a name="l08978"></a>08978     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a5facb420301ed3b8d8603bf4a37fdd80">pnr_mul</a>                      : 6;  <span class="comment">/**&lt; Coprocessor clock multiplier:</span>
<a name="l08979"></a>08979 <span class="comment">                                                           PNR_MUL = (coprocessor clk speed) /</span>
<a name="l08980"></a>08980 <span class="comment">                                                                           (ref clock speed)</span>
<a name="l08981"></a>08981 <span class="comment">                                                         See C_MUL comments about ref clock. */</span>
<a name="l08982"></a>08982     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a373337440d2a412990297cd24d6bc210">qlm2_spd</a>                     : 4;  <span class="comment">/**&lt; QLM2_SPD pins sampled at DCOK assertion */</span>
<a name="l08983"></a>08983     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a419bfe5b4518b297325afcbff77217d2">qlm1_spd</a>                     : 4;  <span class="comment">/**&lt; QLM1_SPD pins sampled at DCOK assertion */</span>
<a name="l08984"></a>08984     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#aca30a6910663716a744ea82661f3b72b">qlm0_spd</a>                     : 4;  <span class="comment">/**&lt; QLM0_SPD pins sampled at DCOK assertion */</span>
<a name="l08985"></a>08985     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a4011d07b2362b6c66d7ba052be16c103">lboot</a>                        : 10; <span class="comment">/**&lt; Last boot cause mask, resets only with dock.</span>
<a name="l08986"></a>08986 <span class="comment"></span>
<a name="l08987"></a>08987 <span class="comment">                                                         bit9 - Soft reset due to watchdog</span>
<a name="l08988"></a>08988 <span class="comment">                                                         bit8 - Soft reset due to CIU_SOFT_RST write</span>
<a name="l08989"></a>08989 <span class="comment">                                                         bit7 - Warm reset due to cntl0 link-down or</span>
<a name="l08990"></a>08990 <span class="comment">                                                                hot-reset</span>
<a name="l08991"></a>08991 <span class="comment">                                                         bit6 - Warm reset due to cntl1 link-down or</span>
<a name="l08992"></a>08992 <span class="comment">                                                                hot-reset</span>
<a name="l08993"></a>08993 <span class="comment">                                                         bit5 - Cntl1 reset due to PERST1_L pin</span>
<a name="l08994"></a>08994 <span class="comment">                                                         bit4 - Cntl0 reset due to PERST0_L pin</span>
<a name="l08995"></a>08995 <span class="comment">                                                         bit3 - Warm reset due to PERST1_L pin</span>
<a name="l08996"></a>08996 <span class="comment">                                                         bit2 - Warm reset due to PERST0_L pin</span>
<a name="l08997"></a>08997 <span class="comment">                                                         bit1 - Warm reset due to CHIP_RESET_L pin</span>
<a name="l08998"></a>08998 <span class="comment">                                                         bit0 - Cold reset due to DCOK pin */</span>
<a name="l08999"></a>08999     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a3e6b6c5a8e6e554fc6b2d1919d0485fb">rboot</a>                        : 1;  <span class="comment">/**&lt; Determines whether core 0 remains in reset after</span>
<a name="l09000"></a>09000 <span class="comment">                                                         after chip cold/warm/soft reset. */</span>
<a name="l09001"></a>09001     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a5e09c2691a393187ab8ce47d781099fe">rboot_pin</a>                    : 1;  <span class="comment">/**&lt; Read-only access to REMOTE_BOOT pin */</span>
<a name="l09002"></a>09002 <span class="preprocessor">#else</span>
<a name="l09003"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a5e09c2691a393187ab8ce47d781099fe">09003</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a5e09c2691a393187ab8ce47d781099fe">rboot_pin</a>                    : 1;
<a name="l09004"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a3e6b6c5a8e6e554fc6b2d1919d0485fb">09004</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a3e6b6c5a8e6e554fc6b2d1919d0485fb">rboot</a>                        : 1;
<a name="l09005"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a4011d07b2362b6c66d7ba052be16c103">09005</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a4011d07b2362b6c66d7ba052be16c103">lboot</a>                        : 10;
<a name="l09006"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#aca30a6910663716a744ea82661f3b72b">09006</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#aca30a6910663716a744ea82661f3b72b">qlm0_spd</a>                     : 4;
<a name="l09007"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a419bfe5b4518b297325afcbff77217d2">09007</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a419bfe5b4518b297325afcbff77217d2">qlm1_spd</a>                     : 4;
<a name="l09008"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a373337440d2a412990297cd24d6bc210">09008</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a373337440d2a412990297cd24d6bc210">qlm2_spd</a>                     : 4;
<a name="l09009"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a5facb420301ed3b8d8603bf4a37fdd80">09009</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a5facb420301ed3b8d8603bf4a37fdd80">pnr_mul</a>                      : 6;
<a name="l09010"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#aebdf2c6369f99509630a2634a9f3fb07">09010</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#aebdf2c6369f99509630a2634a9f3fb07">c_mul</a>                        : 6;
<a name="l09011"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a04973f65304bda66333d2e552454bea0">09011</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a04973f65304bda66333d2e552454bea0">reserved_36_47</a>               : 12;
<a name="l09012"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#abb91f88e3c09302b0bfb2137bd2e1981">09012</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#abb91f88e3c09302b0bfb2137bd2e1981">lboot_ext</a>                    : 2;
<a name="l09013"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#aa0832e2b3d08c2d44392b85ecad08389">09013</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#aa0832e2b3d08c2d44392b85ecad08389">reserved_50_58</a>               : 9;
<a name="l09014"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#aca2cd1768ed970d8b66b7f5ce2fe6360">09014</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#aca2cd1768ed970d8b66b7f5ce2fe6360">ckill_ppdis</a>                  : 1;
<a name="l09015"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#af37bce0217b9039006ab605a496b31f4">09015</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#af37bce0217b9039006ab605a496b31f4">romen</a>                        : 1;
<a name="l09016"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a447d3c4db29cc15bace8b0fe33c391e6">09016</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a447d3c4db29cc15bace8b0fe33c391e6">ejtagdis</a>                     : 1;
<a name="l09017"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a49c3d242002beb4bf0cc74fb1b4ba262">09017</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a49c3d242002beb4bf0cc74fb1b4ba262">jtcsrdis</a>                     : 1;
<a name="l09018"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a661174f013e5d62111654c9ee7b6ef9f">09018</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn66xx.html#a661174f013e5d62111654c9ee7b6ef9f">chipkill</a>                     : 1;
<a name="l09019"></a>09019 <span class="preprocessor">#endif</span>
<a name="l09020"></a>09020 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__boot.html#a8c0d9df03e38875704626bf20764131f">cn66xx</a>;
<a name="l09021"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html">09021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html">cvmx_mio_rst_boot_cn68xx</a> {
<a name="l09022"></a>09022 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09023"></a>09023 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a977ce0d6d680d8addbc605a04601d331">reserved_59_63</a>               : 5;
<a name="l09024"></a>09024     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a7848f0c875e6f6bb3b53aa8ce59fe326">jt_tstmode</a>                   : 1;  <span class="comment">/**&lt; JTAG test mode */</span>
<a name="l09025"></a>09025     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a0628a994b32ddf50369e396494910139">reserved_44_57</a>               : 14;
<a name="l09026"></a>09026     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a4bfc85b59f84082da6a8088c047d935b">qlm4_spd</a>                     : 4;  <span class="comment">/**&lt; QLM4_SPD pins sampled at DCOK assertion */</span>
<a name="l09027"></a>09027     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a3f3926f497a6406b30a58339c33a208c">qlm3_spd</a>                     : 4;  <span class="comment">/**&lt; QLM3_SPD pins sampled at DCOK assertion */</span>
<a name="l09028"></a>09028     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a51781781898c2f5469268d9f0c032d54">c_mul</a>                        : 6;  <span class="comment">/**&lt; Core clock multiplier:</span>
<a name="l09029"></a>09029 <span class="comment">                                                           C_MUL = (core clk speed) / (ref clock speed)</span>
<a name="l09030"></a>09030 <span class="comment">                                                         &quot;ref clock&quot; is PLL_REF_CLK pin, which should</span>
<a name="l09031"></a>09031 <span class="comment">                                                         always be 50 MHz. */</span>
<a name="l09032"></a>09032     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#ad5254a652f6159efaedfc3b17a50c36b">pnr_mul</a>                      : 6;  <span class="comment">/**&lt; Coprocessor clock multiplier:</span>
<a name="l09033"></a>09033 <span class="comment">                                                           PNR_MUL = (coprocessor clk speed)</span>
<a name="l09034"></a>09034 <span class="comment">                                                                         (ref clock speed)</span>
<a name="l09035"></a>09035 <span class="comment">                                                         See C_MUL comments about ref clock. */</span>
<a name="l09036"></a>09036     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a3d94936ffe64bbf96fedd911948188c9">qlm2_spd</a>                     : 4;  <span class="comment">/**&lt; QLM2_SPD pins sampled at DCOK assertion */</span>
<a name="l09037"></a>09037     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#abc5ffc621e063f546ef07f38ed929cb4">qlm1_spd</a>                     : 4;  <span class="comment">/**&lt; QLM1_SPD pins sampled at DCOK assertion */</span>
<a name="l09038"></a>09038     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#aa1ce1453fac52cb88a9fe50e6f5fa8f8">qlm0_spd</a>                     : 4;  <span class="comment">/**&lt; QLM0_SPD pins sampled at DCOK assertion */</span>
<a name="l09039"></a>09039     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#afc830431c326f7b1b0976cdc0e5a54d4">lboot</a>                        : 10; <span class="comment">/**&lt; Last boot cause mask, resets only with dock.</span>
<a name="l09040"></a>09040 <span class="comment"></span>
<a name="l09041"></a>09041 <span class="comment">                                                         bit9 - Soft reset due to watchdog</span>
<a name="l09042"></a>09042 <span class="comment">                                                         bit8 - Soft reset due to CIU_SOFT_RST write</span>
<a name="l09043"></a>09043 <span class="comment">                                                         bit7 - Warm reset due to cntl0 link-down or</span>
<a name="l09044"></a>09044 <span class="comment">                                                                hot-reset</span>
<a name="l09045"></a>09045 <span class="comment">                                                         bit6 - Warm reset due to cntl1 link-down or</span>
<a name="l09046"></a>09046 <span class="comment">                                                                hot-reset</span>
<a name="l09047"></a>09047 <span class="comment">                                                         bit5 - Cntl1 reset due to PERST1_L pin</span>
<a name="l09048"></a>09048 <span class="comment">                                                         bit4 - Cntl0 reset due to PERST0_L pin</span>
<a name="l09049"></a>09049 <span class="comment">                                                         bit3 - Warm reset due to PERST1_L pin</span>
<a name="l09050"></a>09050 <span class="comment">                                                         bit2 - Warm reset due to PERST0_L pin</span>
<a name="l09051"></a>09051 <span class="comment">                                                         bit1 - Warm reset due to CHIP_RESET_L pin</span>
<a name="l09052"></a>09052 <span class="comment">                                                         bit0 - Cold reset due to DCOK pin */</span>
<a name="l09053"></a>09053     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a69f3a37fcaa663cb8d9a94b2829b2b51">rboot</a>                        : 1;  <span class="comment">/**&lt; Determines whether core 0 remains in reset after</span>
<a name="l09054"></a>09054 <span class="comment">                                                         after chip cold/warm/soft reset. */</span>
<a name="l09055"></a>09055     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a6d973181c737c44b18151a0ad745d512">rboot_pin</a>                    : 1;  <span class="comment">/**&lt; Read-only access to REMOTE_BOOT pin */</span>
<a name="l09056"></a>09056 <span class="preprocessor">#else</span>
<a name="l09057"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a6d973181c737c44b18151a0ad745d512">09057</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a6d973181c737c44b18151a0ad745d512">rboot_pin</a>                    : 1;
<a name="l09058"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a69f3a37fcaa663cb8d9a94b2829b2b51">09058</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a69f3a37fcaa663cb8d9a94b2829b2b51">rboot</a>                        : 1;
<a name="l09059"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#afc830431c326f7b1b0976cdc0e5a54d4">09059</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#afc830431c326f7b1b0976cdc0e5a54d4">lboot</a>                        : 10;
<a name="l09060"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#aa1ce1453fac52cb88a9fe50e6f5fa8f8">09060</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#aa1ce1453fac52cb88a9fe50e6f5fa8f8">qlm0_spd</a>                     : 4;
<a name="l09061"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#abc5ffc621e063f546ef07f38ed929cb4">09061</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#abc5ffc621e063f546ef07f38ed929cb4">qlm1_spd</a>                     : 4;
<a name="l09062"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a3d94936ffe64bbf96fedd911948188c9">09062</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a3d94936ffe64bbf96fedd911948188c9">qlm2_spd</a>                     : 4;
<a name="l09063"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#ad5254a652f6159efaedfc3b17a50c36b">09063</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#ad5254a652f6159efaedfc3b17a50c36b">pnr_mul</a>                      : 6;
<a name="l09064"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a51781781898c2f5469268d9f0c032d54">09064</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a51781781898c2f5469268d9f0c032d54">c_mul</a>                        : 6;
<a name="l09065"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a3f3926f497a6406b30a58339c33a208c">09065</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a3f3926f497a6406b30a58339c33a208c">qlm3_spd</a>                     : 4;
<a name="l09066"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a4bfc85b59f84082da6a8088c047d935b">09066</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a4bfc85b59f84082da6a8088c047d935b">qlm4_spd</a>                     : 4;
<a name="l09067"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a0628a994b32ddf50369e396494910139">09067</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a0628a994b32ddf50369e396494910139">reserved_44_57</a>               : 14;
<a name="l09068"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a7848f0c875e6f6bb3b53aa8ce59fe326">09068</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a7848f0c875e6f6bb3b53aa8ce59fe326">jt_tstmode</a>                   : 1;
<a name="l09069"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a977ce0d6d680d8addbc605a04601d331">09069</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xx.html#a977ce0d6d680d8addbc605a04601d331">reserved_59_63</a>               : 5;
<a name="l09070"></a>09070 <span class="preprocessor">#endif</span>
<a name="l09071"></a>09071 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__boot.html#ab3a3ecc040bf426304d01b76bf491231">cn68xx</a>;
<a name="l09072"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html">09072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html">cvmx_mio_rst_boot_cn68xxp1</a> {
<a name="l09073"></a>09073 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09074"></a>09074 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#ac41446eb31d0a8029b77f08a589f683a">reserved_44_63</a>               : 20;
<a name="l09075"></a>09075     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#a2665226c861964ac3d110c7dded0f858">qlm4_spd</a>                     : 4;  <span class="comment">/**&lt; QLM4_SPD pins sampled at DCOK assertion */</span>
<a name="l09076"></a>09076     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#adc4332c12480759fab7223408aaa4b36">qlm3_spd</a>                     : 4;  <span class="comment">/**&lt; QLM3_SPD pins sampled at DCOK assertion */</span>
<a name="l09077"></a>09077     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#a41c089380d983c4787e45f0f713cd017">c_mul</a>                        : 6;  <span class="comment">/**&lt; Core clock multiplier:</span>
<a name="l09078"></a>09078 <span class="comment">                                                           C_MUL = (core clk speed) / (ref clock speed)</span>
<a name="l09079"></a>09079 <span class="comment">                                                         &quot;ref clock&quot; is PLL_REF_CLK pin, which should</span>
<a name="l09080"></a>09080 <span class="comment">                                                         always be 50 MHz. */</span>
<a name="l09081"></a>09081     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#af01efaaf4bc8d3c7f0f44e816bbce381">pnr_mul</a>                      : 6;  <span class="comment">/**&lt; Coprocessor clock multiplier:</span>
<a name="l09082"></a>09082 <span class="comment">                                                           PNR_MUL = (coprocessor clk speed)</span>
<a name="l09083"></a>09083 <span class="comment">                                                                         (ref clock speed)</span>
<a name="l09084"></a>09084 <span class="comment">                                                         See C_MUL comments about ref clock. */</span>
<a name="l09085"></a>09085     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#abf7d4dd6b6969b8598c8439bfdfa20a8">qlm2_spd</a>                     : 4;  <span class="comment">/**&lt; QLM2_SPD pins sampled at DCOK assertion */</span>
<a name="l09086"></a>09086     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#ab1bce9f8ccdb23ba39401ad565c1b164">qlm1_spd</a>                     : 4;  <span class="comment">/**&lt; QLM1_SPD pins sampled at DCOK assertion */</span>
<a name="l09087"></a>09087     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#a2d39710bb86cdc230421db924935f91d">qlm0_spd</a>                     : 4;  <span class="comment">/**&lt; QLM0_SPD pins sampled at DCOK assertion */</span>
<a name="l09088"></a>09088     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#ac2ab6372558e8b08293e1babe5daccc8">lboot</a>                        : 10; <span class="comment">/**&lt; Last boot cause mask, resets only with dock.</span>
<a name="l09089"></a>09089 <span class="comment"></span>
<a name="l09090"></a>09090 <span class="comment">                                                         bit9 - Soft reset due to watchdog</span>
<a name="l09091"></a>09091 <span class="comment">                                                         bit8 - Soft reset due to CIU_SOFT_RST write</span>
<a name="l09092"></a>09092 <span class="comment">                                                         bit7 - Warm reset due to cntl0 link-down or</span>
<a name="l09093"></a>09093 <span class="comment">                                                                hot-reset</span>
<a name="l09094"></a>09094 <span class="comment">                                                         bit6 - Warm reset due to cntl1 link-down or</span>
<a name="l09095"></a>09095 <span class="comment">                                                                hot-reset</span>
<a name="l09096"></a>09096 <span class="comment">                                                         bit5 - Cntl1 reset due to PERST1_L pin</span>
<a name="l09097"></a>09097 <span class="comment">                                                         bit4 - Cntl0 reset due to PERST0_L pin</span>
<a name="l09098"></a>09098 <span class="comment">                                                         bit3 - Warm reset due to PERST1_L pin</span>
<a name="l09099"></a>09099 <span class="comment">                                                         bit2 - Warm reset due to PERST0_L pin</span>
<a name="l09100"></a>09100 <span class="comment">                                                         bit1 - Warm reset due to CHIP_RESET_L pin</span>
<a name="l09101"></a>09101 <span class="comment">                                                         bit0 - Cold reset due to DCOK pin */</span>
<a name="l09102"></a>09102     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#a984c723c5b4978773575bdd2ac2f5c11">rboot</a>                        : 1;  <span class="comment">/**&lt; Determines whether core 0 remains in reset after</span>
<a name="l09103"></a>09103 <span class="comment">                                                         after chip cold/warm/soft reset. */</span>
<a name="l09104"></a>09104     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#ad6d2391a05d23a6bd8d50631a105fb51">rboot_pin</a>                    : 1;  <span class="comment">/**&lt; Read-only access to REMOTE_BOOT pin */</span>
<a name="l09105"></a>09105 <span class="preprocessor">#else</span>
<a name="l09106"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#ad6d2391a05d23a6bd8d50631a105fb51">09106</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#ad6d2391a05d23a6bd8d50631a105fb51">rboot_pin</a>                    : 1;
<a name="l09107"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#a984c723c5b4978773575bdd2ac2f5c11">09107</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#a984c723c5b4978773575bdd2ac2f5c11">rboot</a>                        : 1;
<a name="l09108"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#ac2ab6372558e8b08293e1babe5daccc8">09108</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#ac2ab6372558e8b08293e1babe5daccc8">lboot</a>                        : 10;
<a name="l09109"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#a2d39710bb86cdc230421db924935f91d">09109</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#a2d39710bb86cdc230421db924935f91d">qlm0_spd</a>                     : 4;
<a name="l09110"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#ab1bce9f8ccdb23ba39401ad565c1b164">09110</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#ab1bce9f8ccdb23ba39401ad565c1b164">qlm1_spd</a>                     : 4;
<a name="l09111"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#abf7d4dd6b6969b8598c8439bfdfa20a8">09111</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#abf7d4dd6b6969b8598c8439bfdfa20a8">qlm2_spd</a>                     : 4;
<a name="l09112"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#af01efaaf4bc8d3c7f0f44e816bbce381">09112</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#af01efaaf4bc8d3c7f0f44e816bbce381">pnr_mul</a>                      : 6;
<a name="l09113"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#a41c089380d983c4787e45f0f713cd017">09113</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#a41c089380d983c4787e45f0f713cd017">c_mul</a>                        : 6;
<a name="l09114"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#adc4332c12480759fab7223408aaa4b36">09114</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#adc4332c12480759fab7223408aaa4b36">qlm3_spd</a>                     : 4;
<a name="l09115"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#a2665226c861964ac3d110c7dded0f858">09115</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#a2665226c861964ac3d110c7dded0f858">qlm4_spd</a>                     : 4;
<a name="l09116"></a><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#ac41446eb31d0a8029b77f08a589f683a">09116</a>     uint64_t <a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn68xxp1.html#ac41446eb31d0a8029b77f08a589f683a">reserved_44_63</a>               : 20;
<a name="l09117"></a>09117 <span class="preprocessor">#endif</span>
<a name="l09118"></a>09118 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__boot.html#a432bd53cdd21789392792f0222ab7d79">cn68xxp1</a>;
<a name="l09119"></a><a class="code" href="unioncvmx__mio__rst__boot.html#a01f419c7404c10a66f07f4a0a653d3c2">09119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__boot_1_1cvmx__mio__rst__boot__cn61xx.html">cvmx_mio_rst_boot_cn61xx</a>       <a class="code" href="unioncvmx__mio__rst__boot.html#a01f419c7404c10a66f07f4a0a653d3c2">cnf71xx</a>;
<a name="l09120"></a>09120 };
<a name="l09121"></a><a class="code" href="cvmx-mio-defs_8h.html#a991205f6f86c4a49cffbdedf4ccd3177">09121</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__rst__boot.html" title="cvmx_mio_rst_boot">cvmx_mio_rst_boot</a> <a class="code" href="unioncvmx__mio__rst__boot.html" title="cvmx_mio_rst_boot">cvmx_mio_rst_boot_t</a>;
<a name="l09122"></a>09122 <span class="comment"></span>
<a name="l09123"></a>09123 <span class="comment">/**</span>
<a name="l09124"></a>09124 <span class="comment"> * cvmx_mio_rst_cfg</span>
<a name="l09125"></a>09125 <span class="comment"> *</span>
<a name="l09126"></a>09126 <span class="comment"> * Notes:</span>
<a name="l09127"></a>09127 <span class="comment"> * Cold reset will always performs a full bist.</span>
<a name="l09128"></a>09128 <span class="comment"> *</span>
<a name="l09129"></a>09129 <span class="comment"> */</span>
<a name="l09130"></a><a class="code" href="unioncvmx__mio__rst__cfg.html">09130</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__rst__cfg.html" title="cvmx_mio_rst_cfg">cvmx_mio_rst_cfg</a> {
<a name="l09131"></a><a class="code" href="unioncvmx__mio__rst__cfg.html#a590a9f85bb0c5f03f1a182a45d0cca30">09131</a>     uint64_t <a class="code" href="unioncvmx__mio__rst__cfg.html#a590a9f85bb0c5f03f1a182a45d0cca30">u64</a>;
<a name="l09132"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__s.html">09132</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__s.html">cvmx_mio_rst_cfg_s</a> {
<a name="l09133"></a>09133 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09134"></a>09134 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__s.html#a5101965cf87b70fcdcdc0b197b08d431">reserved_3_63</a>                : 61;
<a name="l09135"></a>09135     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__s.html#a6400fd900a9ff4b26ca698c569986343">cntl_clr_bist</a>                : 1;  <span class="comment">/**&lt; Peform clear bist during cntl only reset,</span>
<a name="l09136"></a>09136 <span class="comment">                                                         instead of a full bist. A warm/soft reset will</span>
<a name="l09137"></a>09137 <span class="comment">                                                         not change this field. */</span>
<a name="l09138"></a>09138     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__s.html#ab670700c0d84ff89169ec748d7c57b66">warm_clr_bist</a>                : 1;  <span class="comment">/**&lt; Peform clear bist during warm reset, instead</span>
<a name="l09139"></a>09139 <span class="comment">                                                         of a full bist. A warm/soft reset will not</span>
<a name="l09140"></a>09140 <span class="comment">                                                         change this field. */</span>
<a name="l09141"></a>09141     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__s.html#abc8e82a12ec68dab370692b01cc42268">soft_clr_bist</a>                : 1;  <span class="comment">/**&lt; Peform clear bist during soft reset, instead</span>
<a name="l09142"></a>09142 <span class="comment">                                                         of a full bist. A warm/soft reset will not</span>
<a name="l09143"></a>09143 <span class="comment">                                                         change this field. */</span>
<a name="l09144"></a>09144 <span class="preprocessor">#else</span>
<a name="l09145"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__s.html#abc8e82a12ec68dab370692b01cc42268">09145</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__s.html#abc8e82a12ec68dab370692b01cc42268">soft_clr_bist</a>                : 1;
<a name="l09146"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__s.html#ab670700c0d84ff89169ec748d7c57b66">09146</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__s.html#ab670700c0d84ff89169ec748d7c57b66">warm_clr_bist</a>                : 1;
<a name="l09147"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__s.html#a6400fd900a9ff4b26ca698c569986343">09147</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__s.html#a6400fd900a9ff4b26ca698c569986343">cntl_clr_bist</a>                : 1;
<a name="l09148"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__s.html#a5101965cf87b70fcdcdc0b197b08d431">09148</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__s.html#a5101965cf87b70fcdcdc0b197b08d431">reserved_3_63</a>                : 61;
<a name="l09149"></a>09149 <span class="preprocessor">#endif</span>
<a name="l09150"></a>09150 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__cfg.html#a79b517a8074656036bc70972ada678d4">s</a>;
<a name="l09151"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html">09151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html">cvmx_mio_rst_cfg_cn61xx</a> {
<a name="l09152"></a>09152 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09153"></a>09153 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html#a6cc4e573bb6902c930f5c29e905cea0e">bist_delay</a>                   : 58; <span class="comment">/**&lt; Reserved */</span>
<a name="l09154"></a>09154     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html#ab51eb708a56311a718ca1544082cdc4b">reserved_3_5</a>                 : 3;
<a name="l09155"></a>09155     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html#abe2aa99964ba1d9265252ffb2e3e3840">cntl_clr_bist</a>                : 1;  <span class="comment">/**&lt; Peform clear bist during cntl only reset,</span>
<a name="l09156"></a>09156 <span class="comment">                                                         instead of a full bist. A warm/soft reset will</span>
<a name="l09157"></a>09157 <span class="comment">                                                         not change this field. */</span>
<a name="l09158"></a>09158     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html#a7fd7bf2cbfd8424114979e53385cf703">warm_clr_bist</a>                : 1;  <span class="comment">/**&lt; Peform clear bist during warm reset, instead</span>
<a name="l09159"></a>09159 <span class="comment">                                                         of a full bist. A warm/soft reset will not</span>
<a name="l09160"></a>09160 <span class="comment">                                                         change this field. */</span>
<a name="l09161"></a>09161     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html#adf05d6fe1e1bb088e230f1e6450f6418">soft_clr_bist</a>                : 1;  <span class="comment">/**&lt; Peform clear bist during soft reset, instead</span>
<a name="l09162"></a>09162 <span class="comment">                                                         of a full bist. A warm/soft reset will not</span>
<a name="l09163"></a>09163 <span class="comment">                                                         change this field. */</span>
<a name="l09164"></a>09164 <span class="preprocessor">#else</span>
<a name="l09165"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html#adf05d6fe1e1bb088e230f1e6450f6418">09165</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html#adf05d6fe1e1bb088e230f1e6450f6418">soft_clr_bist</a>                : 1;
<a name="l09166"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html#a7fd7bf2cbfd8424114979e53385cf703">09166</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html#a7fd7bf2cbfd8424114979e53385cf703">warm_clr_bist</a>                : 1;
<a name="l09167"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html#abe2aa99964ba1d9265252ffb2e3e3840">09167</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html#abe2aa99964ba1d9265252ffb2e3e3840">cntl_clr_bist</a>                : 1;
<a name="l09168"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html#ab51eb708a56311a718ca1544082cdc4b">09168</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html#ab51eb708a56311a718ca1544082cdc4b">reserved_3_5</a>                 : 3;
<a name="l09169"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html#a6cc4e573bb6902c930f5c29e905cea0e">09169</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html#a6cc4e573bb6902c930f5c29e905cea0e">bist_delay</a>                   : 58;
<a name="l09170"></a>09170 <span class="preprocessor">#endif</span>
<a name="l09171"></a>09171 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__cfg.html#ab4b31fc4630b1e61bf99c4f3f80fb63e">cn61xx</a>;
<a name="l09172"></a><a class="code" href="unioncvmx__mio__rst__cfg.html#aa57ea221333dbd03a961f3a7d20fecd3">09172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html">cvmx_mio_rst_cfg_cn61xx</a>        <a class="code" href="unioncvmx__mio__rst__cfg.html#aa57ea221333dbd03a961f3a7d20fecd3">cn63xx</a>;
<a name="l09173"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn63xxp1.html">09173</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn63xxp1.html">cvmx_mio_rst_cfg_cn63xxp1</a> {
<a name="l09174"></a>09174 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09175"></a>09175 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn63xxp1.html#a21e58057e4bfa1731843f693649844c9">bist_delay</a>                   : 58; <span class="comment">/**&lt; Reserved */</span>
<a name="l09176"></a>09176     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn63xxp1.html#a533d18a3e658b139ac277b66dca44fc1">reserved_2_5</a>                 : 4;
<a name="l09177"></a>09177     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn63xxp1.html#a225edcbe46a82593dd5825150e2a7595">warm_clr_bist</a>                : 1;  <span class="comment">/**&lt; Peform clear bist during warm reset, instead</span>
<a name="l09178"></a>09178 <span class="comment">                                                         of a full bist. A warm/soft reset will not</span>
<a name="l09179"></a>09179 <span class="comment">                                                         change this field. */</span>
<a name="l09180"></a>09180     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn63xxp1.html#a10d62150244ff88313abacd1b82b9304">soft_clr_bist</a>                : 1;  <span class="comment">/**&lt; Peform clear bist during soft reset, instead</span>
<a name="l09181"></a>09181 <span class="comment">                                                         of a full bist. A warm/soft reset will not</span>
<a name="l09182"></a>09182 <span class="comment">                                                         change this field. */</span>
<a name="l09183"></a>09183 <span class="preprocessor">#else</span>
<a name="l09184"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn63xxp1.html#a10d62150244ff88313abacd1b82b9304">09184</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn63xxp1.html#a10d62150244ff88313abacd1b82b9304">soft_clr_bist</a>                : 1;
<a name="l09185"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn63xxp1.html#a225edcbe46a82593dd5825150e2a7595">09185</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn63xxp1.html#a225edcbe46a82593dd5825150e2a7595">warm_clr_bist</a>                : 1;
<a name="l09186"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn63xxp1.html#a533d18a3e658b139ac277b66dca44fc1">09186</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn63xxp1.html#a533d18a3e658b139ac277b66dca44fc1">reserved_2_5</a>                 : 4;
<a name="l09187"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn63xxp1.html#a21e58057e4bfa1731843f693649844c9">09187</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn63xxp1.html#a21e58057e4bfa1731843f693649844c9">bist_delay</a>                   : 58;
<a name="l09188"></a>09188 <span class="preprocessor">#endif</span>
<a name="l09189"></a>09189 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__cfg.html#a3f97145e212a82c29f692517c747287c">cn63xxp1</a>;
<a name="l09190"></a><a class="code" href="unioncvmx__mio__rst__cfg.html#af7eecdfbc968eae591ed1ae593843f96">09190</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html">cvmx_mio_rst_cfg_cn61xx</a>        <a class="code" href="unioncvmx__mio__rst__cfg.html#af7eecdfbc968eae591ed1ae593843f96">cn66xx</a>;
<a name="l09191"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn68xx.html">09191</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn68xx.html">cvmx_mio_rst_cfg_cn68xx</a> {
<a name="l09192"></a>09192 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09193"></a>09193 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn68xx.html#aa7792039eb84c0cccfc3feb0e6ad286e">bist_delay</a>                   : 56; <span class="comment">/**&lt; Reserved */</span>
<a name="l09194"></a>09194     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn68xx.html#acd00fe1b7da2767ba95e82f53947310e">reserved_3_7</a>                 : 5;
<a name="l09195"></a>09195     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn68xx.html#a5665ac253561ae75813adc11bc143566">cntl_clr_bist</a>                : 1;  <span class="comment">/**&lt; Peform clear bist during cntl only reset,</span>
<a name="l09196"></a>09196 <span class="comment">                                                         instead of a full bist. A warm/soft reset will</span>
<a name="l09197"></a>09197 <span class="comment">                                                         not change this field. */</span>
<a name="l09198"></a>09198     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn68xx.html#a55f7e94f46bf1866baf7aa6247942eba">warm_clr_bist</a>                : 1;  <span class="comment">/**&lt; Peform clear bist during warm reset, instead</span>
<a name="l09199"></a>09199 <span class="comment">                                                         of a full bist. A warm/soft reset will not</span>
<a name="l09200"></a>09200 <span class="comment">                                                         change this field. */</span>
<a name="l09201"></a>09201     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn68xx.html#a921aa6675bad78fd78c5f75f41e4b9a7">soft_clr_bist</a>                : 1;  <span class="comment">/**&lt; Peform clear bist during soft reset, instead</span>
<a name="l09202"></a>09202 <span class="comment">                                                         of a full bist. A warm/soft reset will not</span>
<a name="l09203"></a>09203 <span class="comment">                                                         change this field. */</span>
<a name="l09204"></a>09204 <span class="preprocessor">#else</span>
<a name="l09205"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn68xx.html#a921aa6675bad78fd78c5f75f41e4b9a7">09205</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn68xx.html#a921aa6675bad78fd78c5f75f41e4b9a7">soft_clr_bist</a>                : 1;
<a name="l09206"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn68xx.html#a55f7e94f46bf1866baf7aa6247942eba">09206</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn68xx.html#a55f7e94f46bf1866baf7aa6247942eba">warm_clr_bist</a>                : 1;
<a name="l09207"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn68xx.html#a5665ac253561ae75813adc11bc143566">09207</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn68xx.html#a5665ac253561ae75813adc11bc143566">cntl_clr_bist</a>                : 1;
<a name="l09208"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn68xx.html#acd00fe1b7da2767ba95e82f53947310e">09208</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn68xx.html#acd00fe1b7da2767ba95e82f53947310e">reserved_3_7</a>                 : 5;
<a name="l09209"></a><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn68xx.html#aa7792039eb84c0cccfc3feb0e6ad286e">09209</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn68xx.html#aa7792039eb84c0cccfc3feb0e6ad286e">bist_delay</a>                   : 56;
<a name="l09210"></a>09210 <span class="preprocessor">#endif</span>
<a name="l09211"></a>09211 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__cfg.html#a4ecc1e221af27aab4dfcd6bccbd142e7">cn68xx</a>;
<a name="l09212"></a><a class="code" href="unioncvmx__mio__rst__cfg.html#a393a63784bf741831fe45f6f56ec80ca">09212</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn68xx.html">cvmx_mio_rst_cfg_cn68xx</a>        <a class="code" href="unioncvmx__mio__rst__cfg.html#a393a63784bf741831fe45f6f56ec80ca">cn68xxp1</a>;
<a name="l09213"></a><a class="code" href="unioncvmx__mio__rst__cfg.html#ad41dbdd1cf9f048b049b68a683c69133">09213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__cfg_1_1cvmx__mio__rst__cfg__cn61xx.html">cvmx_mio_rst_cfg_cn61xx</a>        <a class="code" href="unioncvmx__mio__rst__cfg.html#ad41dbdd1cf9f048b049b68a683c69133">cnf71xx</a>;
<a name="l09214"></a>09214 };
<a name="l09215"></a><a class="code" href="cvmx-mio-defs_8h.html#aa6a66285d84a31e6539e81a65b608d0a">09215</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__rst__cfg.html" title="cvmx_mio_rst_cfg">cvmx_mio_rst_cfg</a> <a class="code" href="unioncvmx__mio__rst__cfg.html" title="cvmx_mio_rst_cfg">cvmx_mio_rst_cfg_t</a>;
<a name="l09216"></a>09216 <span class="comment"></span>
<a name="l09217"></a>09217 <span class="comment">/**</span>
<a name="l09218"></a>09218 <span class="comment"> * cvmx_mio_rst_ckill</span>
<a name="l09219"></a>09219 <span class="comment"> *</span>
<a name="l09220"></a>09220 <span class="comment"> * MIO_RST_CKILL = MIO Chipkill Timer Register</span>
<a name="l09221"></a>09221 <span class="comment"> *</span>
<a name="l09222"></a>09222 <span class="comment"> */</span>
<a name="l09223"></a><a class="code" href="unioncvmx__mio__rst__ckill.html">09223</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__rst__ckill.html" title="cvmx_mio_rst_ckill">cvmx_mio_rst_ckill</a> {
<a name="l09224"></a><a class="code" href="unioncvmx__mio__rst__ckill.html#a99de7ca70e6c9db0bc03d9318755c2cc">09224</a>     uint64_t <a class="code" href="unioncvmx__mio__rst__ckill.html#a99de7ca70e6c9db0bc03d9318755c2cc">u64</a>;
<a name="l09225"></a><a class="code" href="structcvmx__mio__rst__ckill_1_1cvmx__mio__rst__ckill__s.html">09225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__ckill_1_1cvmx__mio__rst__ckill__s.html">cvmx_mio_rst_ckill_s</a> {
<a name="l09226"></a>09226 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09227"></a>09227 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__ckill_1_1cvmx__mio__rst__ckill__s.html#a59a325412d5e6f409df262e52dc4aaaa">reserved_47_63</a>               : 17;
<a name="l09228"></a>09228     uint64_t <a class="code" href="structcvmx__mio__rst__ckill_1_1cvmx__mio__rst__ckill__s.html#a420a5161efafe192df6f23bf6b10d601">timer</a>                        : 47; <span class="comment">/**&lt; CHIPKILL timer measured in SCLKs.  Reads return</span>
<a name="l09229"></a>09229 <span class="comment">                                                         the current CHIPKILL timer.   Writes have no</span>
<a name="l09230"></a>09230 <span class="comment">                                                         effect when MIO_RST_BOOT[CHIPKILL]=1. */</span>
<a name="l09231"></a>09231 <span class="preprocessor">#else</span>
<a name="l09232"></a><a class="code" href="structcvmx__mio__rst__ckill_1_1cvmx__mio__rst__ckill__s.html#a420a5161efafe192df6f23bf6b10d601">09232</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__ckill_1_1cvmx__mio__rst__ckill__s.html#a420a5161efafe192df6f23bf6b10d601">timer</a>                        : 47;
<a name="l09233"></a><a class="code" href="structcvmx__mio__rst__ckill_1_1cvmx__mio__rst__ckill__s.html#a59a325412d5e6f409df262e52dc4aaaa">09233</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ckill_1_1cvmx__mio__rst__ckill__s.html#a59a325412d5e6f409df262e52dc4aaaa">reserved_47_63</a>               : 17;
<a name="l09234"></a>09234 <span class="preprocessor">#endif</span>
<a name="l09235"></a>09235 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__ckill.html#ad93d68cba33a36485f41b1e825fbe87e">s</a>;
<a name="l09236"></a><a class="code" href="unioncvmx__mio__rst__ckill.html#a4b8651059930d0e4eb519c16e99b42f2">09236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__ckill_1_1cvmx__mio__rst__ckill__s.html">cvmx_mio_rst_ckill_s</a>           <a class="code" href="unioncvmx__mio__rst__ckill.html#a4b8651059930d0e4eb519c16e99b42f2">cn61xx</a>;
<a name="l09237"></a><a class="code" href="unioncvmx__mio__rst__ckill.html#a7880ef532709a5610416ead9a9e26e2d">09237</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__ckill_1_1cvmx__mio__rst__ckill__s.html">cvmx_mio_rst_ckill_s</a>           <a class="code" href="unioncvmx__mio__rst__ckill.html#a7880ef532709a5610416ead9a9e26e2d">cn66xx</a>;
<a name="l09238"></a><a class="code" href="unioncvmx__mio__rst__ckill.html#a452b64f0e1c0148a104cd3e02e5cda9f">09238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__ckill_1_1cvmx__mio__rst__ckill__s.html">cvmx_mio_rst_ckill_s</a>           <a class="code" href="unioncvmx__mio__rst__ckill.html#a452b64f0e1c0148a104cd3e02e5cda9f">cnf71xx</a>;
<a name="l09239"></a>09239 };
<a name="l09240"></a><a class="code" href="cvmx-mio-defs_8h.html#af2af83ace6b9ec804b89983f30cfbe8e">09240</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__rst__ckill.html" title="cvmx_mio_rst_ckill">cvmx_mio_rst_ckill</a> <a class="code" href="unioncvmx__mio__rst__ckill.html" title="cvmx_mio_rst_ckill">cvmx_mio_rst_ckill_t</a>;
<a name="l09241"></a>09241 <span class="comment"></span>
<a name="l09242"></a>09242 <span class="comment">/**</span>
<a name="l09243"></a>09243 <span class="comment"> * cvmx_mio_rst_cntl#</span>
<a name="l09244"></a>09244 <span class="comment"> *</span>
<a name="l09245"></a>09245 <span class="comment"> * Notes:</span>
<a name="l09246"></a>09246 <span class="comment"> * GEN1_Only mode is enabled for PEM0 when QLM1_SPD[0] is set or when sclk &lt; 550Mhz.</span>
<a name="l09247"></a>09247 <span class="comment"> * GEN1_Only mode is enabled for PEM1 when QLM1_SPD[1] is set or when sclk &lt; 550Mhz.</span>
<a name="l09248"></a>09248 <span class="comment"> */</span>
<a name="l09249"></a><a class="code" href="unioncvmx__mio__rst__cntlx.html">09249</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__rst__cntlx.html" title="cvmx_mio_rst_cntl#">cvmx_mio_rst_cntlx</a> {
<a name="l09250"></a><a class="code" href="unioncvmx__mio__rst__cntlx.html#ae18bac21f8d89cd7e0a9642fe25e1bb5">09250</a>     uint64_t <a class="code" href="unioncvmx__mio__rst__cntlx.html#ae18bac21f8d89cd7e0a9642fe25e1bb5">u64</a>;
<a name="l09251"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html">09251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html">cvmx_mio_rst_cntlx_s</a> {
<a name="l09252"></a>09252 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09253"></a>09253 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#ab4395969154a57042dadae744575c496">reserved_13_63</a>               : 51;
<a name="l09254"></a>09254     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a44e7c5112bd0ada3b20ccbdf126cf788">in_rev_ln</a>                    : 1;  <span class="comment">/**&lt; RO access to corresponding pin PCIE*_REV_LANES</span>
<a name="l09255"></a>09255 <span class="comment">                                                         which is used for initial value for REV_LANES</span>
<a name="l09256"></a>09256 <span class="comment">                                                         For INT0/CNTL0: pin PCIE0_REV_LANES</span>
<a name="l09257"></a>09257 <span class="comment">                                                         For INT1/CNTL1: always zero as no PCIE1 pin */</span>
<a name="l09258"></a>09258     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#ac61291b4f816af25c5b063ac06c5c506">rev_lanes</a>                    : 1;  <span class="comment">/**&lt; Reverse the lanes for INT*.</span>
<a name="l09259"></a>09259 <span class="comment">                                                         A warm/soft reset will not change this field.</span>
<a name="l09260"></a>09260 <span class="comment">                                                         On cold reset, this field is initialized to</span>
<a name="l09261"></a>09261 <span class="comment">                                                         IN_REVLANE value.</span>
<a name="l09262"></a>09262 <span class="comment">                                                         When QLM1_CFG=1, INT0(PEM0) REV_LANES internal</span>
<a name="l09263"></a>09263 <span class="comment">                                                         setting will be always forced to &apos;0&apos;, INT1(PEM1)</span>
<a name="l09264"></a>09264 <span class="comment">                                                         will be forced to &apos;1&apos; regardless CSR value. */</span>
<a name="l09265"></a>09265     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a7e56bce1469b7fcde10c10b2825d1491">gen1_only</a>                    : 1;  <span class="comment">/**&lt; Disable PCIE GEN2 Capability.  This bit is</span>
<a name="l09266"></a>09266 <span class="comment">                                                         always unpredictable whenever the controller</span>
<a name="l09267"></a>09267 <span class="comment">                                                         is not attached to any SerDes lanes, and is</span>
<a name="l09268"></a>09268 <span class="comment">                                                         otherwise always set when SCLK is slower than</span>
<a name="l09269"></a>09269 <span class="comment">                                                         550Mhz.</span>
<a name="l09270"></a>09270 <span class="comment">                                                         The MIO_RST_CNTL*[GEN1_ONLY] value is based on</span>
<a name="l09271"></a>09271 <span class="comment">                                                         the MIO_QLM1_CFG[QLM_SPD] value. */</span>
<a name="l09272"></a>09272     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#afb0d027c3e792a06f26072a98902b12c">prst_link</a>                    : 1;  <span class="comment">/**&lt; Controls whether corresponding controller</span>
<a name="l09273"></a>09273 <span class="comment">                                                         link-down or hot-reset causes the assertion of</span>
<a name="l09274"></a>09274 <span class="comment">                                                         CIU_SOFT_PRST*[SOFT_PRST]</span>
<a name="l09275"></a>09275 <span class="comment"></span>
<a name="l09276"></a>09276 <span class="comment">                                                         A warm/soft reset will not change this field.</span>
<a name="l09277"></a>09277 <span class="comment">                                                         On cold reset, this field is initialized to 0 */</span>
<a name="l09278"></a>09278     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a85489069a3926a7f4524755cc0457178">rst_done</a>                     : 1;  <span class="comment">/**&lt; Read-only access to controller reset status</span>
<a name="l09279"></a>09279 <span class="comment"></span>
<a name="l09280"></a>09280 <span class="comment">                                                         RESET_DONE is always zero (i.e. the controller</span>
<a name="l09281"></a>09281 <span class="comment">                                                         is held in reset) when:</span>
<a name="l09282"></a>09282 <span class="comment">                                                           - CIU_SOFT_PRST*[SOFT_PRST]=1, or</span>
<a name="l09283"></a>09283 <span class="comment">                                                           - RST_RCV==1 and PERST*_L pin is asserted */</span>
<a name="l09284"></a>09284     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a9c767a9c859a19a92d40dd7ba0fc7a86">rst_link</a>                     : 1;  <span class="comment">/**&lt; Controls whether corresponding controller</span>
<a name="l09285"></a>09285 <span class="comment">                                                         link-down or hot-reset causes a warm chip reset</span>
<a name="l09286"></a>09286 <span class="comment">                                                         On cold reset, this field is initialized as</span>
<a name="l09287"></a>09287 <span class="comment">                                                         follows:</span>
<a name="l09288"></a>09288 <span class="comment">                                                            0 = when corresponding HOST_MODE=1</span>
<a name="l09289"></a>09289 <span class="comment">                                                            1 = when corresponding HOST_MODE=0</span>
<a name="l09290"></a>09290 <span class="comment"></span>
<a name="l09291"></a>09291 <span class="comment">                                                         Note that a link-down or hot-reset event can</span>
<a name="l09292"></a>09292 <span class="comment">                                                         never cause a warm chip reset when the</span>
<a name="l09293"></a>09293 <span class="comment">                                                         controller is in reset (i.e. can never cause a</span>
<a name="l09294"></a>09294 <span class="comment">                                                         warm reset when RST_DONE==0). */</span>
<a name="l09295"></a>09295     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a958db1a9f737b8f5b86f956328fca5b5">host_mode</a>                    : 1;  <span class="comment">/**&lt; RO access to corresponding strap PCIE*_HOST_MODE</span>
<a name="l09296"></a>09296 <span class="comment">                                                         For CNTL1/INT1, HOST_MODE is always &apos;1&apos; because</span>
<a name="l09297"></a>09297 <span class="comment">                                                         there is no PCIE1_HOST_MODE pin. */</span>
<a name="l09298"></a>09298     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#aa225c4f1e3e5d94433d86ffdbd46d53a">prtmode</a>                      : 2;  <span class="comment">/**&lt; Port mode</span>
<a name="l09299"></a>09299 <span class="comment">                                                            0 = port is EP mode</span>
<a name="l09300"></a>09300 <span class="comment">                                                            1 = port is RC mode</span>
<a name="l09301"></a>09301 <span class="comment">                                                            2,3 = Reserved</span>
<a name="l09302"></a>09302 <span class="comment">                                                         A warm/soft reset will not change this field.</span>
<a name="l09303"></a>09303 <span class="comment">                                                         On cold reset, this field is initialized as</span>
<a name="l09304"></a>09304 <span class="comment">                                                         HOST_MODE (corresponding strap PCIE*_HOST_MODE) */</span>
<a name="l09305"></a>09305     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a3fb74229e74651bdbec7620cbf37df01">rst_drv</a>                      : 1;  <span class="comment">/**&lt; Controls whether corresponding PERST*_L chip pin</span>
<a name="l09306"></a>09306 <span class="comment">                                                         is driven by the OCTEON.  A warm/soft reset</span>
<a name="l09307"></a>09307 <span class="comment">                                                         will not change this field.  On cold reset,</span>
<a name="l09308"></a>09308 <span class="comment">                                                         this field is initialized as follows:</span>
<a name="l09309"></a>09309 <span class="comment">                                                          0 = when corresponding HOST_MODE=0</span>
<a name="l09310"></a>09310 <span class="comment">                                                          1 = when corresponding HOST_MODE=1</span>
<a name="l09311"></a>09311 <span class="comment"></span>
<a name="l09312"></a>09312 <span class="comment">                                                         When set, OCTEON drives the corresponding</span>
<a name="l09313"></a>09313 <span class="comment">                                                         PERST*_L pin. Otherwise, OCTEON does not drive</span>
<a name="l09314"></a>09314 <span class="comment">                                                         the corresponding PERST*_L pin. */</span>
<a name="l09315"></a>09315     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a204fd74b76b372b5d47d6a271dff9f77">rst_rcv</a>                      : 1;  <span class="comment">/**&lt; Controls whether corresponding PERST*_L chip pin</span>
<a name="l09316"></a>09316 <span class="comment">                                                         is recieved by OCTEON.  A warm/soft reset</span>
<a name="l09317"></a>09317 <span class="comment">                                                         will not change this field.  On cold reset,</span>
<a name="l09318"></a>09318 <span class="comment">                                                         this field is initialized as follows:</span>
<a name="l09319"></a>09319 <span class="comment">                                                          0 = when corresponding HOST_MODE=1</span>
<a name="l09320"></a>09320 <span class="comment">                                                          1 = when corresponding HOST_MODE=0</span>
<a name="l09321"></a>09321 <span class="comment"></span>
<a name="l09322"></a>09322 <span class="comment">                                                         When RST_RCV==1, the PERST*_L value is</span>
<a name="l09323"></a>09323 <span class="comment">                                                         received and may be used to reset the</span>
<a name="l09324"></a>09324 <span class="comment">                                                         controller and (optionally, based on RST_CHIP)</span>
<a name="l09325"></a>09325 <span class="comment">                                                         warm reset the chip.</span>
<a name="l09326"></a>09326 <span class="comment"></span>
<a name="l09327"></a>09327 <span class="comment">                                                         When RST_RCV==1 (and RST_CHIP=0),</span>
<a name="l09328"></a>09328 <span class="comment">                                                         MIO_RST_INT[PERST*] gets set when the PERST*_L</span>
<a name="l09329"></a>09329 <span class="comment">                                                         pin asserts. (This interrupt can alert SW</span>
<a name="l09330"></a>09330 <span class="comment">                                                         whenever the external reset pin initiates a</span>
<a name="l09331"></a>09331 <span class="comment">                                                         controller reset sequence.)</span>
<a name="l09332"></a>09332 <span class="comment"></span>
<a name="l09333"></a>09333 <span class="comment">                                                         RST_VAL gives the PERST*_L pin value when</span>
<a name="l09334"></a>09334 <span class="comment">                                                         RST_RCV==1.</span>
<a name="l09335"></a>09335 <span class="comment"></span>
<a name="l09336"></a>09336 <span class="comment">                                                         When RST_RCV==0, the PERST*_L pin value is</span>
<a name="l09337"></a>09337 <span class="comment">                                                         ignored. */</span>
<a name="l09338"></a>09338     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#ae1e3ea76f201bb0314b0473493a3f1aa">rst_chip</a>                     : 1;  <span class="comment">/**&lt; Controls whether corresponding PERST*_L chip</span>
<a name="l09339"></a>09339 <span class="comment">                                                         pin causes a chip warm reset like CHIP_RESET_L.</span>
<a name="l09340"></a>09340 <span class="comment">                                                         A warm/soft reset will not change this field.</span>
<a name="l09341"></a>09341 <span class="comment">                                                         On cold reset, this field is initialized to 0.</span>
<a name="l09342"></a>09342 <span class="comment"></span>
<a name="l09343"></a>09343 <span class="comment">                                                         RST_CHIP is not used when RST_RCV==0.</span>
<a name="l09344"></a>09344 <span class="comment"></span>
<a name="l09345"></a>09345 <span class="comment">                                                         When RST_RCV==0, RST_CHIP is ignored.</span>
<a name="l09346"></a>09346 <span class="comment"></span>
<a name="l09347"></a>09347 <span class="comment">                                                         When RST_RCV==1, RST_CHIP==1, and PERST*_L</span>
<a name="l09348"></a>09348 <span class="comment">                                                         asserts, a chip warm reset will be generated. */</span>
<a name="l09349"></a>09349     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#accf3b48ef3d6ee2c3267dde08533a27e">rst_val</a>                      : 1;  <span class="comment">/**&lt; Read-only access to corresponding PERST*_L pin</span>
<a name="l09350"></a>09350 <span class="comment">                                                         Unpredictable when RST_RCV==0. Reads as 1 when</span>
<a name="l09351"></a>09351 <span class="comment">                                                         RST_RCV==1 and the PERST*_L pin is asserted.</span>
<a name="l09352"></a>09352 <span class="comment">                                                         Reads as 0 when RST_RCV==1 and the PERST*_L</span>
<a name="l09353"></a>09353 <span class="comment">                                                         pin is not asserted. */</span>
<a name="l09354"></a>09354 <span class="preprocessor">#else</span>
<a name="l09355"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#accf3b48ef3d6ee2c3267dde08533a27e">09355</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#accf3b48ef3d6ee2c3267dde08533a27e">rst_val</a>                      : 1;
<a name="l09356"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#ae1e3ea76f201bb0314b0473493a3f1aa">09356</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#ae1e3ea76f201bb0314b0473493a3f1aa">rst_chip</a>                     : 1;
<a name="l09357"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a204fd74b76b372b5d47d6a271dff9f77">09357</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a204fd74b76b372b5d47d6a271dff9f77">rst_rcv</a>                      : 1;
<a name="l09358"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a3fb74229e74651bdbec7620cbf37df01">09358</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a3fb74229e74651bdbec7620cbf37df01">rst_drv</a>                      : 1;
<a name="l09359"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#aa225c4f1e3e5d94433d86ffdbd46d53a">09359</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#aa225c4f1e3e5d94433d86ffdbd46d53a">prtmode</a>                      : 2;
<a name="l09360"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a958db1a9f737b8f5b86f956328fca5b5">09360</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a958db1a9f737b8f5b86f956328fca5b5">host_mode</a>                    : 1;
<a name="l09361"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a9c767a9c859a19a92d40dd7ba0fc7a86">09361</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a9c767a9c859a19a92d40dd7ba0fc7a86">rst_link</a>                     : 1;
<a name="l09362"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a85489069a3926a7f4524755cc0457178">09362</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a85489069a3926a7f4524755cc0457178">rst_done</a>                     : 1;
<a name="l09363"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#afb0d027c3e792a06f26072a98902b12c">09363</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#afb0d027c3e792a06f26072a98902b12c">prst_link</a>                    : 1;
<a name="l09364"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a7e56bce1469b7fcde10c10b2825d1491">09364</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a7e56bce1469b7fcde10c10b2825d1491">gen1_only</a>                    : 1;
<a name="l09365"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#ac61291b4f816af25c5b063ac06c5c506">09365</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#ac61291b4f816af25c5b063ac06c5c506">rev_lanes</a>                    : 1;
<a name="l09366"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a44e7c5112bd0ada3b20ccbdf126cf788">09366</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#a44e7c5112bd0ada3b20ccbdf126cf788">in_rev_ln</a>                    : 1;
<a name="l09367"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#ab4395969154a57042dadae744575c496">09367</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html#ab4395969154a57042dadae744575c496">reserved_13_63</a>               : 51;
<a name="l09368"></a>09368 <span class="preprocessor">#endif</span>
<a name="l09369"></a>09369 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__cntlx.html#ae9889f7a2c69e3eaa1bb6726a05aa371">s</a>;
<a name="l09370"></a><a class="code" href="unioncvmx__mio__rst__cntlx.html#a5b4978cf337d43390a270c2e3250b51c">09370</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html">cvmx_mio_rst_cntlx_s</a>           <a class="code" href="unioncvmx__mio__rst__cntlx.html#a5b4978cf337d43390a270c2e3250b51c">cn61xx</a>;
<a name="l09371"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html">09371</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html">cvmx_mio_rst_cntlx_cn66xx</a> {
<a name="l09372"></a>09372 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09373"></a>09373 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#abd3c72b37c3088e1dd3c81e66fd51893">reserved_10_63</a>               : 54;
<a name="l09374"></a>09374     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#a6576ae34c9c6e9ed8a35a52ec45f2231">prst_link</a>                    : 1;  <span class="comment">/**&lt; Controls whether corresponding controller</span>
<a name="l09375"></a>09375 <span class="comment">                                                         link-down or hot-reset causes the assertion of</span>
<a name="l09376"></a>09376 <span class="comment">                                                         CIU_SOFT_PRST*[SOFT_PRST]</span>
<a name="l09377"></a>09377 <span class="comment"></span>
<a name="l09378"></a>09378 <span class="comment">                                                         A warm/soft reset will not change this field.</span>
<a name="l09379"></a>09379 <span class="comment">                                                         On cold reset, this field is initialized to 0 */</span>
<a name="l09380"></a>09380     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#a5b186d3ffec42893c4a38521dbdb4d93">rst_done</a>                     : 1;  <span class="comment">/**&lt; Read-only access to controller reset status</span>
<a name="l09381"></a>09381 <span class="comment"></span>
<a name="l09382"></a>09382 <span class="comment">                                                         RESET_DONE is always zero (i.e. the controller</span>
<a name="l09383"></a>09383 <span class="comment">                                                         is held in reset) when:</span>
<a name="l09384"></a>09384 <span class="comment">                                                           - CIU_SOFT_PRST*[SOFT_PRST]=1, or</span>
<a name="l09385"></a>09385 <span class="comment">                                                           - RST_RCV==1 and PERST*_L pin is asserted */</span>
<a name="l09386"></a>09386     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#afe6c79f66cac9110d72d69247a921e2d">rst_link</a>                     : 1;  <span class="comment">/**&lt; Controls whether corresponding controller</span>
<a name="l09387"></a>09387 <span class="comment">                                                         link-down or hot-reset causes a warm chip reset</span>
<a name="l09388"></a>09388 <span class="comment">                                                         On cold reset, this field is initialized as</span>
<a name="l09389"></a>09389 <span class="comment">                                                         follows:</span>
<a name="l09390"></a>09390 <span class="comment">                                                            0 = when corresponding strap QLM*_HOST_MODE=1</span>
<a name="l09391"></a>09391 <span class="comment">                                                            1 = when corresponding strap QLM*_HOST_MODE=0</span>
<a name="l09392"></a>09392 <span class="comment"></span>
<a name="l09393"></a>09393 <span class="comment">                                                         For MIO_RST_CNTL2 and MIO_RST_CNTL3, this field</span>
<a name="l09394"></a>09394 <span class="comment">                                                         is initialized to 1 on cold reset.</span>
<a name="l09395"></a>09395 <span class="comment"></span>
<a name="l09396"></a>09396 <span class="comment">                                                         Note that a link-down or hot-reset event can</span>
<a name="l09397"></a>09397 <span class="comment">                                                         never cause a warm chip reset when the</span>
<a name="l09398"></a>09398 <span class="comment">                                                         controller is in reset (i.e. can never cause a</span>
<a name="l09399"></a>09399 <span class="comment">                                                         warm reset when RST_DONE==0). */</span>
<a name="l09400"></a>09400     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#a223900cf46461762a9b2a4d752961446">host_mode</a>                    : 1;  <span class="comment">/**&lt; RO access to corresponding strap QLM*_HOST_MODE</span>
<a name="l09401"></a>09401 <span class="comment"></span>
<a name="l09402"></a>09402 <span class="comment">                                                         For MIO_RST_CNTL2 and MIO_RST_CNTL3, this field</span>
<a name="l09403"></a>09403 <span class="comment">                                                         is reserved/RAZ.</span>
<a name="l09404"></a>09404 <span class="comment"></span>
<a name="l09405"></a>09405 <span class="comment">                                                         QLM0_HOST_MODE corresponds to PCIe0/sRIO0</span>
<a name="l09406"></a>09406 <span class="comment">                                                         QLM1_HOST_MODE corresponds to PCIe1/sRIO1 */</span>
<a name="l09407"></a>09407     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#ae5d71e38bd46b4750412a1ca5aa1d961">prtmode</a>                      : 2;  <span class="comment">/**&lt; Port mode</span>
<a name="l09408"></a>09408 <span class="comment">                                                            0 = port is EP mode</span>
<a name="l09409"></a>09409 <span class="comment">                                                            1 = port is RC mode</span>
<a name="l09410"></a>09410 <span class="comment">                                                            2,3 = Reserved</span>
<a name="l09411"></a>09411 <span class="comment">                                                         A warm/soft reset will not change this field.</span>
<a name="l09412"></a>09412 <span class="comment">                                                         On cold reset, this field is initialized as</span>
<a name="l09413"></a>09413 <span class="comment">                                                         follows:</span>
<a name="l09414"></a>09414 <span class="comment">                                                            0 = when corresponding strap QLM*_HOST_MODE=0</span>
<a name="l09415"></a>09415 <span class="comment">                                                            1 = when corresponding strap QLM*_HOST_MODE=1</span>
<a name="l09416"></a>09416 <span class="comment"></span>
<a name="l09417"></a>09417 <span class="comment">                                                         For MIO_RST_CNTL2 and MIO_RST_CNTL3, this field</span>
<a name="l09418"></a>09418 <span class="comment">                                                         is initialized to 0 on cold reset. */</span>
<a name="l09419"></a>09419     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#a2276e0e232cf65f724758e359a07cfa8">rst_drv</a>                      : 1;  <span class="comment">/**&lt; Controls whether corresponding PERST*_L chip pin</span>
<a name="l09420"></a>09420 <span class="comment">                                                           is driven by the OCTEON.  A warm/soft reset</span>
<a name="l09421"></a>09421 <span class="comment">                                                           will not change this field.  On cold reset,</span>
<a name="l09422"></a>09422 <span class="comment">                                                           this field is initialized as follows:</span>
<a name="l09423"></a>09423 <span class="comment">                                                            0 = when corresponding strap QLM*_HOST_MODE=0</span>
<a name="l09424"></a>09424 <span class="comment">                                                            1 = when corresponding strap QLM*_HOST_MODE=1</span>
<a name="l09425"></a>09425 <span class="comment"></span>
<a name="l09426"></a>09426 <span class="comment">                                                           When set, OCTEON drives the corresponding</span>
<a name="l09427"></a>09427 <span class="comment">                                                           PERST*_L pin. Otherwise, OCTEON does not drive</span>
<a name="l09428"></a>09428 <span class="comment">                                                           the corresponding PERST*_L pin.</span>
<a name="l09429"></a>09429 <span class="comment"></span>
<a name="l09430"></a>09430 <span class="comment">                                                         For MIO_RST_CNTL2 and MIO_RST_CNTL3, this field</span>
<a name="l09431"></a>09431 <span class="comment">                                                         is reserved/RAZ. */</span>
<a name="l09432"></a>09432     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#a6d8ea2509ccbbf77ec98806f46e3ff08">rst_rcv</a>                      : 1;  <span class="comment">/**&lt; Controls whether corresponding PERST*_L chip pin</span>
<a name="l09433"></a>09433 <span class="comment">                                                           is recieved by OCTEON.  A warm/soft reset</span>
<a name="l09434"></a>09434 <span class="comment">                                                           will not change this field.  On cold reset,</span>
<a name="l09435"></a>09435 <span class="comment">                                                           this field is initialized as follows:</span>
<a name="l09436"></a>09436 <span class="comment">                                                            0 = when corresponding strap QLM*_HOST_MODE=1</span>
<a name="l09437"></a>09437 <span class="comment">                                                            1 = when corresponding strap QLM*_HOST_MODE=0</span>
<a name="l09438"></a>09438 <span class="comment"></span>
<a name="l09439"></a>09439 <span class="comment">                                                           When RST_RCV==1, the PERST*_L value is</span>
<a name="l09440"></a>09440 <span class="comment">                                                           received and may be used to reset the</span>
<a name="l09441"></a>09441 <span class="comment">                                                           controller and (optionally, based on RST_CHIP)</span>
<a name="l09442"></a>09442 <span class="comment">                                                           warm reset the chip.</span>
<a name="l09443"></a>09443 <span class="comment"></span>
<a name="l09444"></a>09444 <span class="comment">                                                           When RST_RCV==1 (and RST_CHIP=0),</span>
<a name="l09445"></a>09445 <span class="comment">                                                           MIO_RST_INT[PERST*] gets set when the PERST*_L</span>
<a name="l09446"></a>09446 <span class="comment">                                                           pin asserts. (This interrupt can alert SW</span>
<a name="l09447"></a>09447 <span class="comment">                                                           whenever the external reset pin initiates a</span>
<a name="l09448"></a>09448 <span class="comment">                                                           controller reset sequence.)</span>
<a name="l09449"></a>09449 <span class="comment"></span>
<a name="l09450"></a>09450 <span class="comment">                                                           RST_VAL gives the PERST*_L pin value when</span>
<a name="l09451"></a>09451 <span class="comment">                                                           RST_RCV==1.</span>
<a name="l09452"></a>09452 <span class="comment"></span>
<a name="l09453"></a>09453 <span class="comment">                                                           When RST_RCV==0, the PERST*_L pin value is</span>
<a name="l09454"></a>09454 <span class="comment">                                                           ignored.</span>
<a name="l09455"></a>09455 <span class="comment"></span>
<a name="l09456"></a>09456 <span class="comment">                                                         For MIO_RST_CNTL2 and MIO_RST_CNTL3, this field</span>
<a name="l09457"></a>09457 <span class="comment">                                                         is reserved/RAZ. */</span>
<a name="l09458"></a>09458     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#a282c6ee8b048998c3e2930d05dd75d0a">rst_chip</a>                     : 1;  <span class="comment">/**&lt; Controls whether corresponding PERST*_L chip</span>
<a name="l09459"></a>09459 <span class="comment">                                                           pin causes a chip warm reset like CHIP_RESET_L.</span>
<a name="l09460"></a>09460 <span class="comment">                                                           A warm/soft reset will not change this field.</span>
<a name="l09461"></a>09461 <span class="comment">                                                           On cold reset, this field is initialized to 0.</span>
<a name="l09462"></a>09462 <span class="comment"></span>
<a name="l09463"></a>09463 <span class="comment">                                                           RST_CHIP is not used when RST_RCV==0.</span>
<a name="l09464"></a>09464 <span class="comment"></span>
<a name="l09465"></a>09465 <span class="comment">                                                           When RST_RCV==0, RST_CHIP is ignored.</span>
<a name="l09466"></a>09466 <span class="comment"></span>
<a name="l09467"></a>09467 <span class="comment">                                                           When RST_RCV==1, RST_CHIP==1, and PERST*_L</span>
<a name="l09468"></a>09468 <span class="comment">                                                           asserts, a chip warm reset will be generated.</span>
<a name="l09469"></a>09469 <span class="comment"></span>
<a name="l09470"></a>09470 <span class="comment">                                                         For MIO_RST_CNTL2 and MIO_RST_CNTL3, this field</span>
<a name="l09471"></a>09471 <span class="comment">                                                         is reserved/RAZ. */</span>
<a name="l09472"></a>09472     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#aa99e2918c2781754e162cd8d8ad2299a">rst_val</a>                      : 1;  <span class="comment">/**&lt; Read-only access to corresponding PERST*_L pin</span>
<a name="l09473"></a>09473 <span class="comment">                                                           Unpredictable when RST_RCV==0. Reads as 1 when</span>
<a name="l09474"></a>09474 <span class="comment">                                                           RST_RCV==1 and the PERST*_L pin is asserted.</span>
<a name="l09475"></a>09475 <span class="comment">                                                           Reads as 0 when RST_RCV==1 and the PERST*_L</span>
<a name="l09476"></a>09476 <span class="comment">                                                           pin is not asserted.</span>
<a name="l09477"></a>09477 <span class="comment"></span>
<a name="l09478"></a>09478 <span class="comment">                                                         For MIO_RST_CNTL2 and MIO_RST_CNTL3, this field</span>
<a name="l09479"></a>09479 <span class="comment">                                                         is reserved/RAZ. */</span>
<a name="l09480"></a>09480 <span class="preprocessor">#else</span>
<a name="l09481"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#aa99e2918c2781754e162cd8d8ad2299a">09481</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#aa99e2918c2781754e162cd8d8ad2299a">rst_val</a>                      : 1;
<a name="l09482"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#a282c6ee8b048998c3e2930d05dd75d0a">09482</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#a282c6ee8b048998c3e2930d05dd75d0a">rst_chip</a>                     : 1;
<a name="l09483"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#a6d8ea2509ccbbf77ec98806f46e3ff08">09483</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#a6d8ea2509ccbbf77ec98806f46e3ff08">rst_rcv</a>                      : 1;
<a name="l09484"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#a2276e0e232cf65f724758e359a07cfa8">09484</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#a2276e0e232cf65f724758e359a07cfa8">rst_drv</a>                      : 1;
<a name="l09485"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#ae5d71e38bd46b4750412a1ca5aa1d961">09485</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#ae5d71e38bd46b4750412a1ca5aa1d961">prtmode</a>                      : 2;
<a name="l09486"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#a223900cf46461762a9b2a4d752961446">09486</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#a223900cf46461762a9b2a4d752961446">host_mode</a>                    : 1;
<a name="l09487"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#afe6c79f66cac9110d72d69247a921e2d">09487</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#afe6c79f66cac9110d72d69247a921e2d">rst_link</a>                     : 1;
<a name="l09488"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#a5b186d3ffec42893c4a38521dbdb4d93">09488</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#a5b186d3ffec42893c4a38521dbdb4d93">rst_done</a>                     : 1;
<a name="l09489"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#a6576ae34c9c6e9ed8a35a52ec45f2231">09489</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#a6576ae34c9c6e9ed8a35a52ec45f2231">prst_link</a>                    : 1;
<a name="l09490"></a><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#abd3c72b37c3088e1dd3c81e66fd51893">09490</a>     uint64_t <a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html#abd3c72b37c3088e1dd3c81e66fd51893">reserved_10_63</a>               : 54;
<a name="l09491"></a>09491 <span class="preprocessor">#endif</span>
<a name="l09492"></a>09492 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__cntlx.html#acaca2cc19620a528e6dfe6e334e3d7b0">cn66xx</a>;
<a name="l09493"></a><a class="code" href="unioncvmx__mio__rst__cntlx.html#adeabfb660f6fcb1c823b49863c6ec47f">09493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__cn66xx.html">cvmx_mio_rst_cntlx_cn66xx</a>      <a class="code" href="unioncvmx__mio__rst__cntlx.html#adeabfb660f6fcb1c823b49863c6ec47f">cn68xx</a>;
<a name="l09494"></a><a class="code" href="unioncvmx__mio__rst__cntlx.html#adb6af6b11be3e8e5623e11b3b258cba3">09494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__cntlx_1_1cvmx__mio__rst__cntlx__s.html">cvmx_mio_rst_cntlx_s</a>           <a class="code" href="unioncvmx__mio__rst__cntlx.html#adb6af6b11be3e8e5623e11b3b258cba3">cnf71xx</a>;
<a name="l09495"></a>09495 };
<a name="l09496"></a><a class="code" href="cvmx-mio-defs_8h.html#a8879f4013d40093dd14f9179c2bbb568">09496</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__rst__cntlx.html" title="cvmx_mio_rst_cntl#">cvmx_mio_rst_cntlx</a> <a class="code" href="unioncvmx__mio__rst__cntlx.html" title="cvmx_mio_rst_cntl#">cvmx_mio_rst_cntlx_t</a>;
<a name="l09497"></a>09497 <span class="comment"></span>
<a name="l09498"></a>09498 <span class="comment">/**</span>
<a name="l09499"></a>09499 <span class="comment"> * cvmx_mio_rst_ctl#</span>
<a name="l09500"></a>09500 <span class="comment"> *</span>
<a name="l09501"></a>09501 <span class="comment"> * Notes:</span>
<a name="l09502"></a>09502 <span class="comment"> * GEN1_Only mode is enabled for PEM0 when QLM1_SPD[0] is set or when sclk &lt; 550Mhz.</span>
<a name="l09503"></a>09503 <span class="comment"> * GEN1_Only mode is enabled for PEM1 when QLM1_SPD[1] is set or when sclk &lt; 550Mhz.</span>
<a name="l09504"></a>09504 <span class="comment"> */</span>
<a name="l09505"></a><a class="code" href="unioncvmx__mio__rst__ctlx.html">09505</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__rst__ctlx.html" title="cvmx_mio_rst_ctl#">cvmx_mio_rst_ctlx</a> {
<a name="l09506"></a><a class="code" href="unioncvmx__mio__rst__ctlx.html#ab04915e497279da90c209132eecc21e5">09506</a>     uint64_t <a class="code" href="unioncvmx__mio__rst__ctlx.html#ab04915e497279da90c209132eecc21e5">u64</a>;
<a name="l09507"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html">09507</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html">cvmx_mio_rst_ctlx_s</a> {
<a name="l09508"></a>09508 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09509"></a>09509 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a33ae6c2b23e71bd0a586762371b39894">reserved_13_63</a>               : 51;
<a name="l09510"></a>09510     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a5ca149a3511bc223bede3ba886af9e45">in_rev_ln</a>                    : 1;  <span class="comment">/**&lt; RO access to corresponding pin PCIE*_REV_LANES</span>
<a name="l09511"></a>09511 <span class="comment">                                                         which is used for initial value for REV_LANES</span>
<a name="l09512"></a>09512 <span class="comment">                                                         For INT0/CNTL0: pin PCIE0_REV_LANES</span>
<a name="l09513"></a>09513 <span class="comment">                                                         For INT1/CNTL1: always zero as no PCIE1 pin */</span>
<a name="l09514"></a>09514     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#aefbcbab74a08100be0669ba9bc7b7239">rev_lanes</a>                    : 1;  <span class="comment">/**&lt; Reverse the lanes for INT*.</span>
<a name="l09515"></a>09515 <span class="comment">                                                         A warm/soft reset will not change this field.</span>
<a name="l09516"></a>09516 <span class="comment">                                                         On cold reset, this field is initialized to</span>
<a name="l09517"></a>09517 <span class="comment">                                                         IN_REVLANE value.</span>
<a name="l09518"></a>09518 <span class="comment">                                                         When QLM1_CFG=1, INT0(PEM0) REV_LANES internal</span>
<a name="l09519"></a>09519 <span class="comment">                                                         setting will be always forced to &apos;0&apos;, INT1(PEM1)</span>
<a name="l09520"></a>09520 <span class="comment">                                                         will be forced to &apos;1&apos; regardless CSR value. */</span>
<a name="l09521"></a>09521     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#ad96fd1bb579ae3b83b528e6415be2666">gen1_only</a>                    : 1;  <span class="comment">/**&lt; Disable PCIE GEN2 Capability.  This bit is</span>
<a name="l09522"></a>09522 <span class="comment">                                                         always unpredictable whenever the controller</span>
<a name="l09523"></a>09523 <span class="comment">                                                         is not attached to any SerDes lanes, and is</span>
<a name="l09524"></a>09524 <span class="comment">                                                         otherwise always set when SCLK is slower than</span>
<a name="l09525"></a>09525 <span class="comment">                                                         550Mhz.</span>
<a name="l09526"></a>09526 <span class="comment">                                                         The MIO_RST_CNTL*[GEN1_ONLY] value is based on</span>
<a name="l09527"></a>09527 <span class="comment">                                                         the MIO_QLM1_CFG[QLM_SPD] value. */</span>
<a name="l09528"></a>09528     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a788f3a88e296f72df9b6c1756aa5c3a7">prst_link</a>                    : 1;  <span class="comment">/**&lt; Controls whether corresponding controller</span>
<a name="l09529"></a>09529 <span class="comment">                                                         link-down or hot-reset causes the assertion of</span>
<a name="l09530"></a>09530 <span class="comment">                                                         CIU_SOFT_PRST*[SOFT_PRST]</span>
<a name="l09531"></a>09531 <span class="comment"></span>
<a name="l09532"></a>09532 <span class="comment">                                                         A warm/soft reset will not change this field.</span>
<a name="l09533"></a>09533 <span class="comment">                                                         On cold reset, this field is initialized to 0 */</span>
<a name="l09534"></a>09534     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#ab9db18bcfd7f8b922f20e3d125bfdda0">rst_done</a>                     : 1;  <span class="comment">/**&lt; Read-only access to controller reset status</span>
<a name="l09535"></a>09535 <span class="comment"></span>
<a name="l09536"></a>09536 <span class="comment">                                                         RESET_DONE is always zero (i.e. the controller</span>
<a name="l09537"></a>09537 <span class="comment">                                                         is held in reset) when:</span>
<a name="l09538"></a>09538 <span class="comment">                                                           - CIU_SOFT_PRST*[SOFT_PRST]=1, or</span>
<a name="l09539"></a>09539 <span class="comment">                                                           - RST_RCV==1 and PERST*_L pin is asserted */</span>
<a name="l09540"></a>09540     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a35c1ed72f2b2898d1a7547416bf500e9">rst_link</a>                     : 1;  <span class="comment">/**&lt; Controls whether corresponding controller</span>
<a name="l09541"></a>09541 <span class="comment">                                                         link-down or hot-reset causes a warm chip reset</span>
<a name="l09542"></a>09542 <span class="comment">                                                         On cold reset, this field is initialized as</span>
<a name="l09543"></a>09543 <span class="comment">                                                         follows:</span>
<a name="l09544"></a>09544 <span class="comment">                                                            0 = when corresponding HOST_MODE=1</span>
<a name="l09545"></a>09545 <span class="comment">                                                            1 = when corresponding HOST_MODE=0</span>
<a name="l09546"></a>09546 <span class="comment"></span>
<a name="l09547"></a>09547 <span class="comment">                                                         Note that a link-down or hot-reset event can</span>
<a name="l09548"></a>09548 <span class="comment">                                                         never cause a warm chip reset when the</span>
<a name="l09549"></a>09549 <span class="comment">                                                         controller is in reset (i.e. can never cause a</span>
<a name="l09550"></a>09550 <span class="comment">                                                         warm reset when RST_DONE==0). */</span>
<a name="l09551"></a>09551     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a2cd43ce991a463febe10f6301e5b87a9">host_mode</a>                    : 1;  <span class="comment">/**&lt; RO access to corresponding strap PCIE*_HOST_MODE</span>
<a name="l09552"></a>09552 <span class="comment">                                                         For CNTL1/INT1, HOST_MODE is always &apos;1&apos; because</span>
<a name="l09553"></a>09553 <span class="comment">                                                         there is no PCIE1_HOST_MODE pin. */</span>
<a name="l09554"></a>09554     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#ade1b0476b9d05aafa9cdf149c8c56390">prtmode</a>                      : 2;  <span class="comment">/**&lt; Port mode</span>
<a name="l09555"></a>09555 <span class="comment">                                                            0 = port is EP mode</span>
<a name="l09556"></a>09556 <span class="comment">                                                            1 = port is RC mode</span>
<a name="l09557"></a>09557 <span class="comment">                                                            2,3 = Reserved</span>
<a name="l09558"></a>09558 <span class="comment">                                                         A warm/soft reset will not change this field.</span>
<a name="l09559"></a>09559 <span class="comment">                                                         On cold reset, this field is initialized as</span>
<a name="l09560"></a>09560 <span class="comment">                                                         HOST_MODE (corresponding strap PCIE*_HOST_MODE) */</span>
<a name="l09561"></a>09561     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a9da2269f105b301d624fcfe6178b3dc4">rst_drv</a>                      : 1;  <span class="comment">/**&lt; Controls whether corresponding PERST*_L chip pin</span>
<a name="l09562"></a>09562 <span class="comment">                                                         is driven by the OCTEON.  A warm/soft reset</span>
<a name="l09563"></a>09563 <span class="comment">                                                         will not change this field.  On cold reset,</span>
<a name="l09564"></a>09564 <span class="comment">                                                         this field is initialized as follows:</span>
<a name="l09565"></a>09565 <span class="comment">                                                          0 = when corresponding HOST_MODE=0</span>
<a name="l09566"></a>09566 <span class="comment">                                                          1 = when corresponding HOST_MODE=1</span>
<a name="l09567"></a>09567 <span class="comment"></span>
<a name="l09568"></a>09568 <span class="comment">                                                         When set, OCTEON drives the corresponding</span>
<a name="l09569"></a>09569 <span class="comment">                                                         PERST*_L pin. Otherwise, OCTEON does not drive</span>
<a name="l09570"></a>09570 <span class="comment">                                                         the corresponding PERST*_L pin. */</span>
<a name="l09571"></a>09571     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a784b30a020995fa67d6168cc1f0b6c9c">rst_rcv</a>                      : 1;  <span class="comment">/**&lt; Controls whether corresponding PERST*_L chip pin</span>
<a name="l09572"></a>09572 <span class="comment">                                                         is recieved by OCTEON.  A warm/soft reset</span>
<a name="l09573"></a>09573 <span class="comment">                                                         will not change this field.  On cold reset,</span>
<a name="l09574"></a>09574 <span class="comment">                                                         this field is initialized as follows:</span>
<a name="l09575"></a>09575 <span class="comment">                                                          0 = when corresponding HOST_MODE=1</span>
<a name="l09576"></a>09576 <span class="comment">                                                          1 = when corresponding HOST_MODE=0</span>
<a name="l09577"></a>09577 <span class="comment"></span>
<a name="l09578"></a>09578 <span class="comment">                                                         When RST_RCV==1, the PERST*_L value is</span>
<a name="l09579"></a>09579 <span class="comment">                                                         received and may be used to reset the</span>
<a name="l09580"></a>09580 <span class="comment">                                                         controller and (optionally, based on RST_CHIP)</span>
<a name="l09581"></a>09581 <span class="comment">                                                         warm reset the chip.</span>
<a name="l09582"></a>09582 <span class="comment"></span>
<a name="l09583"></a>09583 <span class="comment">                                                         When RST_RCV==1 (and RST_CHIP=0),</span>
<a name="l09584"></a>09584 <span class="comment">                                                         MIO_RST_INT[PERST*] gets set when the PERST*_L</span>
<a name="l09585"></a>09585 <span class="comment">                                                         pin asserts. (This interrupt can alert SW</span>
<a name="l09586"></a>09586 <span class="comment">                                                         whenever the external reset pin initiates a</span>
<a name="l09587"></a>09587 <span class="comment">                                                         controller reset sequence.)</span>
<a name="l09588"></a>09588 <span class="comment"></span>
<a name="l09589"></a>09589 <span class="comment">                                                         RST_VAL gives the PERST*_L pin value when</span>
<a name="l09590"></a>09590 <span class="comment">                                                         RST_RCV==1.</span>
<a name="l09591"></a>09591 <span class="comment"></span>
<a name="l09592"></a>09592 <span class="comment">                                                         When RST_RCV==0, the PERST*_L pin value is</span>
<a name="l09593"></a>09593 <span class="comment">                                                         ignored. */</span>
<a name="l09594"></a>09594     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#ae33c02edc90e93c5dadfa85e29589964">rst_chip</a>                     : 1;  <span class="comment">/**&lt; Controls whether corresponding PERST*_L chip</span>
<a name="l09595"></a>09595 <span class="comment">                                                         pin causes a chip warm reset like CHIP_RESET_L.</span>
<a name="l09596"></a>09596 <span class="comment">                                                         A warm/soft reset will not change this field.</span>
<a name="l09597"></a>09597 <span class="comment">                                                         On cold reset, this field is initialized to 0.</span>
<a name="l09598"></a>09598 <span class="comment"></span>
<a name="l09599"></a>09599 <span class="comment">                                                         RST_CHIP is not used when RST_RCV==0.</span>
<a name="l09600"></a>09600 <span class="comment"></span>
<a name="l09601"></a>09601 <span class="comment">                                                         When RST_RCV==0, RST_CHIP is ignored.</span>
<a name="l09602"></a>09602 <span class="comment"></span>
<a name="l09603"></a>09603 <span class="comment">                                                         When RST_RCV==1, RST_CHIP==1, and PERST*_L</span>
<a name="l09604"></a>09604 <span class="comment">                                                         asserts, a chip warm reset will be generated. */</span>
<a name="l09605"></a>09605     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a007fba71c78bb6dfd2a46ca758f05fbf">rst_val</a>                      : 1;  <span class="comment">/**&lt; Read-only access to corresponding PERST*_L pin</span>
<a name="l09606"></a>09606 <span class="comment">                                                         Unpredictable when RST_RCV==0. Reads as 1 when</span>
<a name="l09607"></a>09607 <span class="comment">                                                         RST_RCV==1 and the PERST*_L pin is asserted.</span>
<a name="l09608"></a>09608 <span class="comment">                                                         Reads as 0 when RST_RCV==1 and the PERST*_L</span>
<a name="l09609"></a>09609 <span class="comment">                                                         pin is not asserted. */</span>
<a name="l09610"></a>09610 <span class="preprocessor">#else</span>
<a name="l09611"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a007fba71c78bb6dfd2a46ca758f05fbf">09611</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a007fba71c78bb6dfd2a46ca758f05fbf">rst_val</a>                      : 1;
<a name="l09612"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#ae33c02edc90e93c5dadfa85e29589964">09612</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#ae33c02edc90e93c5dadfa85e29589964">rst_chip</a>                     : 1;
<a name="l09613"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a784b30a020995fa67d6168cc1f0b6c9c">09613</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a784b30a020995fa67d6168cc1f0b6c9c">rst_rcv</a>                      : 1;
<a name="l09614"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a9da2269f105b301d624fcfe6178b3dc4">09614</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a9da2269f105b301d624fcfe6178b3dc4">rst_drv</a>                      : 1;
<a name="l09615"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#ade1b0476b9d05aafa9cdf149c8c56390">09615</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#ade1b0476b9d05aafa9cdf149c8c56390">prtmode</a>                      : 2;
<a name="l09616"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a2cd43ce991a463febe10f6301e5b87a9">09616</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a2cd43ce991a463febe10f6301e5b87a9">host_mode</a>                    : 1;
<a name="l09617"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a35c1ed72f2b2898d1a7547416bf500e9">09617</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a35c1ed72f2b2898d1a7547416bf500e9">rst_link</a>                     : 1;
<a name="l09618"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#ab9db18bcfd7f8b922f20e3d125bfdda0">09618</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#ab9db18bcfd7f8b922f20e3d125bfdda0">rst_done</a>                     : 1;
<a name="l09619"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a788f3a88e296f72df9b6c1756aa5c3a7">09619</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a788f3a88e296f72df9b6c1756aa5c3a7">prst_link</a>                    : 1;
<a name="l09620"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#ad96fd1bb579ae3b83b528e6415be2666">09620</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#ad96fd1bb579ae3b83b528e6415be2666">gen1_only</a>                    : 1;
<a name="l09621"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#aefbcbab74a08100be0669ba9bc7b7239">09621</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#aefbcbab74a08100be0669ba9bc7b7239">rev_lanes</a>                    : 1;
<a name="l09622"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a5ca149a3511bc223bede3ba886af9e45">09622</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a5ca149a3511bc223bede3ba886af9e45">in_rev_ln</a>                    : 1;
<a name="l09623"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a33ae6c2b23e71bd0a586762371b39894">09623</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html#a33ae6c2b23e71bd0a586762371b39894">reserved_13_63</a>               : 51;
<a name="l09624"></a>09624 <span class="preprocessor">#endif</span>
<a name="l09625"></a>09625 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__ctlx.html#ad205658205182871ccc1a4b7997b36ad">s</a>;
<a name="l09626"></a><a class="code" href="unioncvmx__mio__rst__ctlx.html#ae88bf65499c0c9ed3166ab9899d1caa0">09626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html">cvmx_mio_rst_ctlx_s</a>            <a class="code" href="unioncvmx__mio__rst__ctlx.html#ae88bf65499c0c9ed3166ab9899d1caa0">cn61xx</a>;
<a name="l09627"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html">09627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html">cvmx_mio_rst_ctlx_cn63xx</a> {
<a name="l09628"></a>09628 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09629"></a>09629 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a71325daa6e8e90058e7a43cda8392c8e">reserved_10_63</a>               : 54;
<a name="l09630"></a>09630     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a7132fccba8790b13347e2cd581bd40ed">prst_link</a>                    : 1;  <span class="comment">/**&lt; Controls whether corresponding controller</span>
<a name="l09631"></a>09631 <span class="comment">                                                         link-down or hot-reset causes the assertion of</span>
<a name="l09632"></a>09632 <span class="comment">                                                         CIU_SOFT_PRST*[SOFT_PRST]</span>
<a name="l09633"></a>09633 <span class="comment"></span>
<a name="l09634"></a>09634 <span class="comment">                                                         A warm/soft reset will not change this field.</span>
<a name="l09635"></a>09635 <span class="comment">                                                         On cold reset, this field is initialized to 0</span>
<a name="l09636"></a>09636 <span class="comment"></span>
<a name="l09637"></a>09637 <span class="comment">                                                         ***NOTE: Added in pass 2.0 */</span>
<a name="l09638"></a>09638     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a7c607bf06e3a84572fdc31e10bc26cbd">rst_done</a>                     : 1;  <span class="comment">/**&lt; Read-only access to controller reset status</span>
<a name="l09639"></a>09639 <span class="comment"></span>
<a name="l09640"></a>09640 <span class="comment">                                                         RESET_DONE is always zero (i.e. the controller</span>
<a name="l09641"></a>09641 <span class="comment">                                                         is held in reset) when:</span>
<a name="l09642"></a>09642 <span class="comment">                                                           - CIU_SOFT_PRST*[SOFT_PRST]=1, or</span>
<a name="l09643"></a>09643 <span class="comment">                                                           - RST_RCV==1 and PERST*_L pin is asserted */</span>
<a name="l09644"></a>09644     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a7b4fe4aef3408bb10c10f9a71e8adae2">rst_link</a>                     : 1;  <span class="comment">/**&lt; Controls whether corresponding controller</span>
<a name="l09645"></a>09645 <span class="comment">                                                         link-down or hot-reset causes a warm chip reset</span>
<a name="l09646"></a>09646 <span class="comment">                                                         On cold reset, this field is initialized as</span>
<a name="l09647"></a>09647 <span class="comment">                                                         follows:</span>
<a name="l09648"></a>09648 <span class="comment">                                                            0 = when corresponding strap QLM*_HOST_MODE=1</span>
<a name="l09649"></a>09649 <span class="comment">                                                            1 = when corresponding strap QLM*_HOST_MODE=0</span>
<a name="l09650"></a>09650 <span class="comment"></span>
<a name="l09651"></a>09651 <span class="comment">                                                         Note that a link-down or hot-reset event can</span>
<a name="l09652"></a>09652 <span class="comment">                                                         never cause a warm chip reset when the</span>
<a name="l09653"></a>09653 <span class="comment">                                                         controller is in reset (i.e. can never cause a</span>
<a name="l09654"></a>09654 <span class="comment">                                                         warm reset when RST_DONE==0). */</span>
<a name="l09655"></a>09655     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a0bf55c9fb0adada712874b450e7e4d2a">host_mode</a>                    : 1;  <span class="comment">/**&lt; RO access to corresponding strap QLM*_HOST_MODE */</span>
<a name="l09656"></a>09656     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a3e2f9008e19b8195e233f02bdb32f7ac">prtmode</a>                      : 2;  <span class="comment">/**&lt; Port mode</span>
<a name="l09657"></a>09657 <span class="comment">                                                            0 = port is EP mode</span>
<a name="l09658"></a>09658 <span class="comment">                                                            1 = port is RC mode</span>
<a name="l09659"></a>09659 <span class="comment">                                                            2,3 = Reserved</span>
<a name="l09660"></a>09660 <span class="comment">                                                         A warm/soft reset will not change this field.</span>
<a name="l09661"></a>09661 <span class="comment">                                                         On cold reset, this field is initialized as</span>
<a name="l09662"></a>09662 <span class="comment">                                                         follows:</span>
<a name="l09663"></a>09663 <span class="comment">                                                            0 = when corresponding strap QLM*_HOST_MODE=0</span>
<a name="l09664"></a>09664 <span class="comment">                                                            1 = when corresponding strap QLM*_HOST_MODE=1 */</span>
<a name="l09665"></a>09665     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#adb4d9ffd9548265816741b471367c33a">rst_drv</a>                      : 1;  <span class="comment">/**&lt; Controls whether corresponding PERST*_L chip pin</span>
<a name="l09666"></a>09666 <span class="comment">                                                         is driven by the OCTEON.  A warm/soft reset</span>
<a name="l09667"></a>09667 <span class="comment">                                                         will not change this field.  On cold reset,</span>
<a name="l09668"></a>09668 <span class="comment">                                                         this field is initialized as follows:</span>
<a name="l09669"></a>09669 <span class="comment">                                                          0 = when corresponding strap QLM*_HOST_MODE=0</span>
<a name="l09670"></a>09670 <span class="comment">                                                          1 = when corresponding strap QLM*_HOST_MODE=1</span>
<a name="l09671"></a>09671 <span class="comment"></span>
<a name="l09672"></a>09672 <span class="comment">                                                         When set, OCTEON drives the corresponding</span>
<a name="l09673"></a>09673 <span class="comment">                                                         PERST*_L pin. Otherwise, OCTEON does not drive</span>
<a name="l09674"></a>09674 <span class="comment">                                                         the corresponding PERST*_L pin. */</span>
<a name="l09675"></a>09675     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a332bb835f6ee897b5d00c265f5d3a14d">rst_rcv</a>                      : 1;  <span class="comment">/**&lt; Controls whether corresponding PERST*_L chip pin</span>
<a name="l09676"></a>09676 <span class="comment">                                                         is recieved by OCTEON.  A warm/soft reset</span>
<a name="l09677"></a>09677 <span class="comment">                                                         will not change this field.  On cold reset,</span>
<a name="l09678"></a>09678 <span class="comment">                                                         this field is initialized as follows:</span>
<a name="l09679"></a>09679 <span class="comment">                                                          0 = when corresponding strap QLM*_HOST_MODE=1</span>
<a name="l09680"></a>09680 <span class="comment">                                                          1 = when corresponding strap QLM*_HOST_MODE=0</span>
<a name="l09681"></a>09681 <span class="comment"></span>
<a name="l09682"></a>09682 <span class="comment">                                                         When RST_RCV==1, the PERST*_L value is</span>
<a name="l09683"></a>09683 <span class="comment">                                                         received and may be used to reset the</span>
<a name="l09684"></a>09684 <span class="comment">                                                         controller and (optionally, based on RST_CHIP)</span>
<a name="l09685"></a>09685 <span class="comment">                                                         warm reset the chip.</span>
<a name="l09686"></a>09686 <span class="comment"></span>
<a name="l09687"></a>09687 <span class="comment">                                                         When RST_RCV==1 (and RST_CHIP=0),</span>
<a name="l09688"></a>09688 <span class="comment">                                                         MIO_RST_INT[PERST*] gets set when the PERST*_L</span>
<a name="l09689"></a>09689 <span class="comment">                                                         pin asserts. (This interrupt can alert SW</span>
<a name="l09690"></a>09690 <span class="comment">                                                         whenever the external reset pin initiates a</span>
<a name="l09691"></a>09691 <span class="comment">                                                         controller reset sequence.)</span>
<a name="l09692"></a>09692 <span class="comment"></span>
<a name="l09693"></a>09693 <span class="comment">                                                         RST_VAL gives the PERST*_L pin value when</span>
<a name="l09694"></a>09694 <span class="comment">                                                         RST_RCV==1.</span>
<a name="l09695"></a>09695 <span class="comment"></span>
<a name="l09696"></a>09696 <span class="comment">                                                         When RST_RCV==0, the PERST*_L pin value is</span>
<a name="l09697"></a>09697 <span class="comment">                                                         ignored. */</span>
<a name="l09698"></a>09698     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a1a27e23ecd8ce02f9fce868e0a7bec2b">rst_chip</a>                     : 1;  <span class="comment">/**&lt; Controls whether corresponding PERST*_L chip</span>
<a name="l09699"></a>09699 <span class="comment">                                                         pin causes a chip warm reset like CHIP_RESET_L.</span>
<a name="l09700"></a>09700 <span class="comment">                                                         A warm/soft reset will not change this field.</span>
<a name="l09701"></a>09701 <span class="comment">                                                         On cold reset, this field is initialized to 0.</span>
<a name="l09702"></a>09702 <span class="comment"></span>
<a name="l09703"></a>09703 <span class="comment">                                                         RST_CHIP is not used when RST_RCV==0.</span>
<a name="l09704"></a>09704 <span class="comment"></span>
<a name="l09705"></a>09705 <span class="comment">                                                         When RST_RCV==0, RST_CHIP is ignored.</span>
<a name="l09706"></a>09706 <span class="comment"></span>
<a name="l09707"></a>09707 <span class="comment">                                                         When RST_RCV==1, RST_CHIP==1, and PERST*_L</span>
<a name="l09708"></a>09708 <span class="comment">                                                         asserts, a chip warm reset will be generated. */</span>
<a name="l09709"></a>09709     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a6d7cf560af21abba6e1b7ce6a05167f5">rst_val</a>                      : 1;  <span class="comment">/**&lt; Read-only access to corresponding PERST*_L pin</span>
<a name="l09710"></a>09710 <span class="comment">                                                         Unpredictable when RST_RCV==0. Reads as 1 when</span>
<a name="l09711"></a>09711 <span class="comment">                                                         RST_RCV==1 and the PERST*_L pin is asserted.</span>
<a name="l09712"></a>09712 <span class="comment">                                                         Reads as 0 when RST_RCV==1 and the PERST*_L</span>
<a name="l09713"></a>09713 <span class="comment">                                                         pin is not asserted. */</span>
<a name="l09714"></a>09714 <span class="preprocessor">#else</span>
<a name="l09715"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a6d7cf560af21abba6e1b7ce6a05167f5">09715</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a6d7cf560af21abba6e1b7ce6a05167f5">rst_val</a>                      : 1;
<a name="l09716"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a1a27e23ecd8ce02f9fce868e0a7bec2b">09716</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a1a27e23ecd8ce02f9fce868e0a7bec2b">rst_chip</a>                     : 1;
<a name="l09717"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a332bb835f6ee897b5d00c265f5d3a14d">09717</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a332bb835f6ee897b5d00c265f5d3a14d">rst_rcv</a>                      : 1;
<a name="l09718"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#adb4d9ffd9548265816741b471367c33a">09718</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#adb4d9ffd9548265816741b471367c33a">rst_drv</a>                      : 1;
<a name="l09719"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a3e2f9008e19b8195e233f02bdb32f7ac">09719</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a3e2f9008e19b8195e233f02bdb32f7ac">prtmode</a>                      : 2;
<a name="l09720"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a0bf55c9fb0adada712874b450e7e4d2a">09720</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a0bf55c9fb0adada712874b450e7e4d2a">host_mode</a>                    : 1;
<a name="l09721"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a7b4fe4aef3408bb10c10f9a71e8adae2">09721</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a7b4fe4aef3408bb10c10f9a71e8adae2">rst_link</a>                     : 1;
<a name="l09722"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a7c607bf06e3a84572fdc31e10bc26cbd">09722</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a7c607bf06e3a84572fdc31e10bc26cbd">rst_done</a>                     : 1;
<a name="l09723"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a7132fccba8790b13347e2cd581bd40ed">09723</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a7132fccba8790b13347e2cd581bd40ed">prst_link</a>                    : 1;
<a name="l09724"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a71325daa6e8e90058e7a43cda8392c8e">09724</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html#a71325daa6e8e90058e7a43cda8392c8e">reserved_10_63</a>               : 54;
<a name="l09725"></a>09725 <span class="preprocessor">#endif</span>
<a name="l09726"></a>09726 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__ctlx.html#af678fa79c1aa707ced098232730c7090">cn63xx</a>;
<a name="l09727"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html">09727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html">cvmx_mio_rst_ctlx_cn63xxp1</a> {
<a name="l09728"></a>09728 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09729"></a>09729 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#a550dbe9842f823d34b92246cfe56be38">reserved_9_63</a>                : 55;
<a name="l09730"></a>09730     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#a1169d232ccf35df70f7c2cf02c465cb8">rst_done</a>                     : 1;  <span class="comment">/**&lt; Read-only access to controller reset status</span>
<a name="l09731"></a>09731 <span class="comment"></span>
<a name="l09732"></a>09732 <span class="comment">                                                         RESET_DONE is always zero (i.e. the controller</span>
<a name="l09733"></a>09733 <span class="comment">                                                         is held in reset) when:</span>
<a name="l09734"></a>09734 <span class="comment">                                                           - CIU_SOFT_PRST*[SOFT_PRST]=1, or</span>
<a name="l09735"></a>09735 <span class="comment">                                                           - RST_RCV==1 and PERST*_L pin is asserted */</span>
<a name="l09736"></a>09736     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#a88987ed6e4ec287e0f61994883a0af1f">rst_link</a>                     : 1;  <span class="comment">/**&lt; Controls whether corresponding controller</span>
<a name="l09737"></a>09737 <span class="comment">                                                         link-down or hot-reset causes a warm chip reset</span>
<a name="l09738"></a>09738 <span class="comment">                                                         On cold reset, this field is initialized as</span>
<a name="l09739"></a>09739 <span class="comment">                                                         follows:</span>
<a name="l09740"></a>09740 <span class="comment">                                                            0 = when corresponding strap QLM*_HOST_MODE=1</span>
<a name="l09741"></a>09741 <span class="comment">                                                            1 = when corresponding strap QLM*_HOST_MODE=0</span>
<a name="l09742"></a>09742 <span class="comment"></span>
<a name="l09743"></a>09743 <span class="comment">                                                         Note that a link-down or hot-reset event can</span>
<a name="l09744"></a>09744 <span class="comment">                                                         never cause a warm chip reset when the</span>
<a name="l09745"></a>09745 <span class="comment">                                                         controller is in reset (i.e. can never cause a</span>
<a name="l09746"></a>09746 <span class="comment">                                                         warm reset when RST_DONE==0). */</span>
<a name="l09747"></a>09747     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#aeb35a3eb00f006c8d936f4aff17b00ee">host_mode</a>                    : 1;  <span class="comment">/**&lt; RO access to corresponding strap QLM*_HOST_MODE */</span>
<a name="l09748"></a>09748     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#aadf77ac8bea54fd50b62fa40078263f5">prtmode</a>                      : 2;  <span class="comment">/**&lt; Port mode</span>
<a name="l09749"></a>09749 <span class="comment">                                                            0 = port is EP mode</span>
<a name="l09750"></a>09750 <span class="comment">                                                            1 = port is RC mode</span>
<a name="l09751"></a>09751 <span class="comment">                                                            2,3 = Reserved</span>
<a name="l09752"></a>09752 <span class="comment">                                                         A warm/soft reset will not change this field.</span>
<a name="l09753"></a>09753 <span class="comment">                                                         On cold reset, this field is initialized as</span>
<a name="l09754"></a>09754 <span class="comment">                                                         follows:</span>
<a name="l09755"></a>09755 <span class="comment">                                                            0 = when corresponding strap QLM*_HOST_MODE=0</span>
<a name="l09756"></a>09756 <span class="comment">                                                            1 = when corresponding strap QLM*_HOST_MODE=1 */</span>
<a name="l09757"></a>09757     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#a7551470443e8eae81d4f4045615fd733">rst_drv</a>                      : 1;  <span class="comment">/**&lt; Controls whether corresponding PERST*_L chip pin</span>
<a name="l09758"></a>09758 <span class="comment">                                                         is driven by the OCTEON.  A warm/soft reset</span>
<a name="l09759"></a>09759 <span class="comment">                                                         will not change this field.  On cold reset,</span>
<a name="l09760"></a>09760 <span class="comment">                                                         this field is initialized as follows:</span>
<a name="l09761"></a>09761 <span class="comment">                                                          0 = when corresponding strap QLM*_HOST_MODE=0</span>
<a name="l09762"></a>09762 <span class="comment">                                                          1 = when corresponding strap QLM*_HOST_MODE=1</span>
<a name="l09763"></a>09763 <span class="comment"></span>
<a name="l09764"></a>09764 <span class="comment">                                                         When set, OCTEON drives the corresponding</span>
<a name="l09765"></a>09765 <span class="comment">                                                         PERST*_L pin. Otherwise, OCTEON does not drive</span>
<a name="l09766"></a>09766 <span class="comment">                                                         the corresponding PERST*_L pin. */</span>
<a name="l09767"></a>09767     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#a3f8942c147e860f50b3a89b1efbf7aa7">rst_rcv</a>                      : 1;  <span class="comment">/**&lt; Controls whether corresponding PERST*_L chip pin</span>
<a name="l09768"></a>09768 <span class="comment">                                                         is recieved by OCTEON.  A warm/soft reset</span>
<a name="l09769"></a>09769 <span class="comment">                                                         will not change this field.  On cold reset,</span>
<a name="l09770"></a>09770 <span class="comment">                                                         this field is initialized as follows:</span>
<a name="l09771"></a>09771 <span class="comment">                                                          0 = when corresponding strap QLM*_HOST_MODE=1</span>
<a name="l09772"></a>09772 <span class="comment">                                                          1 = when corresponding strap QLM*_HOST_MODE=0</span>
<a name="l09773"></a>09773 <span class="comment"></span>
<a name="l09774"></a>09774 <span class="comment">                                                         When RST_RCV==1, the PERST*_L value is</span>
<a name="l09775"></a>09775 <span class="comment">                                                         received and may be used to reset the</span>
<a name="l09776"></a>09776 <span class="comment">                                                         controller and (optionally, based on RST_CHIP)</span>
<a name="l09777"></a>09777 <span class="comment">                                                         warm reset the chip.</span>
<a name="l09778"></a>09778 <span class="comment"></span>
<a name="l09779"></a>09779 <span class="comment">                                                         When RST_RCV==1 (and RST_CHIP=0),</span>
<a name="l09780"></a>09780 <span class="comment">                                                         MIO_RST_INT[PERST*] gets set when the PERST*_L</span>
<a name="l09781"></a>09781 <span class="comment">                                                         pin asserts. (This interrupt can alert SW</span>
<a name="l09782"></a>09782 <span class="comment">                                                         whenever the external reset pin initiates a</span>
<a name="l09783"></a>09783 <span class="comment">                                                         controller reset sequence.)</span>
<a name="l09784"></a>09784 <span class="comment"></span>
<a name="l09785"></a>09785 <span class="comment">                                                         RST_VAL gives the PERST*_L pin value when</span>
<a name="l09786"></a>09786 <span class="comment">                                                         RST_RCV==1.</span>
<a name="l09787"></a>09787 <span class="comment"></span>
<a name="l09788"></a>09788 <span class="comment">                                                         When RST_RCV==0, the PERST*_L pin value is</span>
<a name="l09789"></a>09789 <span class="comment">                                                         ignored. */</span>
<a name="l09790"></a>09790     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#a02485ed55d8fd3aa7cd0478268b58229">rst_chip</a>                     : 1;  <span class="comment">/**&lt; Controls whether corresponding PERST*_L chip</span>
<a name="l09791"></a>09791 <span class="comment">                                                         pin causes a chip warm reset like CHIP_RESET_L.</span>
<a name="l09792"></a>09792 <span class="comment">                                                         A warm/soft reset will not change this field.</span>
<a name="l09793"></a>09793 <span class="comment">                                                         On cold reset, this field is initialized to 0.</span>
<a name="l09794"></a>09794 <span class="comment"></span>
<a name="l09795"></a>09795 <span class="comment">                                                         RST_CHIP is not used when RST_RCV==0.</span>
<a name="l09796"></a>09796 <span class="comment"></span>
<a name="l09797"></a>09797 <span class="comment">                                                         When RST_RCV==0, RST_CHIP is ignored.</span>
<a name="l09798"></a>09798 <span class="comment"></span>
<a name="l09799"></a>09799 <span class="comment">                                                         When RST_RCV==1, RST_CHIP==1, and PERST*_L</span>
<a name="l09800"></a>09800 <span class="comment">                                                         asserts, a chip warm reset will be generated. */</span>
<a name="l09801"></a>09801     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#ae0cfd23091b93c20bf0d37fa3904b051">rst_val</a>                      : 1;  <span class="comment">/**&lt; Read-only access to corresponding PERST*_L pin</span>
<a name="l09802"></a>09802 <span class="comment">                                                         Unpredictable when RST_RCV==0. Reads as 1 when</span>
<a name="l09803"></a>09803 <span class="comment">                                                         RST_RCV==1 and the PERST*_L pin is asserted.</span>
<a name="l09804"></a>09804 <span class="comment">                                                         Reads as 0 when RST_RCV==1 and the PERST*_L</span>
<a name="l09805"></a>09805 <span class="comment">                                                         pin is not asserted. */</span>
<a name="l09806"></a>09806 <span class="preprocessor">#else</span>
<a name="l09807"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#ae0cfd23091b93c20bf0d37fa3904b051">09807</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#ae0cfd23091b93c20bf0d37fa3904b051">rst_val</a>                      : 1;
<a name="l09808"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#a02485ed55d8fd3aa7cd0478268b58229">09808</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#a02485ed55d8fd3aa7cd0478268b58229">rst_chip</a>                     : 1;
<a name="l09809"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#a3f8942c147e860f50b3a89b1efbf7aa7">09809</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#a3f8942c147e860f50b3a89b1efbf7aa7">rst_rcv</a>                      : 1;
<a name="l09810"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#a7551470443e8eae81d4f4045615fd733">09810</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#a7551470443e8eae81d4f4045615fd733">rst_drv</a>                      : 1;
<a name="l09811"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#aadf77ac8bea54fd50b62fa40078263f5">09811</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#aadf77ac8bea54fd50b62fa40078263f5">prtmode</a>                      : 2;
<a name="l09812"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#aeb35a3eb00f006c8d936f4aff17b00ee">09812</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#aeb35a3eb00f006c8d936f4aff17b00ee">host_mode</a>                    : 1;
<a name="l09813"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#a88987ed6e4ec287e0f61994883a0af1f">09813</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#a88987ed6e4ec287e0f61994883a0af1f">rst_link</a>                     : 1;
<a name="l09814"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#a1169d232ccf35df70f7c2cf02c465cb8">09814</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#a1169d232ccf35df70f7c2cf02c465cb8">rst_done</a>                     : 1;
<a name="l09815"></a><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#a550dbe9842f823d34b92246cfe56be38">09815</a>     uint64_t <a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xxp1.html#a550dbe9842f823d34b92246cfe56be38">reserved_9_63</a>                : 55;
<a name="l09816"></a>09816 <span class="preprocessor">#endif</span>
<a name="l09817"></a>09817 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__ctlx.html#a313f161d6ffab558368693b80130811f">cn63xxp1</a>;
<a name="l09818"></a><a class="code" href="unioncvmx__mio__rst__ctlx.html#a36b3e2dd23afef7533fefb6b379f0b04">09818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html">cvmx_mio_rst_ctlx_cn63xx</a>       <a class="code" href="unioncvmx__mio__rst__ctlx.html#a36b3e2dd23afef7533fefb6b379f0b04">cn66xx</a>;
<a name="l09819"></a><a class="code" href="unioncvmx__mio__rst__ctlx.html#a16babbaba3eeccb88c5cc2a273434a1a">09819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html">cvmx_mio_rst_ctlx_cn63xx</a>       <a class="code" href="unioncvmx__mio__rst__ctlx.html#a16babbaba3eeccb88c5cc2a273434a1a">cn68xx</a>;
<a name="l09820"></a><a class="code" href="unioncvmx__mio__rst__ctlx.html#abf86d85128b91e46f7b3fb0680ad8113">09820</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__cn63xx.html">cvmx_mio_rst_ctlx_cn63xx</a>       <a class="code" href="unioncvmx__mio__rst__ctlx.html#abf86d85128b91e46f7b3fb0680ad8113">cn68xxp1</a>;
<a name="l09821"></a><a class="code" href="unioncvmx__mio__rst__ctlx.html#a09b848b93b64810ba1d4fccb3c9a4572">09821</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__ctlx_1_1cvmx__mio__rst__ctlx__s.html">cvmx_mio_rst_ctlx_s</a>            <a class="code" href="unioncvmx__mio__rst__ctlx.html#a09b848b93b64810ba1d4fccb3c9a4572">cnf71xx</a>;
<a name="l09822"></a>09822 };
<a name="l09823"></a><a class="code" href="cvmx-mio-defs_8h.html#af45b2a119a144ad7e800adcf21e969f6">09823</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__rst__ctlx.html" title="cvmx_mio_rst_ctl#">cvmx_mio_rst_ctlx</a> <a class="code" href="unioncvmx__mio__rst__ctlx.html" title="cvmx_mio_rst_ctl#">cvmx_mio_rst_ctlx_t</a>;
<a name="l09824"></a>09824 <span class="comment"></span>
<a name="l09825"></a>09825 <span class="comment">/**</span>
<a name="l09826"></a>09826 <span class="comment"> * cvmx_mio_rst_delay</span>
<a name="l09827"></a>09827 <span class="comment"> */</span>
<a name="l09828"></a><a class="code" href="unioncvmx__mio__rst__delay.html">09828</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__rst__delay.html" title="cvmx_mio_rst_delay">cvmx_mio_rst_delay</a> {
<a name="l09829"></a><a class="code" href="unioncvmx__mio__rst__delay.html#a69569acfcd188537417ef13fb154b3a1">09829</a>     uint64_t <a class="code" href="unioncvmx__mio__rst__delay.html#a69569acfcd188537417ef13fb154b3a1">u64</a>;
<a name="l09830"></a><a class="code" href="structcvmx__mio__rst__delay_1_1cvmx__mio__rst__delay__s.html">09830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__delay_1_1cvmx__mio__rst__delay__s.html">cvmx_mio_rst_delay_s</a> {
<a name="l09831"></a>09831 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09832"></a>09832 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__delay_1_1cvmx__mio__rst__delay__s.html#ac55831ae91284ed04bea83ced3eb53a8">reserved_32_63</a>               : 32;
<a name="l09833"></a>09833     uint64_t <a class="code" href="structcvmx__mio__rst__delay_1_1cvmx__mio__rst__delay__s.html#afbda66377c320d6fdf42049013248319">warm_rst_dly</a>                 : 16; <span class="comment">/**&lt; A warm reset immediately causes an early warm</span>
<a name="l09834"></a>09834 <span class="comment">                                                         reset notification.  However, the assertion of</span>
<a name="l09835"></a>09835 <span class="comment">                                                         warm reset will be delayed this many sclks.</span>
<a name="l09836"></a>09836 <span class="comment">                                                         A warm/soft reset will not change this field.</span>
<a name="l09837"></a>09837 <span class="comment">                                                         NOTE: This must be at least 500 dclks */</span>
<a name="l09838"></a>09838     uint64_t <a class="code" href="structcvmx__mio__rst__delay_1_1cvmx__mio__rst__delay__s.html#aeba9cb342533183167af025e4ec094b0">soft_rst_dly</a>                 : 16; <span class="comment">/**&lt; A soft reset immediately causes an early soft</span>
<a name="l09839"></a>09839 <span class="comment">                                                         reset notification.  However, the assertion of</span>
<a name="l09840"></a>09840 <span class="comment">                                                         soft reset will be delayed this many sclks.</span>
<a name="l09841"></a>09841 <span class="comment">                                                         A warm/soft reset will not change this field.</span>
<a name="l09842"></a>09842 <span class="comment">                                                         NOTE: This must be at least 500 dclks */</span>
<a name="l09843"></a>09843 <span class="preprocessor">#else</span>
<a name="l09844"></a><a class="code" href="structcvmx__mio__rst__delay_1_1cvmx__mio__rst__delay__s.html#aeba9cb342533183167af025e4ec094b0">09844</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__delay_1_1cvmx__mio__rst__delay__s.html#aeba9cb342533183167af025e4ec094b0">soft_rst_dly</a>                 : 16;
<a name="l09845"></a><a class="code" href="structcvmx__mio__rst__delay_1_1cvmx__mio__rst__delay__s.html#afbda66377c320d6fdf42049013248319">09845</a>     uint64_t <a class="code" href="structcvmx__mio__rst__delay_1_1cvmx__mio__rst__delay__s.html#afbda66377c320d6fdf42049013248319">warm_rst_dly</a>                 : 16;
<a name="l09846"></a><a class="code" href="structcvmx__mio__rst__delay_1_1cvmx__mio__rst__delay__s.html#ac55831ae91284ed04bea83ced3eb53a8">09846</a>     uint64_t <a class="code" href="structcvmx__mio__rst__delay_1_1cvmx__mio__rst__delay__s.html#ac55831ae91284ed04bea83ced3eb53a8">reserved_32_63</a>               : 32;
<a name="l09847"></a>09847 <span class="preprocessor">#endif</span>
<a name="l09848"></a>09848 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__delay.html#a3f3a3b5adfa5b6077ace7699224935f3">s</a>;
<a name="l09849"></a><a class="code" href="unioncvmx__mio__rst__delay.html#a66e3c830852d441b973ec4058b447d16">09849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__delay_1_1cvmx__mio__rst__delay__s.html">cvmx_mio_rst_delay_s</a>           <a class="code" href="unioncvmx__mio__rst__delay.html#a66e3c830852d441b973ec4058b447d16">cn61xx</a>;
<a name="l09850"></a><a class="code" href="unioncvmx__mio__rst__delay.html#aec5577767e4e4cb2a36524fbdbd9d62c">09850</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__delay_1_1cvmx__mio__rst__delay__s.html">cvmx_mio_rst_delay_s</a>           <a class="code" href="unioncvmx__mio__rst__delay.html#aec5577767e4e4cb2a36524fbdbd9d62c">cn63xx</a>;
<a name="l09851"></a><a class="code" href="unioncvmx__mio__rst__delay.html#a58eaacb5f41112098584fb9a96bb4aa5">09851</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__delay_1_1cvmx__mio__rst__delay__s.html">cvmx_mio_rst_delay_s</a>           <a class="code" href="unioncvmx__mio__rst__delay.html#a58eaacb5f41112098584fb9a96bb4aa5">cn63xxp1</a>;
<a name="l09852"></a><a class="code" href="unioncvmx__mio__rst__delay.html#ac46e86c24e97a889cf3bbf14713d831b">09852</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__delay_1_1cvmx__mio__rst__delay__s.html">cvmx_mio_rst_delay_s</a>           <a class="code" href="unioncvmx__mio__rst__delay.html#ac46e86c24e97a889cf3bbf14713d831b">cn66xx</a>;
<a name="l09853"></a><a class="code" href="unioncvmx__mio__rst__delay.html#abe81c701a995c8c55ea0c5bebb70e0cc">09853</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__delay_1_1cvmx__mio__rst__delay__s.html">cvmx_mio_rst_delay_s</a>           <a class="code" href="unioncvmx__mio__rst__delay.html#abe81c701a995c8c55ea0c5bebb70e0cc">cn68xx</a>;
<a name="l09854"></a><a class="code" href="unioncvmx__mio__rst__delay.html#ac88eeab2810bf6ce2c986cc107bfe5f5">09854</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__delay_1_1cvmx__mio__rst__delay__s.html">cvmx_mio_rst_delay_s</a>           <a class="code" href="unioncvmx__mio__rst__delay.html#ac88eeab2810bf6ce2c986cc107bfe5f5">cn68xxp1</a>;
<a name="l09855"></a><a class="code" href="unioncvmx__mio__rst__delay.html#aff90f755edd6f98c66b7712c36885039">09855</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__delay_1_1cvmx__mio__rst__delay__s.html">cvmx_mio_rst_delay_s</a>           <a class="code" href="unioncvmx__mio__rst__delay.html#aff90f755edd6f98c66b7712c36885039">cnf71xx</a>;
<a name="l09856"></a>09856 };
<a name="l09857"></a><a class="code" href="cvmx-mio-defs_8h.html#a4c9a37493fad2bbfe29bd3a29977c981">09857</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__rst__delay.html" title="cvmx_mio_rst_delay">cvmx_mio_rst_delay</a> <a class="code" href="unioncvmx__mio__rst__delay.html" title="cvmx_mio_rst_delay">cvmx_mio_rst_delay_t</a>;
<a name="l09858"></a>09858 <span class="comment"></span>
<a name="l09859"></a>09859 <span class="comment">/**</span>
<a name="l09860"></a>09860 <span class="comment"> * cvmx_mio_rst_int</span>
<a name="l09861"></a>09861 <span class="comment"> *</span>
<a name="l09862"></a>09862 <span class="comment"> * MIO_RST_INT = MIO Reset Interrupt Register</span>
<a name="l09863"></a>09863 <span class="comment"> *</span>
<a name="l09864"></a>09864 <span class="comment"> */</span>
<a name="l09865"></a><a class="code" href="unioncvmx__mio__rst__int.html">09865</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__rst__int.html" title="cvmx_mio_rst_int">cvmx_mio_rst_int</a> {
<a name="l09866"></a><a class="code" href="unioncvmx__mio__rst__int.html#a6ca90cc92f767ad079260259542c3b09">09866</a>     uint64_t <a class="code" href="unioncvmx__mio__rst__int.html#a6ca90cc92f767ad079260259542c3b09">u64</a>;
<a name="l09867"></a><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html">09867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html">cvmx_mio_rst_int_s</a> {
<a name="l09868"></a>09868 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09869"></a>09869 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#afe0d0e316eb6dc609b3e6305060e8c35">reserved_10_63</a>               : 54;
<a name="l09870"></a>09870     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a89f302af688e5979fb41e55cfe3be616">perst1</a>                       : 1;  <span class="comment">/**&lt; PERST1_L asserted while MIO_RST_CTL1[RST_RCV]=1</span>
<a name="l09871"></a>09871 <span class="comment">                                                         and MIO_RST_CTL1[RST_CHIP]=0 */</span>
<a name="l09872"></a>09872     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a381dd1117941ebf1b7f46c4a3c3e433e">perst0</a>                       : 1;  <span class="comment">/**&lt; PERST0_L asserted while MIO_RST_CTL0[RST_RCV]=1</span>
<a name="l09873"></a>09873 <span class="comment">                                                         and MIO_RST_CTL0[RST_CHIP]=0 */</span>
<a name="l09874"></a>09874     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a459d6c99c4b0bd141e1c1038362ce3be">reserved_4_7</a>                 : 4;
<a name="l09875"></a>09875     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a7fa5d7eedc755cd9c978e70201817137">rst_link3</a>                    : 1;  <span class="comment">/**&lt; A controller3 link-down/hot-reset occurred while</span>
<a name="l09876"></a>09876 <span class="comment">                                                         MIO_RST_CNTL3[RST_LINK]=0.  Software must assert</span>
<a name="l09877"></a>09877 <span class="comment">                                                         then de-assert CIU_SOFT_PRST3[SOFT_PRST] */</span>
<a name="l09878"></a>09878     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a3c2411739885cbbe91d80d3683142e03">rst_link2</a>                    : 1;  <span class="comment">/**&lt; A controller2 link-down/hot-reset occurred while</span>
<a name="l09879"></a>09879 <span class="comment">                                                         MIO_RST_CNTL2[RST_LINK]=0.  Software must assert</span>
<a name="l09880"></a>09880 <span class="comment">                                                         then de-assert CIU_SOFT_PRST2[SOFT_PRST] */</span>
<a name="l09881"></a>09881     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a0c0edfc1bf9f612d821b8ee43e3f5c59">rst_link1</a>                    : 1;  <span class="comment">/**&lt; A controller1 link-down/hot-reset occurred while</span>
<a name="l09882"></a>09882 <span class="comment">                                                         MIO_RST_CTL1[RST_LINK]=0.  Software must assert</span>
<a name="l09883"></a>09883 <span class="comment">                                                         then de-assert CIU_SOFT_PRST1[SOFT_PRST] */</span>
<a name="l09884"></a>09884     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a990b52f891adc61e3276a8fd862f618c">rst_link0</a>                    : 1;  <span class="comment">/**&lt; A controller0 link-down/hot-reset occurred while</span>
<a name="l09885"></a>09885 <span class="comment">                                                         MIO_RST_CTL0[RST_LINK]=0.  Software must assert</span>
<a name="l09886"></a>09886 <span class="comment">                                                         then de-assert CIU_SOFT_PRST[SOFT_PRST] */</span>
<a name="l09887"></a>09887 <span class="preprocessor">#else</span>
<a name="l09888"></a><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a990b52f891adc61e3276a8fd862f618c">09888</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a990b52f891adc61e3276a8fd862f618c">rst_link0</a>                    : 1;
<a name="l09889"></a><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a0c0edfc1bf9f612d821b8ee43e3f5c59">09889</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a0c0edfc1bf9f612d821b8ee43e3f5c59">rst_link1</a>                    : 1;
<a name="l09890"></a><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a3c2411739885cbbe91d80d3683142e03">09890</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a3c2411739885cbbe91d80d3683142e03">rst_link2</a>                    : 1;
<a name="l09891"></a><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a7fa5d7eedc755cd9c978e70201817137">09891</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a7fa5d7eedc755cd9c978e70201817137">rst_link3</a>                    : 1;
<a name="l09892"></a><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a459d6c99c4b0bd141e1c1038362ce3be">09892</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a459d6c99c4b0bd141e1c1038362ce3be">reserved_4_7</a>                 : 4;
<a name="l09893"></a><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a381dd1117941ebf1b7f46c4a3c3e433e">09893</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a381dd1117941ebf1b7f46c4a3c3e433e">perst0</a>                       : 1;
<a name="l09894"></a><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a89f302af688e5979fb41e55cfe3be616">09894</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#a89f302af688e5979fb41e55cfe3be616">perst1</a>                       : 1;
<a name="l09895"></a><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#afe0d0e316eb6dc609b3e6305060e8c35">09895</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html#afe0d0e316eb6dc609b3e6305060e8c35">reserved_10_63</a>               : 54;
<a name="l09896"></a>09896 <span class="preprocessor">#endif</span>
<a name="l09897"></a>09897 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__int.html#ad9763bbd497167fde978d6a984e84370">s</a>;
<a name="l09898"></a><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html">09898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html">cvmx_mio_rst_int_cn61xx</a> {
<a name="l09899"></a>09899 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09900"></a>09900 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html#a5c3b86c91baf2b2aea322ca9f720e810">reserved_10_63</a>               : 54;
<a name="l09901"></a>09901     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html#a5b2d662bcc29a4ed826776da0456e2cf">perst1</a>                       : 1;  <span class="comment">/**&lt; PERST1_L asserted while MIO_RST_CTL1[RST_RCV]=1</span>
<a name="l09902"></a>09902 <span class="comment">                                                         and MIO_RST_CTL1[RST_CHIP]=0 */</span>
<a name="l09903"></a>09903     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html#ac8dd621cbfd1581ae2ea4d63e50c04be">perst0</a>                       : 1;  <span class="comment">/**&lt; PERST0_L asserted while MIO_RST_CTL0[RST_RCV]=1</span>
<a name="l09904"></a>09904 <span class="comment">                                                         and MIO_RST_CTL0[RST_CHIP]=0 */</span>
<a name="l09905"></a>09905     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html#ad9629f326b4afd1d33261141cb160e1a">reserved_2_7</a>                 : 6;
<a name="l09906"></a>09906     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html#a7b3c05aa93dc8f76a19d33aa2eb58cf7">rst_link1</a>                    : 1;  <span class="comment">/**&lt; A controller1 link-down/hot-reset occurred while</span>
<a name="l09907"></a>09907 <span class="comment">                                                         MIO_RST_CTL1[RST_LINK]=0.  Software must assert</span>
<a name="l09908"></a>09908 <span class="comment">                                                         then de-assert CIU_SOFT_PRST1[SOFT_PRST] */</span>
<a name="l09909"></a>09909     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html#a4d1f8d548502758ae6ff5478b0b6f825">rst_link0</a>                    : 1;  <span class="comment">/**&lt; A controller0 link-down/hot-reset occurred while</span>
<a name="l09910"></a>09910 <span class="comment">                                                         MIO_RST_CTL0[RST_LINK]=0.  Software must assert</span>
<a name="l09911"></a>09911 <span class="comment">                                                         then de-assert CIU_SOFT_PRST[SOFT_PRST] */</span>
<a name="l09912"></a>09912 <span class="preprocessor">#else</span>
<a name="l09913"></a><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html#a4d1f8d548502758ae6ff5478b0b6f825">09913</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html#a4d1f8d548502758ae6ff5478b0b6f825">rst_link0</a>                    : 1;
<a name="l09914"></a><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html#a7b3c05aa93dc8f76a19d33aa2eb58cf7">09914</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html#a7b3c05aa93dc8f76a19d33aa2eb58cf7">rst_link1</a>                    : 1;
<a name="l09915"></a><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html#ad9629f326b4afd1d33261141cb160e1a">09915</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html#ad9629f326b4afd1d33261141cb160e1a">reserved_2_7</a>                 : 6;
<a name="l09916"></a><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html#ac8dd621cbfd1581ae2ea4d63e50c04be">09916</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html#ac8dd621cbfd1581ae2ea4d63e50c04be">perst0</a>                       : 1;
<a name="l09917"></a><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html#a5b2d662bcc29a4ed826776da0456e2cf">09917</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html#a5b2d662bcc29a4ed826776da0456e2cf">perst1</a>                       : 1;
<a name="l09918"></a><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html#a5c3b86c91baf2b2aea322ca9f720e810">09918</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html#a5c3b86c91baf2b2aea322ca9f720e810">reserved_10_63</a>               : 54;
<a name="l09919"></a>09919 <span class="preprocessor">#endif</span>
<a name="l09920"></a>09920 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__int.html#a96718a452346710d90e58ad1a6802c3a">cn61xx</a>;
<a name="l09921"></a><a class="code" href="unioncvmx__mio__rst__int.html#acdf6523309c416c5cda96826db9849d2">09921</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html">cvmx_mio_rst_int_cn61xx</a>        <a class="code" href="unioncvmx__mio__rst__int.html#acdf6523309c416c5cda96826db9849d2">cn63xx</a>;
<a name="l09922"></a><a class="code" href="unioncvmx__mio__rst__int.html#a5ac2505414950af604b6c212af9f11f2">09922</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html">cvmx_mio_rst_int_cn61xx</a>        <a class="code" href="unioncvmx__mio__rst__int.html#a5ac2505414950af604b6c212af9f11f2">cn63xxp1</a>;
<a name="l09923"></a><a class="code" href="unioncvmx__mio__rst__int.html#a9ab5a52af9c2800cef716fabf3bffda9">09923</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__s.html">cvmx_mio_rst_int_s</a>             <a class="code" href="unioncvmx__mio__rst__int.html#a9ab5a52af9c2800cef716fabf3bffda9">cn66xx</a>;
<a name="l09924"></a><a class="code" href="unioncvmx__mio__rst__int.html#a2c36e92adea8522ab74022ef1cc34cec">09924</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html">cvmx_mio_rst_int_cn61xx</a>        <a class="code" href="unioncvmx__mio__rst__int.html#a2c36e92adea8522ab74022ef1cc34cec">cn68xx</a>;
<a name="l09925"></a><a class="code" href="unioncvmx__mio__rst__int.html#a1f561715b9c088e144a8fdbc824f138d">09925</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html">cvmx_mio_rst_int_cn61xx</a>        <a class="code" href="unioncvmx__mio__rst__int.html#a1f561715b9c088e144a8fdbc824f138d">cn68xxp1</a>;
<a name="l09926"></a><a class="code" href="unioncvmx__mio__rst__int.html#ace162903e670b1cd50cc5d50a570beaa">09926</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__int_1_1cvmx__mio__rst__int__cn61xx.html">cvmx_mio_rst_int_cn61xx</a>        <a class="code" href="unioncvmx__mio__rst__int.html#ace162903e670b1cd50cc5d50a570beaa">cnf71xx</a>;
<a name="l09927"></a>09927 };
<a name="l09928"></a><a class="code" href="cvmx-mio-defs_8h.html#a1a1d3e8783742fae91881877d0767532">09928</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__rst__int.html" title="cvmx_mio_rst_int">cvmx_mio_rst_int</a> <a class="code" href="unioncvmx__mio__rst__int.html" title="cvmx_mio_rst_int">cvmx_mio_rst_int_t</a>;
<a name="l09929"></a>09929 <span class="comment"></span>
<a name="l09930"></a>09930 <span class="comment">/**</span>
<a name="l09931"></a>09931 <span class="comment"> * cvmx_mio_rst_int_en</span>
<a name="l09932"></a>09932 <span class="comment"> *</span>
<a name="l09933"></a>09933 <span class="comment"> * MIO_RST_INT_EN = MIO Reset Interrupt Enable Register</span>
<a name="l09934"></a>09934 <span class="comment"> *</span>
<a name="l09935"></a>09935 <span class="comment"> */</span>
<a name="l09936"></a><a class="code" href="unioncvmx__mio__rst__int__en.html">09936</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__rst__int__en.html" title="cvmx_mio_rst_int_en">cvmx_mio_rst_int_en</a> {
<a name="l09937"></a><a class="code" href="unioncvmx__mio__rst__int__en.html#ad094ac51d2df13fb4d366e99c47fb3db">09937</a>     uint64_t <a class="code" href="unioncvmx__mio__rst__int__en.html#ad094ac51d2df13fb4d366e99c47fb3db">u64</a>;
<a name="l09938"></a><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html">09938</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html">cvmx_mio_rst_int_en_s</a> {
<a name="l09939"></a>09939 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09940"></a>09940 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#a7ee14e95bded3a88d2e02da1aa6aad9c">reserved_10_63</a>               : 54;
<a name="l09941"></a>09941     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#a2eb1d397a44ef054aa6d363d24c5014c">perst1</a>                       : 1;  <span class="comment">/**&lt; Controller1 PERST reset interrupt enable */</span>
<a name="l09942"></a>09942     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#a02c96f6f29c6936de30f0746263897b5">perst0</a>                       : 1;  <span class="comment">/**&lt; Controller0 PERST reset interrupt enable */</span>
<a name="l09943"></a>09943     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#ae044468b06364309fc4c7d98ae8a9285">reserved_4_7</a>                 : 4;
<a name="l09944"></a>09944     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#ac0815fd4e0342b91a8d166cd51403a50">rst_link3</a>                    : 1;  <span class="comment">/**&lt; Controller3 link-down/hot reset interrupt enable */</span>
<a name="l09945"></a>09945     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#a7238e933f840a67ba9073a66a442d2f1">rst_link2</a>                    : 1;  <span class="comment">/**&lt; Controller2 link-down/hot reset interrupt enable */</span>
<a name="l09946"></a>09946     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#a4a17ed0b379cd0d789287ccb60cb05e1">rst_link1</a>                    : 1;  <span class="comment">/**&lt; Controller1 link-down/hot reset interrupt enable */</span>
<a name="l09947"></a>09947     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#a79acec420a25c9aaf6538af4cdfa7a8e">rst_link0</a>                    : 1;  <span class="comment">/**&lt; Controller0 link-down/hot reset interrupt enable */</span>
<a name="l09948"></a>09948 <span class="preprocessor">#else</span>
<a name="l09949"></a><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#a79acec420a25c9aaf6538af4cdfa7a8e">09949</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#a79acec420a25c9aaf6538af4cdfa7a8e">rst_link0</a>                    : 1;
<a name="l09950"></a><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#a4a17ed0b379cd0d789287ccb60cb05e1">09950</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#a4a17ed0b379cd0d789287ccb60cb05e1">rst_link1</a>                    : 1;
<a name="l09951"></a><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#a7238e933f840a67ba9073a66a442d2f1">09951</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#a7238e933f840a67ba9073a66a442d2f1">rst_link2</a>                    : 1;
<a name="l09952"></a><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#ac0815fd4e0342b91a8d166cd51403a50">09952</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#ac0815fd4e0342b91a8d166cd51403a50">rst_link3</a>                    : 1;
<a name="l09953"></a><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#ae044468b06364309fc4c7d98ae8a9285">09953</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#ae044468b06364309fc4c7d98ae8a9285">reserved_4_7</a>                 : 4;
<a name="l09954"></a><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#a02c96f6f29c6936de30f0746263897b5">09954</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#a02c96f6f29c6936de30f0746263897b5">perst0</a>                       : 1;
<a name="l09955"></a><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#a2eb1d397a44ef054aa6d363d24c5014c">09955</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#a2eb1d397a44ef054aa6d363d24c5014c">perst1</a>                       : 1;
<a name="l09956"></a><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#a7ee14e95bded3a88d2e02da1aa6aad9c">09956</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html#a7ee14e95bded3a88d2e02da1aa6aad9c">reserved_10_63</a>               : 54;
<a name="l09957"></a>09957 <span class="preprocessor">#endif</span>
<a name="l09958"></a>09958 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__int__en.html#a4ef48a5c24776cdd8f220c75176c5e8a">s</a>;
<a name="l09959"></a><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html">09959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html">cvmx_mio_rst_int_en_cn61xx</a> {
<a name="l09960"></a>09960 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09961"></a>09961 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html#a3ec49680655864a4dd57cdc8d3458f39">reserved_10_63</a>               : 54;
<a name="l09962"></a>09962     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html#a08bc23cedf95d365ea43a1c9cd21d6a2">perst1</a>                       : 1;  <span class="comment">/**&lt; Controller1 PERST reset interrupt enable */</span>
<a name="l09963"></a>09963     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html#aeea3aeea75ed78191f2e9ac9cbc91254">perst0</a>                       : 1;  <span class="comment">/**&lt; Controller0 PERST reset interrupt enable */</span>
<a name="l09964"></a>09964     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html#ad6d51001d46c3e056cc5af606f497fa1">reserved_2_7</a>                 : 6;
<a name="l09965"></a>09965     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html#af377eabc7e382970adbdc1e8dac32b1c">rst_link1</a>                    : 1;  <span class="comment">/**&lt; Controller1 link-down/hot reset interrupt enable */</span>
<a name="l09966"></a>09966     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html#a05e41189c6360772ef9158e687e78463">rst_link0</a>                    : 1;  <span class="comment">/**&lt; Controller0 link-down/hot reset interrupt enable */</span>
<a name="l09967"></a>09967 <span class="preprocessor">#else</span>
<a name="l09968"></a><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html#a05e41189c6360772ef9158e687e78463">09968</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html#a05e41189c6360772ef9158e687e78463">rst_link0</a>                    : 1;
<a name="l09969"></a><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html#af377eabc7e382970adbdc1e8dac32b1c">09969</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html#af377eabc7e382970adbdc1e8dac32b1c">rst_link1</a>                    : 1;
<a name="l09970"></a><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html#ad6d51001d46c3e056cc5af606f497fa1">09970</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html#ad6d51001d46c3e056cc5af606f497fa1">reserved_2_7</a>                 : 6;
<a name="l09971"></a><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html#aeea3aeea75ed78191f2e9ac9cbc91254">09971</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html#aeea3aeea75ed78191f2e9ac9cbc91254">perst0</a>                       : 1;
<a name="l09972"></a><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html#a08bc23cedf95d365ea43a1c9cd21d6a2">09972</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html#a08bc23cedf95d365ea43a1c9cd21d6a2">perst1</a>                       : 1;
<a name="l09973"></a><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html#a3ec49680655864a4dd57cdc8d3458f39">09973</a>     uint64_t <a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html#a3ec49680655864a4dd57cdc8d3458f39">reserved_10_63</a>               : 54;
<a name="l09974"></a>09974 <span class="preprocessor">#endif</span>
<a name="l09975"></a>09975 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__rst__int__en.html#ab0e5247989de6fb029c3c19f6e670b1c">cn61xx</a>;
<a name="l09976"></a><a class="code" href="unioncvmx__mio__rst__int__en.html#a2a2703970cc69db39c83172387200efc">09976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html">cvmx_mio_rst_int_en_cn61xx</a>     <a class="code" href="unioncvmx__mio__rst__int__en.html#a2a2703970cc69db39c83172387200efc">cn63xx</a>;
<a name="l09977"></a><a class="code" href="unioncvmx__mio__rst__int__en.html#a9fbe96718ba395561464189bc9c0b001">09977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html">cvmx_mio_rst_int_en_cn61xx</a>     <a class="code" href="unioncvmx__mio__rst__int__en.html#a9fbe96718ba395561464189bc9c0b001">cn63xxp1</a>;
<a name="l09978"></a><a class="code" href="unioncvmx__mio__rst__int__en.html#ab34c48cda641c5697211bf45d78a0e03">09978</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__s.html">cvmx_mio_rst_int_en_s</a>          <a class="code" href="unioncvmx__mio__rst__int__en.html#ab34c48cda641c5697211bf45d78a0e03">cn66xx</a>;
<a name="l09979"></a><a class="code" href="unioncvmx__mio__rst__int__en.html#a5bba1a26d3e410119ab696a9bca00720">09979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html">cvmx_mio_rst_int_en_cn61xx</a>     <a class="code" href="unioncvmx__mio__rst__int__en.html#a5bba1a26d3e410119ab696a9bca00720">cn68xx</a>;
<a name="l09980"></a><a class="code" href="unioncvmx__mio__rst__int__en.html#a4d92b962533660ab22403f470a52bdbe">09980</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html">cvmx_mio_rst_int_en_cn61xx</a>     <a class="code" href="unioncvmx__mio__rst__int__en.html#a4d92b962533660ab22403f470a52bdbe">cn68xxp1</a>;
<a name="l09981"></a><a class="code" href="unioncvmx__mio__rst__int__en.html#ad3c5d5b10a3992e53ceeef22c7d78b0f">09981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__rst__int__en_1_1cvmx__mio__rst__int__en__cn61xx.html">cvmx_mio_rst_int_en_cn61xx</a>     <a class="code" href="unioncvmx__mio__rst__int__en.html#ad3c5d5b10a3992e53ceeef22c7d78b0f">cnf71xx</a>;
<a name="l09982"></a>09982 };
<a name="l09983"></a><a class="code" href="cvmx-mio-defs_8h.html#a72d3c93fd743d7b43c6e1b937a772769">09983</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__rst__int__en.html" title="cvmx_mio_rst_int_en">cvmx_mio_rst_int_en</a> <a class="code" href="unioncvmx__mio__rst__int__en.html" title="cvmx_mio_rst_int_en">cvmx_mio_rst_int_en_t</a>;
<a name="l09984"></a>09984 <span class="comment"></span>
<a name="l09985"></a>09985 <span class="comment">/**</span>
<a name="l09986"></a>09986 <span class="comment"> * cvmx_mio_tws#_int</span>
<a name="l09987"></a>09987 <span class="comment"> *</span>
<a name="l09988"></a>09988 <span class="comment"> * This register contains the TWSI interrupt-enable mask and the interrupt-source bits.</span>
<a name="l09989"></a>09989 <span class="comment"> *</span>
<a name="l09990"></a>09990 <span class="comment"> */</span>
<a name="l09991"></a><a class="code" href="unioncvmx__mio__twsx__int.html">09991</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__twsx__int.html" title="cvmx_mio_tws::_int">cvmx_mio_twsx_int</a> {
<a name="l09992"></a><a class="code" href="unioncvmx__mio__twsx__int.html#a16b2dbe968026e8680eab4e419536172">09992</a>     uint64_t <a class="code" href="unioncvmx__mio__twsx__int.html#a16b2dbe968026e8680eab4e419536172">u64</a>;
<a name="l09993"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">09993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a> {
<a name="l09994"></a>09994 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09995"></a>09995 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a2b7cce71ccc21df11e6cfd468ccb728f">reserved_12_63</a>               : 52;
<a name="l09996"></a>09996     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#aa49b7d227b60cb99d0f7e07734e4b26a">scl</a>                          : 1;  <span class="comment">/**&lt; SCL signal. */</span>
<a name="l09997"></a>09997     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a2bb7936e689c280ae92d54e501efc176">sda</a>                          : 1;  <span class="comment">/**&lt; SDA signal. */</span>
<a name="l09998"></a>09998     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a8315886b4fbbbbe39f731f23e572bd40">scl_ovr</a>                      : 1;  <span class="comment">/**&lt; SCL testing override:</span>
<a name="l09999"></a>09999 <span class="comment">                                                         0 = Normal operation, SCL bus controlled by TWSI core.</span>
<a name="l10000"></a>10000 <span class="comment">                                                         1 = Pull SCL low. */</span>
<a name="l10001"></a>10001     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a1afa7ff5bb391cf3241b950365c170d2">sda_ovr</a>                      : 1;  <span class="comment">/**&lt; SDA testing override:</span>
<a name="l10002"></a>10002 <span class="comment">                                                         0 = Normal operation, SDA bus controlled by TWSI core.</span>
<a name="l10003"></a>10003 <span class="comment">                                                         1 = Pull SDA low. */</span>
<a name="l10004"></a>10004     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a7ec628558a86adedaae71f87f4e3b4a3">reserved_7_7</a>                 : 1;
<a name="l10005"></a>10005     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a700027a7a40bd1476819d76e2e976167">core_en</a>                      : 1;  <span class="comment">/**&lt; TWSI core interrupt enable */</span>
<a name="l10006"></a>10006     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a0adfe14e884e70910f0b478d6a809b44">ts_en</a>                        : 1;  <span class="comment">/**&lt; MIO_TWS_TWSI_SW register update interrupt enable */</span>
<a name="l10007"></a>10007     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a989ea35867e5cc3734ddba94c0cd45ce">st_en</a>                        : 1;  <span class="comment">/**&lt; MIO_TWS_SW_TWSI register update interrupt enable */</span>
<a name="l10008"></a>10008     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a275f08c82e878f11c281c42fbf90cfe7">reserved_3_3</a>                 : 1;
<a name="l10009"></a>10009     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#ae12544fcdfa4f54fbd7dab48fab74901">core_int</a>                     : 1;  <span class="comment">/**&lt; TWSI core interrupt. Ignored when the HLC is enabled.</span>
<a name="l10010"></a>10010 <span class="comment">                                                         Throws TWS_INTSN_E::MIO_TWS()_INT_CORE.</span>
<a name="l10011"></a>10011 <span class="comment">                                                         Writes 0 to TWSI control registers IFLG (TWSI_CTL bit 3) to clear</span>
<a name="l10012"></a>10012 <span class="comment">                                                         TWS_INTSN_E::MIO_TWS()_INT_CORE interrupt.</span>
<a name="l10013"></a>10013 <span class="comment">                                                         TWSI control registers (TWSI_CTL) can be accessible by MIO_TWS()_SW_TWSI, with</span>
<a name="l10014"></a>10014 <span class="comment">                                                         OP=0x6 and EOP_IA = 0x2, see MIO_TWS()_SW_TWSI for details. */</span>
<a name="l10015"></a>10015     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a37be3a0ba9a409b864e0a8a17ba4c697">ts_int</a>                       : 1;  <span class="comment">/**&lt; MIO_TWS()_TWSI_SW register-update interrupt. Ignored when the HLC is disabled. Throws</span>
<a name="l10016"></a>10016 <span class="comment">                                                         TWS_INTSN_E::MIO_TWS()_INT_TS. */</span>
<a name="l10017"></a>10017     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#abf79acff14ed91f3735f2c2644a4afe9">st_int</a>                       : 1;  <span class="comment">/**&lt; MIO_TWS()_SW_TWSI register-update interrupt. Ignored when the HLC is disabled. Throws</span>
<a name="l10018"></a>10018 <span class="comment">                                                         TWS_INTSN_E::MIO_TWS()_INT_ST. */</span>
<a name="l10019"></a>10019 <span class="preprocessor">#else</span>
<a name="l10020"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#abf79acff14ed91f3735f2c2644a4afe9">10020</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#abf79acff14ed91f3735f2c2644a4afe9">st_int</a>                       : 1;
<a name="l10021"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a37be3a0ba9a409b864e0a8a17ba4c697">10021</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a37be3a0ba9a409b864e0a8a17ba4c697">ts_int</a>                       : 1;
<a name="l10022"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#ae12544fcdfa4f54fbd7dab48fab74901">10022</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#ae12544fcdfa4f54fbd7dab48fab74901">core_int</a>                     : 1;
<a name="l10023"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a275f08c82e878f11c281c42fbf90cfe7">10023</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a275f08c82e878f11c281c42fbf90cfe7">reserved_3_3</a>                 : 1;
<a name="l10024"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a989ea35867e5cc3734ddba94c0cd45ce">10024</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a989ea35867e5cc3734ddba94c0cd45ce">st_en</a>                        : 1;
<a name="l10025"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a0adfe14e884e70910f0b478d6a809b44">10025</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a0adfe14e884e70910f0b478d6a809b44">ts_en</a>                        : 1;
<a name="l10026"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a700027a7a40bd1476819d76e2e976167">10026</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a700027a7a40bd1476819d76e2e976167">core_en</a>                      : 1;
<a name="l10027"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a7ec628558a86adedaae71f87f4e3b4a3">10027</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a7ec628558a86adedaae71f87f4e3b4a3">reserved_7_7</a>                 : 1;
<a name="l10028"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a1afa7ff5bb391cf3241b950365c170d2">10028</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a1afa7ff5bb391cf3241b950365c170d2">sda_ovr</a>                      : 1;
<a name="l10029"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a8315886b4fbbbbe39f731f23e572bd40">10029</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a8315886b4fbbbbe39f731f23e572bd40">scl_ovr</a>                      : 1;
<a name="l10030"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a2bb7936e689c280ae92d54e501efc176">10030</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a2bb7936e689c280ae92d54e501efc176">sda</a>                          : 1;
<a name="l10031"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#aa49b7d227b60cb99d0f7e07734e4b26a">10031</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#aa49b7d227b60cb99d0f7e07734e4b26a">scl</a>                          : 1;
<a name="l10032"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a2b7cce71ccc21df11e6cfd468ccb728f">10032</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html#a2b7cce71ccc21df11e6cfd468ccb728f">reserved_12_63</a>               : 52;
<a name="l10033"></a>10033 <span class="preprocessor">#endif</span>
<a name="l10034"></a>10034 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__twsx__int.html#ab554ba01e4e0168c387f65533a57490d">s</a>;
<a name="l10035"></a><a class="code" href="unioncvmx__mio__twsx__int.html#a8713407d6844f54f89ac825bb018f182">10035</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#a8713407d6844f54f89ac825bb018f182">cn30xx</a>;
<a name="l10036"></a><a class="code" href="unioncvmx__mio__twsx__int.html#a3df4888602d32d525aa3b1f908bb7a1e">10036</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#a3df4888602d32d525aa3b1f908bb7a1e">cn31xx</a>;
<a name="l10037"></a><a class="code" href="unioncvmx__mio__twsx__int.html#acb13a2fc1189cc313a3ded2a935952ee">10037</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#acb13a2fc1189cc313a3ded2a935952ee">cn38xx</a>;
<a name="l10038"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html">10038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html">cvmx_mio_twsx_int_cn38xxp2</a> {
<a name="l10039"></a>10039 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10040"></a>10040 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#aa691448fd6602806c32dc8e5621f8841">reserved_7_63</a>                : 57;
<a name="l10041"></a>10041     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#adbdb2fbe30850a66877720ac91bccb6e">core_en</a>                      : 1;  <span class="comment">/**&lt; TWSI core interrupt enable */</span>
<a name="l10042"></a>10042     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#a75680c4557c6f5afb5286207c6617180">ts_en</a>                        : 1;  <span class="comment">/**&lt; MIO_TWS_TWSI_SW register update interrupt enable */</span>
<a name="l10043"></a>10043     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#afa090f247639b39924d686bffac9d83d">st_en</a>                        : 1;  <span class="comment">/**&lt; MIO_TWS_SW_TWSI register update interrupt enable */</span>
<a name="l10044"></a>10044     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#a0f48d043ca4531b89387b46a6c2eec71">reserved_3_3</a>                 : 1;
<a name="l10045"></a>10045     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#a05a8ecd06dcc0dc6f9493e352d1a7e78">core_int</a>                     : 1;  <span class="comment">/**&lt; TWSI core interrupt */</span>
<a name="l10046"></a>10046     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#a008a4b8930c230d802180976a149b235">ts_int</a>                       : 1;  <span class="comment">/**&lt; MIO_TWS_TWSI_SW register update interrupt */</span>
<a name="l10047"></a>10047     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#a9e07830ec3a6f52aae497c2608fe88f1">st_int</a>                       : 1;  <span class="comment">/**&lt; MIO_TWS_SW_TWSI register update interrupt */</span>
<a name="l10048"></a>10048 <span class="preprocessor">#else</span>
<a name="l10049"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#a9e07830ec3a6f52aae497c2608fe88f1">10049</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#a9e07830ec3a6f52aae497c2608fe88f1">st_int</a>                       : 1;
<a name="l10050"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#a008a4b8930c230d802180976a149b235">10050</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#a008a4b8930c230d802180976a149b235">ts_int</a>                       : 1;
<a name="l10051"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#a05a8ecd06dcc0dc6f9493e352d1a7e78">10051</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#a05a8ecd06dcc0dc6f9493e352d1a7e78">core_int</a>                     : 1;
<a name="l10052"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#a0f48d043ca4531b89387b46a6c2eec71">10052</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#a0f48d043ca4531b89387b46a6c2eec71">reserved_3_3</a>                 : 1;
<a name="l10053"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#afa090f247639b39924d686bffac9d83d">10053</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#afa090f247639b39924d686bffac9d83d">st_en</a>                        : 1;
<a name="l10054"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#a75680c4557c6f5afb5286207c6617180">10054</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#a75680c4557c6f5afb5286207c6617180">ts_en</a>                        : 1;
<a name="l10055"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#adbdb2fbe30850a66877720ac91bccb6e">10055</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#adbdb2fbe30850a66877720ac91bccb6e">core_en</a>                      : 1;
<a name="l10056"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#aa691448fd6602806c32dc8e5621f8841">10056</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn38xxp2.html#aa691448fd6602806c32dc8e5621f8841">reserved_7_63</a>                : 57;
<a name="l10057"></a>10057 <span class="preprocessor">#endif</span>
<a name="l10058"></a>10058 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__twsx__int.html#a51c8d349a18d989600ac5c592c93e931">cn38xxp2</a>;
<a name="l10059"></a><a class="code" href="unioncvmx__mio__twsx__int.html#a82e8a976111351818124839045158754">10059</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#a82e8a976111351818124839045158754">cn50xx</a>;
<a name="l10060"></a><a class="code" href="unioncvmx__mio__twsx__int.html#ae759bb13ce2081934fd3fffb0df70be7">10060</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#ae759bb13ce2081934fd3fffb0df70be7">cn52xx</a>;
<a name="l10061"></a><a class="code" href="unioncvmx__mio__twsx__int.html#a599cd0199ce5849c3a81427438457a72">10061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#a599cd0199ce5849c3a81427438457a72">cn52xxp1</a>;
<a name="l10062"></a><a class="code" href="unioncvmx__mio__twsx__int.html#a3116cc790f542194f50b4629599b9375">10062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#a3116cc790f542194f50b4629599b9375">cn56xx</a>;
<a name="l10063"></a><a class="code" href="unioncvmx__mio__twsx__int.html#a0cd99f98b320dd200e5b2be73093206f">10063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#a0cd99f98b320dd200e5b2be73093206f">cn56xxp1</a>;
<a name="l10064"></a><a class="code" href="unioncvmx__mio__twsx__int.html#af2d79c1167ae4301f596d0f220e17bd4">10064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#af2d79c1167ae4301f596d0f220e17bd4">cn58xx</a>;
<a name="l10065"></a><a class="code" href="unioncvmx__mio__twsx__int.html#a96db5bca51048f28270f46108445785b">10065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#a96db5bca51048f28270f46108445785b">cn58xxp1</a>;
<a name="l10066"></a><a class="code" href="unioncvmx__mio__twsx__int.html#a985baa4923f30e6e69b3d459a2ee812a">10066</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#a985baa4923f30e6e69b3d459a2ee812a">cn61xx</a>;
<a name="l10067"></a><a class="code" href="unioncvmx__mio__twsx__int.html#a65daeadb1425a28f6bf9a2fefa7a4a82">10067</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#a65daeadb1425a28f6bf9a2fefa7a4a82">cn63xx</a>;
<a name="l10068"></a><a class="code" href="unioncvmx__mio__twsx__int.html#ae94f25429b94f851c44399ebcda4df78">10068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#ae94f25429b94f851c44399ebcda4df78">cn63xxp1</a>;
<a name="l10069"></a><a class="code" href="unioncvmx__mio__twsx__int.html#a607f5157529efee98fa40525e0a5c5ad">10069</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#a607f5157529efee98fa40525e0a5c5ad">cn66xx</a>;
<a name="l10070"></a><a class="code" href="unioncvmx__mio__twsx__int.html#a0c40aed80f0abfdb7b95e85628bf588f">10070</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#a0c40aed80f0abfdb7b95e85628bf588f">cn68xx</a>;
<a name="l10071"></a><a class="code" href="unioncvmx__mio__twsx__int.html#a9ec062bac91c71bddd7ad06a3753fa4c">10071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#a9ec062bac91c71bddd7ad06a3753fa4c">cn68xxp1</a>;
<a name="l10072"></a><a class="code" href="unioncvmx__mio__twsx__int.html#a6d7d85bb18764fcf25ce1da95893e6eb">10072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#a6d7d85bb18764fcf25ce1da95893e6eb">cn70xx</a>;
<a name="l10073"></a><a class="code" href="unioncvmx__mio__twsx__int.html#a7ffb458a4274011ac27b16fbad752b79">10073</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#a7ffb458a4274011ac27b16fbad752b79">cn70xxp1</a>;
<a name="l10074"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html">10074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html">cvmx_mio_twsx_int_cn73xx</a> {
<a name="l10075"></a>10075 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10076"></a>10076 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#aef855a3e9eef9773a99b2bc5735461a7">reserved_12_63</a>               : 52;
<a name="l10077"></a>10077     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#a32a67c4f5b3372d533091a9e913137b1">scl</a>                          : 1;  <span class="comment">/**&lt; SCL signal. */</span>
<a name="l10078"></a>10078     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#a5fed21dd08c1857fb82c53442943a54f">sda</a>                          : 1;  <span class="comment">/**&lt; SDA signal. */</span>
<a name="l10079"></a>10079     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#a61379adc123d2d0768fefa26ac3d50e8">scl_ovr</a>                      : 1;  <span class="comment">/**&lt; SCL testing override:</span>
<a name="l10080"></a>10080 <span class="comment">                                                         0 = Normal operation, SCL bus controlled by TWSI core.</span>
<a name="l10081"></a>10081 <span class="comment">                                                         1 = Pull SCL low. */</span>
<a name="l10082"></a>10082     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#a07d755d050728ad60487620e93cfc1b4">sda_ovr</a>                      : 1;  <span class="comment">/**&lt; SDA testing override:</span>
<a name="l10083"></a>10083 <span class="comment">                                                         0 = Normal operation, SDA bus controlled by TWSI core.</span>
<a name="l10084"></a>10084 <span class="comment">                                                         1 = Pull SDA low. */</span>
<a name="l10085"></a>10085     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#ac0a9259496e894b1c9e8091064673d7c">reserved_3_7</a>                 : 5;
<a name="l10086"></a>10086     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#a59c25be8ad592013d0bd0513de00b064">core_int</a>                     : 1;  <span class="comment">/**&lt; TWSI core interrupt. Ignored when the HLC is enabled.</span>
<a name="l10087"></a>10087 <span class="comment">                                                         Throws TWS_INTSN_E::MIO_TWS()_INT_CORE.</span>
<a name="l10088"></a>10088 <span class="comment">                                                         Writes 0 to TWSI control registers IFLG (TWSI_CTL bit 3) to clear</span>
<a name="l10089"></a>10089 <span class="comment">                                                         TWS_INTSN_E::MIO_TWS()_INT_CORE interrupt.</span>
<a name="l10090"></a>10090 <span class="comment">                                                         TWSI control registers (TWSI_CTL) can be accessible by MIO_TWS()_SW_TWSI, with</span>
<a name="l10091"></a>10091 <span class="comment">                                                         OP=0x6 and EOP_IA = 0x2, see MIO_TWS()_SW_TWSI for details. */</span>
<a name="l10092"></a>10092     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#acad02ea1516a13028f3ae3acb4babb09">ts_int</a>                       : 1;  <span class="comment">/**&lt; MIO_TWS()_TWSI_SW register-update interrupt. Ignored when the HLC is disabled. Throws</span>
<a name="l10093"></a>10093 <span class="comment">                                                         TWS_INTSN_E::MIO_TWS()_INT_TS. */</span>
<a name="l10094"></a>10094     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#a204a322b27d55119a55d26dd13194764">st_int</a>                       : 1;  <span class="comment">/**&lt; MIO_TWS()_SW_TWSI register-update interrupt. Ignored when the HLC is disabled. Throws</span>
<a name="l10095"></a>10095 <span class="comment">                                                         TWS_INTSN_E::MIO_TWS()_INT_ST. */</span>
<a name="l10096"></a>10096 <span class="preprocessor">#else</span>
<a name="l10097"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#a204a322b27d55119a55d26dd13194764">10097</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#a204a322b27d55119a55d26dd13194764">st_int</a>                       : 1;
<a name="l10098"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#acad02ea1516a13028f3ae3acb4babb09">10098</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#acad02ea1516a13028f3ae3acb4babb09">ts_int</a>                       : 1;
<a name="l10099"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#a59c25be8ad592013d0bd0513de00b064">10099</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#a59c25be8ad592013d0bd0513de00b064">core_int</a>                     : 1;
<a name="l10100"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#ac0a9259496e894b1c9e8091064673d7c">10100</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#ac0a9259496e894b1c9e8091064673d7c">reserved_3_7</a>                 : 5;
<a name="l10101"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#a07d755d050728ad60487620e93cfc1b4">10101</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#a07d755d050728ad60487620e93cfc1b4">sda_ovr</a>                      : 1;
<a name="l10102"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#a61379adc123d2d0768fefa26ac3d50e8">10102</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#a61379adc123d2d0768fefa26ac3d50e8">scl_ovr</a>                      : 1;
<a name="l10103"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#a5fed21dd08c1857fb82c53442943a54f">10103</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#a5fed21dd08c1857fb82c53442943a54f">sda</a>                          : 1;
<a name="l10104"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#a32a67c4f5b3372d533091a9e913137b1">10104</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#a32a67c4f5b3372d533091a9e913137b1">scl</a>                          : 1;
<a name="l10105"></a><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#aef855a3e9eef9773a99b2bc5735461a7">10105</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html#aef855a3e9eef9773a99b2bc5735461a7">reserved_12_63</a>               : 52;
<a name="l10106"></a>10106 <span class="preprocessor">#endif</span>
<a name="l10107"></a>10107 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__twsx__int.html#ac53a43646da74154d7b10549dfe1f30c">cn73xx</a>;
<a name="l10108"></a><a class="code" href="unioncvmx__mio__twsx__int.html#a51d521401facfc2e257fbdb301de9c5b">10108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html">cvmx_mio_twsx_int_cn73xx</a>       <a class="code" href="unioncvmx__mio__twsx__int.html#a51d521401facfc2e257fbdb301de9c5b">cn78xx</a>;
<a name="l10109"></a><a class="code" href="unioncvmx__mio__twsx__int.html#a7a44f8a0e2c02132ee0369d11c3b330b">10109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html">cvmx_mio_twsx_int_cn73xx</a>       <a class="code" href="unioncvmx__mio__twsx__int.html#a7a44f8a0e2c02132ee0369d11c3b330b">cn78xxp1</a>;
<a name="l10110"></a><a class="code" href="unioncvmx__mio__twsx__int.html#a106b015445f85e5ed949ab7a8d46d27e">10110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__s.html">cvmx_mio_twsx_int_s</a>            <a class="code" href="unioncvmx__mio__twsx__int.html#a106b015445f85e5ed949ab7a8d46d27e">cnf71xx</a>;
<a name="l10111"></a><a class="code" href="unioncvmx__mio__twsx__int.html#aad2e89da1526bc6e6f0838d6b6742422">10111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int_1_1cvmx__mio__twsx__int__cn73xx.html">cvmx_mio_twsx_int_cn73xx</a>       <a class="code" href="unioncvmx__mio__twsx__int.html#aad2e89da1526bc6e6f0838d6b6742422">cnf75xx</a>;
<a name="l10112"></a>10112 };
<a name="l10113"></a><a class="code" href="cvmx-mio-defs_8h.html#ad2679259647ccdaaf6f4012923fdb542">10113</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__twsx__int.html" title="cvmx_mio_tws::_int">cvmx_mio_twsx_int</a> <a class="code" href="unioncvmx__mio__twsx__int.html" title="cvmx_mio_tws::_int">cvmx_mio_twsx_int_t</a>;
<a name="l10114"></a>10114 <span class="comment"></span>
<a name="l10115"></a>10115 <span class="comment">/**</span>
<a name="l10116"></a>10116 <span class="comment"> * cvmx_mio_tws#_int_w1s</span>
<a name="l10117"></a>10117 <span class="comment"> */</span>
<a name="l10118"></a><a class="code" href="unioncvmx__mio__twsx__int__w1s.html">10118</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__twsx__int__w1s.html" title="cvmx_mio_tws::_int_w1s">cvmx_mio_twsx_int_w1s</a> {
<a name="l10119"></a><a class="code" href="unioncvmx__mio__twsx__int__w1s.html#a1c84e5226979b68a318bbce97e030a1b">10119</a>     uint64_t <a class="code" href="unioncvmx__mio__twsx__int__w1s.html#a1c84e5226979b68a318bbce97e030a1b">u64</a>;
<a name="l10120"></a><a class="code" href="structcvmx__mio__twsx__int__w1s_1_1cvmx__mio__twsx__int__w1s__s.html">10120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int__w1s_1_1cvmx__mio__twsx__int__w1s__s.html">cvmx_mio_twsx_int_w1s_s</a> {
<a name="l10121"></a>10121 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10122"></a>10122 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__twsx__int__w1s_1_1cvmx__mio__twsx__int__w1s__s.html#a47b1f7aec4df0a77e0d0dc7f123e3968">reserved_3_63</a>                : 61;
<a name="l10123"></a>10123     uint64_t <a class="code" href="structcvmx__mio__twsx__int__w1s_1_1cvmx__mio__twsx__int__w1s__s.html#afcfebb8be605f6b6918ced20530af45a">core_int</a>                     : 1;  <span class="comment">/**&lt; Reads MIO_TWS()_INT[CORE_INT]. */</span>
<a name="l10124"></a>10124     uint64_t <a class="code" href="structcvmx__mio__twsx__int__w1s_1_1cvmx__mio__twsx__int__w1s__s.html#acafa3ebf51a5d626169163169de0af13">ts_int</a>                       : 1;  <span class="comment">/**&lt; Reads or sets MIO_TWS()_INT[TS_INT]. */</span>
<a name="l10125"></a>10125     uint64_t <a class="code" href="structcvmx__mio__twsx__int__w1s_1_1cvmx__mio__twsx__int__w1s__s.html#af7abf8398d95f594f668c4c39d3ef63b">st_int</a>                       : 1;  <span class="comment">/**&lt; Reads or sets MIO_TWS()_INT[ST_INT]. */</span>
<a name="l10126"></a>10126 <span class="preprocessor">#else</span>
<a name="l10127"></a><a class="code" href="structcvmx__mio__twsx__int__w1s_1_1cvmx__mio__twsx__int__w1s__s.html#af7abf8398d95f594f668c4c39d3ef63b">10127</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__twsx__int__w1s_1_1cvmx__mio__twsx__int__w1s__s.html#af7abf8398d95f594f668c4c39d3ef63b">st_int</a>                       : 1;
<a name="l10128"></a><a class="code" href="structcvmx__mio__twsx__int__w1s_1_1cvmx__mio__twsx__int__w1s__s.html#acafa3ebf51a5d626169163169de0af13">10128</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int__w1s_1_1cvmx__mio__twsx__int__w1s__s.html#acafa3ebf51a5d626169163169de0af13">ts_int</a>                       : 1;
<a name="l10129"></a><a class="code" href="structcvmx__mio__twsx__int__w1s_1_1cvmx__mio__twsx__int__w1s__s.html#afcfebb8be605f6b6918ced20530af45a">10129</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int__w1s_1_1cvmx__mio__twsx__int__w1s__s.html#afcfebb8be605f6b6918ced20530af45a">core_int</a>                     : 1;
<a name="l10130"></a><a class="code" href="structcvmx__mio__twsx__int__w1s_1_1cvmx__mio__twsx__int__w1s__s.html#a47b1f7aec4df0a77e0d0dc7f123e3968">10130</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__int__w1s_1_1cvmx__mio__twsx__int__w1s__s.html#a47b1f7aec4df0a77e0d0dc7f123e3968">reserved_3_63</a>                : 61;
<a name="l10131"></a>10131 <span class="preprocessor">#endif</span>
<a name="l10132"></a>10132 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__twsx__int__w1s.html#aaf539c36553221b8df6bf9f2a722d16a">s</a>;
<a name="l10133"></a><a class="code" href="unioncvmx__mio__twsx__int__w1s.html#a5f4813d1d3cdaa47a331d5b8a4596499">10133</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int__w1s_1_1cvmx__mio__twsx__int__w1s__s.html">cvmx_mio_twsx_int_w1s_s</a>        <a class="code" href="unioncvmx__mio__twsx__int__w1s.html#a5f4813d1d3cdaa47a331d5b8a4596499">cn73xx</a>;
<a name="l10134"></a><a class="code" href="unioncvmx__mio__twsx__int__w1s.html#ae6a86e3851b13585e0becc0f6ea8a355">10134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int__w1s_1_1cvmx__mio__twsx__int__w1s__s.html">cvmx_mio_twsx_int_w1s_s</a>        <a class="code" href="unioncvmx__mio__twsx__int__w1s.html#ae6a86e3851b13585e0becc0f6ea8a355">cn78xx</a>;
<a name="l10135"></a><a class="code" href="unioncvmx__mio__twsx__int__w1s.html#a2e4a0b83096eec41fbdd0d68f7621c63">10135</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__int__w1s_1_1cvmx__mio__twsx__int__w1s__s.html">cvmx_mio_twsx_int_w1s_s</a>        <a class="code" href="unioncvmx__mio__twsx__int__w1s.html#a2e4a0b83096eec41fbdd0d68f7621c63">cnf75xx</a>;
<a name="l10136"></a>10136 };
<a name="l10137"></a><a class="code" href="cvmx-mio-defs_8h.html#a3d5424a9007b5b6ae7d722412bc07dca">10137</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__twsx__int__w1s.html" title="cvmx_mio_tws::_int_w1s">cvmx_mio_twsx_int_w1s</a> <a class="code" href="unioncvmx__mio__twsx__int__w1s.html" title="cvmx_mio_tws::_int_w1s">cvmx_mio_twsx_int_w1s_t</a>;
<a name="l10138"></a>10138 <span class="comment"></span>
<a name="l10139"></a>10139 <span class="comment">/**</span>
<a name="l10140"></a>10140 <span class="comment"> * cvmx_mio_tws#_sw_twsi</span>
<a name="l10141"></a>10141 <span class="comment"> *</span>
<a name="l10142"></a>10142 <span class="comment"> * This register allows software to:</span>
<a name="l10143"></a>10143 <span class="comment"> * * Initiate master-mode operations with a write operation, and read the result with a</span>
<a name="l10144"></a>10144 <span class="comment"> * read operation.</span>
<a name="l10145"></a>10145 <span class="comment"> * * Load four bytes for later retrieval (slave mode) with a write operation and check validity</span>
<a name="l10146"></a>10146 <span class="comment"> * with a read operation.</span>
<a name="l10147"></a>10147 <span class="comment"> * * Launch a configuration read/write operation with a write operation and read the result with</span>
<a name="l10148"></a>10148 <span class="comment"> * a read operation.</span>
<a name="l10149"></a>10149 <span class="comment"> *</span>
<a name="l10150"></a>10150 <span class="comment"> * This register should be read or written by software, and read by the TWSI device. The TWSI</span>
<a name="l10151"></a>10151 <span class="comment"> * device can use either two-byte or five-byte read operations to reference this register.</span>
<a name="l10152"></a>10152 <span class="comment"> * The TWSI device considers this register valid when [V] = 1 and [SLONLY] = 1.</span>
<a name="l10153"></a>10153 <span class="comment"> */</span>
<a name="l10154"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html">10154</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html" title="cvmx_mio_tws::_sw_twsi">cvmx_mio_twsx_sw_twsi</a> {
<a name="l10155"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a53ab3f9a41c73b82285c7fcfd41647b0">10155</a>     uint64_t <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a53ab3f9a41c73b82285c7fcfd41647b0">u64</a>;
<a name="l10156"></a><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">10156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a> {
<a name="l10157"></a>10157 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10158"></a>10158 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a8d783bbaae1a2fb5730124e1f5393fe2">v</a>                            : 1;  <span class="comment">/**&lt; Valid bit. Set on a write operation (should always be written with a 1). Cleared when a</span>
<a name="l10159"></a>10159 <span class="comment">                                                         TWSI master-mode operation completes, a TWSI configuration register access completes, or</span>
<a name="l10160"></a>10160 <span class="comment">                                                         when the TWSI device reads the register if [SLONLY] = 1. */</span>
<a name="l10161"></a>10161     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a4119abb4220d880c62fd5acb069934be">slonly</a>                       : 1;  <span class="comment">/**&lt; Slave only mode.</span>
<a name="l10162"></a>10162 <span class="comment">                                                         When this bit is set, no operations are initiated with a write operation. Only the D field</span>
<a name="l10163"></a>10163 <span class="comment">                                                         is updated in this case.</span>
<a name="l10164"></a>10164 <span class="comment">                                                         When this bit is clear, a write operation initiates either a master-mode operation or a</span>
<a name="l10165"></a>10165 <span class="comment">                                                         TWSI configuration register access. */</span>
<a name="l10166"></a>10166     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#af6e09d311b5f6eb50ccbfcaf452de557">eia</a>                          : 1;  <span class="comment">/**&lt; Extended internal address. Sends an additional internal address byte (the MSB of IA is</span>
<a name="l10167"></a>10167 <span class="comment">                                                         from MIO_TWS()_SW_TWSI_EXT[IA]). */</span>
<a name="l10168"></a>10168     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a7e421780c9191dae5762224dfc5142f3">op</a>                           : 4;  <span class="comment">/**&lt; Opcode field. When the register is written with [SLONLY] = 0, this field initiates one of</span>
<a name="l10169"></a>10169 <span class="comment">                                                         the following read or write operations:</span>
<a name="l10170"></a>10170 <span class="comment">                                                         0x0 = 7-bit byte master-mode operation.</span>
<a name="l10171"></a>10171 <span class="comment">                                                         0x1 = 7-bit byte combined-read master-mode operation, 7-bit byte write-with-IA master-mode</span>
<a name="l10172"></a>10172 <span class="comment">                                                         operation.</span>
<a name="l10173"></a>10173 <span class="comment">                                                         0x2 = 10-bit byte master-mode operation.</span>
<a name="l10174"></a>10174 <span class="comment">                                                         0x3 = 10-bit byte combined-read master-mode operation, 10-bit byte write-with-IA master-</span>
<a name="l10175"></a>10175 <span class="comment">                                                         mode operation.</span>
<a name="l10176"></a>10176 <span class="comment">                                                         0x4 = TWSI master-clock register, TWSI_CLK in TWSI Master Clock Register.</span>
<a name="l10177"></a>10177 <span class="comment">                                                         0x6 = See [EOP_IA] field.</span>
<a name="l10178"></a>10178 <span class="comment">                                                         0x8 = 7-bit 4-byte master-mode operation.</span>
<a name="l10179"></a>10179 <span class="comment">                                                         0x9 = 7-bit 4-byte combined-read master-mode operation, 7-bit 4-byte write-with-IA master-</span>
<a name="l10180"></a>10180 <span class="comment">                                                         mode operation.</span>
<a name="l10181"></a>10181 <span class="comment">                                                         0xA = 10-bit 4-byte master-mode operation.</span>
<a name="l10182"></a>10182 <span class="comment">                                                         0xB = 10-bit 4-byte combined-read master-mode operation, 10-bit 4-byte write-with-IA</span>
<a name="l10183"></a>10183 <span class="comment">                                                         master-mode operation. */</span>
<a name="l10184"></a>10184     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a0c7d1f254f72d216b01be25ee4fc128c">r</a>                            : 1;  <span class="comment">/**&lt; Read bit or result. If this bit is set on a CSR write when [SLONLY] = 0, the</span>
<a name="l10185"></a>10185 <span class="comment">                                                         operation is a read operation (if clear, it is a write operation).</span>
<a name="l10186"></a>10186 <span class="comment">                                                         On a CSR read, this bit returns the result indication for the most recent</span>
<a name="l10187"></a>10187 <span class="comment">                                                         master-mode operation, 1 = success, 0 = failure. */</span>
<a name="l10188"></a>10188     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#af9d2496602acfe44c50d85d0f8cb6c40">sovr</a>                         : 1;  <span class="comment">/**&lt; Size override. If this bit is set, use the SIZE field to determine the master-mode</span>
<a name="l10189"></a>10189 <span class="comment">                                                         operation size rather than what OP specifies. For operations greater than four bytes, the</span>
<a name="l10190"></a>10190 <span class="comment">                                                         additional data is contained in MIO_TWS()_SW_TWSI_EXT[DATA]. */</span>
<a name="l10191"></a>10191     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#ac141d545476c82e35b499c49f42f7836">size</a>                         : 3;  <span class="comment">/**&lt; Size minus one. Specifies the size in bytes of the master-mode operation if SOVR = 1. (0 =</span>
<a name="l10192"></a>10192 <span class="comment">                                                         1 byte, 1 = 2 bytes, ... 7 = 8 bytes). */</span>
<a name="l10193"></a>10193     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a41a121bd63cd58b78f7783f70309eee7">scr</a>                          : 2;  <span class="comment">/**&lt; Scratch. Unused, but retain state. */</span>
<a name="l10194"></a>10194     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#ae1c1c7f37e62feb93839ff9fa858f245">a</a>                            : 10; <span class="comment">/**&lt; Address field. The address of the remote device for a master-mode operation. ADDR&lt;9:7&gt; are</span>
<a name="l10195"></a>10195 <span class="comment">                                                         only used for 10-bit addressing.</span>
<a name="l10196"></a>10196 <span class="comment">                                                         Note that when mastering a 7-bit OP, ADDR&lt;6:0&gt; should not take any of the values 0x78,</span>
<a name="l10197"></a>10197 <span class="comment">                                                         0x79, 0x7A nor 0x7B. (These 7-bit addresses are reserved to extend to 10-bit addressing). */</span>
<a name="l10198"></a>10198     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a988a67593e23d8c564aaf3eed1acd61a">ia</a>                           : 5;  <span class="comment">/**&lt; Internal address. Used when launching a combined master-mode operation. The lower 3</span>
<a name="l10199"></a>10199 <span class="comment">                                                         address bits are contained in [EOP_IA]. */</span>
<a name="l10200"></a>10200     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a8c8a71e9bc1e5a0337b61e9e5bd7ae71">eop_ia</a>                       : 3;  <span class="comment">/**&lt; Extra opcode, used when OP&lt;3:0&gt; = 0x6 and [SLONLY] = 0.</span>
<a name="l10201"></a>10201 <span class="comment">                                                         0x0 = TWSI slave address register (TWSI_SLAVE_ADD).</span>
<a name="l10202"></a>10202 <span class="comment">                                                         0x1 = TWSI data register (TWSI_DATA).</span>
<a name="l10203"></a>10203 <span class="comment">                                                         0x2 = TWSI control register (TWSI_CTL).</span>
<a name="l10204"></a>10204 <span class="comment">                                                         0x3 = (when R =  0) TWSI clock control register (TWSI_CLKCTL).</span>
<a name="l10205"></a>10205 <span class="comment">                                                         0x3 = (when R = 1) TWSI status register (TWSI_STAT).</span>
<a name="l10206"></a>10206 <span class="comment">                                                         0x4 = TWSI extended slave register (TWSI_SLAVE_ADD_EXT).</span>
<a name="l10207"></a>10207 <span class="comment">                                                         0x7 = TWSI soft reset register (TWSI_RST).</span>
<a name="l10208"></a>10208 <span class="comment">                                                         Also provides the lower 3 bits of internal address when launching a combined master-mode</span>
<a name="l10209"></a>10209 <span class="comment">                                                         operation. */</span>
<a name="l10210"></a>10210     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#ad814f2ffb04be9728c0a3a1696c39599">d</a>                            : 32; <span class="comment">/**&lt; Data field.</span>
<a name="l10211"></a>10211 <span class="comment">                                                         Used on a write operation when:</span>
<a name="l10212"></a>10212 <span class="comment">                                                         * Initiating a master-mode write operation ([SLONLY] = 0).</span>
<a name="l10213"></a>10213 <span class="comment">                                                         * Writing a TWSI configuration register ([SLONLY] = 0).</span>
<a name="l10214"></a>10214 <span class="comment">                                                         * A slave-mode write operation ([SLONLY] = 1).</span>
<a name="l10215"></a>10215 <span class="comment">                                                         The read value is updated by:</span>
<a name="l10216"></a>10216 <span class="comment">                                                         * A write operation to this register.</span>
<a name="l10217"></a>10217 <span class="comment">                                                         * Master-mode completion (contains error code).</span>
<a name="l10218"></a>10218 <span class="comment">                                                         * TWSI configuration-register read (contains result). */</span>
<a name="l10219"></a>10219 <span class="preprocessor">#else</span>
<a name="l10220"></a><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#ad814f2ffb04be9728c0a3a1696c39599">10220</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#ad814f2ffb04be9728c0a3a1696c39599">d</a>                            : 32;
<a name="l10221"></a><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a8c8a71e9bc1e5a0337b61e9e5bd7ae71">10221</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a8c8a71e9bc1e5a0337b61e9e5bd7ae71">eop_ia</a>                       : 3;
<a name="l10222"></a><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a988a67593e23d8c564aaf3eed1acd61a">10222</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a988a67593e23d8c564aaf3eed1acd61a">ia</a>                           : 5;
<a name="l10223"></a><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#ae1c1c7f37e62feb93839ff9fa858f245">10223</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#ae1c1c7f37e62feb93839ff9fa858f245">a</a>                            : 10;
<a name="l10224"></a><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a41a121bd63cd58b78f7783f70309eee7">10224</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a41a121bd63cd58b78f7783f70309eee7">scr</a>                          : 2;
<a name="l10225"></a><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#ac141d545476c82e35b499c49f42f7836">10225</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#ac141d545476c82e35b499c49f42f7836">size</a>                         : 3;
<a name="l10226"></a><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#af9d2496602acfe44c50d85d0f8cb6c40">10226</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#af9d2496602acfe44c50d85d0f8cb6c40">sovr</a>                         : 1;
<a name="l10227"></a><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a0c7d1f254f72d216b01be25ee4fc128c">10227</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a0c7d1f254f72d216b01be25ee4fc128c">r</a>                            : 1;
<a name="l10228"></a><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a7e421780c9191dae5762224dfc5142f3">10228</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a7e421780c9191dae5762224dfc5142f3">op</a>                           : 4;
<a name="l10229"></a><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#af6e09d311b5f6eb50ccbfcaf452de557">10229</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#af6e09d311b5f6eb50ccbfcaf452de557">eia</a>                          : 1;
<a name="l10230"></a><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a4119abb4220d880c62fd5acb069934be">10230</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a4119abb4220d880c62fd5acb069934be">slonly</a>                       : 1;
<a name="l10231"></a><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a8d783bbaae1a2fb5730124e1f5393fe2">10231</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html#a8d783bbaae1a2fb5730124e1f5393fe2">v</a>                            : 1;
<a name="l10232"></a>10232 <span class="preprocessor">#endif</span>
<a name="l10233"></a>10233 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a38dc95994bbd00692ad52d03c69f91ee">s</a>;
<a name="l10234"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#ab1d6d2effb95f1765a3879f63b6b92d3">10234</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#ab1d6d2effb95f1765a3879f63b6b92d3">cn30xx</a>;
<a name="l10235"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a1bc7c855269564a0fe6ea948ca583118">10235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a1bc7c855269564a0fe6ea948ca583118">cn31xx</a>;
<a name="l10236"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#aad36200eae60a53740b652c06e0caa2c">10236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#aad36200eae60a53740b652c06e0caa2c">cn38xx</a>;
<a name="l10237"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a0e25652572c90351329bdc33cadbbeb6">10237</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a0e25652572c90351329bdc33cadbbeb6">cn38xxp2</a>;
<a name="l10238"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#ad33cf249b0c4202fe89f02f4b75d5458">10238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#ad33cf249b0c4202fe89f02f4b75d5458">cn50xx</a>;
<a name="l10239"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a6a559eef58b7c49eec9393f11e52f18e">10239</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a6a559eef58b7c49eec9393f11e52f18e">cn52xx</a>;
<a name="l10240"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a20d16552a9990f3e46d0556347c47fcd">10240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a20d16552a9990f3e46d0556347c47fcd">cn52xxp1</a>;
<a name="l10241"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a02c66b88c76edf6b8b9cc7802709e0ea">10241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a02c66b88c76edf6b8b9cc7802709e0ea">cn56xx</a>;
<a name="l10242"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a9e5e4a5bedfe04d16a8006f3c68a335c">10242</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a9e5e4a5bedfe04d16a8006f3c68a335c">cn56xxp1</a>;
<a name="l10243"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a5adbae5b9a7b08759687db06524118ca">10243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a5adbae5b9a7b08759687db06524118ca">cn58xx</a>;
<a name="l10244"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a0903fdb850f04120681940b4da0f1e4d">10244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a0903fdb850f04120681940b4da0f1e4d">cn58xxp1</a>;
<a name="l10245"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a818553d69cf4d0c50f0c9b169abae237">10245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a818553d69cf4d0c50f0c9b169abae237">cn61xx</a>;
<a name="l10246"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a37353b2223678eb6bcfb6bef474104af">10246</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a37353b2223678eb6bcfb6bef474104af">cn63xx</a>;
<a name="l10247"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a4c70bfb06abd07c28081dd1e16bf431c">10247</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a4c70bfb06abd07c28081dd1e16bf431c">cn63xxp1</a>;
<a name="l10248"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#aa08ff71e6bd11581d2ba350cbc68543f">10248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#aa08ff71e6bd11581d2ba350cbc68543f">cn66xx</a>;
<a name="l10249"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a5b4d1c2529e1917f1eb140e991ed388c">10249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a5b4d1c2529e1917f1eb140e991ed388c">cn68xx</a>;
<a name="l10250"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#adadeede8a6e767532773ec3c86bc53ee">10250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#adadeede8a6e767532773ec3c86bc53ee">cn68xxp1</a>;
<a name="l10251"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#aa4f5ec599cd457b500ae6ba2c60b79c0">10251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#aa4f5ec599cd457b500ae6ba2c60b79c0">cn70xx</a>;
<a name="l10252"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a29243c564e3416d3956e1c211edff03c">10252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a29243c564e3416d3956e1c211edff03c">cn70xxp1</a>;
<a name="l10253"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a28e8263f130a2189b57ffc009a0ce460">10253</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a28e8263f130a2189b57ffc009a0ce460">cn73xx</a>;
<a name="l10254"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a431865dc9038773f74821a7c6fb29423">10254</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a431865dc9038773f74821a7c6fb29423">cn78xx</a>;
<a name="l10255"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a24d2729e327d910a9b36445dd04636ab">10255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a24d2729e327d910a9b36445dd04636ab">cn78xxp1</a>;
<a name="l10256"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a63c3ec550c98c3bd62d5d6cd737b249d">10256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#a63c3ec550c98c3bd62d5d6cd737b249d">cnf71xx</a>;
<a name="l10257"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#af2959faab773d055ff7c23d48524ee3a">10257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi_1_1cvmx__mio__twsx__sw__twsi__s.html">cvmx_mio_twsx_sw_twsi_s</a>        <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html#af2959faab773d055ff7c23d48524ee3a">cnf75xx</a>;
<a name="l10258"></a>10258 };
<a name="l10259"></a><a class="code" href="cvmx-mio-defs_8h.html#a3d4ce4b24ef47a6d4dea7ee09cc8c885">10259</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__twsx__sw__twsi.html" title="cvmx_mio_tws::_sw_twsi">cvmx_mio_twsx_sw_twsi</a> <a class="code" href="unioncvmx__mio__twsx__sw__twsi.html" title="cvmx_mio_tws::_sw_twsi">cvmx_mio_twsx_sw_twsi_t</a>;
<a name="l10260"></a>10260 <span class="comment"></span>
<a name="l10261"></a>10261 <span class="comment">/**</span>
<a name="l10262"></a>10262 <span class="comment"> * cvmx_mio_tws#_sw_twsi_ext</span>
<a name="l10263"></a>10263 <span class="comment"> *</span>
<a name="l10264"></a>10264 <span class="comment"> * This register contains an additional byte of internal address and four additional bytes of</span>
<a name="l10265"></a>10265 <span class="comment"> * data to be used with TWSI master-mode operations.</span>
<a name="l10266"></a>10266 <span class="comment"> *</span>
<a name="l10267"></a>10267 <span class="comment"> * The IA field is sent as the first byte of internal address when performing master-mode</span>
<a name="l10268"></a>10268 <span class="comment"> * combined-read/write-with-IA operations and MIO_TWS()_SW_TWSI[EIA] is set. The D field</span>
<a name="l10269"></a>10269 <span class="comment"> * extends the data field of MIO_TWS()_SW_TWSI for a total of 8 bytes (SOVR must be set to</span>
<a name="l10270"></a>10270 <span class="comment"> * perform operations greater than 4 bytes).</span>
<a name="l10271"></a>10271 <span class="comment"> */</span>
<a name="l10272"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html">10272</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html" title="cvmx_mio_tws::_sw_twsi_ext">cvmx_mio_twsx_sw_twsi_ext</a> {
<a name="l10273"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a0cea1246fc8825204a2db2b504858b88">10273</a>     uint64_t <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a0cea1246fc8825204a2db2b504858b88">u64</a>;
<a name="l10274"></a><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">10274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a> {
<a name="l10275"></a>10275 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10276"></a>10276 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html#aae84b03ddb768153080898f25d781109">reserved_40_63</a>               : 24;
<a name="l10277"></a>10277     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html#a1074b15aa8b3b2221e812c49f96412fb">ia</a>                           : 8;  <span class="comment">/**&lt; Extended internal address. Sent as the first byte of internal address when performing</span>
<a name="l10278"></a>10278 <span class="comment">                                                         master-mode combined-read/write-with-IA operations and MIO_TWS()_SW_TWSI[EIA] is set. */</span>
<a name="l10279"></a>10279     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html#a27a2811d6b1f51b4428a16f56ac08357">d</a>                            : 32; <span class="comment">/**&lt; Extended data. Extends the data field of MIO_TWS()_SW_TWSI for a total of eight bytes</span>
<a name="l10280"></a>10280 <span class="comment">                                                         (MIO_TWS()_SW_TWSI[SOVR] must be set to 1 to perform operations greater than four</span>
<a name="l10281"></a>10281 <span class="comment">                                                         bytes). */</span>
<a name="l10282"></a>10282 <span class="preprocessor">#else</span>
<a name="l10283"></a><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html#a27a2811d6b1f51b4428a16f56ac08357">10283</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html#a27a2811d6b1f51b4428a16f56ac08357">d</a>                            : 32;
<a name="l10284"></a><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html#a1074b15aa8b3b2221e812c49f96412fb">10284</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html#a1074b15aa8b3b2221e812c49f96412fb">ia</a>                           : 8;
<a name="l10285"></a><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html#aae84b03ddb768153080898f25d781109">10285</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html#aae84b03ddb768153080898f25d781109">reserved_40_63</a>               : 24;
<a name="l10286"></a>10286 <span class="preprocessor">#endif</span>
<a name="l10287"></a>10287 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a9444ad62d3a00d9be266726a429d33ae">s</a>;
<a name="l10288"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#aae3310f5e33a50471dd506084fb25baa">10288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#aae3310f5e33a50471dd506084fb25baa">cn30xx</a>;
<a name="l10289"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a5619bd430ce9a942180611d553e25084">10289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a5619bd430ce9a942180611d553e25084">cn31xx</a>;
<a name="l10290"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a177a80aaf347b4d7ccd2cd5bd1d53b60">10290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a177a80aaf347b4d7ccd2cd5bd1d53b60">cn38xx</a>;
<a name="l10291"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a1997255a9be67f6a0123d26af50a8906">10291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a1997255a9be67f6a0123d26af50a8906">cn38xxp2</a>;
<a name="l10292"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a9f892a05dad2069f1dde95166de2cffc">10292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a9f892a05dad2069f1dde95166de2cffc">cn50xx</a>;
<a name="l10293"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a7a67c4583f3bd6bcce7facbb7428a2f6">10293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a7a67c4583f3bd6bcce7facbb7428a2f6">cn52xx</a>;
<a name="l10294"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#ac0533b31cf88af5e3de2111835c80a30">10294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#ac0533b31cf88af5e3de2111835c80a30">cn52xxp1</a>;
<a name="l10295"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#adab41dc2c9135b972fc580f37a3926b3">10295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#adab41dc2c9135b972fc580f37a3926b3">cn56xx</a>;
<a name="l10296"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#ae20850bf01cb661d6625f1e5cb5f3e5a">10296</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#ae20850bf01cb661d6625f1e5cb5f3e5a">cn56xxp1</a>;
<a name="l10297"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#af717bca4d50072f37de3dd1f5561a836">10297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#af717bca4d50072f37de3dd1f5561a836">cn58xx</a>;
<a name="l10298"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a7e95467b54e48ef4cbd58f1d7f11c90b">10298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a7e95467b54e48ef4cbd58f1d7f11c90b">cn58xxp1</a>;
<a name="l10299"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a205a8c9c5fc10031c50b0bb3987610c5">10299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a205a8c9c5fc10031c50b0bb3987610c5">cn61xx</a>;
<a name="l10300"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a71df919bc6de3b343d4fe5af6ee684b8">10300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a71df919bc6de3b343d4fe5af6ee684b8">cn63xx</a>;
<a name="l10301"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#afbbfe14bb50b8e64cb4c6544efe6daa1">10301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#afbbfe14bb50b8e64cb4c6544efe6daa1">cn63xxp1</a>;
<a name="l10302"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a53b796475f73fe13b9fa7e49ff89a3cc">10302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a53b796475f73fe13b9fa7e49ff89a3cc">cn66xx</a>;
<a name="l10303"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a79771e04e2f2f5a9ff46d1f8aaf220c6">10303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a79771e04e2f2f5a9ff46d1f8aaf220c6">cn68xx</a>;
<a name="l10304"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#af35c2db30661f94b4a6788b5f2b15a28">10304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#af35c2db30661f94b4a6788b5f2b15a28">cn68xxp1</a>;
<a name="l10305"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a11e74be1acceefc69da305248b947557">10305</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a11e74be1acceefc69da305248b947557">cn70xx</a>;
<a name="l10306"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#aa90bf477a772dadca64edbbb6a2c3b53">10306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#aa90bf477a772dadca64edbbb6a2c3b53">cn70xxp1</a>;
<a name="l10307"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a8939ebcda71b16006a267e2bd514167d">10307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a8939ebcda71b16006a267e2bd514167d">cn73xx</a>;
<a name="l10308"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a21e72946544b5243aa8cf133f4f430dc">10308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a21e72946544b5243aa8cf133f4f430dc">cn78xx</a>;
<a name="l10309"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#ae495ef27583ab8d7031519692fff24d8">10309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#ae495ef27583ab8d7031519692fff24d8">cn78xxp1</a>;
<a name="l10310"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a86e255a40bb3a0ccbe38fe7a5a1dc779">10310</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#a86e255a40bb3a0ccbe38fe7a5a1dc779">cnf71xx</a>;
<a name="l10311"></a><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#ad05b895df246fa9daab1b360ab03076b">10311</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__sw__twsi__ext_1_1cvmx__mio__twsx__sw__twsi__ext__s.html">cvmx_mio_twsx_sw_twsi_ext_s</a>    <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html#ad05b895df246fa9daab1b360ab03076b">cnf75xx</a>;
<a name="l10312"></a>10312 };
<a name="l10313"></a><a class="code" href="cvmx-mio-defs_8h.html#a67a4ecbbbc4682d336ae46c58d628f5a">10313</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html" title="cvmx_mio_tws::_sw_twsi_ext">cvmx_mio_twsx_sw_twsi_ext</a> <a class="code" href="unioncvmx__mio__twsx__sw__twsi__ext.html" title="cvmx_mio_tws::_sw_twsi_ext">cvmx_mio_twsx_sw_twsi_ext_t</a>;
<a name="l10314"></a>10314 <span class="comment"></span>
<a name="l10315"></a>10315 <span class="comment">/**</span>
<a name="l10316"></a>10316 <span class="comment"> * cvmx_mio_tws#_twsi_sw</span>
<a name="l10317"></a>10317 <span class="comment"> *</span>
<a name="l10318"></a>10318 <span class="comment"> * This register allows the TWSI device to transfer data to software and later check that</span>
<a name="l10319"></a>10319 <span class="comment"> * software has received the information.</span>
<a name="l10320"></a>10320 <span class="comment"> *</span>
<a name="l10321"></a>10321 <span class="comment"> * This register should be read or written by the TWSI device, and read by software. The TWSI</span>
<a name="l10322"></a>10322 <span class="comment"> * device can use one-byte or four-byte payload write operations, and two-byte payload read</span>
<a name="l10323"></a>10323 <span class="comment"> * operations. The TWSI device considers this register valid when V = 1.</span>
<a name="l10324"></a>10324 <span class="comment"> */</span>
<a name="l10325"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html">10325</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html" title="cvmx_mio_tws::_twsi_sw">cvmx_mio_twsx_twsi_sw</a> {
<a name="l10326"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#abdb26151cf58b77413478540481f2fb5">10326</a>     uint64_t <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#abdb26151cf58b77413478540481f2fb5">u64</a>;
<a name="l10327"></a><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__s.html">10327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__s.html">cvmx_mio_twsx_twsi_sw_s</a> {
<a name="l10328"></a>10328 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10329"></a>10329 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__s.html#a548423352924074b1d4805e8e7d43aca">v</a>                            : 2;  <span class="comment">/**&lt; Valid bits. These bits are not directly writable. They are set to 11 on any write</span>
<a name="l10330"></a>10330 <span class="comment">                                                         operation by the TWSI device. They are cleared to 00 on any read operation by software. */</span>
<a name="l10331"></a>10331     uint64_t <a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__s.html#ab50b63e8f268509007cd87143ba662f2">reserved_0_61</a>                : 62;
<a name="l10332"></a>10332 <span class="preprocessor">#else</span>
<a name="l10333"></a><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__s.html#ab50b63e8f268509007cd87143ba662f2">10333</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__s.html#ab50b63e8f268509007cd87143ba662f2">reserved_0_61</a>                : 62;
<a name="l10334"></a><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__s.html#a548423352924074b1d4805e8e7d43aca">10334</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__s.html#a548423352924074b1d4805e8e7d43aca">v</a>                            : 2;
<a name="l10335"></a>10335 <span class="preprocessor">#endif</span>
<a name="l10336"></a>10336 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a80558a0a277046873bfaf85efcb9c46e">s</a>;
<a name="l10337"></a><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">10337</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a> {
<a name="l10338"></a>10338 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10339"></a>10339 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html#a65ab07e9df6038e442636c44b704e5af">v</a>                            : 2;  <span class="comment">/**&lt; Valid Bits</span>
<a name="l10340"></a>10340 <span class="comment">                                                         - Not directly writable</span>
<a name="l10341"></a>10341 <span class="comment">                                                         - Set to 1 on any write by the TWSI device</span>
<a name="l10342"></a>10342 <span class="comment">                                                         - Cleared on any read by software */</span>
<a name="l10343"></a>10343     uint64_t <a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html#a89815ecede525adcd0198e221c98a548">reserved_32_61</a>               : 30;
<a name="l10344"></a>10344     uint64_t <a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html#a2d34c8bf085f63093a27fed25a2f6543">d</a>                            : 32; <span class="comment">/**&lt; Data Field - updated on a write by the TWSI device */</span>
<a name="l10345"></a>10345 <span class="preprocessor">#else</span>
<a name="l10346"></a><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html#a2d34c8bf085f63093a27fed25a2f6543">10346</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html#a2d34c8bf085f63093a27fed25a2f6543">d</a>                            : 32;
<a name="l10347"></a><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html#a89815ecede525adcd0198e221c98a548">10347</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html#a89815ecede525adcd0198e221c98a548">reserved_32_61</a>               : 30;
<a name="l10348"></a><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html#a65ab07e9df6038e442636c44b704e5af">10348</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html#a65ab07e9df6038e442636c44b704e5af">v</a>                            : 2;
<a name="l10349"></a>10349 <span class="preprocessor">#endif</span>
<a name="l10350"></a>10350 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#aa2bba87c9e123ada93dcc36425d15f37">cn30xx</a>;
<a name="l10351"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a29ab7b6a6bf5cf5b33b39674e7199c64">10351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a29ab7b6a6bf5cf5b33b39674e7199c64">cn31xx</a>;
<a name="l10352"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#ac784c2c7aa21623e07ecf195310c7297">10352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#ac784c2c7aa21623e07ecf195310c7297">cn38xx</a>;
<a name="l10353"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#afddb325bf02e6f9e27e680d8b58322de">10353</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#afddb325bf02e6f9e27e680d8b58322de">cn38xxp2</a>;
<a name="l10354"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a8dfc9787c0d64b0a0e378939300f0516">10354</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a8dfc9787c0d64b0a0e378939300f0516">cn50xx</a>;
<a name="l10355"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#ad650b10ced4807cfab2dba2fa91ece44">10355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#ad650b10ced4807cfab2dba2fa91ece44">cn52xx</a>;
<a name="l10356"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#adfb346538308e4020a7d246d59f14967">10356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#adfb346538308e4020a7d246d59f14967">cn52xxp1</a>;
<a name="l10357"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a489b6febc1ea1cf6b3e530832d939d5a">10357</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a489b6febc1ea1cf6b3e530832d939d5a">cn56xx</a>;
<a name="l10358"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#ae418077276d33d026c26a28275b06f32">10358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#ae418077276d33d026c26a28275b06f32">cn56xxp1</a>;
<a name="l10359"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a63095cb82b42b10e36d137a9913fdf55">10359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a63095cb82b42b10e36d137a9913fdf55">cn58xx</a>;
<a name="l10360"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#abf735c142e06796fbdd087cdfe15c333">10360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#abf735c142e06796fbdd087cdfe15c333">cn58xxp1</a>;
<a name="l10361"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#ae27106d4a5f05c8713067baada84cec0">10361</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#ae27106d4a5f05c8713067baada84cec0">cn61xx</a>;
<a name="l10362"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#aed9e2b274f35ba60ea23cc22a68e116e">10362</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#aed9e2b274f35ba60ea23cc22a68e116e">cn63xx</a>;
<a name="l10363"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#aea4b0af78c11ce8e7cfc988a04984058">10363</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#aea4b0af78c11ce8e7cfc988a04984058">cn63xxp1</a>;
<a name="l10364"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a1a3d389a9500606e4a981c1395966b2e">10364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a1a3d389a9500606e4a981c1395966b2e">cn66xx</a>;
<a name="l10365"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a047e62bb986391ccc5ace387b0136fbc">10365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a047e62bb986391ccc5ace387b0136fbc">cn68xx</a>;
<a name="l10366"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#ab44d810a1471ea919b895547433d0720">10366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#ab44d810a1471ea919b895547433d0720">cn68xxp1</a>;
<a name="l10367"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a7c433d4cc1ea3fc33131ec4d2cd052a9">10367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a7c433d4cc1ea3fc33131ec4d2cd052a9">cn70xx</a>;
<a name="l10368"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#abf5516acdf2ac33dc138727ecd54398e">10368</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#abf5516acdf2ac33dc138727ecd54398e">cn70xxp1</a>;
<a name="l10369"></a><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn73xx.html">10369</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn73xx.html">cvmx_mio_twsx_twsi_sw_cn73xx</a> {
<a name="l10370"></a>10370 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10371"></a>10371 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn73xx.html#afc263e08067878e264c9439df079ca8c">v</a>                            : 2;  <span class="comment">/**&lt; Valid bits. These bits are not directly writable. They are set to 11 on any write</span>
<a name="l10372"></a>10372 <span class="comment">                                                         operation by the TWSI device. They are cleared to 00 on any read operation by software. */</span>
<a name="l10373"></a>10373     uint64_t <a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn73xx.html#adc8fdca1e9692beb889d689cccca7b72">reserved_32_61</a>               : 30;
<a name="l10374"></a>10374     uint64_t <a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn73xx.html#a898a087762a3a94042f77ab60583009f">data</a>                         : 32; <span class="comment">/**&lt; Data field. Updated on a write operation by the TWSI device. */</span>
<a name="l10375"></a>10375 <span class="preprocessor">#else</span>
<a name="l10376"></a><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn73xx.html#a898a087762a3a94042f77ab60583009f">10376</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn73xx.html#a898a087762a3a94042f77ab60583009f">data</a>                         : 32;
<a name="l10377"></a><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn73xx.html#adc8fdca1e9692beb889d689cccca7b72">10377</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn73xx.html#adc8fdca1e9692beb889d689cccca7b72">reserved_32_61</a>               : 30;
<a name="l10378"></a><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn73xx.html#afc263e08067878e264c9439df079ca8c">10378</a>     uint64_t <a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn73xx.html#afc263e08067878e264c9439df079ca8c">v</a>                            : 2;
<a name="l10379"></a>10379 <span class="preprocessor">#endif</span>
<a name="l10380"></a>10380 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#ac1cf074c81e95bd3cff5175e71fae6ce">cn73xx</a>;
<a name="l10381"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#ad2df45b54e148c518451bad7d0bdb7b5">10381</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn73xx.html">cvmx_mio_twsx_twsi_sw_cn73xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#ad2df45b54e148c518451bad7d0bdb7b5">cn78xx</a>;
<a name="l10382"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a23b37b8eedd7305e682ae8e6fd7795f6">10382</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn73xx.html">cvmx_mio_twsx_twsi_sw_cn73xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a23b37b8eedd7305e682ae8e6fd7795f6">cn78xxp1</a>;
<a name="l10383"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a71ac17518ee1c1c378fa971bc60c97c4">10383</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn30xx.html">cvmx_mio_twsx_twsi_sw_cn30xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a71ac17518ee1c1c378fa971bc60c97c4">cnf71xx</a>;
<a name="l10384"></a><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a9e045de1e58c58911d01f7eb2c3226e1">10384</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__twsx__twsi__sw_1_1cvmx__mio__twsx__twsi__sw__cn73xx.html">cvmx_mio_twsx_twsi_sw_cn73xx</a>   <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html#a9e045de1e58c58911d01f7eb2c3226e1">cnf75xx</a>;
<a name="l10385"></a>10385 };
<a name="l10386"></a><a class="code" href="cvmx-mio-defs_8h.html#ab0f0de961eff708ae03a4be98f0e05f7">10386</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__twsx__twsi__sw.html" title="cvmx_mio_tws::_twsi_sw">cvmx_mio_twsx_twsi_sw</a> <a class="code" href="unioncvmx__mio__twsx__twsi__sw.html" title="cvmx_mio_tws::_twsi_sw">cvmx_mio_twsx_twsi_sw_t</a>;
<a name="l10387"></a>10387 <span class="comment"></span>
<a name="l10388"></a>10388 <span class="comment">/**</span>
<a name="l10389"></a>10389 <span class="comment"> * cvmx_mio_uart#_dlh</span>
<a name="l10390"></a>10390 <span class="comment"> *</span>
<a name="l10391"></a>10391 <span class="comment"> * The 8-bit divisor latch high register in conjunction with the 8-bit divisor latch low</span>
<a name="l10392"></a>10392 <span class="comment"> * (MIO_UART(0..1)_DLL) register form a 16-bit, read/write, Divisor Latch register that contains</span>
<a name="l10393"></a>10393 <span class="comment"> * the baud-rate divisor for the UART. It is accessed by first setting MIO_UART(0..1)_LCR[DLAB]</span>
<a name="l10394"></a>10394 <span class="comment"> * (bit 7) (refer to MIO UART Line Control Register). The output baud rate is equal to the</span>
<a name="l10395"></a>10395 <span class="comment"> * coprocessor-clock frequency divided by sixteen times the value of the baud-rate divisor, as</span>
<a name="l10396"></a>10396 <span class="comment"> * follows:</span>
<a name="l10397"></a>10397 <span class="comment"> * baud rate = coprocessor-clock frequency / (16 * divisor).</span>
<a name="l10398"></a>10398 <span class="comment"> * Note that once both divisor latch registers are set, at least eight coprocessor-clock cycles</span>
<a name="l10399"></a>10399 <span class="comment"> * should be allowed to pass before transmitting or receiving data.</span>
<a name="l10400"></a>10400 <span class="comment"> */</span>
<a name="l10401"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html">10401</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__dlh.html" title="cvmx_mio_uart::_dlh">cvmx_mio_uartx_dlh</a> {
<a name="l10402"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#a71f26ce9655aaec6cc8ba68b2208396c">10402</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__dlh.html#a71f26ce9655aaec6cc8ba68b2208396c">u64</a>;
<a name="l10403"></a><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">10403</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a> {
<a name="l10404"></a>10404 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10405"></a>10405 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html#a1b2281a6a63b7758de0eaf15d53abf37">reserved_8_63</a>                : 56;
<a name="l10406"></a>10406     uint64_t <a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html#af8b1a51f36df182b19b2380dcc26d3ed">dlh</a>                          : 8;  <span class="comment">/**&lt; Divisor latch high register. */</span>
<a name="l10407"></a>10407 <span class="preprocessor">#else</span>
<a name="l10408"></a><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html#af8b1a51f36df182b19b2380dcc26d3ed">10408</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html#af8b1a51f36df182b19b2380dcc26d3ed">dlh</a>                          : 8;
<a name="l10409"></a><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html#a1b2281a6a63b7758de0eaf15d53abf37">10409</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html#a1b2281a6a63b7758de0eaf15d53abf37">reserved_8_63</a>                : 56;
<a name="l10410"></a>10410 <span class="preprocessor">#endif</span>
<a name="l10411"></a>10411 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__dlh.html#aa08bfc34f3df75e4e4aac555a197882c">s</a>;
<a name="l10412"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#aa4cadbaab578f263e3d6b8cad341a1ed">10412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#aa4cadbaab578f263e3d6b8cad341a1ed">cn30xx</a>;
<a name="l10413"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#a5a4cbf7ae1793f3079125ed8c005379c">10413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#a5a4cbf7ae1793f3079125ed8c005379c">cn31xx</a>;
<a name="l10414"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#aa70f5a38e0997a5b4d206446a2d62247">10414</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#aa70f5a38e0997a5b4d206446a2d62247">cn38xx</a>;
<a name="l10415"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#aa88ff9f190eaf580fd591bc55670f9ef">10415</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#aa88ff9f190eaf580fd591bc55670f9ef">cn38xxp2</a>;
<a name="l10416"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#a01db06b30b124778575645e7c17a33d0">10416</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#a01db06b30b124778575645e7c17a33d0">cn50xx</a>;
<a name="l10417"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#a3f514bbd05e5941be7bbcbcb9fab43c0">10417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#a3f514bbd05e5941be7bbcbcb9fab43c0">cn52xx</a>;
<a name="l10418"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#a9bf864e5f7d7ecca4055e84487214b13">10418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#a9bf864e5f7d7ecca4055e84487214b13">cn52xxp1</a>;
<a name="l10419"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#a83217d6a6a41ec5a75fdb6136dde61cd">10419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#a83217d6a6a41ec5a75fdb6136dde61cd">cn56xx</a>;
<a name="l10420"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#a742cc31d2e099124b39599a89cb42ee8">10420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#a742cc31d2e099124b39599a89cb42ee8">cn56xxp1</a>;
<a name="l10421"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#ad8d22e85158c0885b0703ae6b2bd55f4">10421</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#ad8d22e85158c0885b0703ae6b2bd55f4">cn58xx</a>;
<a name="l10422"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#aca94291652d3393f4c85e0c9c542a9ec">10422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#aca94291652d3393f4c85e0c9c542a9ec">cn58xxp1</a>;
<a name="l10423"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#a04fde0445a4f5bb8f83c52e8560ea50d">10423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#a04fde0445a4f5bb8f83c52e8560ea50d">cn61xx</a>;
<a name="l10424"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#a5d4716bc155224b244e13fef43e60998">10424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#a5d4716bc155224b244e13fef43e60998">cn63xx</a>;
<a name="l10425"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#af26394fc81d7fb5626f3a791e78ad388">10425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#af26394fc81d7fb5626f3a791e78ad388">cn63xxp1</a>;
<a name="l10426"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#a56bf3daa752eb2bad33f156e4eceacd7">10426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#a56bf3daa752eb2bad33f156e4eceacd7">cn66xx</a>;
<a name="l10427"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#af175135c9aa9025dd36f9aa7ef853a3a">10427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#af175135c9aa9025dd36f9aa7ef853a3a">cn68xx</a>;
<a name="l10428"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#a16e2cbb852a6ca4a506d2d7d258b94be">10428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#a16e2cbb852a6ca4a506d2d7d258b94be">cn68xxp1</a>;
<a name="l10429"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#a3f6c41d22503c5635cab4ff43e00e19c">10429</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#a3f6c41d22503c5635cab4ff43e00e19c">cn70xx</a>;
<a name="l10430"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#a60f2692267a67c5a2f041022963caa9b">10430</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#a60f2692267a67c5a2f041022963caa9b">cn70xxp1</a>;
<a name="l10431"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#ad57270bc4091c379b61013d81452572c">10431</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#ad57270bc4091c379b61013d81452572c">cn73xx</a>;
<a name="l10432"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#a3f38bd603ea3f61f9a2edabd1e82356b">10432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#a3f38bd603ea3f61f9a2edabd1e82356b">cn78xx</a>;
<a name="l10433"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#ab8944d4288effbd5a5def2411356c45d">10433</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#ab8944d4288effbd5a5def2411356c45d">cn78xxp1</a>;
<a name="l10434"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#a48d1099571faa4e71d369a4b49824a9d">10434</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#a48d1099571faa4e71d369a4b49824a9d">cnf71xx</a>;
<a name="l10435"></a><a class="code" href="unioncvmx__mio__uartx__dlh.html#ad1d3195ca25ca48bf26c89a64070665b">10435</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dlh_1_1cvmx__mio__uartx__dlh__s.html">cvmx_mio_uartx_dlh_s</a>           <a class="code" href="unioncvmx__mio__uartx__dlh.html#ad1d3195ca25ca48bf26c89a64070665b">cnf75xx</a>;
<a name="l10436"></a>10436 };
<a name="l10437"></a><a class="code" href="cvmx-mio-defs_8h.html#a4d97c2b545e9fdf9f87615e192ba2d83">10437</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__dlh.html" title="cvmx_mio_uart::_dlh">cvmx_mio_uartx_dlh</a> <a class="code" href="unioncvmx__mio__uartx__dlh.html" title="cvmx_mio_uart::_dlh">cvmx_mio_uartx_dlh_t</a>;
<a name="l10438"></a><a class="code" href="cvmx-mio-defs_8h.html#a1f24443af10d7d0ddcbb8c032792a440">10438</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__dlh.html" title="cvmx_mio_uart::_dlh">cvmx_mio_uartx_dlh_t</a> <a class="code" href="unioncvmx__mio__uartx__dlh.html" title="cvmx_mio_uart::_dlh">cvmx_uart_dlh_t</a>;
<a name="l10439"></a>10439 <span class="comment"></span>
<a name="l10440"></a>10440 <span class="comment">/**</span>
<a name="l10441"></a>10441 <span class="comment"> * cvmx_mio_uart#_dll</span>
<a name="l10442"></a>10442 <span class="comment"> *</span>
<a name="l10443"></a>10443 <span class="comment"> * The 8-bit divisor latch high register in conjunction with the 8-bit divisor latch low</span>
<a name="l10444"></a>10444 <span class="comment"> * (MIO_UART(0..1)_DLL) register form a 16-bit, read/write, Divisor Latch register that contains</span>
<a name="l10445"></a>10445 <span class="comment"> * the baud-rate divisor for the UART. It is accessed by first setting MIO_UART(0..1)_LCR[DLAB]</span>
<a name="l10446"></a>10446 <span class="comment"> * (bit 7) (refer to MIO UART Line Control Register). The output baud rate is equal to the</span>
<a name="l10447"></a>10447 <span class="comment"> * coprocessor-clock frequency divided by sixteen times the value of the baud-rate divisor, as</span>
<a name="l10448"></a>10448 <span class="comment"> * follows:</span>
<a name="l10449"></a>10449 <span class="comment"> * baud rate = coprocessor-clock frequency / (16 * divisor).</span>
<a name="l10450"></a>10450 <span class="comment"> * Note that once both divisor latch registers are set, at least eight coprocessor-clock cycles</span>
<a name="l10451"></a>10451 <span class="comment"> * should be allowed to pass before transmitting or receiving data.</span>
<a name="l10452"></a>10452 <span class="comment"> */</span>
<a name="l10453"></a><a class="code" href="unioncvmx__mio__uartx__dll.html">10453</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__dll.html" title="cvmx_mio_uart::_dll">cvmx_mio_uartx_dll</a> {
<a name="l10454"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a0733c9e749e96250ed7f183c90ba124a">10454</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__dll.html#a0733c9e749e96250ed7f183c90ba124a">u64</a>;
<a name="l10455"></a><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">10455</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a> {
<a name="l10456"></a>10456 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10457"></a>10457 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html#a3e781d470bf6602173eba2d7571bba1e">reserved_8_63</a>                : 56;
<a name="l10458"></a>10458     uint64_t <a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html#ae6a5e657c7e556013c8ac2e90658621a">dll</a>                          : 8;  <span class="comment">/**&lt; Divisor latch low register. */</span>
<a name="l10459"></a>10459 <span class="preprocessor">#else</span>
<a name="l10460"></a><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html#ae6a5e657c7e556013c8ac2e90658621a">10460</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html#ae6a5e657c7e556013c8ac2e90658621a">dll</a>                          : 8;
<a name="l10461"></a><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html#a3e781d470bf6602173eba2d7571bba1e">10461</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html#a3e781d470bf6602173eba2d7571bba1e">reserved_8_63</a>                : 56;
<a name="l10462"></a>10462 <span class="preprocessor">#endif</span>
<a name="l10463"></a>10463 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__dll.html#af76970f64ec55a92086dafef03ae8cfc">s</a>;
<a name="l10464"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a6c37c3f58a7a70a7a9a9b26f75d220e7">10464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#a6c37c3f58a7a70a7a9a9b26f75d220e7">cn30xx</a>;
<a name="l10465"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#ac36f7e1a2ba069e7014c14a5d63256fe">10465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#ac36f7e1a2ba069e7014c14a5d63256fe">cn31xx</a>;
<a name="l10466"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a32151b3a179d517b86f870b918a720c8">10466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#a32151b3a179d517b86f870b918a720c8">cn38xx</a>;
<a name="l10467"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#ae83123f6d9acf677eed5e179993bd454">10467</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#ae83123f6d9acf677eed5e179993bd454">cn38xxp2</a>;
<a name="l10468"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a76cd07d4efbc5ac88d812b94cfe19290">10468</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#a76cd07d4efbc5ac88d812b94cfe19290">cn50xx</a>;
<a name="l10469"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a7f31ae7f6c322c32865696f7d4909280">10469</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#a7f31ae7f6c322c32865696f7d4909280">cn52xx</a>;
<a name="l10470"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a59afecdd3ae773d5f577ca2b8e39c0cd">10470</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#a59afecdd3ae773d5f577ca2b8e39c0cd">cn52xxp1</a>;
<a name="l10471"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#ab5932ade7d7485f666306a96f31916d3">10471</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#ab5932ade7d7485f666306a96f31916d3">cn56xx</a>;
<a name="l10472"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a141ee5ba13e8d08c4c28469718a76b11">10472</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#a141ee5ba13e8d08c4c28469718a76b11">cn56xxp1</a>;
<a name="l10473"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a88c5a4fb7d47299f6440e8aae16c4b0e">10473</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#a88c5a4fb7d47299f6440e8aae16c4b0e">cn58xx</a>;
<a name="l10474"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a020b4005c526789e412025095217c82a">10474</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#a020b4005c526789e412025095217c82a">cn58xxp1</a>;
<a name="l10475"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a499cffee27523f1da547d36edaeb45f2">10475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#a499cffee27523f1da547d36edaeb45f2">cn61xx</a>;
<a name="l10476"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#ab22d1951f1cf7ad6bdbcc5b437efdf8a">10476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#ab22d1951f1cf7ad6bdbcc5b437efdf8a">cn63xx</a>;
<a name="l10477"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a53d024552afb681219e8d4ee98f0a62b">10477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#a53d024552afb681219e8d4ee98f0a62b">cn63xxp1</a>;
<a name="l10478"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a3dc869b0129341dcf05317d4db7a9584">10478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#a3dc869b0129341dcf05317d4db7a9584">cn66xx</a>;
<a name="l10479"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a55784cf7d7254d7218d8a7ee85686dbe">10479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#a55784cf7d7254d7218d8a7ee85686dbe">cn68xx</a>;
<a name="l10480"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a099977adb529cb33f5764d547aeb2dc2">10480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#a099977adb529cb33f5764d547aeb2dc2">cn68xxp1</a>;
<a name="l10481"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a5a8d8e182d06c254f1442ee9e862a353">10481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#a5a8d8e182d06c254f1442ee9e862a353">cn70xx</a>;
<a name="l10482"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#aa9a11987aa9fc1c3c991ebc12c6c817d">10482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#aa9a11987aa9fc1c3c991ebc12c6c817d">cn70xxp1</a>;
<a name="l10483"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#afb74a1d6ae9f83bfd4e05e3ec3330aa8">10483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#afb74a1d6ae9f83bfd4e05e3ec3330aa8">cn73xx</a>;
<a name="l10484"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a9aa5c6875b18588159bc0820a0fc511c">10484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#a9aa5c6875b18588159bc0820a0fc511c">cn78xx</a>;
<a name="l10485"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a368ce9e0ecd810a3f84a43c5446f19f4">10485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#a368ce9e0ecd810a3f84a43c5446f19f4">cn78xxp1</a>;
<a name="l10486"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a5a07ee03503296ac371b9ac019adad66">10486</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#a5a07ee03503296ac371b9ac019adad66">cnf71xx</a>;
<a name="l10487"></a><a class="code" href="unioncvmx__mio__uartx__dll.html#a7d73e3469d340287dba4a2b6b4aa0f19">10487</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__dll_1_1cvmx__mio__uartx__dll__s.html">cvmx_mio_uartx_dll_s</a>           <a class="code" href="unioncvmx__mio__uartx__dll.html#a7d73e3469d340287dba4a2b6b4aa0f19">cnf75xx</a>;
<a name="l10488"></a>10488 };
<a name="l10489"></a><a class="code" href="cvmx-mio-defs_8h.html#affdb804e9f7e917ad600ad2f4ea74119">10489</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__dll.html" title="cvmx_mio_uart::_dll">cvmx_mio_uartx_dll</a> <a class="code" href="unioncvmx__mio__uartx__dll.html" title="cvmx_mio_uart::_dll">cvmx_mio_uartx_dll_t</a>;
<a name="l10490"></a><a class="code" href="cvmx-mio-defs_8h.html#a145aa9128327a6386abfcd191bc9b60b">10490</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__dll.html" title="cvmx_mio_uart::_dll">cvmx_mio_uartx_dll_t</a> <a class="code" href="unioncvmx__mio__uartx__dll.html" title="cvmx_mio_uart::_dll">cvmx_uart_dll_t</a>;
<a name="l10491"></a>10491 <span class="comment"></span>
<a name="l10492"></a>10492 <span class="comment">/**</span>
<a name="l10493"></a>10493 <span class="comment"> * cvmx_mio_uart#_far</span>
<a name="l10494"></a>10494 <span class="comment"> *</span>
<a name="l10495"></a>10495 <span class="comment"> * The FIFO access register is used to enable a FIFO-access mode for testing, so that the receive</span>
<a name="l10496"></a>10496 <span class="comment"> * FIFO can be written by software and the transmit FIFO can be read by software when the FIFOs</span>
<a name="l10497"></a>10497 <span class="comment"> * are enabled. When FIFOs are not enabled it allows the MIO_UART(0..1)_RBR to be written by</span>
<a name="l10498"></a>10498 <span class="comment"> * software and the MIO_UART(0..1)_THR to be read by software. Note, that when the FIFO-access</span>
<a name="l10499"></a>10499 <span class="comment"> * mode is enabled/disabled, the control portion of the receive FIFO and transmit FIFO is reset</span>
<a name="l10500"></a>10500 <span class="comment"> * and the FIFOs are treated as empty.</span>
<a name="l10501"></a>10501 <span class="comment"> */</span>
<a name="l10502"></a><a class="code" href="unioncvmx__mio__uartx__far.html">10502</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__far.html" title="cvmx_mio_uart::_far">cvmx_mio_uartx_far</a> {
<a name="l10503"></a><a class="code" href="unioncvmx__mio__uartx__far.html#af9a49d91b1c2b37e8d2116ed697ce601">10503</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__far.html#af9a49d91b1c2b37e8d2116ed697ce601">u64</a>;
<a name="l10504"></a><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">10504</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a> {
<a name="l10505"></a>10505 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10506"></a>10506 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html#acd077c95850edd3bcfddd7e8a9245e12">reserved_1_63</a>                : 63;
<a name="l10507"></a>10507     uint64_t <a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html#aba3b9d0697d54049a250a4461f24c4b2">far</a>                          : 1;  <span class="comment">/**&lt; FIFO-access mode enable. */</span>
<a name="l10508"></a>10508 <span class="preprocessor">#else</span>
<a name="l10509"></a><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html#aba3b9d0697d54049a250a4461f24c4b2">10509</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html#aba3b9d0697d54049a250a4461f24c4b2">far</a>                          : 1;
<a name="l10510"></a><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html#acd077c95850edd3bcfddd7e8a9245e12">10510</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html#acd077c95850edd3bcfddd7e8a9245e12">reserved_1_63</a>                : 63;
<a name="l10511"></a>10511 <span class="preprocessor">#endif</span>
<a name="l10512"></a>10512 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__far.html#a84f869335a141c02f974543107e0a0cc">s</a>;
<a name="l10513"></a><a class="code" href="unioncvmx__mio__uartx__far.html#a94409ecd1a11f12b65e423b315d6b1d5">10513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#a94409ecd1a11f12b65e423b315d6b1d5">cn30xx</a>;
<a name="l10514"></a><a class="code" href="unioncvmx__mio__uartx__far.html#a7c5c069fe6112b55f5a48b5e6bb8cbe9">10514</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#a7c5c069fe6112b55f5a48b5e6bb8cbe9">cn31xx</a>;
<a name="l10515"></a><a class="code" href="unioncvmx__mio__uartx__far.html#ad7bfa14cf4c5e30cd48c072b91149bbd">10515</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#ad7bfa14cf4c5e30cd48c072b91149bbd">cn38xx</a>;
<a name="l10516"></a><a class="code" href="unioncvmx__mio__uartx__far.html#a7c8537d8daf571446a759d5e20c54e6e">10516</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#a7c8537d8daf571446a759d5e20c54e6e">cn38xxp2</a>;
<a name="l10517"></a><a class="code" href="unioncvmx__mio__uartx__far.html#aed4fae943029e8adaa6f0ad6c60c2374">10517</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#aed4fae943029e8adaa6f0ad6c60c2374">cn50xx</a>;
<a name="l10518"></a><a class="code" href="unioncvmx__mio__uartx__far.html#ad86e7404649ba9b188ecb1d7f2ce94e9">10518</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#ad86e7404649ba9b188ecb1d7f2ce94e9">cn52xx</a>;
<a name="l10519"></a><a class="code" href="unioncvmx__mio__uartx__far.html#aa9dab0610ddac815378b9aa1f27c40bd">10519</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#aa9dab0610ddac815378b9aa1f27c40bd">cn52xxp1</a>;
<a name="l10520"></a><a class="code" href="unioncvmx__mio__uartx__far.html#a60778819a7b9bb2b3cef85b3f4f39de3">10520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#a60778819a7b9bb2b3cef85b3f4f39de3">cn56xx</a>;
<a name="l10521"></a><a class="code" href="unioncvmx__mio__uartx__far.html#a77ad95dea3a83492d42886dd92c4f04f">10521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#a77ad95dea3a83492d42886dd92c4f04f">cn56xxp1</a>;
<a name="l10522"></a><a class="code" href="unioncvmx__mio__uartx__far.html#ad9c6b2754ed15d9469c91659c121e6fe">10522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#ad9c6b2754ed15d9469c91659c121e6fe">cn58xx</a>;
<a name="l10523"></a><a class="code" href="unioncvmx__mio__uartx__far.html#a24630dad4ab6fa7449ce6c19636d93ab">10523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#a24630dad4ab6fa7449ce6c19636d93ab">cn58xxp1</a>;
<a name="l10524"></a><a class="code" href="unioncvmx__mio__uartx__far.html#a3bd99c343baae18853d972472ad2be35">10524</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#a3bd99c343baae18853d972472ad2be35">cn61xx</a>;
<a name="l10525"></a><a class="code" href="unioncvmx__mio__uartx__far.html#ae0781127e07f9c9af3ed2aae87dfe1b6">10525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#ae0781127e07f9c9af3ed2aae87dfe1b6">cn63xx</a>;
<a name="l10526"></a><a class="code" href="unioncvmx__mio__uartx__far.html#a6e0cfe60b70cccc35dd175d5f4d72745">10526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#a6e0cfe60b70cccc35dd175d5f4d72745">cn63xxp1</a>;
<a name="l10527"></a><a class="code" href="unioncvmx__mio__uartx__far.html#ace1024af9d6fd5ff259f2cd8505434e6">10527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#ace1024af9d6fd5ff259f2cd8505434e6">cn66xx</a>;
<a name="l10528"></a><a class="code" href="unioncvmx__mio__uartx__far.html#a77898d02263a1e556da28cb400d9eb83">10528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#a77898d02263a1e556da28cb400d9eb83">cn68xx</a>;
<a name="l10529"></a><a class="code" href="unioncvmx__mio__uartx__far.html#a4261b71bd55093786ac7e65b91f001e3">10529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#a4261b71bd55093786ac7e65b91f001e3">cn68xxp1</a>;
<a name="l10530"></a><a class="code" href="unioncvmx__mio__uartx__far.html#a07dbd05c594d16bfb8d7fa39c280179a">10530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#a07dbd05c594d16bfb8d7fa39c280179a">cn70xx</a>;
<a name="l10531"></a><a class="code" href="unioncvmx__mio__uartx__far.html#a5bf129b336d46fbdeff5e3dd25d259fd">10531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#a5bf129b336d46fbdeff5e3dd25d259fd">cn70xxp1</a>;
<a name="l10532"></a><a class="code" href="unioncvmx__mio__uartx__far.html#a232b6672b3ccde1f8ef39137816fcce0">10532</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#a232b6672b3ccde1f8ef39137816fcce0">cn73xx</a>;
<a name="l10533"></a><a class="code" href="unioncvmx__mio__uartx__far.html#a135b5b0dda65d4d4fb3db85e642e0fb0">10533</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#a135b5b0dda65d4d4fb3db85e642e0fb0">cn78xx</a>;
<a name="l10534"></a><a class="code" href="unioncvmx__mio__uartx__far.html#ae6cb0e6b01f7c82a50cf4f0c28c09146">10534</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#ae6cb0e6b01f7c82a50cf4f0c28c09146">cn78xxp1</a>;
<a name="l10535"></a><a class="code" href="unioncvmx__mio__uartx__far.html#aab5f784f45038dc92b8b724a530ee26f">10535</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#aab5f784f45038dc92b8b724a530ee26f">cnf71xx</a>;
<a name="l10536"></a><a class="code" href="unioncvmx__mio__uartx__far.html#a4e041caa7e8b6547fb71e49c58affd72">10536</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__far_1_1cvmx__mio__uartx__far__s.html">cvmx_mio_uartx_far_s</a>           <a class="code" href="unioncvmx__mio__uartx__far.html#a4e041caa7e8b6547fb71e49c58affd72">cnf75xx</a>;
<a name="l10537"></a>10537 };
<a name="l10538"></a><a class="code" href="cvmx-mio-defs_8h.html#ace56cd3c7c3c6382bb8d6477ef5fc50f">10538</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__far.html" title="cvmx_mio_uart::_far">cvmx_mio_uartx_far</a> <a class="code" href="unioncvmx__mio__uartx__far.html" title="cvmx_mio_uart::_far">cvmx_mio_uartx_far_t</a>;
<a name="l10539"></a><a class="code" href="cvmx-mio-defs_8h.html#accb1db7e9da4224de0e6fe09d79b1243">10539</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__far.html" title="cvmx_mio_uart::_far">cvmx_mio_uartx_far_t</a> <a class="code" href="unioncvmx__mio__uartx__far.html" title="cvmx_mio_uart::_far">cvmx_uart_far_t</a>;
<a name="l10540"></a>10540 <span class="comment"></span>
<a name="l10541"></a>10541 <span class="comment">/**</span>
<a name="l10542"></a>10542 <span class="comment"> * cvmx_mio_uart#_fcr</span>
<a name="l10543"></a>10543 <span class="comment"> *</span>
<a name="l10544"></a>10544 <span class="comment"> * The FIFO control register is a write-only register that controls the read- and write-data FIFO</span>
<a name="l10545"></a>10545 <span class="comment"> * operation. When FIFOs and programmable-THRE-interrupt mode are enabled, this register also</span>
<a name="l10546"></a>10546 <span class="comment"> * controls the THRE interrupt-empty threshold level.</span>
<a name="l10547"></a>10547 <span class="comment"> */</span>
<a name="l10548"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html">10548</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__fcr.html" title="cvmx_mio_uart::_fcr">cvmx_mio_uartx_fcr</a> {
<a name="l10549"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#a1f41ba1a5495e718c9c18b55561d3bd8">10549</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__fcr.html#a1f41ba1a5495e718c9c18b55561d3bd8">u64</a>;
<a name="l10550"></a><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">10550</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a> {
<a name="l10551"></a>10551 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10552"></a>10552 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#a862f1a63ec26794534c4558269d02ffc">reserved_8_63</a>                : 56;
<a name="l10553"></a>10553     uint64_t <a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#a67fa73df52746fcfc0198c6ea171aed9">rxtrig</a>                       : 2;  <span class="comment">/**&lt; RX trigger.If FIFOs are enabled (i.e. EN = 1), this field is active and set the trigger</span>
<a name="l10554"></a>10554 <span class="comment">                                                         level in the receiver FIFO for the enable received-data-available interrupt (ERBFI). In</span>
<a name="l10555"></a>10555 <span class="comment">                                                         autoflow-control mode, the trigger is used to determine when the rts_n signal will be</span>
<a name="l10556"></a>10556 <span class="comment">                                                         deasserted. The trigger values are:</span>
<a name="l10557"></a>10557 <span class="comment">                                                         0x0 = 1 character in FIFO.</span>
<a name="l10558"></a>10558 <span class="comment">                                                         0x1 = FIFO 1/4 full.</span>
<a name="l10559"></a>10559 <span class="comment">                                                         0x2 = FIFO 1/2 full.</span>
<a name="l10560"></a>10560 <span class="comment">                                                         0x3 = FIFO is two characters less than full. */</span>
<a name="l10561"></a>10561     uint64_t <a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#addcf723c2dacec64eb8fe76283b2237c">txtrig</a>                       : 2;  <span class="comment">/**&lt; TX trigger. If the FIFOs and programmable-THRE-interrupt mode are enabled, the values in</span>
<a name="l10562"></a>10562 <span class="comment">                                                         this field control the empty threshold level at which THRE interrupts are generated when</span>
<a name="l10563"></a>10563 <span class="comment">                                                         the mode is active.</span>
<a name="l10564"></a>10564 <span class="comment">                                                         0x0 = empty FIFO.</span>
<a name="l10565"></a>10565 <span class="comment">                                                         0x1 = 2 characters in FIFO.</span>
<a name="l10566"></a>10566 <span class="comment">                                                         0x2 = FIFO 1/4 full.</span>
<a name="l10567"></a>10567 <span class="comment">                                                         0x3 = FIFO 1/2 full. */</span>
<a name="l10568"></a>10568     uint64_t <a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#af642f8eb129b5c00e984ef2d2ee5821c">reserved_3_3</a>                 : 1;
<a name="l10569"></a>10569     uint64_t <a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#a817511a3179310744190506588838d79">txfr</a>                         : 1;  <span class="comment">/**&lt; TX FIFO reset. Writing a 1 to this bit resets and flushes data in the transmit FIFO. This</span>
<a name="l10570"></a>10570 <span class="comment">                                                         bit is self-clearing, so it is not necessary to clear this bit. */</span>
<a name="l10571"></a>10571     uint64_t <a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#a25fa9880a1e64439df8bf059467a2c52">rxfr</a>                         : 1;  <span class="comment">/**&lt; RX FIFO reset. Writing a 1 to this bit resets and flushes data in the receive FIFO. This</span>
<a name="l10572"></a>10572 <span class="comment">                                                         bit is self-clearing, so it is not necessary to clear this bit. */</span>
<a name="l10573"></a>10573     uint64_t <a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#ad8ac1ad31b8106a59eff1a8606af3c39">en</a>                           : 1;  <span class="comment">/**&lt; FIFO enable. Writing a 1 to this bit enables the transmit and receive FIFOs. Whenever the</span>
<a name="l10574"></a>10574 <span class="comment">                                                         value of this bit is changed both the TX and RX FIFOs are reset. */</span>
<a name="l10575"></a>10575 <span class="preprocessor">#else</span>
<a name="l10576"></a><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#ad8ac1ad31b8106a59eff1a8606af3c39">10576</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#ad8ac1ad31b8106a59eff1a8606af3c39">en</a>                           : 1;
<a name="l10577"></a><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#a25fa9880a1e64439df8bf059467a2c52">10577</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#a25fa9880a1e64439df8bf059467a2c52">rxfr</a>                         : 1;
<a name="l10578"></a><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#a817511a3179310744190506588838d79">10578</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#a817511a3179310744190506588838d79">txfr</a>                         : 1;
<a name="l10579"></a><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#af642f8eb129b5c00e984ef2d2ee5821c">10579</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#af642f8eb129b5c00e984ef2d2ee5821c">reserved_3_3</a>                 : 1;
<a name="l10580"></a><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#addcf723c2dacec64eb8fe76283b2237c">10580</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#addcf723c2dacec64eb8fe76283b2237c">txtrig</a>                       : 2;
<a name="l10581"></a><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#a67fa73df52746fcfc0198c6ea171aed9">10581</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#a67fa73df52746fcfc0198c6ea171aed9">rxtrig</a>                       : 2;
<a name="l10582"></a><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#a862f1a63ec26794534c4558269d02ffc">10582</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html#a862f1a63ec26794534c4558269d02ffc">reserved_8_63</a>                : 56;
<a name="l10583"></a>10583 <span class="preprocessor">#endif</span>
<a name="l10584"></a>10584 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__fcr.html#a9aae8adc7ab4aa321a2121b4b60e47b2">s</a>;
<a name="l10585"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#a18dc7b9358d444cb10ffd32a5d3e875e">10585</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#a18dc7b9358d444cb10ffd32a5d3e875e">cn30xx</a>;
<a name="l10586"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#a75b816cb63827d0d258739bca2a2dda6">10586</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#a75b816cb63827d0d258739bca2a2dda6">cn31xx</a>;
<a name="l10587"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#abc2419d248b2d72c381182295730ef46">10587</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#abc2419d248b2d72c381182295730ef46">cn38xx</a>;
<a name="l10588"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#a22b168ece47aea937cfe460c1929827e">10588</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#a22b168ece47aea937cfe460c1929827e">cn38xxp2</a>;
<a name="l10589"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#a03759dc701b4e5ce8e69aa3032c06fc7">10589</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#a03759dc701b4e5ce8e69aa3032c06fc7">cn50xx</a>;
<a name="l10590"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#ac90d3d4a85dc3061ba72c1cae0ec45a7">10590</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#ac90d3d4a85dc3061ba72c1cae0ec45a7">cn52xx</a>;
<a name="l10591"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#a3cee1803ff1915bb8d86bbc734364d82">10591</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#a3cee1803ff1915bb8d86bbc734364d82">cn52xxp1</a>;
<a name="l10592"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#af526d238c92e82b5e689addf758c4744">10592</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#af526d238c92e82b5e689addf758c4744">cn56xx</a>;
<a name="l10593"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#a16f3be22722ed8f820e3707ef78e9f22">10593</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#a16f3be22722ed8f820e3707ef78e9f22">cn56xxp1</a>;
<a name="l10594"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#a9d5a9803e41b154b2d303d8ef13761fa">10594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#a9d5a9803e41b154b2d303d8ef13761fa">cn58xx</a>;
<a name="l10595"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#ace467c2d5685d45c403f04007b063e07">10595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#ace467c2d5685d45c403f04007b063e07">cn58xxp1</a>;
<a name="l10596"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#a47c45a57d29dc109734047232c808b89">10596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#a47c45a57d29dc109734047232c808b89">cn61xx</a>;
<a name="l10597"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#af304b655a94ebc3b7d2455dbb4161442">10597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#af304b655a94ebc3b7d2455dbb4161442">cn63xx</a>;
<a name="l10598"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#a6df096719269e3b35f88e4a970d2d15c">10598</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#a6df096719269e3b35f88e4a970d2d15c">cn63xxp1</a>;
<a name="l10599"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#a687cec3d0819ec9ea838565417a1fadd">10599</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#a687cec3d0819ec9ea838565417a1fadd">cn66xx</a>;
<a name="l10600"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#aea05644e21111eb1d2e80161b9a07fd7">10600</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#aea05644e21111eb1d2e80161b9a07fd7">cn68xx</a>;
<a name="l10601"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#afc6a10d82e7039f87e195a92ea0184de">10601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#afc6a10d82e7039f87e195a92ea0184de">cn68xxp1</a>;
<a name="l10602"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#ade0a126c30f133f6cc50b268b18a08cf">10602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#ade0a126c30f133f6cc50b268b18a08cf">cn70xx</a>;
<a name="l10603"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#af28a2007b78f2dc86da1bd6ea6436c66">10603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#af28a2007b78f2dc86da1bd6ea6436c66">cn70xxp1</a>;
<a name="l10604"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#ab05b22e01535addddb9bc273850af301">10604</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#ab05b22e01535addddb9bc273850af301">cn73xx</a>;
<a name="l10605"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#aa793013e200c26e7e7ed5a9bb506a290">10605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#aa793013e200c26e7e7ed5a9bb506a290">cn78xx</a>;
<a name="l10606"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#abfc825553382c6d9bb1fbf6297864090">10606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#abfc825553382c6d9bb1fbf6297864090">cn78xxp1</a>;
<a name="l10607"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#a86ab31b8c82c0818f90bd7a97de71075">10607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#a86ab31b8c82c0818f90bd7a97de71075">cnf71xx</a>;
<a name="l10608"></a><a class="code" href="unioncvmx__mio__uartx__fcr.html#abaae215eac5d0183ed2bcf4a2791590b">10608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__fcr_1_1cvmx__mio__uartx__fcr__s.html">cvmx_mio_uartx_fcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__fcr.html#abaae215eac5d0183ed2bcf4a2791590b">cnf75xx</a>;
<a name="l10609"></a>10609 };
<a name="l10610"></a><a class="code" href="cvmx-mio-defs_8h.html#a711638a3a839c238df7af855fa24f884">10610</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__fcr.html" title="cvmx_mio_uart::_fcr">cvmx_mio_uartx_fcr</a> <a class="code" href="unioncvmx__mio__uartx__fcr.html" title="cvmx_mio_uart::_fcr">cvmx_mio_uartx_fcr_t</a>;
<a name="l10611"></a><a class="code" href="cvmx-mio-defs_8h.html#aec7574a7979080291183c5b0fcc2f1f6">10611</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__fcr.html" title="cvmx_mio_uart::_fcr">cvmx_mio_uartx_fcr_t</a> <a class="code" href="unioncvmx__mio__uartx__fcr.html" title="cvmx_mio_uart::_fcr">cvmx_uart_fcr_t</a>;
<a name="l10612"></a>10612 <span class="comment"></span>
<a name="l10613"></a>10613 <span class="comment">/**</span>
<a name="l10614"></a>10614 <span class="comment"> * cvmx_mio_uart#_htx</span>
<a name="l10615"></a>10615 <span class="comment"> *</span>
<a name="l10616"></a>10616 <span class="comment"> * The halt TX register is used to halt transmissions for testing, so that the transmit FIFO can</span>
<a name="l10617"></a>10617 <span class="comment"> * be filled by software when FIFOs are enabled. If FIFOs are not enabled, setting the HTX</span>
<a name="l10618"></a>10618 <span class="comment"> * register will have no effect.</span>
<a name="l10619"></a>10619 <span class="comment"> */</span>
<a name="l10620"></a><a class="code" href="unioncvmx__mio__uartx__htx.html">10620</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__htx.html" title="cvmx_mio_uart::_htx">cvmx_mio_uartx_htx</a> {
<a name="l10621"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#a619504ad2efd7c38e9aacbf945148499">10621</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__htx.html#a619504ad2efd7c38e9aacbf945148499">u64</a>;
<a name="l10622"></a><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">10622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a> {
<a name="l10623"></a>10623 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10624"></a>10624 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html#afa7f496cd49b11cffe7433c3c3f952de">reserved_1_63</a>                : 63;
<a name="l10625"></a>10625     uint64_t <a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html#a0a8d22e82d81f9c0d1125bfbea6fce62">htx</a>                          : 1;  <span class="comment">/**&lt; Halt TX. */</span>
<a name="l10626"></a>10626 <span class="preprocessor">#else</span>
<a name="l10627"></a><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html#a0a8d22e82d81f9c0d1125bfbea6fce62">10627</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html#a0a8d22e82d81f9c0d1125bfbea6fce62">htx</a>                          : 1;
<a name="l10628"></a><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html#afa7f496cd49b11cffe7433c3c3f952de">10628</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html#afa7f496cd49b11cffe7433c3c3f952de">reserved_1_63</a>                : 63;
<a name="l10629"></a>10629 <span class="preprocessor">#endif</span>
<a name="l10630"></a>10630 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__htx.html#a240a02d04900cde7b3e85288c5deda53">s</a>;
<a name="l10631"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#a9f25281277a88ac40d877f2c57950386">10631</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#a9f25281277a88ac40d877f2c57950386">cn30xx</a>;
<a name="l10632"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#a865f4e8360d8cf91447af139cbd454b0">10632</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#a865f4e8360d8cf91447af139cbd454b0">cn31xx</a>;
<a name="l10633"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#ad8ea2266180f626d78d5a3a20827e8e2">10633</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#ad8ea2266180f626d78d5a3a20827e8e2">cn38xx</a>;
<a name="l10634"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#ac37a227e8f6e037ae09b585012eb3687">10634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#ac37a227e8f6e037ae09b585012eb3687">cn38xxp2</a>;
<a name="l10635"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#acb043657552b0d4ba52c0e6631b2a50e">10635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#acb043657552b0d4ba52c0e6631b2a50e">cn50xx</a>;
<a name="l10636"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#a8c4c8a5dbe9723ea6fdc08e40f337e1f">10636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#a8c4c8a5dbe9723ea6fdc08e40f337e1f">cn52xx</a>;
<a name="l10637"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#a43a6b70d9bd0f8be9223f6fb5dc8ee83">10637</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#a43a6b70d9bd0f8be9223f6fb5dc8ee83">cn52xxp1</a>;
<a name="l10638"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#ae8de59a6f1408c3d92ebb471d9deb853">10638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#ae8de59a6f1408c3d92ebb471d9deb853">cn56xx</a>;
<a name="l10639"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#a36cde279714e4e5d7894d81870dd4e3c">10639</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#a36cde279714e4e5d7894d81870dd4e3c">cn56xxp1</a>;
<a name="l10640"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#ab462afd2b886fbe08f977567682fd267">10640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#ab462afd2b886fbe08f977567682fd267">cn58xx</a>;
<a name="l10641"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#ae399848a567218d2b61c00e7f075a018">10641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#ae399848a567218d2b61c00e7f075a018">cn58xxp1</a>;
<a name="l10642"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#ac1a4b1aef6e5c9fb8a1c0931099eaa58">10642</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#ac1a4b1aef6e5c9fb8a1c0931099eaa58">cn61xx</a>;
<a name="l10643"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#abf401cd129876f504c4b74161d6a161a">10643</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#abf401cd129876f504c4b74161d6a161a">cn63xx</a>;
<a name="l10644"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#a54d5e57f4eedefdf665c81909e0fbaf1">10644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#a54d5e57f4eedefdf665c81909e0fbaf1">cn63xxp1</a>;
<a name="l10645"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#ad3e1fb010c1e9dd9ea36182dab4da18c">10645</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#ad3e1fb010c1e9dd9ea36182dab4da18c">cn66xx</a>;
<a name="l10646"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#adf5bf5ed380b58c8d9f616ec2d19a7c5">10646</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#adf5bf5ed380b58c8d9f616ec2d19a7c5">cn68xx</a>;
<a name="l10647"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#aa7c2708bbc7b26c7524d57b63c082046">10647</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#aa7c2708bbc7b26c7524d57b63c082046">cn68xxp1</a>;
<a name="l10648"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#a6d8c40f395f98edde57ea242ffd6bc95">10648</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#a6d8c40f395f98edde57ea242ffd6bc95">cn70xx</a>;
<a name="l10649"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#ac3a077835aac36e7cd76e8b651096284">10649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#ac3a077835aac36e7cd76e8b651096284">cn70xxp1</a>;
<a name="l10650"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#a49aa5dd909d630282a5e10a56ee9b4ba">10650</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#a49aa5dd909d630282a5e10a56ee9b4ba">cn73xx</a>;
<a name="l10651"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#af64187e5f61f626ee2960b05aa8e5b5d">10651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#af64187e5f61f626ee2960b05aa8e5b5d">cn78xx</a>;
<a name="l10652"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#a8e3b6679ed039052f30984e52785e9dc">10652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#a8e3b6679ed039052f30984e52785e9dc">cn78xxp1</a>;
<a name="l10653"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#a02a1c3809b20a6a68ebd9f1d7dfd8e3e">10653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#a02a1c3809b20a6a68ebd9f1d7dfd8e3e">cnf71xx</a>;
<a name="l10654"></a><a class="code" href="unioncvmx__mio__uartx__htx.html#af6f58600778f315e7f053d08b9e1b4dd">10654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__htx_1_1cvmx__mio__uartx__htx__s.html">cvmx_mio_uartx_htx_s</a>           <a class="code" href="unioncvmx__mio__uartx__htx.html#af6f58600778f315e7f053d08b9e1b4dd">cnf75xx</a>;
<a name="l10655"></a>10655 };
<a name="l10656"></a><a class="code" href="cvmx-mio-defs_8h.html#aa3fe34418b634d853eddf0a509b26cc4">10656</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__htx.html" title="cvmx_mio_uart::_htx">cvmx_mio_uartx_htx</a> <a class="code" href="unioncvmx__mio__uartx__htx.html" title="cvmx_mio_uart::_htx">cvmx_mio_uartx_htx_t</a>;
<a name="l10657"></a><a class="code" href="cvmx-mio-defs_8h.html#a65f8d6e789e02abe781a9bffff27b8ab">10657</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__htx.html" title="cvmx_mio_uart::_htx">cvmx_mio_uartx_htx_t</a> <a class="code" href="unioncvmx__mio__uartx__htx.html" title="cvmx_mio_uart::_htx">cvmx_uart_htx_t</a>;
<a name="l10658"></a>10658 <span class="comment"></span>
<a name="l10659"></a>10659 <span class="comment">/**</span>
<a name="l10660"></a>10660 <span class="comment"> * cvmx_mio_uart#_ier</span>
<a name="l10661"></a>10661 <span class="comment"> *</span>
<a name="l10662"></a>10662 <span class="comment"> * The interrupt-enable register is a read/write register that contains four bits that enable the</span>
<a name="l10663"></a>10663 <span class="comment"> * generation of interrupts:</span>
<a name="l10664"></a>10664 <span class="comment"> * * enable received data available interrupt (ERBFI).</span>
<a name="l10665"></a>10665 <span class="comment"> * * enable transmitter holding register empty interrupt (ETBEI).</span>
<a name="l10666"></a>10666 <span class="comment"> * * enable receiver line status interrupt (ELSI).</span>
<a name="l10667"></a>10667 <span class="comment"> * enable modem status interrupt (EDSSI).</span>
<a name="l10668"></a>10668 <span class="comment"> * The IER also contains the enable bit for the programmable transmit holding register empty</span>
<a name="l10669"></a>10669 <span class="comment"> * (THRE) interrupt mode (PTIME).</span>
<a name="l10670"></a>10670 <span class="comment"> */</span>
<a name="l10671"></a><a class="code" href="unioncvmx__mio__uartx__ier.html">10671</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__ier.html" title="cvmx_mio_uart::_ier">cvmx_mio_uartx_ier</a> {
<a name="l10672"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#a7c33ae2485d66afd7aeac22b65906847">10672</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__ier.html#a7c33ae2485d66afd7aeac22b65906847">u64</a>;
<a name="l10673"></a><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">10673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a> {
<a name="l10674"></a>10674 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10675"></a>10675 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#a66c6183250804d879d98c36538fca7cd">reserved_8_63</a>                : 56;
<a name="l10676"></a>10676     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#a9d0a3b282247eb0ccf9f15c0ee8d2114">ptime</a>                        : 1;  <span class="comment">/**&lt; Programmable THRE interrupt-mode enable. */</span>
<a name="l10677"></a>10677     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#add1d361434a2d033bef8ae8c81e64e9d">reserved_4_6</a>                 : 3;
<a name="l10678"></a>10678     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#a68b8ab39a2ac16fbb536f80d802b1a67">edssi</a>                        : 1;  <span class="comment">/**&lt; Enable modem status interrupt. */</span>
<a name="l10679"></a>10679     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#a73e5f0612b7bdf344dced7dc3231a859">elsi</a>                         : 1;  <span class="comment">/**&lt; Enable receiver line status interrupt. */</span>
<a name="l10680"></a>10680     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#a1abe8f1fd48b7cc2cc7bc6ed4d4c03e4">etbei</a>                        : 1;  <span class="comment">/**&lt; Enable transmitter holding register empty interrupt. */</span>
<a name="l10681"></a>10681     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#a5cb3ea386c3fa4a0864937019d875aa1">erbfi</a>                        : 1;  <span class="comment">/**&lt; Enable received data available interrupt. */</span>
<a name="l10682"></a>10682 <span class="preprocessor">#else</span>
<a name="l10683"></a><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#a5cb3ea386c3fa4a0864937019d875aa1">10683</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#a5cb3ea386c3fa4a0864937019d875aa1">erbfi</a>                        : 1;
<a name="l10684"></a><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#a1abe8f1fd48b7cc2cc7bc6ed4d4c03e4">10684</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#a1abe8f1fd48b7cc2cc7bc6ed4d4c03e4">etbei</a>                        : 1;
<a name="l10685"></a><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#a73e5f0612b7bdf344dced7dc3231a859">10685</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#a73e5f0612b7bdf344dced7dc3231a859">elsi</a>                         : 1;
<a name="l10686"></a><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#a68b8ab39a2ac16fbb536f80d802b1a67">10686</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#a68b8ab39a2ac16fbb536f80d802b1a67">edssi</a>                        : 1;
<a name="l10687"></a><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#add1d361434a2d033bef8ae8c81e64e9d">10687</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#add1d361434a2d033bef8ae8c81e64e9d">reserved_4_6</a>                 : 3;
<a name="l10688"></a><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#a9d0a3b282247eb0ccf9f15c0ee8d2114">10688</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#a9d0a3b282247eb0ccf9f15c0ee8d2114">ptime</a>                        : 1;
<a name="l10689"></a><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#a66c6183250804d879d98c36538fca7cd">10689</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html#a66c6183250804d879d98c36538fca7cd">reserved_8_63</a>                : 56;
<a name="l10690"></a>10690 <span class="preprocessor">#endif</span>
<a name="l10691"></a>10691 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__ier.html#a76be99448c6fe3c6daff41f05ed4d7f8">s</a>;
<a name="l10692"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#ab2f4b6894074e4994ee9886347db8d30">10692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#ab2f4b6894074e4994ee9886347db8d30">cn30xx</a>;
<a name="l10693"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#ad7319894291fc5a000b8195c032956e1">10693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#ad7319894291fc5a000b8195c032956e1">cn31xx</a>;
<a name="l10694"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#ad5d6f9e9878655d8e23d3313af66318a">10694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#ad5d6f9e9878655d8e23d3313af66318a">cn38xx</a>;
<a name="l10695"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#a2371f7329005eda27e77731aedee1a30">10695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#a2371f7329005eda27e77731aedee1a30">cn38xxp2</a>;
<a name="l10696"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#a98a6980849d8845c1deb8348a91e5e02">10696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#a98a6980849d8845c1deb8348a91e5e02">cn50xx</a>;
<a name="l10697"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#aaf0054678056336370dfafb0158aeb57">10697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#aaf0054678056336370dfafb0158aeb57">cn52xx</a>;
<a name="l10698"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#a6cc412a818d72be9952a02f60611be9c">10698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#a6cc412a818d72be9952a02f60611be9c">cn52xxp1</a>;
<a name="l10699"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#abb9065f56e91a26af6263bf79e08ac52">10699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#abb9065f56e91a26af6263bf79e08ac52">cn56xx</a>;
<a name="l10700"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#a02c2703b05b7b55fae70128944408826">10700</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#a02c2703b05b7b55fae70128944408826">cn56xxp1</a>;
<a name="l10701"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#aaee92d145a5ce4f3277c59f39f1d90da">10701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#aaee92d145a5ce4f3277c59f39f1d90da">cn58xx</a>;
<a name="l10702"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#a2966da883940547f4b1ed58cc3dc1b54">10702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#a2966da883940547f4b1ed58cc3dc1b54">cn58xxp1</a>;
<a name="l10703"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#a64045fa56da37cd528ae6d68606b827b">10703</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#a64045fa56da37cd528ae6d68606b827b">cn61xx</a>;
<a name="l10704"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#a00b37e7e0f1fd2afb6d5aad47711e0de">10704</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#a00b37e7e0f1fd2afb6d5aad47711e0de">cn63xx</a>;
<a name="l10705"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#a4c67bab998edbe1c33161d92526f1039">10705</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#a4c67bab998edbe1c33161d92526f1039">cn63xxp1</a>;
<a name="l10706"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#a31f9b2205866be2ab97b057c5066b462">10706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#a31f9b2205866be2ab97b057c5066b462">cn66xx</a>;
<a name="l10707"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#a1e401e9074885405b233a90db1ca4fad">10707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#a1e401e9074885405b233a90db1ca4fad">cn68xx</a>;
<a name="l10708"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#a93be16742e4f5572fa58bf8c9a5c8d06">10708</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#a93be16742e4f5572fa58bf8c9a5c8d06">cn68xxp1</a>;
<a name="l10709"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#ad9917614ba62dba7816746181da1bd9c">10709</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#ad9917614ba62dba7816746181da1bd9c">cn70xx</a>;
<a name="l10710"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#a15f602778dffdc8a0000e04eb63b2b00">10710</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#a15f602778dffdc8a0000e04eb63b2b00">cn70xxp1</a>;
<a name="l10711"></a><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html">10711</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html">cvmx_mio_uartx_ier_cn73xx</a> {
<a name="l10712"></a>10712 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10713"></a>10713 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#a8bcc058e555348b7b85042ad7c99f401">reserved_8_63</a>                : 56;
<a name="l10714"></a>10714     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#ac2ec28819167b98ce6a81dbc7b2bd445">ptime</a>                        : 1;  <span class="comment">/**&lt; Programmable THRE interrupt-mode enable. */</span>
<a name="l10715"></a>10715     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#ab26039f886f92e444dfa4e12be408c30">reserved_6_4</a>                 : 3;
<a name="l10716"></a>10716     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#aab1b18173576c14bcd1bc46f5fa57635">edssi</a>                        : 1;  <span class="comment">/**&lt; Enable modem status interrupt. */</span>
<a name="l10717"></a>10717     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#a6d8fd265bcf2df968061c059b4b94ed1">elsi</a>                         : 1;  <span class="comment">/**&lt; Enable receiver line status interrupt. */</span>
<a name="l10718"></a>10718     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#aea986d4cdac72930844e8de97a54f6ba">etbei</a>                        : 1;  <span class="comment">/**&lt; Enable transmitter holding register empty interrupt. */</span>
<a name="l10719"></a>10719     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#a1efd95a41371d99744186ed835f6aefe">erbfi</a>                        : 1;  <span class="comment">/**&lt; Enable received data available interrupt. */</span>
<a name="l10720"></a>10720 <span class="preprocessor">#else</span>
<a name="l10721"></a><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#a1efd95a41371d99744186ed835f6aefe">10721</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#a1efd95a41371d99744186ed835f6aefe">erbfi</a>                        : 1;
<a name="l10722"></a><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#aea986d4cdac72930844e8de97a54f6ba">10722</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#aea986d4cdac72930844e8de97a54f6ba">etbei</a>                        : 1;
<a name="l10723"></a><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#a6d8fd265bcf2df968061c059b4b94ed1">10723</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#a6d8fd265bcf2df968061c059b4b94ed1">elsi</a>                         : 1;
<a name="l10724"></a><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#aab1b18173576c14bcd1bc46f5fa57635">10724</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#aab1b18173576c14bcd1bc46f5fa57635">edssi</a>                        : 1;
<a name="l10725"></a><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#ab26039f886f92e444dfa4e12be408c30">10725</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#ab26039f886f92e444dfa4e12be408c30">reserved_6_4</a>                 : 3;
<a name="l10726"></a><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#ac2ec28819167b98ce6a81dbc7b2bd445">10726</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#ac2ec28819167b98ce6a81dbc7b2bd445">ptime</a>                        : 1;
<a name="l10727"></a><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#a8bcc058e555348b7b85042ad7c99f401">10727</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html#a8bcc058e555348b7b85042ad7c99f401">reserved_8_63</a>                : 56;
<a name="l10728"></a>10728 <span class="preprocessor">#endif</span>
<a name="l10729"></a>10729 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__ier.html#accbce7b21f61db74b73b2e526108b2c2">cn73xx</a>;
<a name="l10730"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#aa41e82d94c3d096813a716826052c006">10730</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html">cvmx_mio_uartx_ier_cn73xx</a>      <a class="code" href="unioncvmx__mio__uartx__ier.html#aa41e82d94c3d096813a716826052c006">cn78xx</a>;
<a name="l10731"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#a9ec2388dc4562730e785115f1b5844d1">10731</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html">cvmx_mio_uartx_ier_cn73xx</a>      <a class="code" href="unioncvmx__mio__uartx__ier.html#a9ec2388dc4562730e785115f1b5844d1">cn78xxp1</a>;
<a name="l10732"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#a1b859b55b108f9f38a6a696900e48266">10732</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__s.html">cvmx_mio_uartx_ier_s</a>           <a class="code" href="unioncvmx__mio__uartx__ier.html#a1b859b55b108f9f38a6a696900e48266">cnf71xx</a>;
<a name="l10733"></a><a class="code" href="unioncvmx__mio__uartx__ier.html#a5f95d570c82cfe98dd03ca2ce428378a">10733</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__ier_1_1cvmx__mio__uartx__ier__cn73xx.html">cvmx_mio_uartx_ier_cn73xx</a>      <a class="code" href="unioncvmx__mio__uartx__ier.html#a5f95d570c82cfe98dd03ca2ce428378a">cnf75xx</a>;
<a name="l10734"></a>10734 };
<a name="l10735"></a><a class="code" href="cvmx-mio-defs_8h.html#a070f9da9da3135c0ab9cc07476eb5964">10735</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__ier.html" title="cvmx_mio_uart::_ier">cvmx_mio_uartx_ier</a> <a class="code" href="unioncvmx__mio__uartx__ier.html" title="cvmx_mio_uart::_ier">cvmx_mio_uartx_ier_t</a>;
<a name="l10736"></a><a class="code" href="cvmx-mio-defs_8h.html#a5fdbd4367d9c3a65c1959598db44eb77">10736</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__ier.html" title="cvmx_mio_uart::_ier">cvmx_mio_uartx_ier_t</a> <a class="code" href="unioncvmx__mio__uartx__ier.html" title="cvmx_mio_uart::_ier">cvmx_uart_ier_t</a>;
<a name="l10737"></a>10737 <span class="comment"></span>
<a name="l10738"></a>10738 <span class="comment">/**</span>
<a name="l10739"></a>10739 <span class="comment"> * cvmx_mio_uart#_iir</span>
<a name="l10740"></a>10740 <span class="comment"> *</span>
<a name="l10741"></a>10741 <span class="comment"> * The interrupt identity register is a read-only register that identifies the source of an interrupt.</span>
<a name="l10742"></a>10742 <span class="comment"> *</span>
<a name="l10743"></a>10743 <span class="comment"> */</span>
<a name="l10744"></a><a class="code" href="unioncvmx__mio__uartx__iir.html">10744</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__iir.html" title="cvmx_mio_uart::_iir">cvmx_mio_uartx_iir</a> {
<a name="l10745"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a96b4b99bf4516b7e11e4a25c1ec7c4d2">10745</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__iir.html#a96b4b99bf4516b7e11e4a25c1ec7c4d2">u64</a>;
<a name="l10746"></a><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">10746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a> {
<a name="l10747"></a>10747 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10748"></a>10748 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html#a915be87df609b6370417b6b9cf4290bd">reserved_8_63</a>                : 56;
<a name="l10749"></a>10749     uint64_t <a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html#adb1ed8d980a9cdef8f5528a78d26977b">fen</a>                          : 2;  <span class="comment">/**&lt; FIFO-enabled.</span>
<a name="l10750"></a>10750 <span class="comment">                                                         0x0 = FIFOs disabled, 0x1 = reserved, 0x2 = reserved, 0x3 = FIFOs enabled. */</span>
<a name="l10751"></a>10751     uint64_t <a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html#ab586f058a11db246e4e259de7e69eacf">reserved_4_5</a>                 : 2;
<a name="l10752"></a>10752     <a class="code" href="cvmx-csr-enums_8h.html#a0c2eb415d2a06d402ca746c1ab33ac93" title="Interrupt Priority Interrupt Interrupt Interrupt ID Level Type Source Reset By ---------------------...">cvmx_uart_iid_t</a> <a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html#a87f4e606a254ee45a2a563c5a31f692c">iid</a>                   : 4;  <span class="comment">/**&lt; Interrupt ID. Identifies the highest priority pending interrupt. Assertion of any</span>
<a name="l10753"></a>10753 <span class="comment">                                                         interrupt throws MIO_UART_INTSN_E::MIO_UART(0..1)_IID. The interrupt-source decoding,</span>
<a name="l10754"></a>10754 <span class="comment">                                                         interrupt priority, and interrupt-reset control are shown in Interrupt-ID Parameters. */</span>
<a name="l10755"></a>10755 <span class="preprocessor">#else</span>
<a name="l10756"></a><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html#a87f4e606a254ee45a2a563c5a31f692c">10756</a> <span class="preprocessor"></span>    <a class="code" href="cvmx-csr-enums_8h.html#a0c2eb415d2a06d402ca746c1ab33ac93" title="Interrupt Priority Interrupt Interrupt Interrupt ID Level Type Source Reset By ---------------------...">cvmx_uart_iid_t</a> <a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html#a87f4e606a254ee45a2a563c5a31f692c">iid</a>                   : 4;
<a name="l10757"></a><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html#ab586f058a11db246e4e259de7e69eacf">10757</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html#ab586f058a11db246e4e259de7e69eacf">reserved_4_5</a>                 : 2;
<a name="l10758"></a><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html#adb1ed8d980a9cdef8f5528a78d26977b">10758</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html#adb1ed8d980a9cdef8f5528a78d26977b">fen</a>                          : 2;
<a name="l10759"></a><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html#a915be87df609b6370417b6b9cf4290bd">10759</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html#a915be87df609b6370417b6b9cf4290bd">reserved_8_63</a>                : 56;
<a name="l10760"></a>10760 <span class="preprocessor">#endif</span>
<a name="l10761"></a>10761 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__iir.html#a9dd63a1aeb506d610553f4e0ba0d20c9">s</a>;
<a name="l10762"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#af9783e38119a634ac11a4faf289ead61">10762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#af9783e38119a634ac11a4faf289ead61">cn30xx</a>;
<a name="l10763"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a14248a73085c9d733a95fb594e0fcd83">10763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a14248a73085c9d733a95fb594e0fcd83">cn31xx</a>;
<a name="l10764"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a4a75b199a1ff77c558c875b59f1d3c0c">10764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a4a75b199a1ff77c558c875b59f1d3c0c">cn38xx</a>;
<a name="l10765"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a2b52937d70666cd739ec60d4031aa226">10765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a2b52937d70666cd739ec60d4031aa226">cn38xxp2</a>;
<a name="l10766"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a46d7ff4beb91325eb0bda71524dfb3fe">10766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a46d7ff4beb91325eb0bda71524dfb3fe">cn50xx</a>;
<a name="l10767"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a14b3ee3941fccac1bab00cf780297304">10767</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a14b3ee3941fccac1bab00cf780297304">cn52xx</a>;
<a name="l10768"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a5a42d901156f41a2fd7e13552d674ce9">10768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a5a42d901156f41a2fd7e13552d674ce9">cn52xxp1</a>;
<a name="l10769"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a7b7e0146f061f2aeb435ebc73c1b434e">10769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a7b7e0146f061f2aeb435ebc73c1b434e">cn56xx</a>;
<a name="l10770"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a49108cbd1a6abbd5d3bf32e2f2171bcb">10770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a49108cbd1a6abbd5d3bf32e2f2171bcb">cn56xxp1</a>;
<a name="l10771"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a18e321d2cbe0729d6433312c7eb6c447">10771</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a18e321d2cbe0729d6433312c7eb6c447">cn58xx</a>;
<a name="l10772"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a3f6e08a4d56cb057e16a5e914bebe311">10772</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a3f6e08a4d56cb057e16a5e914bebe311">cn58xxp1</a>;
<a name="l10773"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#ad963d4f13555623d64ebd96a9563cb87">10773</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#ad963d4f13555623d64ebd96a9563cb87">cn61xx</a>;
<a name="l10774"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a76b4f4d4cab13c43e4668ccac2b4b2b9">10774</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a76b4f4d4cab13c43e4668ccac2b4b2b9">cn63xx</a>;
<a name="l10775"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a1fc2cde648b8f0edb7eafbd89cf1a280">10775</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a1fc2cde648b8f0edb7eafbd89cf1a280">cn63xxp1</a>;
<a name="l10776"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#ae7bff49fe7cca31831a60894b222ba36">10776</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#ae7bff49fe7cca31831a60894b222ba36">cn66xx</a>;
<a name="l10777"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a1848716f4fed1ba41e00f8f8bc4819a6">10777</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a1848716f4fed1ba41e00f8f8bc4819a6">cn68xx</a>;
<a name="l10778"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a878f8616fe9e20650255f5425880cbef">10778</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a878f8616fe9e20650255f5425880cbef">cn68xxp1</a>;
<a name="l10779"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a2982f2cc10ce9f9d162f2d012261af19">10779</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a2982f2cc10ce9f9d162f2d012261af19">cn70xx</a>;
<a name="l10780"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#af8668c84ea7efe9441d33e0df580b5e9">10780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#af8668c84ea7efe9441d33e0df580b5e9">cn70xxp1</a>;
<a name="l10781"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a5ba8aa3bd40866d3768b356229872d30">10781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a5ba8aa3bd40866d3768b356229872d30">cn73xx</a>;
<a name="l10782"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a0cd0f0f631094de69f3340b29da0f1b9">10782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a0cd0f0f631094de69f3340b29da0f1b9">cn78xx</a>;
<a name="l10783"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a4aad092d4972a6a3a662d07db50b2f53">10783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a4aad092d4972a6a3a662d07db50b2f53">cn78xxp1</a>;
<a name="l10784"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#ab1ff1d4028053549ceb4ca4e9a5fe5a5">10784</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#ab1ff1d4028053549ceb4ca4e9a5fe5a5">cnf71xx</a>;
<a name="l10785"></a><a class="code" href="unioncvmx__mio__uartx__iir.html#a89e56503df623f5b42960f89f0d99709">10785</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__iir_1_1cvmx__mio__uartx__iir__s.html">cvmx_mio_uartx_iir_s</a>           <a class="code" href="unioncvmx__mio__uartx__iir.html#a89e56503df623f5b42960f89f0d99709">cnf75xx</a>;
<a name="l10786"></a>10786 };
<a name="l10787"></a><a class="code" href="cvmx-mio-defs_8h.html#a41464be320436f8d6e57e703ea3f18b7">10787</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__iir.html" title="cvmx_mio_uart::_iir">cvmx_mio_uartx_iir</a> <a class="code" href="unioncvmx__mio__uartx__iir.html" title="cvmx_mio_uart::_iir">cvmx_mio_uartx_iir_t</a>;
<a name="l10788"></a><a class="code" href="cvmx-mio-defs_8h.html#acce9bbacce63f6b6c7d74d5d4860939b">10788</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__iir.html" title="cvmx_mio_uart::_iir">cvmx_mio_uartx_iir_t</a> <a class="code" href="unioncvmx__mio__uartx__iir.html" title="cvmx_mio_uart::_iir">cvmx_uart_iir_t</a>;
<a name="l10789"></a>10789 <span class="comment"></span>
<a name="l10790"></a>10790 <span class="comment">/**</span>
<a name="l10791"></a>10791 <span class="comment"> * cvmx_mio_uart#_lcr</span>
<a name="l10792"></a>10792 <span class="comment"> *</span>
<a name="l10793"></a>10793 <span class="comment"> * The line control register controls the format of the data that is transmitted and received by</span>
<a name="l10794"></a>10794 <span class="comment"> * the UART. It is always readable and writable.</span>
<a name="l10795"></a>10795 <span class="comment"> */</span>
<a name="l10796"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html">10796</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__lcr.html" title="cvmx_mio_uart::_lcr">cvmx_mio_uartx_lcr</a> {
<a name="l10797"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#a6127d9fe13e896ae282a32262a4c0fc3">10797</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__lcr.html#a6127d9fe13e896ae282a32262a4c0fc3">u64</a>;
<a name="l10798"></a><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">10798</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a> {
<a name="l10799"></a>10799 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10800"></a>10800 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#a8f08792ea87176bdb100348e0466a90a">reserved_8_63</a>                : 56;
<a name="l10801"></a>10801     uint64_t <a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#aeb2c0393d8f7b733b7472ce69c911b04">dlab</a>                         : 1;  <span class="comment">/**&lt; Divisor latch address bit. Setting this bit enables reading and writing of the divisor</span>
<a name="l10802"></a>10802 <span class="comment">                                                         latch register (MIO_UART(0..1)_DLL and MIO_UART(0..1)_DLH) to set the baud rate of the</span>
<a name="l10803"></a>10803 <span class="comment">                                                         UART. This bit must be cleared after initial baud-rate setup in order to access other</span>
<a name="l10804"></a>10804 <span class="comment">                                                         registers. */</span>
<a name="l10805"></a>10805     uint64_t <a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#a65b4995c7a20dbf8c38f64ba48a1937c">brk</a>                          : 1;  <span class="comment">/**&lt; Break control bit. Setting this bit when not in loopback mode (i.e.</span>
<a name="l10806"></a>10806 <span class="comment">                                                         MIO_UART(0..1)_MCR[LOOP] = 0) sends a break signal by holding the UART0/1_SOUT line low.</span>
<a name="l10807"></a>10807 <span class="comment">                                                         When in loopback mode, the break condition is internally looped back to the receiver. */</span>
<a name="l10808"></a>10808     uint64_t <a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#a920e25d243f6fe5269af8b0a81e1d255">reserved_5_5</a>                 : 1;
<a name="l10809"></a>10809     uint64_t <a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#a81f257d8d7670c994d3427d8bcb93ea9">eps</a>                          : 1;  <span class="comment">/**&lt; Even parity select bit. Selects between even and odd parity.</span>
<a name="l10810"></a>10810 <span class="comment">                                                         1 = an even number of ones is transmitted or checked.</span>
<a name="l10811"></a>10811 <span class="comment">                                                         0 = an odd number of ones is transmitted or checked. */</span>
<a name="l10812"></a>10812     uint64_t <a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#a275d68d3fa5f4d257dd6442e7cac3b90">pen</a>                          : 1;  <span class="comment">/**&lt; Parity enable bit. Enables and disables parity generation and detection in transmitted and</span>
<a name="l10813"></a>10813 <span class="comment">                                                         received serial character respectively. */</span>
<a name="l10814"></a>10814     uint64_t <a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#aceb0a2045edce5d47aa81efca1e2b551">stop</a>                         : 1;  <span class="comment">/**&lt; Stop control bit. Controls the number of stop bits transmitted.</span>
<a name="l10815"></a>10815 <span class="comment">                                                         0 = one stop bit is transmitted in the serial data.</span>
<a name="l10816"></a>10816 <span class="comment">                                                         1 = two stop bits are generated and transmitted in the serial data out,</span>
<a name="l10817"></a>10817 <span class="comment">                                                         UNLESS CLS = 00, then one and a half stop bits are generated.</span>
<a name="l10818"></a>10818 <span class="comment">                                                         Note that, regardless of the number of stop bits selected, the receiver only checks the</span>
<a name="l10819"></a>10819 <span class="comment">                                                         first stop bit. */</span>
<a name="l10820"></a>10820     <a class="code" href="cvmx-csr-enums_8h.html#ad419b3067c5cafd9e604c254005e8213" title="LCR bits 0 and 1 control the number of bits per character.">cvmx_uart_bits_t</a> <a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#a2fa59cb059dc6c21d8f3c59c32a55ec3">cls</a>                  : 2;  <span class="comment">/**&lt; Character length select field. Selects the number of data bits per character that are</span>
<a name="l10821"></a>10821 <span class="comment">                                                         transmitted and received.</span>
<a name="l10822"></a>10822 <span class="comment">                                                         0x0 = 5 bits (bits 0-4 sent).</span>
<a name="l10823"></a>10823 <span class="comment">                                                         0x1 = 6 bits (bits 0-5 sent).</span>
<a name="l10824"></a>10824 <span class="comment">                                                         0x2 = 7 bits (bits 0-6 sent).</span>
<a name="l10825"></a>10825 <span class="comment">                                                         0x3 = 8 bits (all bits sent). */</span>
<a name="l10826"></a>10826 <span class="preprocessor">#else</span>
<a name="l10827"></a><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#a2fa59cb059dc6c21d8f3c59c32a55ec3">10827</a> <span class="preprocessor"></span>    <a class="code" href="cvmx-csr-enums_8h.html#ad419b3067c5cafd9e604c254005e8213" title="LCR bits 0 and 1 control the number of bits per character.">cvmx_uart_bits_t</a> <a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#a2fa59cb059dc6c21d8f3c59c32a55ec3">cls</a>                  : 2;
<a name="l10828"></a><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#aceb0a2045edce5d47aa81efca1e2b551">10828</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#aceb0a2045edce5d47aa81efca1e2b551">stop</a>                         : 1;
<a name="l10829"></a><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#a275d68d3fa5f4d257dd6442e7cac3b90">10829</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#a275d68d3fa5f4d257dd6442e7cac3b90">pen</a>                          : 1;
<a name="l10830"></a><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#a81f257d8d7670c994d3427d8bcb93ea9">10830</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#a81f257d8d7670c994d3427d8bcb93ea9">eps</a>                          : 1;
<a name="l10831"></a><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#a920e25d243f6fe5269af8b0a81e1d255">10831</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#a920e25d243f6fe5269af8b0a81e1d255">reserved_5_5</a>                 : 1;
<a name="l10832"></a><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#a65b4995c7a20dbf8c38f64ba48a1937c">10832</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#a65b4995c7a20dbf8c38f64ba48a1937c">brk</a>                          : 1;
<a name="l10833"></a><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#aeb2c0393d8f7b733b7472ce69c911b04">10833</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#aeb2c0393d8f7b733b7472ce69c911b04">dlab</a>                         : 1;
<a name="l10834"></a><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#a8f08792ea87176bdb100348e0466a90a">10834</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html#a8f08792ea87176bdb100348e0466a90a">reserved_8_63</a>                : 56;
<a name="l10835"></a>10835 <span class="preprocessor">#endif</span>
<a name="l10836"></a>10836 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__lcr.html#a9a2d6f9bd925e3591c97fc059457e9dc">s</a>;
<a name="l10837"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#ac47d80c2362897aa5c780eea79cab8b8">10837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#ac47d80c2362897aa5c780eea79cab8b8">cn30xx</a>;
<a name="l10838"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#ae1574c201c4d157aadcb54da899731e9">10838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#ae1574c201c4d157aadcb54da899731e9">cn31xx</a>;
<a name="l10839"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#a87a7fa8cd603aeaac1a6d7e644802cd4">10839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#a87a7fa8cd603aeaac1a6d7e644802cd4">cn38xx</a>;
<a name="l10840"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#abfac8430dd704b8e8a5a78f33996cd15">10840</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#abfac8430dd704b8e8a5a78f33996cd15">cn38xxp2</a>;
<a name="l10841"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#a77a47f3f61b48775a5a1c9010234add1">10841</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#a77a47f3f61b48775a5a1c9010234add1">cn50xx</a>;
<a name="l10842"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#acb71f07b074e63e1ffc26ef7361ffc95">10842</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#acb71f07b074e63e1ffc26ef7361ffc95">cn52xx</a>;
<a name="l10843"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#a99f8c5c13b48799383c109941dc36d0a">10843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#a99f8c5c13b48799383c109941dc36d0a">cn52xxp1</a>;
<a name="l10844"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#a604315a39f1ea4b92a29c644624a4057">10844</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#a604315a39f1ea4b92a29c644624a4057">cn56xx</a>;
<a name="l10845"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#a159e2d9af4aaf7a542f23ddba8cc2516">10845</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#a159e2d9af4aaf7a542f23ddba8cc2516">cn56xxp1</a>;
<a name="l10846"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#a33efdb8b95cc9a28a3b44ad006a35f69">10846</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#a33efdb8b95cc9a28a3b44ad006a35f69">cn58xx</a>;
<a name="l10847"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#ac4d4d7a308fdab615dbdc6b975d0b51d">10847</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#ac4d4d7a308fdab615dbdc6b975d0b51d">cn58xxp1</a>;
<a name="l10848"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#aa56accf6f1c2605761c62f9ccd7b7328">10848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#aa56accf6f1c2605761c62f9ccd7b7328">cn61xx</a>;
<a name="l10849"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#a7589608dd38129c5afb774eeb5495f1a">10849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#a7589608dd38129c5afb774eeb5495f1a">cn63xx</a>;
<a name="l10850"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#aaba9ec0bdaecfe44fe5cfd3b5acc983e">10850</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#aaba9ec0bdaecfe44fe5cfd3b5acc983e">cn63xxp1</a>;
<a name="l10851"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#ab375709e0eaa477eff75ef6247bed5c6">10851</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#ab375709e0eaa477eff75ef6247bed5c6">cn66xx</a>;
<a name="l10852"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#a4a21c889cd2aa027b8a10c53fd78788f">10852</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#a4a21c889cd2aa027b8a10c53fd78788f">cn68xx</a>;
<a name="l10853"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#a816e55817b13ded0af2c591364c2a0e0">10853</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#a816e55817b13ded0af2c591364c2a0e0">cn68xxp1</a>;
<a name="l10854"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#adc54de43b84257a42d3aa5b3182f7c26">10854</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#adc54de43b84257a42d3aa5b3182f7c26">cn70xx</a>;
<a name="l10855"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#af29816a4e209976f0c075bd17fff512c">10855</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#af29816a4e209976f0c075bd17fff512c">cn70xxp1</a>;
<a name="l10856"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#a8b87352782a4bee7d9815c4bc54e11e1">10856</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#a8b87352782a4bee7d9815c4bc54e11e1">cn73xx</a>;
<a name="l10857"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#a20fa35b15c1ed90c975d775e8248f720">10857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#a20fa35b15c1ed90c975d775e8248f720">cn78xx</a>;
<a name="l10858"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#a1e8cc198ba83222fe897bd980d961f84">10858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#a1e8cc198ba83222fe897bd980d961f84">cn78xxp1</a>;
<a name="l10859"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#a096a4ceb05166f8d6c2dbf5311813318">10859</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#a096a4ceb05166f8d6c2dbf5311813318">cnf71xx</a>;
<a name="l10860"></a><a class="code" href="unioncvmx__mio__uartx__lcr.html#ab090d520772d2513cc07b29e62921d7a">10860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lcr_1_1cvmx__mio__uartx__lcr__s.html">cvmx_mio_uartx_lcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lcr.html#ab090d520772d2513cc07b29e62921d7a">cnf75xx</a>;
<a name="l10861"></a>10861 };
<a name="l10862"></a><a class="code" href="cvmx-mio-defs_8h.html#ad4463aa9d6b571ee10f5bf7022f8d5cf">10862</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__lcr.html" title="cvmx_mio_uart::_lcr">cvmx_mio_uartx_lcr</a> <a class="code" href="unioncvmx__mio__uartx__lcr.html" title="cvmx_mio_uart::_lcr">cvmx_mio_uartx_lcr_t</a>;
<a name="l10863"></a><a class="code" href="cvmx-mio-defs_8h.html#a8c3dfc44a87f11423bafc97bb64c399a">10863</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__lcr.html" title="cvmx_mio_uart::_lcr">cvmx_mio_uartx_lcr_t</a> <a class="code" href="unioncvmx__mio__uartx__lcr.html" title="cvmx_mio_uart::_lcr">cvmx_uart_lcr_t</a>;
<a name="l10864"></a>10864 <span class="comment"></span>
<a name="l10865"></a>10865 <span class="comment">/**</span>
<a name="l10866"></a>10866 <span class="comment"> * cvmx_mio_uart#_lsr</span>
<a name="l10867"></a>10867 <span class="comment"> *</span>
<a name="l10868"></a>10868 <span class="comment"> * The line status register contains status of the receiver and transmitter data transfers. This</span>
<a name="l10869"></a>10869 <span class="comment"> * status can be read by the user at anytime.</span>
<a name="l10870"></a>10870 <span class="comment"> */</span>
<a name="l10871"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html">10871</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__lsr.html" title="cvmx_mio_uart::_lsr">cvmx_mio_uartx_lsr</a> {
<a name="l10872"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#aebc53a6f809d2af9b90c5d2c67d5f066">10872</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__lsr.html#aebc53a6f809d2af9b90c5d2c67d5f066">u64</a>;
<a name="l10873"></a><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">10873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a> {
<a name="l10874"></a>10874 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10875"></a>10875 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#a98ff78626c163d5f2f59625407798bbd">reserved_8_63</a>                : 56;
<a name="l10876"></a>10876     uint64_t <a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#ab5083ec19a816f1086af79f26c9f6f0c">ferr</a>                         : 1;  <span class="comment">/**&lt; Error in receiver FIFO bit. This bit is active only when FIFOs are enabled. It is set when</span>
<a name="l10877"></a>10877 <span class="comment">                                                         there is at least one parity error, framing error, or break indication in the FIFO. This</span>
<a name="l10878"></a>10878 <span class="comment">                                                         bit is cleared when MIO_UART(0..1)_LSR is read and the character with the error is at the</span>
<a name="l10879"></a>10879 <span class="comment">                                                         top of the receiver FIFO and there are no subsequent errors in the FIFO. */</span>
<a name="l10880"></a>10880     uint64_t <a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#af696363f37f6dadd067ebf5700103dfa">temt</a>                         : 1;  <span class="comment">/**&lt; Transmitter empty bit. In FIFO mode, this bit is set whenever</span>
<a name="l10881"></a>10881 <span class="comment">                                                         MIO_UART(0..1)_TSR and the FIFO are both empty. In nonFIFO mode, this bit is set whenever</span>
<a name="l10882"></a>10882 <span class="comment">                                                         MIO_UART(0..1)_THR and MIO_UART(0..1)_TSR are both empty. This bit is typically used to</span>
<a name="l10883"></a>10883 <span class="comment">                                                         make sure it is safe to change control registers. Changing control registers while the</span>
<a name="l10884"></a>10884 <span class="comment">                                                         transmitter is busy can result in corrupt data being transmitted. */</span>
<a name="l10885"></a>10885     uint64_t <a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#abbf1b0e8ba45dff2c8e15ecd858c26e8">thre</a>                         : 1;  <span class="comment">/**&lt; Transmitter holding register empty bit. When programmable THRE interrupt mode is disabled,</span>
<a name="l10886"></a>10886 <span class="comment">                                                         this bit indicates that the UART can accept a new character for transmission. This bit is</span>
<a name="l10887"></a>10887 <span class="comment">                                                         set whenever data is transferred from MIO_UART(0..1)_THR to the transmitter shift register</span>
<a name="l10888"></a>10888 <span class="comment">                                                         and no new data has been written to MIO_UART(0..1)_THR. This also causes a THRE interrupt</span>
<a name="l10889"></a>10889 <span class="comment">                                                         to occur, if the THRE interrupt is enabled.</span>
<a name="l10890"></a>10890 <span class="comment">                                                         When FIFOs and programmable THRE Interrupt mode are enabled, this bit&apos;s functionality is</span>
<a name="l10891"></a>10891 <span class="comment">                                                         switched to indicate the transmitter FIFO is full, and no longer controls THRE Interrupts,</span>
<a name="l10892"></a>10892 <span class="comment">                                                         which are then controlled by the MIO_UART(0..1)_FCR[TXTRIG] threshold setting. */</span>
<a name="l10893"></a>10893     uint64_t <a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#a3c1044d470f472d4991d9213eb4edcb0">bi</a>                           : 1;  <span class="comment">/**&lt; Break interrupt bit. */</span>
<a name="l10894"></a>10894     uint64_t <a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#aebb036952671f0507b012cd04d6bed08">fe</a>                           : 1;  <span class="comment">/**&lt; Framing error bit. This bit is set whenever there is a framing error in the receiver. A</span>
<a name="l10895"></a>10895 <span class="comment">                                                         framing error occurs when the receiver does not detect a valid STOP bit in the received</span>
<a name="l10896"></a>10896 <span class="comment">                                                         data. In FIFO mode, since the framing error is associated with a character received, it is</span>
<a name="l10897"></a>10897 <span class="comment">                                                         revealed when the character with the framing error is at the top of the FIFO. This bit is</span>
<a name="l10898"></a>10898 <span class="comment">                                                         reset when a reset of the MIO_UART(0..1) is performed. */</span>
<a name="l10899"></a>10899     uint64_t <a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#a6075d1bcc1128989044e6e3e19c89ef2">pe</a>                           : 1;  <span class="comment">/**&lt; Parity error bit. This bit is set whenever there is a parity error in the receiver if the</span>
<a name="l10900"></a>10900 <span class="comment">                                                         parity-enable bit (MIO_UART(0..1)_LCR[PEN]) is set. In FIFO mode, since the parity error</span>
<a name="l10901"></a>10901 <span class="comment">                                                         is associated with a character received, it is revealed when the character with the parity</span>
<a name="l10902"></a>10902 <span class="comment">                                                         error arrives at the top of the FIFO. This bit is reset when a reset of the MIO_UART(0..1)</span>
<a name="l10903"></a>10903 <span class="comment">                                                         is performed. */</span>
<a name="l10904"></a>10904     uint64_t <a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#a55806d21f91671658789fdca838acf9a">oe</a>                           : 1;  <span class="comment">/**&lt; Overrun error bit. When set, this bit indicates an overrun error has occurred because a</span>
<a name="l10905"></a>10905 <span class="comment">                                                         new data character was received before the previous data was read. In nonFIFO mode, this</span>
<a name="l10906"></a>10906 <span class="comment">                                                         bit is set when a new character arrives in the receiver before the previous character was</span>
<a name="l10907"></a>10907 <span class="comment">                                                         read from MIO_UART(0..1)_RBR. When this happens, the data in MIO_UART(0..1)_RBR is</span>
<a name="l10908"></a>10908 <span class="comment">                                                         overwritten. In FIFO mode, an overrun error occurs when the FIFO is full and a new</span>
<a name="l10909"></a>10909 <span class="comment">                                                         character arrives at the receiver. The data in the FIFO is retained and the data in the</span>
<a name="l10910"></a>10910 <span class="comment">                                                         receive shift register is lost. This bit is reset when a reset of the MIO_UART(0..1) is</span>
<a name="l10911"></a>10911 <span class="comment">                                                         performed. */</span>
<a name="l10912"></a>10912     uint64_t <a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#a1a38da4bf7ab6a94be01ccae29a8244a">dr</a>                           : 1;  <span class="comment">/**&lt; Data ready bit. When set, this bit indicates the receiver contains at least one character</span>
<a name="l10913"></a>10913 <span class="comment">                                                         in the MIO_UART(0..1)_RBR or the receiver FIFO. This bit is cleared when the</span>
<a name="l10914"></a>10914 <span class="comment">                                                         MIO_UART(0..1)_RBR is read in nonFIFO mode, or when the receiver FIFO is empty in FIFO</span>
<a name="l10915"></a>10915 <span class="comment">                                                         mode. */</span>
<a name="l10916"></a>10916 <span class="preprocessor">#else</span>
<a name="l10917"></a><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#a1a38da4bf7ab6a94be01ccae29a8244a">10917</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#a1a38da4bf7ab6a94be01ccae29a8244a">dr</a>                           : 1;
<a name="l10918"></a><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#a55806d21f91671658789fdca838acf9a">10918</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#a55806d21f91671658789fdca838acf9a">oe</a>                           : 1;
<a name="l10919"></a><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#a6075d1bcc1128989044e6e3e19c89ef2">10919</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#a6075d1bcc1128989044e6e3e19c89ef2">pe</a>                           : 1;
<a name="l10920"></a><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#aebb036952671f0507b012cd04d6bed08">10920</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#aebb036952671f0507b012cd04d6bed08">fe</a>                           : 1;
<a name="l10921"></a><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#a3c1044d470f472d4991d9213eb4edcb0">10921</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#a3c1044d470f472d4991d9213eb4edcb0">bi</a>                           : 1;
<a name="l10922"></a><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#abbf1b0e8ba45dff2c8e15ecd858c26e8">10922</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#abbf1b0e8ba45dff2c8e15ecd858c26e8">thre</a>                         : 1;
<a name="l10923"></a><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#af696363f37f6dadd067ebf5700103dfa">10923</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#af696363f37f6dadd067ebf5700103dfa">temt</a>                         : 1;
<a name="l10924"></a><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#ab5083ec19a816f1086af79f26c9f6f0c">10924</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#ab5083ec19a816f1086af79f26c9f6f0c">ferr</a>                         : 1;
<a name="l10925"></a><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#a98ff78626c163d5f2f59625407798bbd">10925</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html#a98ff78626c163d5f2f59625407798bbd">reserved_8_63</a>                : 56;
<a name="l10926"></a>10926 <span class="preprocessor">#endif</span>
<a name="l10927"></a>10927 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__lsr.html#a6209f808966ce205da10d5854f98849d">s</a>;
<a name="l10928"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#a76796f12f412acdb2130fdb97c8d5a01">10928</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#a76796f12f412acdb2130fdb97c8d5a01">cn30xx</a>;
<a name="l10929"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#ac7fb8e76786a5f587b3aeb36d5b0f869">10929</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#ac7fb8e76786a5f587b3aeb36d5b0f869">cn31xx</a>;
<a name="l10930"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#a9a84e304a9be0ce410db3916ea22815f">10930</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#a9a84e304a9be0ce410db3916ea22815f">cn38xx</a>;
<a name="l10931"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#ad5f9e8650f10b00b4fbf32e24d226afa">10931</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#ad5f9e8650f10b00b4fbf32e24d226afa">cn38xxp2</a>;
<a name="l10932"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#a0af198c7110a99e840d43a1858030ddf">10932</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#a0af198c7110a99e840d43a1858030ddf">cn50xx</a>;
<a name="l10933"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#a6c35bf80435e3bfbe022f3bfc7643a11">10933</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#a6c35bf80435e3bfbe022f3bfc7643a11">cn52xx</a>;
<a name="l10934"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#a8b454390d236a8d917b01b06d5818cf9">10934</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#a8b454390d236a8d917b01b06d5818cf9">cn52xxp1</a>;
<a name="l10935"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#adf4c5b450fb75d6dbb51ca4e389271db">10935</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#adf4c5b450fb75d6dbb51ca4e389271db">cn56xx</a>;
<a name="l10936"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#aae3f2ff70462fedc20d40d99e7e84573">10936</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#aae3f2ff70462fedc20d40d99e7e84573">cn56xxp1</a>;
<a name="l10937"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#ac913462d888977aeeaa331f0db508776">10937</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#ac913462d888977aeeaa331f0db508776">cn58xx</a>;
<a name="l10938"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#a3bae3a8fb323f4d7011d3a37004d02f4">10938</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#a3bae3a8fb323f4d7011d3a37004d02f4">cn58xxp1</a>;
<a name="l10939"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#aab07886cc61c4e5bc3ef69b8c8ba80c9">10939</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#aab07886cc61c4e5bc3ef69b8c8ba80c9">cn61xx</a>;
<a name="l10940"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#a1563ed86f620c51fcaf73d029f5e6b61">10940</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#a1563ed86f620c51fcaf73d029f5e6b61">cn63xx</a>;
<a name="l10941"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#aaba2200e8f040e4767b80270e7d4d1af">10941</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#aaba2200e8f040e4767b80270e7d4d1af">cn63xxp1</a>;
<a name="l10942"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#a3ab0b86db02dfe2bd02f4d83905f7330">10942</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#a3ab0b86db02dfe2bd02f4d83905f7330">cn66xx</a>;
<a name="l10943"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#aaa1eb3411684cef1c5a01ca49d252088">10943</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#aaa1eb3411684cef1c5a01ca49d252088">cn68xx</a>;
<a name="l10944"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#a9e3a5035ebc5caf25c2875637a027427">10944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#a9e3a5035ebc5caf25c2875637a027427">cn68xxp1</a>;
<a name="l10945"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#a7248e04475a21734aefb0bacdfc27d7f">10945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#a7248e04475a21734aefb0bacdfc27d7f">cn70xx</a>;
<a name="l10946"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#aa01ada5bcde490988b2dc848ed3b6e98">10946</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#aa01ada5bcde490988b2dc848ed3b6e98">cn70xxp1</a>;
<a name="l10947"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#a0f751dd6a4a01c4a5edcd01f10c2998e">10947</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#a0f751dd6a4a01c4a5edcd01f10c2998e">cn73xx</a>;
<a name="l10948"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#a78d3e85d1430316111b88bfd51e7ec05">10948</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#a78d3e85d1430316111b88bfd51e7ec05">cn78xx</a>;
<a name="l10949"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#a1ae8f8cf62442e5d75829f1822d6bac6">10949</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#a1ae8f8cf62442e5d75829f1822d6bac6">cn78xxp1</a>;
<a name="l10950"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#a1a3fede5ff0a52eefeea08abbb1e2c82">10950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#a1a3fede5ff0a52eefeea08abbb1e2c82">cnf71xx</a>;
<a name="l10951"></a><a class="code" href="unioncvmx__mio__uartx__lsr.html#a4926e8e4d31e2cceaa9d1f41044a3ab1">10951</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__lsr_1_1cvmx__mio__uartx__lsr__s.html">cvmx_mio_uartx_lsr_s</a>           <a class="code" href="unioncvmx__mio__uartx__lsr.html#a4926e8e4d31e2cceaa9d1f41044a3ab1">cnf75xx</a>;
<a name="l10952"></a>10952 };
<a name="l10953"></a><a class="code" href="cvmx-mio-defs_8h.html#ab8ea22cfc462d39d73c88aaebe837895">10953</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__lsr.html" title="cvmx_mio_uart::_lsr">cvmx_mio_uartx_lsr</a> <a class="code" href="unioncvmx__mio__uartx__lsr.html" title="cvmx_mio_uart::_lsr">cvmx_mio_uartx_lsr_t</a>;
<a name="l10954"></a><a class="code" href="cvmx-mio-defs_8h.html#a3b55123fa0baa185c62a8b261d65ac3d">10954</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__lsr.html" title="cvmx_mio_uart::_lsr">cvmx_mio_uartx_lsr_t</a> <a class="code" href="unioncvmx__mio__uartx__lsr.html" title="cvmx_mio_uart::_lsr">cvmx_uart_lsr_t</a>;
<a name="l10955"></a>10955 <span class="comment"></span>
<a name="l10956"></a>10956 <span class="comment">/**</span>
<a name="l10957"></a>10957 <span class="comment"> * cvmx_mio_uart#_mcr</span>
<a name="l10958"></a>10958 <span class="comment"> *</span>
<a name="l10959"></a>10959 <span class="comment"> * The lower four bits of the modem-control register directly manipulate the outputs of the UART.</span>
<a name="l10960"></a>10960 <span class="comment"> * The DTR, RTS, OUT1, and OUT2 bits are inverted and then drive the corresponding UART outputs:</span>
<a name="l10961"></a>10961 <span class="comment"> * dtr_n, rts_n (UART0/1_RTS_L), out1_n, and out2_n.</span>
<a name="l10962"></a>10962 <span class="comment"> */</span>
<a name="l10963"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html">10963</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__mcr.html" title="cvmx_mio_uart::_mcr">cvmx_mio_uartx_mcr</a> {
<a name="l10964"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#a47c0dbc066e132e4867403f17941e668">10964</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__mcr.html#a47c0dbc066e132e4867403f17941e668">u64</a>;
<a name="l10965"></a><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">10965</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a> {
<a name="l10966"></a>10966 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10967"></a>10967 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#aac1616c6ebb65ab8d32bc604ad3f828b">reserved_6_63</a>                : 58;
<a name="l10968"></a>10968     uint64_t <a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#a3982711d1f25903ad4e260b2ae4da614">afce</a>                         : 1;  <span class="comment">/**&lt; Autoflow-control enable (AFCE) bit. When FIFOs are enabled and this bit is set,</span>
<a name="l10969"></a>10969 <span class="comment">                                                         16750-compatible autoRTS and autoCTS serial data flow control features are enabled. */</span>
<a name="l10970"></a>10970     uint64_t <a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#a9887a8132f4d4c6bff1feb8462ff19bc">loop</a>                         : 1;  <span class="comment">/**&lt; Loopback bit. When set, data on the UART0/1_SOUT line is held high, while serial data</span>
<a name="l10971"></a>10971 <span class="comment">                                                         output is looped back to the UART0/1_SIN line, internally. In this mode all the interrupts</span>
<a name="l10972"></a>10972 <span class="comment">                                                         are fully functional. This feature is used for diagnostic purposes.</span>
<a name="l10973"></a>10973 <span class="comment">                                                         Also, in loopback mode, the modem-control inputs (dsr_n, cts_n, ri_n, dcd_n) are</span>
<a name="l10974"></a>10974 <span class="comment">                                                         disconnected and the four modem-control outputs (dtr_n, rts_n, out1_n, out1_n) are looped</span>
<a name="l10975"></a>10975 <span class="comment">                                                         back to the inputs, internally */</span>
<a name="l10976"></a>10976     uint64_t <a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#a1170a24b36cce4f248d77c6f7d5c8d76">out2</a>                         : 1;  <span class="comment">/**&lt; OUT2 output bit. This bit is inverted and drives the out2_n signal */</span>
<a name="l10977"></a>10977     uint64_t <a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#a52145a0a2e38dae41d99f42b36b83a45">out1</a>                         : 1;  <span class="comment">/**&lt; OUT1 output bit. This bit is inverted and drives the out1_n signal */</span>
<a name="l10978"></a>10978     uint64_t <a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#aaa4058a6852aa21f94f7a015a93449bc">rts</a>                          : 1;  <span class="comment">/**&lt; RTS output bit. This bit is inverted and drives the rts_n signal.6 */</span>
<a name="l10979"></a>10979     uint64_t <a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#af8e28c3b8e20663efe0fd7d4ef037dec">dtr</a>                          : 1;  <span class="comment">/**&lt; DTR output bit. This bit is inverted and drives the dtr_n signal. */</span>
<a name="l10980"></a>10980 <span class="preprocessor">#else</span>
<a name="l10981"></a><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#af8e28c3b8e20663efe0fd7d4ef037dec">10981</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#af8e28c3b8e20663efe0fd7d4ef037dec">dtr</a>                          : 1;
<a name="l10982"></a><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#aaa4058a6852aa21f94f7a015a93449bc">10982</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#aaa4058a6852aa21f94f7a015a93449bc">rts</a>                          : 1;
<a name="l10983"></a><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#a52145a0a2e38dae41d99f42b36b83a45">10983</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#a52145a0a2e38dae41d99f42b36b83a45">out1</a>                         : 1;
<a name="l10984"></a><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#a1170a24b36cce4f248d77c6f7d5c8d76">10984</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#a1170a24b36cce4f248d77c6f7d5c8d76">out2</a>                         : 1;
<a name="l10985"></a><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#a9887a8132f4d4c6bff1feb8462ff19bc">10985</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#a9887a8132f4d4c6bff1feb8462ff19bc">loop</a>                         : 1;
<a name="l10986"></a><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#a3982711d1f25903ad4e260b2ae4da614">10986</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#a3982711d1f25903ad4e260b2ae4da614">afce</a>                         : 1;
<a name="l10987"></a><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#aac1616c6ebb65ab8d32bc604ad3f828b">10987</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html#aac1616c6ebb65ab8d32bc604ad3f828b">reserved_6_63</a>                : 58;
<a name="l10988"></a>10988 <span class="preprocessor">#endif</span>
<a name="l10989"></a>10989 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__mcr.html#a6fc45de9302d427c34cee4ccff50e69a">s</a>;
<a name="l10990"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#ab27c540ddb0f0dbc51306e8e872561a5">10990</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#ab27c540ddb0f0dbc51306e8e872561a5">cn30xx</a>;
<a name="l10991"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#a0869639c9394638f84261e0d517a1b76">10991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#a0869639c9394638f84261e0d517a1b76">cn31xx</a>;
<a name="l10992"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#a6a2c2d7bda9c8b71112977ace9a53c47">10992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#a6a2c2d7bda9c8b71112977ace9a53c47">cn38xx</a>;
<a name="l10993"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#a28f5eb712f70b069a7d2ab307e0ef80e">10993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#a28f5eb712f70b069a7d2ab307e0ef80e">cn38xxp2</a>;
<a name="l10994"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#a7f8e071793659c26c2cef716203721dc">10994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#a7f8e071793659c26c2cef716203721dc">cn50xx</a>;
<a name="l10995"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#a8da2c267135523ecb540685e23e01ce1">10995</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#a8da2c267135523ecb540685e23e01ce1">cn52xx</a>;
<a name="l10996"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#acbc6a918afdca6c2efc33f9647ba4495">10996</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#acbc6a918afdca6c2efc33f9647ba4495">cn52xxp1</a>;
<a name="l10997"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#aeaeb3623b186a9a024b7edad7f0a8aa8">10997</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#aeaeb3623b186a9a024b7edad7f0a8aa8">cn56xx</a>;
<a name="l10998"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#a9271960356b4d7b6b861de83e5cdb2de">10998</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#a9271960356b4d7b6b861de83e5cdb2de">cn56xxp1</a>;
<a name="l10999"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#ae9b45ced2796487e04b68a5ba3c6d510">10999</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#ae9b45ced2796487e04b68a5ba3c6d510">cn58xx</a>;
<a name="l11000"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#a77106b1323db72d14ca7a9d89f9e360f">11000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#a77106b1323db72d14ca7a9d89f9e360f">cn58xxp1</a>;
<a name="l11001"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#a5baf9fc7ad13a9703dcafa79f6e5dfac">11001</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#a5baf9fc7ad13a9703dcafa79f6e5dfac">cn61xx</a>;
<a name="l11002"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#a35c239e5c0a70b8269aa276377e832cc">11002</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#a35c239e5c0a70b8269aa276377e832cc">cn63xx</a>;
<a name="l11003"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#ab748ed4b0d4643285dca19164615a08c">11003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#ab748ed4b0d4643285dca19164615a08c">cn63xxp1</a>;
<a name="l11004"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#a28e1b751ba049fa97de4c209fc9406ec">11004</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#a28e1b751ba049fa97de4c209fc9406ec">cn66xx</a>;
<a name="l11005"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#aab9c0751e3482a53e67a5da35d01464c">11005</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#aab9c0751e3482a53e67a5da35d01464c">cn68xx</a>;
<a name="l11006"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#a62c58332cc9a05e5f44726b92b22cd0c">11006</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#a62c58332cc9a05e5f44726b92b22cd0c">cn68xxp1</a>;
<a name="l11007"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#abed4c09fde098f7c6c1838fe56c924de">11007</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#abed4c09fde098f7c6c1838fe56c924de">cn70xx</a>;
<a name="l11008"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#a0d06c8ed33df448afd99c2deb3b22d9f">11008</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#a0d06c8ed33df448afd99c2deb3b22d9f">cn70xxp1</a>;
<a name="l11009"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#a4d4c3dc07211c2d61242ced432991dd0">11009</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#a4d4c3dc07211c2d61242ced432991dd0">cn73xx</a>;
<a name="l11010"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#a9ade2ad87d4caabea870ac5106c0515a">11010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#a9ade2ad87d4caabea870ac5106c0515a">cn78xx</a>;
<a name="l11011"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#afba9088d6eded8628de74a50354632b7">11011</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#afba9088d6eded8628de74a50354632b7">cn78xxp1</a>;
<a name="l11012"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#af936fb0aa048db6162878c76aac4ca96">11012</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#af936fb0aa048db6162878c76aac4ca96">cnf71xx</a>;
<a name="l11013"></a><a class="code" href="unioncvmx__mio__uartx__mcr.html#aa7a9575de35e2f875bbf634a71f2e559">11013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__mcr_1_1cvmx__mio__uartx__mcr__s.html">cvmx_mio_uartx_mcr_s</a>           <a class="code" href="unioncvmx__mio__uartx__mcr.html#aa7a9575de35e2f875bbf634a71f2e559">cnf75xx</a>;
<a name="l11014"></a>11014 };
<a name="l11015"></a><a class="code" href="cvmx-mio-defs_8h.html#a2f7f4c6123cad26737f16104469c5011">11015</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__mcr.html" title="cvmx_mio_uart::_mcr">cvmx_mio_uartx_mcr</a> <a class="code" href="unioncvmx__mio__uartx__mcr.html" title="cvmx_mio_uart::_mcr">cvmx_mio_uartx_mcr_t</a>;
<a name="l11016"></a><a class="code" href="cvmx-mio-defs_8h.html#a6ff764e561ccced18f79e067f40d4195">11016</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__mcr.html" title="cvmx_mio_uart::_mcr">cvmx_mio_uartx_mcr_t</a> <a class="code" href="unioncvmx__mio__uartx__mcr.html" title="cvmx_mio_uart::_mcr">cvmx_uart_mcr_t</a>;
<a name="l11017"></a>11017 <span class="comment"></span>
<a name="l11018"></a>11018 <span class="comment">/**</span>
<a name="l11019"></a>11019 <span class="comment"> * cvmx_mio_uart#_msr</span>
<a name="l11020"></a>11020 <span class="comment"> *</span>
<a name="l11021"></a>11021 <span class="comment"> * The modem status register contains the current status of the modem-control input lines and if</span>
<a name="l11022"></a>11022 <span class="comment"> * they changed.</span>
<a name="l11023"></a>11023 <span class="comment"> */</span>
<a name="l11024"></a><a class="code" href="unioncvmx__mio__uartx__msr.html">11024</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__msr.html" title="cvmx_mio_uart::_msr">cvmx_mio_uartx_msr</a> {
<a name="l11025"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#a30f6e81b0fff9d3038ccb21fe191a65d">11025</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__msr.html#a30f6e81b0fff9d3038ccb21fe191a65d">u64</a>;
<a name="l11026"></a><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">11026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a> {
<a name="l11027"></a>11027 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11028"></a>11028 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a50efd8222f00377dc55a4ca4fb0f2f8c">reserved_8_63</a>                : 56;
<a name="l11029"></a>11029     uint64_t <a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a14610f73ed9d8f05fc6fc3f91e3a2297">dcd</a>                          : 1;  <span class="comment">/**&lt; Data-carrier-detect input bit. This bit is the complement of the modem-control line dcd_n.</span>
<a name="l11030"></a>11030 <span class="comment">                                                         In loopback mode, this bit is the same as</span>
<a name="l11031"></a>11031 <span class="comment">                                                         MIO_UART(0..1)_MCR[OUT2]. */</span>
<a name="l11032"></a>11032     uint64_t <a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#ac25a38ac86156527aae18b0b9a99ce5d">ri</a>                           : 1;  <span class="comment">/**&lt; Ring indicator input bit. This bit is the complement of the modem-control line ri_n. In</span>
<a name="l11033"></a>11033 <span class="comment">                                                         loopback mode, this bit is the same as MIO_UART(0..1)_MCR[OUT1]. */</span>
<a name="l11034"></a>11034     uint64_t <a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a34ae963fbd04d1646744b5e6e72ac7db">dsr</a>                          : 1;  <span class="comment">/**&lt; Data-set-ready input bit. This bit is the complement of the modem-control line dsr_n. In</span>
<a name="l11035"></a>11035 <span class="comment">                                                         loopback mode, this bit is the same as MIO_UART(0..1)_MCR[DTR]. */</span>
<a name="l11036"></a>11036     uint64_t <a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#aff761882831651903f1196aadec5a683">cts</a>                          : 1;  <span class="comment">/**&lt; Clear-to-send input bit. This bit is the complement of the modem-control line cts_n. In</span>
<a name="l11037"></a>11037 <span class="comment">                                                         loopback mode, this bit is the same as MIO_UART(0..1)_MCR[RTS]. */</span>
<a name="l11038"></a>11038     uint64_t <a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a6738795a9e7dd64c0f2fa3a3a8ab5616">ddcd</a>                         : 1;  <span class="comment">/**&lt; Delta data-carrier-detect. Records whether the dcd_n line has changed since the last time</span>
<a name="l11039"></a>11039 <span class="comment">                                                         the user read the MIO_UART(0..1)_MSR. In loopback mode, reflects changes in</span>
<a name="l11040"></a>11040 <span class="comment">                                                         MIO_UART(0..1)_MCR[OUT2]. */</span>
<a name="l11041"></a>11041     uint64_t <a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a42f68f850d30b4c90c5c2044b1aa3f1e">teri</a>                         : 1;  <span class="comment">/**&lt; Trailing edge of ring indicator. Indicates ri_n has changed from an active-low, to an</span>
<a name="l11042"></a>11042 <span class="comment">                                                         inactive-high state since the last time the user read the</span>
<a name="l11043"></a>11043 <span class="comment">                                                         MIO_UART(0..1)_MSR. In loopback mode, reflects state changes from high to low in</span>
<a name="l11044"></a>11044 <span class="comment">                                                         MIO_UART(0..1)_MCR[OUT1]. */</span>
<a name="l11045"></a>11045     uint64_t <a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a39601da6e677a70003f6ac5417a596b2">ddsr</a>                         : 1;  <span class="comment">/**&lt; Delta data-set-ready. Records whether the dsr_n line has changed since the last time the</span>
<a name="l11046"></a>11046 <span class="comment">                                                         user read the MIO_UART(0..1)_MSR. In loopback mode, reflects changes in</span>
<a name="l11047"></a>11047 <span class="comment">                                                         MIO_UART(0..1)_MCR[DTR]. */</span>
<a name="l11048"></a>11048     uint64_t <a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a29b5d06e3d7633403732e312d583380d">dcts</a>                         : 1;  <span class="comment">/**&lt; Delta clear-to-send. Records whether the cts_n line has changed since the last time the</span>
<a name="l11049"></a>11049 <span class="comment">                                                         user read the MIO_UART(0..1)_MSR. In loopback mode, reflects changes in</span>
<a name="l11050"></a>11050 <span class="comment">                                                         MIO_UART(0..1)_MCR[RTS]. */</span>
<a name="l11051"></a>11051 <span class="preprocessor">#else</span>
<a name="l11052"></a><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a29b5d06e3d7633403732e312d583380d">11052</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a29b5d06e3d7633403732e312d583380d">dcts</a>                         : 1;
<a name="l11053"></a><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a39601da6e677a70003f6ac5417a596b2">11053</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a39601da6e677a70003f6ac5417a596b2">ddsr</a>                         : 1;
<a name="l11054"></a><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a42f68f850d30b4c90c5c2044b1aa3f1e">11054</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a42f68f850d30b4c90c5c2044b1aa3f1e">teri</a>                         : 1;
<a name="l11055"></a><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a6738795a9e7dd64c0f2fa3a3a8ab5616">11055</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a6738795a9e7dd64c0f2fa3a3a8ab5616">ddcd</a>                         : 1;
<a name="l11056"></a><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#aff761882831651903f1196aadec5a683">11056</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#aff761882831651903f1196aadec5a683">cts</a>                          : 1;
<a name="l11057"></a><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a34ae963fbd04d1646744b5e6e72ac7db">11057</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a34ae963fbd04d1646744b5e6e72ac7db">dsr</a>                          : 1;
<a name="l11058"></a><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#ac25a38ac86156527aae18b0b9a99ce5d">11058</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#ac25a38ac86156527aae18b0b9a99ce5d">ri</a>                           : 1;
<a name="l11059"></a><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a14610f73ed9d8f05fc6fc3f91e3a2297">11059</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a14610f73ed9d8f05fc6fc3f91e3a2297">dcd</a>                          : 1;
<a name="l11060"></a><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a50efd8222f00377dc55a4ca4fb0f2f8c">11060</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html#a50efd8222f00377dc55a4ca4fb0f2f8c">reserved_8_63</a>                : 56;
<a name="l11061"></a>11061 <span class="preprocessor">#endif</span>
<a name="l11062"></a>11062 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__msr.html#a9e8c35beb38bba32668ef1bf6ca5eeb9">s</a>;
<a name="l11063"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#ad6c4782a012da8cc2df4bf23f88f905c">11063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#ad6c4782a012da8cc2df4bf23f88f905c">cn30xx</a>;
<a name="l11064"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#af9f06417ad5e629800617b57e062ccbd">11064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#af9f06417ad5e629800617b57e062ccbd">cn31xx</a>;
<a name="l11065"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#af8420f5219e1b0d3c3bc6be9fbba17de">11065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#af8420f5219e1b0d3c3bc6be9fbba17de">cn38xx</a>;
<a name="l11066"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#a3a4418ebb48d4e13493b9a976d4d29d1">11066</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#a3a4418ebb48d4e13493b9a976d4d29d1">cn38xxp2</a>;
<a name="l11067"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#ac84e6ed8097ab5bcb729d06101ce646c">11067</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#ac84e6ed8097ab5bcb729d06101ce646c">cn50xx</a>;
<a name="l11068"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#a863bfd67098f3be43ef27a1501c7adc5">11068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#a863bfd67098f3be43ef27a1501c7adc5">cn52xx</a>;
<a name="l11069"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#a19071af8a5ef49837ca7f2d9a08df308">11069</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#a19071af8a5ef49837ca7f2d9a08df308">cn52xxp1</a>;
<a name="l11070"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#afa5b5784bf25dc89eaf08342ab568f2e">11070</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#afa5b5784bf25dc89eaf08342ab568f2e">cn56xx</a>;
<a name="l11071"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#a9df3c37f527ae05f3e3996964a12f5f8">11071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#a9df3c37f527ae05f3e3996964a12f5f8">cn56xxp1</a>;
<a name="l11072"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#ac407692006c97790e60afe372d539503">11072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#ac407692006c97790e60afe372d539503">cn58xx</a>;
<a name="l11073"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#a8d323c641cb8fdfbd0da7388e90f86d9">11073</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#a8d323c641cb8fdfbd0da7388e90f86d9">cn58xxp1</a>;
<a name="l11074"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#a9e4f833b853ed598171a1dd83681d7f2">11074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#a9e4f833b853ed598171a1dd83681d7f2">cn61xx</a>;
<a name="l11075"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#a52ad911b38aee31d0339642052d348c8">11075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#a52ad911b38aee31d0339642052d348c8">cn63xx</a>;
<a name="l11076"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#ae90bf0002bf1f59ef34e7f827b44e991">11076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#ae90bf0002bf1f59ef34e7f827b44e991">cn63xxp1</a>;
<a name="l11077"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#a0be1e84a08eca099e860bde91c059b7e">11077</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#a0be1e84a08eca099e860bde91c059b7e">cn66xx</a>;
<a name="l11078"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#a2dff7b335ec8bd4a3752f778a4a221b6">11078</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#a2dff7b335ec8bd4a3752f778a4a221b6">cn68xx</a>;
<a name="l11079"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#ac4b54ff36e2c37500f31a3f54e286687">11079</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#ac4b54ff36e2c37500f31a3f54e286687">cn68xxp1</a>;
<a name="l11080"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#aad5db8d89f20dbbe05c492751bac5776">11080</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#aad5db8d89f20dbbe05c492751bac5776">cn70xx</a>;
<a name="l11081"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#ad212a53c51ce1d379827335479fc531e">11081</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#ad212a53c51ce1d379827335479fc531e">cn70xxp1</a>;
<a name="l11082"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#a41ad66837065a3e7e2c953f331c7158d">11082</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#a41ad66837065a3e7e2c953f331c7158d">cn73xx</a>;
<a name="l11083"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#a2991b2ee181d8d4d137519f04cc55873">11083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#a2991b2ee181d8d4d137519f04cc55873">cn78xx</a>;
<a name="l11084"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#a474c7b99919c0720ba88ed5cba607414">11084</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#a474c7b99919c0720ba88ed5cba607414">cn78xxp1</a>;
<a name="l11085"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#a2be7afd7f8100b290e38c274cda98bb8">11085</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#a2be7afd7f8100b290e38c274cda98bb8">cnf71xx</a>;
<a name="l11086"></a><a class="code" href="unioncvmx__mio__uartx__msr.html#a17f38399f34250a933d561dc34fb2ecc">11086</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__msr_1_1cvmx__mio__uartx__msr__s.html">cvmx_mio_uartx_msr_s</a>           <a class="code" href="unioncvmx__mio__uartx__msr.html#a17f38399f34250a933d561dc34fb2ecc">cnf75xx</a>;
<a name="l11087"></a>11087 };
<a name="l11088"></a><a class="code" href="cvmx-mio-defs_8h.html#a9148caf59159c3e1725fd1a6e2dce491">11088</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__msr.html" title="cvmx_mio_uart::_msr">cvmx_mio_uartx_msr</a> <a class="code" href="unioncvmx__mio__uartx__msr.html" title="cvmx_mio_uart::_msr">cvmx_mio_uartx_msr_t</a>;
<a name="l11089"></a><a class="code" href="cvmx-mio-defs_8h.html#a88ea64c890d0fd7e01be9846908afc49">11089</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__msr.html" title="cvmx_mio_uart::_msr">cvmx_mio_uartx_msr_t</a> <a class="code" href="unioncvmx__mio__uartx__msr.html" title="cvmx_mio_uart::_msr">cvmx_uart_msr_t</a>;
<a name="l11090"></a>11090 <span class="comment"></span>
<a name="l11091"></a>11091 <span class="comment">/**</span>
<a name="l11092"></a>11092 <span class="comment"> * cvmx_mio_uart#_rbr</span>
<a name="l11093"></a>11093 <span class="comment"> *</span>
<a name="l11094"></a>11094 <span class="comment"> * The receive buffer register is a read-only register that contains the data byte received on</span>
<a name="l11095"></a>11095 <span class="comment"> * the serial input port (SIN). The data in this register is valid only if the</span>
<a name="l11096"></a>11096 <span class="comment"> * MIO_UART(0..1)_LSR[DR] bit is set (</span>
<a name="l11097"></a>11097 <span class="comment"> */</span>
<a name="l11098"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html">11098</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__rbr.html" title="cvmx_mio_uart::_rbr">cvmx_mio_uartx_rbr</a> {
<a name="l11099"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#a2e3a3cf6a3210afa695cb0fc48e6970f">11099</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__rbr.html#a2e3a3cf6a3210afa695cb0fc48e6970f">u64</a>;
<a name="l11100"></a><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">11100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a> {
<a name="l11101"></a>11101 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11102"></a>11102 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html#a4e0fc9df3f808efcde14fe6eb0cd1c3d">reserved_8_63</a>                : 56;
<a name="l11103"></a>11103     uint64_t <a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html#a5149ead58d2cd4c9ae3ba0b5db24c6b9">rbr</a>                          : 8;  <span class="comment">/**&lt; Receive buffer register. Contains the data byte received on the serial input port. */</span>
<a name="l11104"></a>11104 <span class="preprocessor">#else</span>
<a name="l11105"></a><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html#a5149ead58d2cd4c9ae3ba0b5db24c6b9">11105</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html#a5149ead58d2cd4c9ae3ba0b5db24c6b9">rbr</a>                          : 8;
<a name="l11106"></a><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html#a4e0fc9df3f808efcde14fe6eb0cd1c3d">11106</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html#a4e0fc9df3f808efcde14fe6eb0cd1c3d">reserved_8_63</a>                : 56;
<a name="l11107"></a>11107 <span class="preprocessor">#endif</span>
<a name="l11108"></a>11108 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__rbr.html#a78b4d69c6320018cac42150f1e60d613">s</a>;
<a name="l11109"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#a0ebe79a2cb44aacd49cbb6fb1b909b12">11109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#a0ebe79a2cb44aacd49cbb6fb1b909b12">cn30xx</a>;
<a name="l11110"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#acf36e7b07653c5f2d17183d5c83e59d6">11110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#acf36e7b07653c5f2d17183d5c83e59d6">cn31xx</a>;
<a name="l11111"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#ad11e7d03cf405c5440b2bcf18dec3318">11111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#ad11e7d03cf405c5440b2bcf18dec3318">cn38xx</a>;
<a name="l11112"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#a02ae8cc5b29da4d4abe0062268bd86dc">11112</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#a02ae8cc5b29da4d4abe0062268bd86dc">cn38xxp2</a>;
<a name="l11113"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#ac6236d144f99fe812abb0924f56b1bfe">11113</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#ac6236d144f99fe812abb0924f56b1bfe">cn50xx</a>;
<a name="l11114"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#aac559ba468b18a3d37bd69bbc2d50d9a">11114</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#aac559ba468b18a3d37bd69bbc2d50d9a">cn52xx</a>;
<a name="l11115"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#a8b8cc02adf3db072f34ba741ef8d7e97">11115</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#a8b8cc02adf3db072f34ba741ef8d7e97">cn52xxp1</a>;
<a name="l11116"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#ab7dc8e0ec26336205141b39ca97170dd">11116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#ab7dc8e0ec26336205141b39ca97170dd">cn56xx</a>;
<a name="l11117"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#a3c078ab157bc36666c2a1d9e41330c35">11117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#a3c078ab157bc36666c2a1d9e41330c35">cn56xxp1</a>;
<a name="l11118"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#a7035803b72ba60cb84e7c6e8bc004159">11118</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#a7035803b72ba60cb84e7c6e8bc004159">cn58xx</a>;
<a name="l11119"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#a7bb9f689c4ead77b25d8555eca0a5a6d">11119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#a7bb9f689c4ead77b25d8555eca0a5a6d">cn58xxp1</a>;
<a name="l11120"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#aa5b8308df5dabb9dff7eb50b934bef79">11120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#aa5b8308df5dabb9dff7eb50b934bef79">cn61xx</a>;
<a name="l11121"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#af44edac8f5e5dd2007c9243818db82d3">11121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#af44edac8f5e5dd2007c9243818db82d3">cn63xx</a>;
<a name="l11122"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#a43fd64b27a6adf6bc1b57c98baf50757">11122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#a43fd64b27a6adf6bc1b57c98baf50757">cn63xxp1</a>;
<a name="l11123"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#a1e859ba3ec24514feff22bbbec5de461">11123</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#a1e859ba3ec24514feff22bbbec5de461">cn66xx</a>;
<a name="l11124"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#ad770e5990c510984a972ad57e5470adc">11124</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#ad770e5990c510984a972ad57e5470adc">cn68xx</a>;
<a name="l11125"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#a43dd114eedbbda634be5529d8a1a9451">11125</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#a43dd114eedbbda634be5529d8a1a9451">cn68xxp1</a>;
<a name="l11126"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#a42e556ce53f4242dfaaced5150569a04">11126</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#a42e556ce53f4242dfaaced5150569a04">cn70xx</a>;
<a name="l11127"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#af4bd75caac3e4aa8e2c28e2c4c1f2eae">11127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#af4bd75caac3e4aa8e2c28e2c4c1f2eae">cn70xxp1</a>;
<a name="l11128"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#ab49ea675e0a7a1c81421e9f2ace3548b">11128</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#ab49ea675e0a7a1c81421e9f2ace3548b">cn73xx</a>;
<a name="l11129"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#a92f71eb7420e3ec7d6591516e91c9590">11129</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#a92f71eb7420e3ec7d6591516e91c9590">cn78xx</a>;
<a name="l11130"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#ad6afd6222a7f4422539ecf1dbf346e61">11130</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#ad6afd6222a7f4422539ecf1dbf346e61">cn78xxp1</a>;
<a name="l11131"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#af0de80a3d5d291e1bd9ed4d962baaab4">11131</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#af0de80a3d5d291e1bd9ed4d962baaab4">cnf71xx</a>;
<a name="l11132"></a><a class="code" href="unioncvmx__mio__uartx__rbr.html#a2e2e315153e2bd0a9015fb19d77c6491">11132</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rbr_1_1cvmx__mio__uartx__rbr__s.html">cvmx_mio_uartx_rbr_s</a>           <a class="code" href="unioncvmx__mio__uartx__rbr.html#a2e2e315153e2bd0a9015fb19d77c6491">cnf75xx</a>;
<a name="l11133"></a>11133 };
<a name="l11134"></a><a class="code" href="cvmx-mio-defs_8h.html#a0cfb8f5092017f811e7a76d2c6993815">11134</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__rbr.html" title="cvmx_mio_uart::_rbr">cvmx_mio_uartx_rbr</a> <a class="code" href="unioncvmx__mio__uartx__rbr.html" title="cvmx_mio_uart::_rbr">cvmx_mio_uartx_rbr_t</a>;
<a name="l11135"></a><a class="code" href="cvmx-mio-defs_8h.html#abf93ad7115a75159fb637a6843dd3a86">11135</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__rbr.html" title="cvmx_mio_uart::_rbr">cvmx_mio_uartx_rbr_t</a> <a class="code" href="unioncvmx__mio__uartx__rbr.html" title="cvmx_mio_uart::_rbr">cvmx_uart_rbr_t</a>;
<a name="l11136"></a>11136 <span class="comment"></span>
<a name="l11137"></a>11137 <span class="comment">/**</span>
<a name="l11138"></a>11138 <span class="comment"> * cvmx_mio_uart#_rfl</span>
<a name="l11139"></a>11139 <span class="comment"> *</span>
<a name="l11140"></a>11140 <span class="comment"> * The receive FIFO level register indicates the number of data entries in the receive FIFO.</span>
<a name="l11141"></a>11141 <span class="comment"> *</span>
<a name="l11142"></a>11142 <span class="comment"> */</span>
<a name="l11143"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html">11143</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__rfl.html" title="cvmx_mio_uart::_rfl">cvmx_mio_uartx_rfl</a> {
<a name="l11144"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a1fb10b2f0d01388807ec7ae224a459c5">11144</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__rfl.html#a1fb10b2f0d01388807ec7ae224a459c5">u64</a>;
<a name="l11145"></a><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">11145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a> {
<a name="l11146"></a>11146 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11147"></a>11147 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html#a09a97f21dfc231acd78a34c94b4194a8">reserved_7_63</a>                : 57;
<a name="l11148"></a>11148     uint64_t <a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html#a3eb88567a436aba640a51648e16d4d2c">rfl</a>                          : 7;  <span class="comment">/**&lt; Receive FIFO level. Indicates the number of data entries in the receive FIFO. */</span>
<a name="l11149"></a>11149 <span class="preprocessor">#else</span>
<a name="l11150"></a><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html#a3eb88567a436aba640a51648e16d4d2c">11150</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html#a3eb88567a436aba640a51648e16d4d2c">rfl</a>                          : 7;
<a name="l11151"></a><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html#a09a97f21dfc231acd78a34c94b4194a8">11151</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html#a09a97f21dfc231acd78a34c94b4194a8">reserved_7_63</a>                : 57;
<a name="l11152"></a>11152 <span class="preprocessor">#endif</span>
<a name="l11153"></a>11153 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__rfl.html#aae6f24ad20fd6104e00b63de1b46a5e0">s</a>;
<a name="l11154"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a9c0d1d2434b4d18065f31e46f5aeffe9">11154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a9c0d1d2434b4d18065f31e46f5aeffe9">cn30xx</a>;
<a name="l11155"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#ab64e2dc67e24bc92c35f3445903cea9a">11155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#ab64e2dc67e24bc92c35f3445903cea9a">cn31xx</a>;
<a name="l11156"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a4a4503eb813ecbab1dfefb5d82210356">11156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a4a4503eb813ecbab1dfefb5d82210356">cn38xx</a>;
<a name="l11157"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a97ba70706ad7e3df87aafae824ffcc89">11157</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a97ba70706ad7e3df87aafae824ffcc89">cn38xxp2</a>;
<a name="l11158"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a35d6307b997f3a5a7a494f7b27ebff16">11158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a35d6307b997f3a5a7a494f7b27ebff16">cn50xx</a>;
<a name="l11159"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a2ed8bcfe84a43dd41fa3dad12292d4dc">11159</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a2ed8bcfe84a43dd41fa3dad12292d4dc">cn52xx</a>;
<a name="l11160"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a0e093b255c26290e18ac5ea43760f508">11160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a0e093b255c26290e18ac5ea43760f508">cn52xxp1</a>;
<a name="l11161"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a814377813f739ca02407f9f5d826541a">11161</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a814377813f739ca02407f9f5d826541a">cn56xx</a>;
<a name="l11162"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a097577eb13355698bd8c5c3ef7b8aae0">11162</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a097577eb13355698bd8c5c3ef7b8aae0">cn56xxp1</a>;
<a name="l11163"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#acec3fff8c5467d2b2a506a9d9ab663be">11163</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#acec3fff8c5467d2b2a506a9d9ab663be">cn58xx</a>;
<a name="l11164"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a1f343a8d37fabe1e1e48ecf44840fa3a">11164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a1f343a8d37fabe1e1e48ecf44840fa3a">cn58xxp1</a>;
<a name="l11165"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a2f78071da545316c9025bcca229d4a5f">11165</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a2f78071da545316c9025bcca229d4a5f">cn61xx</a>;
<a name="l11166"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a4c1faf5e02f5a3f309694606eb45ae8e">11166</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a4c1faf5e02f5a3f309694606eb45ae8e">cn63xx</a>;
<a name="l11167"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a6374826601b7aec1ee6c656a0b81c267">11167</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a6374826601b7aec1ee6c656a0b81c267">cn63xxp1</a>;
<a name="l11168"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a415d8eee83e21a65984dd7f25907404e">11168</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a415d8eee83e21a65984dd7f25907404e">cn66xx</a>;
<a name="l11169"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a00a298a98fd161552dc933f6e901033f">11169</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a00a298a98fd161552dc933f6e901033f">cn68xx</a>;
<a name="l11170"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a73213b7571143814dd28491ead9fde3b">11170</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a73213b7571143814dd28491ead9fde3b">cn68xxp1</a>;
<a name="l11171"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a4beb52dfcec72ec383fcbed1f169d207">11171</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a4beb52dfcec72ec383fcbed1f169d207">cn70xx</a>;
<a name="l11172"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a689986f35941969141e31343910115b5">11172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a689986f35941969141e31343910115b5">cn70xxp1</a>;
<a name="l11173"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a66e306d0ec846de7b4004bbef2fa7d88">11173</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a66e306d0ec846de7b4004bbef2fa7d88">cn73xx</a>;
<a name="l11174"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#aade5243cc66f2b24becab619ae5ff6c7">11174</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#aade5243cc66f2b24becab619ae5ff6c7">cn78xx</a>;
<a name="l11175"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a490bc214e8beb2910deb965f1eabfb7d">11175</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a490bc214e8beb2910deb965f1eabfb7d">cn78xxp1</a>;
<a name="l11176"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#af012db19fbb9b4edd7f841bdb522a11a">11176</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#af012db19fbb9b4edd7f841bdb522a11a">cnf71xx</a>;
<a name="l11177"></a><a class="code" href="unioncvmx__mio__uartx__rfl.html#a53014bfa8227be57f04dd061cd0d9a79">11177</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfl_1_1cvmx__mio__uartx__rfl__s.html">cvmx_mio_uartx_rfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfl.html#a53014bfa8227be57f04dd061cd0d9a79">cnf75xx</a>;
<a name="l11178"></a>11178 };
<a name="l11179"></a><a class="code" href="cvmx-mio-defs_8h.html#abbedb40e41a3aa8158910f24058c1173">11179</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__rfl.html" title="cvmx_mio_uart::_rfl">cvmx_mio_uartx_rfl</a> <a class="code" href="unioncvmx__mio__uartx__rfl.html" title="cvmx_mio_uart::_rfl">cvmx_mio_uartx_rfl_t</a>;
<a name="l11180"></a><a class="code" href="cvmx-mio-defs_8h.html#a80c6dc1eed76762f3c1bb019eb3fb045">11180</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__rfl.html" title="cvmx_mio_uart::_rfl">cvmx_mio_uartx_rfl_t</a> <a class="code" href="unioncvmx__mio__uartx__rfl.html" title="cvmx_mio_uart::_rfl">cvmx_uart_rfl_t</a>;
<a name="l11181"></a>11181 <span class="comment"></span>
<a name="l11182"></a>11182 <span class="comment">/**</span>
<a name="l11183"></a>11183 <span class="comment"> * cvmx_mio_uart#_rfw</span>
<a name="l11184"></a>11184 <span class="comment"> *</span>
<a name="l11185"></a>11185 <span class="comment"> * The receive FIFO write register is only valid when FIFO-access mode is enabled (i.e.</span>
<a name="l11186"></a>11186 <span class="comment"> * MIO_UART(0..1)_FAR[FAR] = 1).</span>
<a name="l11187"></a>11187 <span class="comment"> */</span>
<a name="l11188"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html">11188</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__rfw.html" title="cvmx_mio_uart::_rfw">cvmx_mio_uartx_rfw</a> {
<a name="l11189"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#aeb09a62acbb08b925d11f5aec9dce48f">11189</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__rfw.html#aeb09a62acbb08b925d11f5aec9dce48f">u64</a>;
<a name="l11190"></a><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">11190</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a> {
<a name="l11191"></a>11191 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11192"></a>11192 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html#a24b961b43dfeb7551a8827c444feb8ee">reserved_10_63</a>               : 54;
<a name="l11193"></a>11193     uint64_t <a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html#a50e202d4f49cc0082bb588faec5c5987">rffe</a>                         : 1;  <span class="comment">/**&lt; Receive FIFO framing error. */</span>
<a name="l11194"></a>11194     uint64_t <a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html#a784baf49c9c66318776ff2f665fbc10f">rfpe</a>                         : 1;  <span class="comment">/**&lt; Receive FIFO parity error. */</span>
<a name="l11195"></a>11195     uint64_t <a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html#a6a5a218802fe99e0a02da5dcc419bad2">rfwd</a>                         : 8;  <span class="comment">/**&lt; Receive FIFO write data.</span>
<a name="l11196"></a>11196 <span class="comment">                                                         When FIFOs are enabled, this field provides write data to the receive FIFO. Each</span>
<a name="l11197"></a>11197 <span class="comment">                                                         consecutive write pushes the new data to the next write location in the receive FIFO.</span>
<a name="l11198"></a>11198 <span class="comment">                                                         When FIFOs are not enabled, this field provides write data to the MIO_UART(0..1)_RBR. */</span>
<a name="l11199"></a>11199 <span class="preprocessor">#else</span>
<a name="l11200"></a><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html#a6a5a218802fe99e0a02da5dcc419bad2">11200</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html#a6a5a218802fe99e0a02da5dcc419bad2">rfwd</a>                         : 8;
<a name="l11201"></a><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html#a784baf49c9c66318776ff2f665fbc10f">11201</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html#a784baf49c9c66318776ff2f665fbc10f">rfpe</a>                         : 1;
<a name="l11202"></a><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html#a50e202d4f49cc0082bb588faec5c5987">11202</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html#a50e202d4f49cc0082bb588faec5c5987">rffe</a>                         : 1;
<a name="l11203"></a><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html#a24b961b43dfeb7551a8827c444feb8ee">11203</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html#a24b961b43dfeb7551a8827c444feb8ee">reserved_10_63</a>               : 54;
<a name="l11204"></a>11204 <span class="preprocessor">#endif</span>
<a name="l11205"></a>11205 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__rfw.html#aa9c33e837fafaac70f3b9dd91f28d661">s</a>;
<a name="l11206"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#a100bf699fbc95ec2bf258891174c71ff">11206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#a100bf699fbc95ec2bf258891174c71ff">cn30xx</a>;
<a name="l11207"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#a7f81e963d7d4e3ff6a0d845e443f62a7">11207</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#a7f81e963d7d4e3ff6a0d845e443f62a7">cn31xx</a>;
<a name="l11208"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#acdcec700308921031b01153fa32046ee">11208</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#acdcec700308921031b01153fa32046ee">cn38xx</a>;
<a name="l11209"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#afe92e04f480c63f04a02fc2cb24ea8b4">11209</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#afe92e04f480c63f04a02fc2cb24ea8b4">cn38xxp2</a>;
<a name="l11210"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#af1d645e19e6cf62654cabf93a675c9bc">11210</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#af1d645e19e6cf62654cabf93a675c9bc">cn50xx</a>;
<a name="l11211"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#aaf11050641cf00f9979230688120c5fd">11211</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#aaf11050641cf00f9979230688120c5fd">cn52xx</a>;
<a name="l11212"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#a7a6dd9179ceda5a8349628ac921feb2f">11212</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#a7a6dd9179ceda5a8349628ac921feb2f">cn52xxp1</a>;
<a name="l11213"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#ae1a70c0518a5ee31ef0a468cae68d45d">11213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#ae1a70c0518a5ee31ef0a468cae68d45d">cn56xx</a>;
<a name="l11214"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#a50bc3ccbae70eb3a43c0f258d7a838d8">11214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#a50bc3ccbae70eb3a43c0f258d7a838d8">cn56xxp1</a>;
<a name="l11215"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#ad28fe9b1dddc6015ad2d427b2328eec8">11215</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#ad28fe9b1dddc6015ad2d427b2328eec8">cn58xx</a>;
<a name="l11216"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#a54e03b9b6cce69515eb1bfb903ed183a">11216</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#a54e03b9b6cce69515eb1bfb903ed183a">cn58xxp1</a>;
<a name="l11217"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#a430b0fd2b03893f31505609a76196438">11217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#a430b0fd2b03893f31505609a76196438">cn61xx</a>;
<a name="l11218"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#a512ea4a44d46ef977242284dea2c9b7e">11218</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#a512ea4a44d46ef977242284dea2c9b7e">cn63xx</a>;
<a name="l11219"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#a89dbf7ea38f514be6cc49faae06a6547">11219</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#a89dbf7ea38f514be6cc49faae06a6547">cn63xxp1</a>;
<a name="l11220"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#afae5cad68e2b40b597ee95a3be8b5110">11220</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#afae5cad68e2b40b597ee95a3be8b5110">cn66xx</a>;
<a name="l11221"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#a36a1b92e222ef3f1bfc9a315e834162a">11221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#a36a1b92e222ef3f1bfc9a315e834162a">cn68xx</a>;
<a name="l11222"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#ad31c2dbf91485ae593f7ac20b1f353f4">11222</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#ad31c2dbf91485ae593f7ac20b1f353f4">cn68xxp1</a>;
<a name="l11223"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#a50f3d38d70b8bed84135c13ba40e800b">11223</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#a50f3d38d70b8bed84135c13ba40e800b">cn70xx</a>;
<a name="l11224"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#a0c819bb357471379295b5b5cabc09dc1">11224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#a0c819bb357471379295b5b5cabc09dc1">cn70xxp1</a>;
<a name="l11225"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#a3138d53d7d1c11537061314e1201de91">11225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#a3138d53d7d1c11537061314e1201de91">cn73xx</a>;
<a name="l11226"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#ac1a9a74d5339eccd01466556f18b5eee">11226</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#ac1a9a74d5339eccd01466556f18b5eee">cn78xx</a>;
<a name="l11227"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#ac1c1e2a625c270196b0c4df0d4a06fd8">11227</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#ac1c1e2a625c270196b0c4df0d4a06fd8">cn78xxp1</a>;
<a name="l11228"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#af4b786741510078b1e983910ba35d54f">11228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#af4b786741510078b1e983910ba35d54f">cnf71xx</a>;
<a name="l11229"></a><a class="code" href="unioncvmx__mio__uartx__rfw.html#a2f6c697ac607815eef884ccbf05f09c6">11229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__rfw_1_1cvmx__mio__uartx__rfw__s.html">cvmx_mio_uartx_rfw_s</a>           <a class="code" href="unioncvmx__mio__uartx__rfw.html#a2f6c697ac607815eef884ccbf05f09c6">cnf75xx</a>;
<a name="l11230"></a>11230 };
<a name="l11231"></a><a class="code" href="cvmx-mio-defs_8h.html#acc52593fd01d8dd6decf04ddd4b8d6c4">11231</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__rfw.html" title="cvmx_mio_uart::_rfw">cvmx_mio_uartx_rfw</a> <a class="code" href="unioncvmx__mio__uartx__rfw.html" title="cvmx_mio_uart::_rfw">cvmx_mio_uartx_rfw_t</a>;
<a name="l11232"></a><a class="code" href="cvmx-mio-defs_8h.html#ac6098845ae224846386f9e8531cf8e5e">11232</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__rfw.html" title="cvmx_mio_uart::_rfw">cvmx_mio_uartx_rfw_t</a> <a class="code" href="unioncvmx__mio__uartx__rfw.html" title="cvmx_mio_uart::_rfw">cvmx_uart_rfw_t</a>;
<a name="l11233"></a>11233 <span class="comment"></span>
<a name="l11234"></a>11234 <span class="comment">/**</span>
<a name="l11235"></a>11235 <span class="comment"> * cvmx_mio_uart#_sbcr</span>
<a name="l11236"></a>11236 <span class="comment"> *</span>
<a name="l11237"></a>11237 <span class="comment"> * The shadow break control register is a shadow register for the</span>
<a name="l11238"></a>11238 <span class="comment"> * MIO_UART(0..1)_LCR[BRK] bit that can be used to remove the burden of having to perform a read-</span>
<a name="l11239"></a>11239 <span class="comment"> * modify-write on MIO_UART(0..1)_LCR.</span>
<a name="l11240"></a>11240 <span class="comment"> */</span>
<a name="l11241"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html">11241</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__sbcr.html" title="cvmx_mio_uart::_sbcr">cvmx_mio_uartx_sbcr</a> {
<a name="l11242"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#ae7053a8a10852b4bbb7230fe72b48c07">11242</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__sbcr.html#ae7053a8a10852b4bbb7230fe72b48c07">u64</a>;
<a name="l11243"></a><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">11243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a> {
<a name="l11244"></a>11244 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11245"></a>11245 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html#a09f97f39f2c8492708a5d65568cc9094">reserved_1_63</a>                : 63;
<a name="l11246"></a>11246     uint64_t <a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html#a65283883ebc750b944d0b1bf72a2e19b">sbcr</a>                         : 1;  <span class="comment">/**&lt; Shadow break control. */</span>
<a name="l11247"></a>11247 <span class="preprocessor">#else</span>
<a name="l11248"></a><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html#a65283883ebc750b944d0b1bf72a2e19b">11248</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html#a65283883ebc750b944d0b1bf72a2e19b">sbcr</a>                         : 1;
<a name="l11249"></a><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html#a09f97f39f2c8492708a5d65568cc9094">11249</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html#a09f97f39f2c8492708a5d65568cc9094">reserved_1_63</a>                : 63;
<a name="l11250"></a>11250 <span class="preprocessor">#endif</span>
<a name="l11251"></a>11251 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__sbcr.html#a637f7c5517b3fa6430b1ec7e0fbb08a5">s</a>;
<a name="l11252"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#af0c2a770f399e1592819dc047dfe8d27">11252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#af0c2a770f399e1592819dc047dfe8d27">cn30xx</a>;
<a name="l11253"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#a34b47f6a0d9e52be286c82511f580d84">11253</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#a34b47f6a0d9e52be286c82511f580d84">cn31xx</a>;
<a name="l11254"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#a0740cc1c99a67e97dada89dd44f32edf">11254</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#a0740cc1c99a67e97dada89dd44f32edf">cn38xx</a>;
<a name="l11255"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#add614ac4f68acda4831df2b0e07d8425">11255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#add614ac4f68acda4831df2b0e07d8425">cn38xxp2</a>;
<a name="l11256"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#a4bc80f2bb699ed976c8a1249269008c9">11256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#a4bc80f2bb699ed976c8a1249269008c9">cn50xx</a>;
<a name="l11257"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#a93e81c490b6b1fdb07a2f6735113ade3">11257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#a93e81c490b6b1fdb07a2f6735113ade3">cn52xx</a>;
<a name="l11258"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#a848001126007aea63562c24f5448cd4a">11258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#a848001126007aea63562c24f5448cd4a">cn52xxp1</a>;
<a name="l11259"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#a0493b7199ddcddc56edee32b70518427">11259</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#a0493b7199ddcddc56edee32b70518427">cn56xx</a>;
<a name="l11260"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#a3e029d7c26e88980d039e0e8810d46ed">11260</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#a3e029d7c26e88980d039e0e8810d46ed">cn56xxp1</a>;
<a name="l11261"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#ab951a782fd90ebe25998e59a0c7213bc">11261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#ab951a782fd90ebe25998e59a0c7213bc">cn58xx</a>;
<a name="l11262"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#aea5d8b3540af3deeca39625c8b54434c">11262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#aea5d8b3540af3deeca39625c8b54434c">cn58xxp1</a>;
<a name="l11263"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#a6e7ef11c60db1ad319625ff9fe4e306e">11263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#a6e7ef11c60db1ad319625ff9fe4e306e">cn61xx</a>;
<a name="l11264"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#a9cc4985dd517a63c4dcbc18e987ba751">11264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#a9cc4985dd517a63c4dcbc18e987ba751">cn63xx</a>;
<a name="l11265"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#a5e9b58e6085bdddce97f00bee7f50e6b">11265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#a5e9b58e6085bdddce97f00bee7f50e6b">cn63xxp1</a>;
<a name="l11266"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#aecd3943cd461dca0c7e1cb89e63c5b1d">11266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#aecd3943cd461dca0c7e1cb89e63c5b1d">cn66xx</a>;
<a name="l11267"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#ad06efa70cb6b13c569d5b4501e8266c7">11267</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#ad06efa70cb6b13c569d5b4501e8266c7">cn68xx</a>;
<a name="l11268"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#a01df529bc58276fe4d1b7e02e219fce5">11268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#a01df529bc58276fe4d1b7e02e219fce5">cn68xxp1</a>;
<a name="l11269"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#adbcb354f7acc13cdb880f7bba5e763b2">11269</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#adbcb354f7acc13cdb880f7bba5e763b2">cn70xx</a>;
<a name="l11270"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#ac146f624a58a7676e8f3ee3d1f42dc0f">11270</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#ac146f624a58a7676e8f3ee3d1f42dc0f">cn70xxp1</a>;
<a name="l11271"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#a455593007d5f35dea1923d48939c7cc1">11271</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#a455593007d5f35dea1923d48939c7cc1">cn73xx</a>;
<a name="l11272"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#a354e5cbddb6439553484668e66adb801">11272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#a354e5cbddb6439553484668e66adb801">cn78xx</a>;
<a name="l11273"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#ac1230aeb9d6df212eaa3e8daede52020">11273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#ac1230aeb9d6df212eaa3e8daede52020">cn78xxp1</a>;
<a name="l11274"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#a388411cbf8114552b2e5e1ede893d35b">11274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#a388411cbf8114552b2e5e1ede893d35b">cnf71xx</a>;
<a name="l11275"></a><a class="code" href="unioncvmx__mio__uartx__sbcr.html#a80061c8ad9ccc45762011f73c73fad62">11275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sbcr_1_1cvmx__mio__uartx__sbcr__s.html">cvmx_mio_uartx_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uartx__sbcr.html#a80061c8ad9ccc45762011f73c73fad62">cnf75xx</a>;
<a name="l11276"></a>11276 };
<a name="l11277"></a><a class="code" href="cvmx-mio-defs_8h.html#a3206de2ca857918c4139e22a2064ed3c">11277</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__sbcr.html" title="cvmx_mio_uart::_sbcr">cvmx_mio_uartx_sbcr</a> <a class="code" href="unioncvmx__mio__uartx__sbcr.html" title="cvmx_mio_uart::_sbcr">cvmx_mio_uartx_sbcr_t</a>;
<a name="l11278"></a><a class="code" href="cvmx-mio-defs_8h.html#a5dfcc674f8b6f0862dbf91395eb5078f">11278</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__sbcr.html" title="cvmx_mio_uart::_sbcr">cvmx_mio_uartx_sbcr_t</a> <a class="code" href="unioncvmx__mio__uartx__sbcr.html" title="cvmx_mio_uart::_sbcr">cvmx_uart_sbcr_t</a>;
<a name="l11279"></a>11279 <span class="comment"></span>
<a name="l11280"></a>11280 <span class="comment">/**</span>
<a name="l11281"></a>11281 <span class="comment"> * cvmx_mio_uart#_scr</span>
<a name="l11282"></a>11282 <span class="comment"> *</span>
<a name="l11283"></a>11283 <span class="comment"> * The scratchpad register is an 8-bit read/write register for programmers to use as a temporary</span>
<a name="l11284"></a>11284 <span class="comment"> * storage space.</span>
<a name="l11285"></a>11285 <span class="comment"> */</span>
<a name="l11286"></a><a class="code" href="unioncvmx__mio__uartx__scr.html">11286</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__scr.html" title="cvmx_mio_uart::_scr">cvmx_mio_uartx_scr</a> {
<a name="l11287"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#aeaea06399ee70f46100d1501676d382c">11287</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__scr.html#aeaea06399ee70f46100d1501676d382c">u64</a>;
<a name="l11288"></a><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">11288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a> {
<a name="l11289"></a>11289 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11290"></a>11290 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html#a884f957bfe08e594dee567a2bbbcdcf5">reserved_8_63</a>                : 56;
<a name="l11291"></a>11291     uint64_t <a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html#ad835ca6a449c4e0b6102d3f9000a6fdf">scr</a>                          : 8;  <span class="comment">/**&lt; Scratchpad register. */</span>
<a name="l11292"></a>11292 <span class="preprocessor">#else</span>
<a name="l11293"></a><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html#ad835ca6a449c4e0b6102d3f9000a6fdf">11293</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html#ad835ca6a449c4e0b6102d3f9000a6fdf">scr</a>                          : 8;
<a name="l11294"></a><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html#a884f957bfe08e594dee567a2bbbcdcf5">11294</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html#a884f957bfe08e594dee567a2bbbcdcf5">reserved_8_63</a>                : 56;
<a name="l11295"></a>11295 <span class="preprocessor">#endif</span>
<a name="l11296"></a>11296 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__scr.html#ac9068caa23ed45e55ba6bc11964793bd">s</a>;
<a name="l11297"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#a8788a6fbc2a0f1c4d79c8eb018e352cf">11297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#a8788a6fbc2a0f1c4d79c8eb018e352cf">cn30xx</a>;
<a name="l11298"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#ace99a47849a805356a10f11b0a9f2898">11298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#ace99a47849a805356a10f11b0a9f2898">cn31xx</a>;
<a name="l11299"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#aba62b146f4cf9147278443bf40c19112">11299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#aba62b146f4cf9147278443bf40c19112">cn38xx</a>;
<a name="l11300"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#a92e03b69aa1de580aed6bf06b9e4233a">11300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#a92e03b69aa1de580aed6bf06b9e4233a">cn38xxp2</a>;
<a name="l11301"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#ac2094d43e1ca707c9ffb6b9d0234d52a">11301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#ac2094d43e1ca707c9ffb6b9d0234d52a">cn50xx</a>;
<a name="l11302"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#aa57d72fa27a5dfc2f689206302f3a43f">11302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#aa57d72fa27a5dfc2f689206302f3a43f">cn52xx</a>;
<a name="l11303"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#a3aa49940ccd7419cd2384685a16a8977">11303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#a3aa49940ccd7419cd2384685a16a8977">cn52xxp1</a>;
<a name="l11304"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#a5436ed4f18dcc0ca4e26fa2d89e72024">11304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#a5436ed4f18dcc0ca4e26fa2d89e72024">cn56xx</a>;
<a name="l11305"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#a1437e5fda499a18cb9dcdd6163b7cdb1">11305</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#a1437e5fda499a18cb9dcdd6163b7cdb1">cn56xxp1</a>;
<a name="l11306"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#a8cfd30962213955c0b387ab18d4f15f8">11306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#a8cfd30962213955c0b387ab18d4f15f8">cn58xx</a>;
<a name="l11307"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#a05c2d75d53f050436c6f087a67d2a9a9">11307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#a05c2d75d53f050436c6f087a67d2a9a9">cn58xxp1</a>;
<a name="l11308"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#a39bbc51e5cdf3942553ea1403a7cca08">11308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#a39bbc51e5cdf3942553ea1403a7cca08">cn61xx</a>;
<a name="l11309"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#a71eb1d3d11187261990f883f2d3838fc">11309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#a71eb1d3d11187261990f883f2d3838fc">cn63xx</a>;
<a name="l11310"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#a72b19aca6db37e9489edbdf05bc2fa31">11310</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#a72b19aca6db37e9489edbdf05bc2fa31">cn63xxp1</a>;
<a name="l11311"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#a8fd8a804ffe6f95e9017b0b8deca6915">11311</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#a8fd8a804ffe6f95e9017b0b8deca6915">cn66xx</a>;
<a name="l11312"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#acaeba68bcca118894e7cdcd6386cc969">11312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#acaeba68bcca118894e7cdcd6386cc969">cn68xx</a>;
<a name="l11313"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#aa211473cf981516bad6a09278985cfc4">11313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#aa211473cf981516bad6a09278985cfc4">cn68xxp1</a>;
<a name="l11314"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#a9cb2512b08f18528f6040c3db78c2e93">11314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#a9cb2512b08f18528f6040c3db78c2e93">cn70xx</a>;
<a name="l11315"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#aac4e3030395a01644fa07aadf1feecd7">11315</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#aac4e3030395a01644fa07aadf1feecd7">cn70xxp1</a>;
<a name="l11316"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#a9d7cf172aa66ec6f731fd04f07817516">11316</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#a9d7cf172aa66ec6f731fd04f07817516">cn73xx</a>;
<a name="l11317"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#a8519f079b7e5e982eb00c9cf0b27e2b2">11317</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#a8519f079b7e5e982eb00c9cf0b27e2b2">cn78xx</a>;
<a name="l11318"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#ac9332e14d1a32491147dc03585c11de0">11318</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#ac9332e14d1a32491147dc03585c11de0">cn78xxp1</a>;
<a name="l11319"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#a2c419bf22ac3def194b435bfdab5f8fe">11319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#a2c419bf22ac3def194b435bfdab5f8fe">cnf71xx</a>;
<a name="l11320"></a><a class="code" href="unioncvmx__mio__uartx__scr.html#abd32c438a63a8d2611a0035b358efc43">11320</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__scr_1_1cvmx__mio__uartx__scr__s.html">cvmx_mio_uartx_scr_s</a>           <a class="code" href="unioncvmx__mio__uartx__scr.html#abd32c438a63a8d2611a0035b358efc43">cnf75xx</a>;
<a name="l11321"></a>11321 };
<a name="l11322"></a><a class="code" href="cvmx-mio-defs_8h.html#a2c9d8c6af96bbd62c5d135830c75271c">11322</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__scr.html" title="cvmx_mio_uart::_scr">cvmx_mio_uartx_scr</a> <a class="code" href="unioncvmx__mio__uartx__scr.html" title="cvmx_mio_uart::_scr">cvmx_mio_uartx_scr_t</a>;
<a name="l11323"></a><a class="code" href="cvmx-mio-defs_8h.html#ab523efcb6cc687d92a72cedfc0c48e3a">11323</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__scr.html" title="cvmx_mio_uart::_scr">cvmx_mio_uartx_scr_t</a> <a class="code" href="unioncvmx__mio__uartx__scr.html" title="cvmx_mio_uart::_scr">cvmx_uart_scr_t</a>;
<a name="l11324"></a>11324 <span class="comment"></span>
<a name="l11325"></a>11325 <span class="comment">/**</span>
<a name="l11326"></a>11326 <span class="comment"> * cvmx_mio_uart#_sfe</span>
<a name="l11327"></a>11327 <span class="comment"> *</span>
<a name="l11328"></a>11328 <span class="comment"> * The shadow FIFO enable register is a shadow register for MIO_UART(0..1)_FCR[EN] that can be</span>
<a name="l11329"></a>11329 <span class="comment"> * used to remove the burden of having to store the previously written value to</span>
<a name="l11330"></a>11330 <span class="comment"> * MIO_UART(0..1)_FCR in memory and having to mask this value so that only the FIFO enable bit</span>
<a name="l11331"></a>11331 <span class="comment"> * gets updated.</span>
<a name="l11332"></a>11332 <span class="comment"> */</span>
<a name="l11333"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html">11333</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__sfe.html" title="cvmx_mio_uart::_sfe">cvmx_mio_uartx_sfe</a> {
<a name="l11334"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#a643631987d0605eb25493746a9198185">11334</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__sfe.html#a643631987d0605eb25493746a9198185">u64</a>;
<a name="l11335"></a><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">11335</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a> {
<a name="l11336"></a>11336 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11337"></a>11337 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html#a20a3a2f2aa55efe106c99d2ee1d1d57d">reserved_1_63</a>                : 63;
<a name="l11338"></a>11338     uint64_t <a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html#aa29de619acab69144ca914106f123fd8">sfe</a>                          : 1;  <span class="comment">/**&lt; Shadow FIFO enable. */</span>
<a name="l11339"></a>11339 <span class="preprocessor">#else</span>
<a name="l11340"></a><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html#aa29de619acab69144ca914106f123fd8">11340</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html#aa29de619acab69144ca914106f123fd8">sfe</a>                          : 1;
<a name="l11341"></a><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html#a20a3a2f2aa55efe106c99d2ee1d1d57d">11341</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html#a20a3a2f2aa55efe106c99d2ee1d1d57d">reserved_1_63</a>                : 63;
<a name="l11342"></a>11342 <span class="preprocessor">#endif</span>
<a name="l11343"></a>11343 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__sfe.html#aebe8ff915349e455921b29ec0c06edd6">s</a>;
<a name="l11344"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#add82a634249932c12e8f74d4f1569e6a">11344</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#add82a634249932c12e8f74d4f1569e6a">cn30xx</a>;
<a name="l11345"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#afabcfa40023bd91cbad76ffda03cbe35">11345</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#afabcfa40023bd91cbad76ffda03cbe35">cn31xx</a>;
<a name="l11346"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#ad03b21ae2ccb462ef1ed8fc58d43db43">11346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#ad03b21ae2ccb462ef1ed8fc58d43db43">cn38xx</a>;
<a name="l11347"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#a43a20c501d8a7aa46a03cac4fe6845ce">11347</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#a43a20c501d8a7aa46a03cac4fe6845ce">cn38xxp2</a>;
<a name="l11348"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#abf52188de53674e5c090f1c040817432">11348</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#abf52188de53674e5c090f1c040817432">cn50xx</a>;
<a name="l11349"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#a7e73e25fed5181178bd2289680b284d9">11349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#a7e73e25fed5181178bd2289680b284d9">cn52xx</a>;
<a name="l11350"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#a375ceb9e024ef5bdfb540b38787e94db">11350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#a375ceb9e024ef5bdfb540b38787e94db">cn52xxp1</a>;
<a name="l11351"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#a12eec397aaa47bc82ca8f5d661facd3d">11351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#a12eec397aaa47bc82ca8f5d661facd3d">cn56xx</a>;
<a name="l11352"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#ac7f6afdab76a81343e0dcadfcd125236">11352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#ac7f6afdab76a81343e0dcadfcd125236">cn56xxp1</a>;
<a name="l11353"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#a880ca886ec5af61fe294d78b05838045">11353</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#a880ca886ec5af61fe294d78b05838045">cn58xx</a>;
<a name="l11354"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#a4f11b397bb811e7c56dbafc8658d93dc">11354</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#a4f11b397bb811e7c56dbafc8658d93dc">cn58xxp1</a>;
<a name="l11355"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#af4f4dbff11ec85cc277d7a956be4f7b1">11355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#af4f4dbff11ec85cc277d7a956be4f7b1">cn61xx</a>;
<a name="l11356"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#a04986eadaf954b1c45d37cc24331e000">11356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#a04986eadaf954b1c45d37cc24331e000">cn63xx</a>;
<a name="l11357"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#a407b78dbc1ffac7fcfa36225ba45507e">11357</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#a407b78dbc1ffac7fcfa36225ba45507e">cn63xxp1</a>;
<a name="l11358"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#af543a2bd462c7e2812e72d11f9062802">11358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#af543a2bd462c7e2812e72d11f9062802">cn66xx</a>;
<a name="l11359"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#a3de085180ebfa3b8254b26f46fe8e58a">11359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#a3de085180ebfa3b8254b26f46fe8e58a">cn68xx</a>;
<a name="l11360"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#a4a4126fe391da98400308a891e64ffa6">11360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#a4a4126fe391da98400308a891e64ffa6">cn68xxp1</a>;
<a name="l11361"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#aecb163d56015db7782b99df7e7ca62dd">11361</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#aecb163d56015db7782b99df7e7ca62dd">cn70xx</a>;
<a name="l11362"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#a61008231c671ecbf74be420deeb57ff4">11362</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#a61008231c671ecbf74be420deeb57ff4">cn70xxp1</a>;
<a name="l11363"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#ae46f98c4e3918c915379f9c3f0caf116">11363</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#ae46f98c4e3918c915379f9c3f0caf116">cn73xx</a>;
<a name="l11364"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#a91e4e0cdf562ab425697205f29a6beab">11364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#a91e4e0cdf562ab425697205f29a6beab">cn78xx</a>;
<a name="l11365"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#abd32c748e1ffb826b1feb5ce3f59d9fb">11365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#abd32c748e1ffb826b1feb5ce3f59d9fb">cn78xxp1</a>;
<a name="l11366"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#a721dad495903b74a630d3bd2cf4b4e7c">11366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#a721dad495903b74a630d3bd2cf4b4e7c">cnf71xx</a>;
<a name="l11367"></a><a class="code" href="unioncvmx__mio__uartx__sfe.html#a34b4aa13af939a1d29a63453768c1236">11367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__sfe_1_1cvmx__mio__uartx__sfe__s.html">cvmx_mio_uartx_sfe_s</a>           <a class="code" href="unioncvmx__mio__uartx__sfe.html#a34b4aa13af939a1d29a63453768c1236">cnf75xx</a>;
<a name="l11368"></a>11368 };
<a name="l11369"></a><a class="code" href="cvmx-mio-defs_8h.html#a72fa8dfb7ff58a5d38cfece097d88078">11369</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__sfe.html" title="cvmx_mio_uart::_sfe">cvmx_mio_uartx_sfe</a> <a class="code" href="unioncvmx__mio__uartx__sfe.html" title="cvmx_mio_uart::_sfe">cvmx_mio_uartx_sfe_t</a>;
<a name="l11370"></a><a class="code" href="cvmx-mio-defs_8h.html#ada0c4ec1dd55e55147fbb7d6aebad3d2">11370</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__sfe.html" title="cvmx_mio_uart::_sfe">cvmx_mio_uartx_sfe_t</a> <a class="code" href="unioncvmx__mio__uartx__sfe.html" title="cvmx_mio_uart::_sfe">cvmx_uart_sfe_t</a>;
<a name="l11371"></a>11371 <span class="comment"></span>
<a name="l11372"></a>11372 <span class="comment">/**</span>
<a name="l11373"></a>11373 <span class="comment"> * cvmx_mio_uart#_srr</span>
<a name="l11374"></a>11374 <span class="comment"> *</span>
<a name="l11375"></a>11375 <span class="comment"> * The software reset register is a write-only register that resets the UART and/or the receive</span>
<a name="l11376"></a>11376 <span class="comment"> * FIFO and/or the transmit FIFO.</span>
<a name="l11377"></a>11377 <span class="comment"> */</span>
<a name="l11378"></a><a class="code" href="unioncvmx__mio__uartx__srr.html">11378</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__srr.html" title="cvmx_mio_uart::_srr">cvmx_mio_uartx_srr</a> {
<a name="l11379"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#a282ec771a413cb6279d0dc2de2004098">11379</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__srr.html#a282ec771a413cb6279d0dc2de2004098">u64</a>;
<a name="l11380"></a><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">11380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a> {
<a name="l11381"></a>11381 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11382"></a>11382 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html#a7bd244276c80e8cff470138a8d7200e3">reserved_3_63</a>                : 61;
<a name="l11383"></a>11383     uint64_t <a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html#ad9abb91405ca8bf394774c0095c655ee">stfr</a>                         : 1;  <span class="comment">/**&lt; Shadow copy of the TX FIFO reset bit (MIO_UART(0..1)_FCR[TXFR]). This bit can be used to</span>
<a name="l11384"></a>11384 <span class="comment">                                                         remove the burden on software having to store previously written FCR values (which are</span>
<a name="l11385"></a>11385 <span class="comment">                                                         pretty static) just to reset the transmit FIFO */</span>
<a name="l11386"></a>11386     uint64_t <a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html#a4b1e6cc1f218ce156112880699196155">srfr</a>                         : 1;  <span class="comment">/**&lt; Shadow copy of the RX FIFO reset bit (MIO_UART(0..1)_FCR[RXFR]). This can be used to</span>
<a name="l11387"></a>11387 <span class="comment">                                                         remove the burden on software having to store previously written FCR values (which are</span>
<a name="l11388"></a>11388 <span class="comment">                                                         pretty static) just to reset the receive FIFO. */</span>
<a name="l11389"></a>11389     uint64_t <a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html#a3ec0df3538ae42a0d49087882091aa92">usr</a>                          : 1;  <span class="comment">/**&lt; UART soft reset. Setting this bit resets the UART. */</span>
<a name="l11390"></a>11390 <span class="preprocessor">#else</span>
<a name="l11391"></a><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html#a3ec0df3538ae42a0d49087882091aa92">11391</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html#a3ec0df3538ae42a0d49087882091aa92">usr</a>                          : 1;
<a name="l11392"></a><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html#a4b1e6cc1f218ce156112880699196155">11392</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html#a4b1e6cc1f218ce156112880699196155">srfr</a>                         : 1;
<a name="l11393"></a><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html#ad9abb91405ca8bf394774c0095c655ee">11393</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html#ad9abb91405ca8bf394774c0095c655ee">stfr</a>                         : 1;
<a name="l11394"></a><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html#a7bd244276c80e8cff470138a8d7200e3">11394</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html#a7bd244276c80e8cff470138a8d7200e3">reserved_3_63</a>                : 61;
<a name="l11395"></a>11395 <span class="preprocessor">#endif</span>
<a name="l11396"></a>11396 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__srr.html#aaeddd0cf3b02bea4fba8edc9e81872d9">s</a>;
<a name="l11397"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#af46fc6d1e738dfe4ac8ad46134db63cc">11397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#af46fc6d1e738dfe4ac8ad46134db63cc">cn30xx</a>;
<a name="l11398"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#a1d459fa35d8ae7111270b7a3ce50dcdf">11398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#a1d459fa35d8ae7111270b7a3ce50dcdf">cn31xx</a>;
<a name="l11399"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#aaf14c47b1d32fa40d073709986e2d1f8">11399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#aaf14c47b1d32fa40d073709986e2d1f8">cn38xx</a>;
<a name="l11400"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#a95118566b7b4389a73279e7fce4769a6">11400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#a95118566b7b4389a73279e7fce4769a6">cn38xxp2</a>;
<a name="l11401"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#abf7c959a38d7da6d56f079c5344c6444">11401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#abf7c959a38d7da6d56f079c5344c6444">cn50xx</a>;
<a name="l11402"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#a389d4cffb14b7a91a1dc5fd6c01fcb84">11402</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#a389d4cffb14b7a91a1dc5fd6c01fcb84">cn52xx</a>;
<a name="l11403"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#a0bedc0b8e850a778a787eb535cee99a5">11403</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#a0bedc0b8e850a778a787eb535cee99a5">cn52xxp1</a>;
<a name="l11404"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#ad6ab6f5a977b3af6374e779d2c47960d">11404</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#ad6ab6f5a977b3af6374e779d2c47960d">cn56xx</a>;
<a name="l11405"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#aa26abfbf9f6e6a5d6c5574b4237d1728">11405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#aa26abfbf9f6e6a5d6c5574b4237d1728">cn56xxp1</a>;
<a name="l11406"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#a9b4809a032a290d02118cfbeabcc6292">11406</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#a9b4809a032a290d02118cfbeabcc6292">cn58xx</a>;
<a name="l11407"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#a1cd5f2d4e11868496bbf6da739f42609">11407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#a1cd5f2d4e11868496bbf6da739f42609">cn58xxp1</a>;
<a name="l11408"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#a70478c04b11508541ca950484598c14b">11408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#a70478c04b11508541ca950484598c14b">cn61xx</a>;
<a name="l11409"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#acf8d2892da4df09d22fd0a86201ebd32">11409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#acf8d2892da4df09d22fd0a86201ebd32">cn63xx</a>;
<a name="l11410"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#ace13c76a4f48ce1aad1efce5af30d316">11410</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#ace13c76a4f48ce1aad1efce5af30d316">cn63xxp1</a>;
<a name="l11411"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#a2496edea5953bd521c6f1a95f1cedaec">11411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#a2496edea5953bd521c6f1a95f1cedaec">cn66xx</a>;
<a name="l11412"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#a5497a742a8cb1e73e05a54d49fe15d10">11412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#a5497a742a8cb1e73e05a54d49fe15d10">cn68xx</a>;
<a name="l11413"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#ab90c3edeac312c5702cc725b6928c823">11413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#ab90c3edeac312c5702cc725b6928c823">cn68xxp1</a>;
<a name="l11414"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#a67b66f0c664f274bab42ebb902ba9199">11414</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#a67b66f0c664f274bab42ebb902ba9199">cn70xx</a>;
<a name="l11415"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#a6cdd86fcbbb1c6cad51c1cb8ea6ad253">11415</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#a6cdd86fcbbb1c6cad51c1cb8ea6ad253">cn70xxp1</a>;
<a name="l11416"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#a2658126fadbf68992d8c8a8ef4412c54">11416</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#a2658126fadbf68992d8c8a8ef4412c54">cn73xx</a>;
<a name="l11417"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#ab598eb95a9e91d5cafe9b12af44b078e">11417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#ab598eb95a9e91d5cafe9b12af44b078e">cn78xx</a>;
<a name="l11418"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#af03e24dbcc9be526f5a9a31bbab2bcaf">11418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#af03e24dbcc9be526f5a9a31bbab2bcaf">cn78xxp1</a>;
<a name="l11419"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#a10ca5d7bbf5360ebda6fb12d322ae28d">11419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#a10ca5d7bbf5360ebda6fb12d322ae28d">cnf71xx</a>;
<a name="l11420"></a><a class="code" href="unioncvmx__mio__uartx__srr.html#aacefba8a15d7424ae186c55f23db125a">11420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srr_1_1cvmx__mio__uartx__srr__s.html">cvmx_mio_uartx_srr_s</a>           <a class="code" href="unioncvmx__mio__uartx__srr.html#aacefba8a15d7424ae186c55f23db125a">cnf75xx</a>;
<a name="l11421"></a>11421 };
<a name="l11422"></a><a class="code" href="cvmx-mio-defs_8h.html#a9e4db339254fd7b0cc2bd2ec1fe7355e">11422</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__srr.html" title="cvmx_mio_uart::_srr">cvmx_mio_uartx_srr</a> <a class="code" href="unioncvmx__mio__uartx__srr.html" title="cvmx_mio_uart::_srr">cvmx_mio_uartx_srr_t</a>;
<a name="l11423"></a><a class="code" href="cvmx-mio-defs_8h.html#aff0016953b7c9dd5c54266f5b710fb6f">11423</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__srr.html" title="cvmx_mio_uart::_srr">cvmx_mio_uartx_srr_t</a> <a class="code" href="unioncvmx__mio__uartx__srr.html" title="cvmx_mio_uart::_srr">cvmx_uart_srr_t</a>;
<a name="l11424"></a>11424 <span class="comment"></span>
<a name="l11425"></a>11425 <span class="comment">/**</span>
<a name="l11426"></a>11426 <span class="comment"> * cvmx_mio_uart#_srt</span>
<a name="l11427"></a>11427 <span class="comment"> *</span>
<a name="l11428"></a>11428 <span class="comment"> * The shadow RX trigger register is a shadow register for the RX trigger bits</span>
<a name="l11429"></a>11429 <span class="comment"> * (MIO_UART(0..1)_FCR[RXTRIG]) that can be used to remove the burden of having to store the</span>
<a name="l11430"></a>11430 <span class="comment"> * previously written value to MIO_UART(0..1)_FCR in memory and having to mask this value so that</span>
<a name="l11431"></a>11431 <span class="comment"> * only the RX trigger bits get updated.</span>
<a name="l11432"></a>11432 <span class="comment"> */</span>
<a name="l11433"></a><a class="code" href="unioncvmx__mio__uartx__srt.html">11433</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__srt.html" title="cvmx_mio_uart::_srt">cvmx_mio_uartx_srt</a> {
<a name="l11434"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#aeff6ca74cf53af94af89ff4dddc4f4be">11434</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__srt.html#aeff6ca74cf53af94af89ff4dddc4f4be">u64</a>;
<a name="l11435"></a><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">11435</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a> {
<a name="l11436"></a>11436 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11437"></a>11437 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html#a736125cb39f943e682d5450483865391">reserved_2_63</a>                : 62;
<a name="l11438"></a>11438     uint64_t <a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html#a6dcdc8b07bff8b9cbbf32b8470ecb697">srt</a>                          : 2;  <span class="comment">/**&lt; Shadow RX trigger. */</span>
<a name="l11439"></a>11439 <span class="preprocessor">#else</span>
<a name="l11440"></a><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html#a6dcdc8b07bff8b9cbbf32b8470ecb697">11440</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html#a6dcdc8b07bff8b9cbbf32b8470ecb697">srt</a>                          : 2;
<a name="l11441"></a><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html#a736125cb39f943e682d5450483865391">11441</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html#a736125cb39f943e682d5450483865391">reserved_2_63</a>                : 62;
<a name="l11442"></a>11442 <span class="preprocessor">#endif</span>
<a name="l11443"></a>11443 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__srt.html#a1d5e08aeaf277dcbfb196cdbe719204e">s</a>;
<a name="l11444"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#ae3a96ace95c3d9fee5d5b6050a018829">11444</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#ae3a96ace95c3d9fee5d5b6050a018829">cn30xx</a>;
<a name="l11445"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#ade6aa4ad475eac64a5f3e29a97eb3a92">11445</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#ade6aa4ad475eac64a5f3e29a97eb3a92">cn31xx</a>;
<a name="l11446"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#a3559bd1ea35d15bb62069c18aa2353e0">11446</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#a3559bd1ea35d15bb62069c18aa2353e0">cn38xx</a>;
<a name="l11447"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#a4efc1544ea1f586fa461c65c6e247f0b">11447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#a4efc1544ea1f586fa461c65c6e247f0b">cn38xxp2</a>;
<a name="l11448"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#a72db381b165e506c871a2aa87d470f19">11448</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#a72db381b165e506c871a2aa87d470f19">cn50xx</a>;
<a name="l11449"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#afb9bcb25f547bb1b94d39e0178ff7daf">11449</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#afb9bcb25f547bb1b94d39e0178ff7daf">cn52xx</a>;
<a name="l11450"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#aa7714355cbb5ed4872281fb0421158b7">11450</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#aa7714355cbb5ed4872281fb0421158b7">cn52xxp1</a>;
<a name="l11451"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#a06a6b42c0bff12283d5319063a6439e3">11451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#a06a6b42c0bff12283d5319063a6439e3">cn56xx</a>;
<a name="l11452"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#a6ebc57db1520be3ffae5af04f1b6c40c">11452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#a6ebc57db1520be3ffae5af04f1b6c40c">cn56xxp1</a>;
<a name="l11453"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#aae8896d32712d4c83d47e38a6e7f0137">11453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#aae8896d32712d4c83d47e38a6e7f0137">cn58xx</a>;
<a name="l11454"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#ad046c4e1b5c48d9e5febe706700f7484">11454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#ad046c4e1b5c48d9e5febe706700f7484">cn58xxp1</a>;
<a name="l11455"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#a958d8b6a315a10f3fe10399e7a997628">11455</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#a958d8b6a315a10f3fe10399e7a997628">cn61xx</a>;
<a name="l11456"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#a3bab0dd8cde37fa4b404a2d2d1b49522">11456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#a3bab0dd8cde37fa4b404a2d2d1b49522">cn63xx</a>;
<a name="l11457"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#a5d7bc0c638a1597d5e73366d1f8de910">11457</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#a5d7bc0c638a1597d5e73366d1f8de910">cn63xxp1</a>;
<a name="l11458"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#a4ca938473767636e0eb0b7b49f8dccf9">11458</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#a4ca938473767636e0eb0b7b49f8dccf9">cn66xx</a>;
<a name="l11459"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#a5414c7b414d933ee8a3dabda2e8cf16b">11459</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#a5414c7b414d933ee8a3dabda2e8cf16b">cn68xx</a>;
<a name="l11460"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#a24b0b62305aef18abf8f31182c32f4e6">11460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#a24b0b62305aef18abf8f31182c32f4e6">cn68xxp1</a>;
<a name="l11461"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#a7729f18dd919305cf288e5f8b873c6d0">11461</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#a7729f18dd919305cf288e5f8b873c6d0">cn70xx</a>;
<a name="l11462"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#a311b05ce474507e24c7eaeb2b4e6cd39">11462</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#a311b05ce474507e24c7eaeb2b4e6cd39">cn70xxp1</a>;
<a name="l11463"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#a1a3ce0fe7de2a17da7976e222f9a3412">11463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#a1a3ce0fe7de2a17da7976e222f9a3412">cn73xx</a>;
<a name="l11464"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#a1dab6d284c17c9e12c46218814ed0af0">11464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#a1dab6d284c17c9e12c46218814ed0af0">cn78xx</a>;
<a name="l11465"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#a1e8febe6ccc6418d151e82a12678c4ef">11465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#a1e8febe6ccc6418d151e82a12678c4ef">cn78xxp1</a>;
<a name="l11466"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#a4c50c1dc69d03865f310a1d56cb1365a">11466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#a4c50c1dc69d03865f310a1d56cb1365a">cnf71xx</a>;
<a name="l11467"></a><a class="code" href="unioncvmx__mio__uartx__srt.html#a510f9785d518ce53e5c06dfa552cf66a">11467</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srt_1_1cvmx__mio__uartx__srt__s.html">cvmx_mio_uartx_srt_s</a>           <a class="code" href="unioncvmx__mio__uartx__srt.html#a510f9785d518ce53e5c06dfa552cf66a">cnf75xx</a>;
<a name="l11468"></a>11468 };
<a name="l11469"></a><a class="code" href="cvmx-mio-defs_8h.html#aa54e16078c40971b8f0fa0839e9e90c4">11469</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__srt.html" title="cvmx_mio_uart::_srt">cvmx_mio_uartx_srt</a> <a class="code" href="unioncvmx__mio__uartx__srt.html" title="cvmx_mio_uart::_srt">cvmx_mio_uartx_srt_t</a>;
<a name="l11470"></a><a class="code" href="cvmx-mio-defs_8h.html#a04657ddfad06417fbdd1a0ddcd8e6ced">11470</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__srt.html" title="cvmx_mio_uart::_srt">cvmx_mio_uartx_srt_t</a> <a class="code" href="unioncvmx__mio__uartx__srt.html" title="cvmx_mio_uart::_srt">cvmx_uart_srt_t</a>;
<a name="l11471"></a>11471 <span class="comment"></span>
<a name="l11472"></a>11472 <span class="comment">/**</span>
<a name="l11473"></a>11473 <span class="comment"> * cvmx_mio_uart#_srts</span>
<a name="l11474"></a>11474 <span class="comment"> *</span>
<a name="l11475"></a>11475 <span class="comment"> * The shadow request to send register is a shadow register for the</span>
<a name="l11476"></a>11476 <span class="comment"> * MIO_UART(0..1)_MCR[RTS] bit that can be used to remove the burden of having to perform a read-</span>
<a name="l11477"></a>11477 <span class="comment"> * modify-write on MIO_UART(0..1)_MCR.</span>
<a name="l11478"></a>11478 <span class="comment"> */</span>
<a name="l11479"></a><a class="code" href="unioncvmx__mio__uartx__srts.html">11479</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__srts.html" title="cvmx_mio_uart::_srts">cvmx_mio_uartx_srts</a> {
<a name="l11480"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#ab0ba282c9af24399269f5ad6dcc333b4">11480</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__srts.html#ab0ba282c9af24399269f5ad6dcc333b4">u64</a>;
<a name="l11481"></a><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">11481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a> {
<a name="l11482"></a>11482 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11483"></a>11483 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html#af5589281091c748c8a56fda16b34c464">reserved_1_63</a>                : 63;
<a name="l11484"></a>11484     uint64_t <a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html#ab6c1cce6efdc1078232a74d4f886e88b">srts</a>                         : 1;  <span class="comment">/**&lt; Shadow request to send. */</span>
<a name="l11485"></a>11485 <span class="preprocessor">#else</span>
<a name="l11486"></a><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html#ab6c1cce6efdc1078232a74d4f886e88b">11486</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html#ab6c1cce6efdc1078232a74d4f886e88b">srts</a>                         : 1;
<a name="l11487"></a><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html#af5589281091c748c8a56fda16b34c464">11487</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html#af5589281091c748c8a56fda16b34c464">reserved_1_63</a>                : 63;
<a name="l11488"></a>11488 <span class="preprocessor">#endif</span>
<a name="l11489"></a>11489 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__srts.html#a7adec1ec9f7228fda46213e904465af5">s</a>;
<a name="l11490"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#abf6c09e6654099cd1d6cd4192385e7f5">11490</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#abf6c09e6654099cd1d6cd4192385e7f5">cn30xx</a>;
<a name="l11491"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#aee87767a53245afa459e0caf70cef544">11491</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#aee87767a53245afa459e0caf70cef544">cn31xx</a>;
<a name="l11492"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#ab8796f391bf5acd2db9c93d1cf361695">11492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#ab8796f391bf5acd2db9c93d1cf361695">cn38xx</a>;
<a name="l11493"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#a7c1a0f95da8def01b9628ddb6a5c43f3">11493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#a7c1a0f95da8def01b9628ddb6a5c43f3">cn38xxp2</a>;
<a name="l11494"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#ac3cde873d53a98ff84ec088de438e25a">11494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#ac3cde873d53a98ff84ec088de438e25a">cn50xx</a>;
<a name="l11495"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#a4715f6da92b7161f8ecbcd19ff89646f">11495</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#a4715f6da92b7161f8ecbcd19ff89646f">cn52xx</a>;
<a name="l11496"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#ab20bf30a43c3acb4378c6b7a89adab53">11496</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#ab20bf30a43c3acb4378c6b7a89adab53">cn52xxp1</a>;
<a name="l11497"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#a4b62611df940b18cfd7a5537d0191a13">11497</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#a4b62611df940b18cfd7a5537d0191a13">cn56xx</a>;
<a name="l11498"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#ac49e4cd563a74a3ffe097beb2d66372f">11498</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#ac49e4cd563a74a3ffe097beb2d66372f">cn56xxp1</a>;
<a name="l11499"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#aae13a12eafbf6db44e3d3a6ec59e003d">11499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#aae13a12eafbf6db44e3d3a6ec59e003d">cn58xx</a>;
<a name="l11500"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#a30611a9d950f32c0d88992144706e999">11500</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#a30611a9d950f32c0d88992144706e999">cn58xxp1</a>;
<a name="l11501"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#a0173b6fef46f2a9f5e3727ad6724f211">11501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#a0173b6fef46f2a9f5e3727ad6724f211">cn61xx</a>;
<a name="l11502"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#a6f87fec30a8c0b14d8911ef64ac84993">11502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#a6f87fec30a8c0b14d8911ef64ac84993">cn63xx</a>;
<a name="l11503"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#a5a27b9aadfb27ecd715ac8d3453acba3">11503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#a5a27b9aadfb27ecd715ac8d3453acba3">cn63xxp1</a>;
<a name="l11504"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#afc22d224bcf008c25f719fedba8be2a6">11504</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#afc22d224bcf008c25f719fedba8be2a6">cn66xx</a>;
<a name="l11505"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#af807ef200352d102747786daf5f2d995">11505</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#af807ef200352d102747786daf5f2d995">cn68xx</a>;
<a name="l11506"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#a55aaaf5e5310e9a084aebf66ca61467f">11506</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#a55aaaf5e5310e9a084aebf66ca61467f">cn68xxp1</a>;
<a name="l11507"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#a84dd654a44641394d6811b3ac1ed2aa9">11507</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#a84dd654a44641394d6811b3ac1ed2aa9">cn70xx</a>;
<a name="l11508"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#a0d01012de5f2462b66adba61c3ea6179">11508</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#a0d01012de5f2462b66adba61c3ea6179">cn70xxp1</a>;
<a name="l11509"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#a8f1e3361d3c1723ae45c248ac7f47164">11509</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#a8f1e3361d3c1723ae45c248ac7f47164">cn73xx</a>;
<a name="l11510"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#a39b982789545953b4e95fb0776df493f">11510</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#a39b982789545953b4e95fb0776df493f">cn78xx</a>;
<a name="l11511"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#a233473e155838322f1c352930e439d7a">11511</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#a233473e155838322f1c352930e439d7a">cn78xxp1</a>;
<a name="l11512"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#a86958a7ab5069e352a2bfbd63d5e85b4">11512</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#a86958a7ab5069e352a2bfbd63d5e85b4">cnf71xx</a>;
<a name="l11513"></a><a class="code" href="unioncvmx__mio__uartx__srts.html#a8a52a85f3cdf01c8b780d6b621d6730d">11513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__srts_1_1cvmx__mio__uartx__srts__s.html">cvmx_mio_uartx_srts_s</a>          <a class="code" href="unioncvmx__mio__uartx__srts.html#a8a52a85f3cdf01c8b780d6b621d6730d">cnf75xx</a>;
<a name="l11514"></a>11514 };
<a name="l11515"></a><a class="code" href="cvmx-mio-defs_8h.html#a43ab513863739ec01db6b1568d2a3f26">11515</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__srts.html" title="cvmx_mio_uart::_srts">cvmx_mio_uartx_srts</a> <a class="code" href="unioncvmx__mio__uartx__srts.html" title="cvmx_mio_uart::_srts">cvmx_mio_uartx_srts_t</a>;
<a name="l11516"></a><a class="code" href="cvmx-mio-defs_8h.html#a5a99605634e619240767f2a44d0b54d9">11516</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__srts.html" title="cvmx_mio_uart::_srts">cvmx_mio_uartx_srts_t</a> <a class="code" href="unioncvmx__mio__uartx__srts.html" title="cvmx_mio_uart::_srts">cvmx_uart_srts_t</a>;
<a name="l11517"></a>11517 <span class="comment"></span>
<a name="l11518"></a>11518 <span class="comment">/**</span>
<a name="l11519"></a>11519 <span class="comment"> * cvmx_mio_uart#_stt</span>
<a name="l11520"></a>11520 <span class="comment"> *</span>
<a name="l11521"></a>11521 <span class="comment"> * The shadow TX trigger register is a shadow register for the TX trigger bits</span>
<a name="l11522"></a>11522 <span class="comment"> * (MIO_UART(0..1)_FCR[TXTRIG]) that can be used to remove the burden of having to store the</span>
<a name="l11523"></a>11523 <span class="comment"> * previously written value to MIO_UART(0..1)_FCR in memory and having to mask this value so that</span>
<a name="l11524"></a>11524 <span class="comment"> * only the TX trigger bits get updated.</span>
<a name="l11525"></a>11525 <span class="comment"> */</span>
<a name="l11526"></a><a class="code" href="unioncvmx__mio__uartx__stt.html">11526</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__stt.html" title="cvmx_mio_uart::_stt">cvmx_mio_uartx_stt</a> {
<a name="l11527"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#a29686200447005d755b31a69dbe4b5e3">11527</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__stt.html#a29686200447005d755b31a69dbe4b5e3">u64</a>;
<a name="l11528"></a><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">11528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a> {
<a name="l11529"></a>11529 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11530"></a>11530 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html#a046b5529ed69a7f0db433f13db64db81">reserved_2_63</a>                : 62;
<a name="l11531"></a>11531     uint64_t <a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html#aeb8a75eefa950dbb7fbe35329c244b7b">stt</a>                          : 2;  <span class="comment">/**&lt; Shadow TX trigger. */</span>
<a name="l11532"></a>11532 <span class="preprocessor">#else</span>
<a name="l11533"></a><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html#aeb8a75eefa950dbb7fbe35329c244b7b">11533</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html#aeb8a75eefa950dbb7fbe35329c244b7b">stt</a>                          : 2;
<a name="l11534"></a><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html#a046b5529ed69a7f0db433f13db64db81">11534</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html#a046b5529ed69a7f0db433f13db64db81">reserved_2_63</a>                : 62;
<a name="l11535"></a>11535 <span class="preprocessor">#endif</span>
<a name="l11536"></a>11536 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__stt.html#a0427088afebb57aa94ec790852f52d2e">s</a>;
<a name="l11537"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#a6c5b0fe95dfe798353adf14523cc86ea">11537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#a6c5b0fe95dfe798353adf14523cc86ea">cn30xx</a>;
<a name="l11538"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#ac2f05ef6b8453e71f5a23836e077ca4a">11538</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#ac2f05ef6b8453e71f5a23836e077ca4a">cn31xx</a>;
<a name="l11539"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#ac6ad0c60a50cf5d8422a7ca856fc22a2">11539</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#ac6ad0c60a50cf5d8422a7ca856fc22a2">cn38xx</a>;
<a name="l11540"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#a94332f6cd2480a0dde443c94506600a6">11540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#a94332f6cd2480a0dde443c94506600a6">cn38xxp2</a>;
<a name="l11541"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#a418d5510a0914d81661175dc3a15a0ea">11541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#a418d5510a0914d81661175dc3a15a0ea">cn50xx</a>;
<a name="l11542"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#a46ecbebe063ce0e9af57c01e724e9697">11542</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#a46ecbebe063ce0e9af57c01e724e9697">cn52xx</a>;
<a name="l11543"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#aafab6a8dd20f68830553dd1df0698954">11543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#aafab6a8dd20f68830553dd1df0698954">cn52xxp1</a>;
<a name="l11544"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#a27a0606bd73b69c7851c7dd8962dbf9b">11544</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#a27a0606bd73b69c7851c7dd8962dbf9b">cn56xx</a>;
<a name="l11545"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#a056c9b230c48f8ff918f6a2e753d155c">11545</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#a056c9b230c48f8ff918f6a2e753d155c">cn56xxp1</a>;
<a name="l11546"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#a25daa66219556233b783a575810c75fc">11546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#a25daa66219556233b783a575810c75fc">cn58xx</a>;
<a name="l11547"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#ab5a0ceccb48cbb3752e2a34b772acad1">11547</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#ab5a0ceccb48cbb3752e2a34b772acad1">cn58xxp1</a>;
<a name="l11548"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#aa87ca2bd4a48861128b33b9af02fe5c4">11548</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#aa87ca2bd4a48861128b33b9af02fe5c4">cn61xx</a>;
<a name="l11549"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#abd83c39e2e4c542ecd74d9b96545e151">11549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#abd83c39e2e4c542ecd74d9b96545e151">cn63xx</a>;
<a name="l11550"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#a8f1bffb56a3b4306acc0b5b35c9c61c5">11550</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#a8f1bffb56a3b4306acc0b5b35c9c61c5">cn63xxp1</a>;
<a name="l11551"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#a12a64584c601ccd7932bfa6a4e132313">11551</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#a12a64584c601ccd7932bfa6a4e132313">cn66xx</a>;
<a name="l11552"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#a0e62154438e6a7a9de3e26a2224e85ca">11552</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#a0e62154438e6a7a9de3e26a2224e85ca">cn68xx</a>;
<a name="l11553"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#a4a4f7ed53b0e28cc259db2db735aa6eb">11553</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#a4a4f7ed53b0e28cc259db2db735aa6eb">cn68xxp1</a>;
<a name="l11554"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#a8c58488fd5aac7cb857c857d2a331d59">11554</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#a8c58488fd5aac7cb857c857d2a331d59">cn70xx</a>;
<a name="l11555"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#a6d5ae7ae8d1a982002e7d0e3987477c1">11555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#a6d5ae7ae8d1a982002e7d0e3987477c1">cn70xxp1</a>;
<a name="l11556"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#a6ca25e7ab331cf39165112350a23fbcb">11556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#a6ca25e7ab331cf39165112350a23fbcb">cn73xx</a>;
<a name="l11557"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#a2c94d82cb7fcb4f717ad47cc176aaf35">11557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#a2c94d82cb7fcb4f717ad47cc176aaf35">cn78xx</a>;
<a name="l11558"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#afd63f82713b60d9537af25294be75652">11558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#afd63f82713b60d9537af25294be75652">cn78xxp1</a>;
<a name="l11559"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#af740bba0816dff6e568f16944b11405b">11559</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#af740bba0816dff6e568f16944b11405b">cnf71xx</a>;
<a name="l11560"></a><a class="code" href="unioncvmx__mio__uartx__stt.html#a0d056e42918b7de921b5a98cd25a9e75">11560</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__stt_1_1cvmx__mio__uartx__stt__s.html">cvmx_mio_uartx_stt_s</a>           <a class="code" href="unioncvmx__mio__uartx__stt.html#a0d056e42918b7de921b5a98cd25a9e75">cnf75xx</a>;
<a name="l11561"></a>11561 };
<a name="l11562"></a><a class="code" href="cvmx-mio-defs_8h.html#a1bc0a136b7b7b3b6c88c4faed001b23c">11562</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__stt.html" title="cvmx_mio_uart::_stt">cvmx_mio_uartx_stt</a> <a class="code" href="unioncvmx__mio__uartx__stt.html" title="cvmx_mio_uart::_stt">cvmx_mio_uartx_stt_t</a>;
<a name="l11563"></a><a class="code" href="cvmx-mio-defs_8h.html#aab3adc096d8c956ee62ccfbd043262ca">11563</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__stt.html" title="cvmx_mio_uart::_stt">cvmx_mio_uartx_stt_t</a> <a class="code" href="unioncvmx__mio__uartx__stt.html" title="cvmx_mio_uart::_stt">cvmx_uart_stt_t</a>;
<a name="l11564"></a>11564 <span class="comment"></span>
<a name="l11565"></a>11565 <span class="comment">/**</span>
<a name="l11566"></a>11566 <span class="comment"> * cvmx_mio_uart#_tfl</span>
<a name="l11567"></a>11567 <span class="comment"> *</span>
<a name="l11568"></a>11568 <span class="comment"> * The transmit FIFO level register indicates the number of data entries in the transmit FIFO.</span>
<a name="l11569"></a>11569 <span class="comment"> *</span>
<a name="l11570"></a>11570 <span class="comment"> */</span>
<a name="l11571"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html">11571</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__tfl.html" title="cvmx_mio_uart::_tfl">cvmx_mio_uartx_tfl</a> {
<a name="l11572"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#a2c31a73a2d89f1a5025ddc4afdd6375c">11572</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__tfl.html#a2c31a73a2d89f1a5025ddc4afdd6375c">u64</a>;
<a name="l11573"></a><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">11573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a> {
<a name="l11574"></a>11574 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11575"></a>11575 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html#ab6faccd7df5d28acb505bd99cbf195a4">reserved_7_63</a>                : 57;
<a name="l11576"></a>11576     uint64_t <a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html#aa8b5d1c76a47e6f1542e42329b611f7b">tfl</a>                          : 7;  <span class="comment">/**&lt; Transmit FIFO level. Indicates the number of data entries in the transmit FIFO. */</span>
<a name="l11577"></a>11577 <span class="preprocessor">#else</span>
<a name="l11578"></a><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html#aa8b5d1c76a47e6f1542e42329b611f7b">11578</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html#aa8b5d1c76a47e6f1542e42329b611f7b">tfl</a>                          : 7;
<a name="l11579"></a><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html#ab6faccd7df5d28acb505bd99cbf195a4">11579</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html#ab6faccd7df5d28acb505bd99cbf195a4">reserved_7_63</a>                : 57;
<a name="l11580"></a>11580 <span class="preprocessor">#endif</span>
<a name="l11581"></a>11581 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__tfl.html#aaf0c86f896d86ff92ab3170e852faad7">s</a>;
<a name="l11582"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#a3104f0bf716ea54534794bf23bdf39b9">11582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#a3104f0bf716ea54534794bf23bdf39b9">cn30xx</a>;
<a name="l11583"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#af3cc310b57f2b90221b7d5a2d09022fd">11583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#af3cc310b57f2b90221b7d5a2d09022fd">cn31xx</a>;
<a name="l11584"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#ab95ba842af21d58488f35446534fc359">11584</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#ab95ba842af21d58488f35446534fc359">cn38xx</a>;
<a name="l11585"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#ab6bd7328d9533001dbfbc2b1526d3e48">11585</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#ab6bd7328d9533001dbfbc2b1526d3e48">cn38xxp2</a>;
<a name="l11586"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#a278b30bb94c80b061baceebdaa6479f2">11586</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#a278b30bb94c80b061baceebdaa6479f2">cn50xx</a>;
<a name="l11587"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#ac7f88b5e24625122c02c54fa791e4750">11587</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#ac7f88b5e24625122c02c54fa791e4750">cn52xx</a>;
<a name="l11588"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#a08d6e967ea9a8578308305e4b64d41a9">11588</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#a08d6e967ea9a8578308305e4b64d41a9">cn52xxp1</a>;
<a name="l11589"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#acc460e6da09b3d395eb2a5a149f2cee9">11589</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#acc460e6da09b3d395eb2a5a149f2cee9">cn56xx</a>;
<a name="l11590"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#a410bc000d7a8c813075e06deeadfb4d5">11590</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#a410bc000d7a8c813075e06deeadfb4d5">cn56xxp1</a>;
<a name="l11591"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#afd87320d6b9a4ee27bcf9b3a3901591e">11591</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#afd87320d6b9a4ee27bcf9b3a3901591e">cn58xx</a>;
<a name="l11592"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#a6dabe7e73f73ef627302133c957ea6f1">11592</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#a6dabe7e73f73ef627302133c957ea6f1">cn58xxp1</a>;
<a name="l11593"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#ae03d49d77f09198b436e189985b5e3ea">11593</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#ae03d49d77f09198b436e189985b5e3ea">cn61xx</a>;
<a name="l11594"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#ab6ef969470923d6541344f93aa3ea80d">11594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#ab6ef969470923d6541344f93aa3ea80d">cn63xx</a>;
<a name="l11595"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#afde69460092407f9978fade66e82bd1a">11595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#afde69460092407f9978fade66e82bd1a">cn63xxp1</a>;
<a name="l11596"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#a2183f134843b5a7eaa33f8dd1ace9329">11596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#a2183f134843b5a7eaa33f8dd1ace9329">cn66xx</a>;
<a name="l11597"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#a964e9f602c8d7a00ec59f8916089ad7a">11597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#a964e9f602c8d7a00ec59f8916089ad7a">cn68xx</a>;
<a name="l11598"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#ac654797f575ba9129fe3e3825c60ea81">11598</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#ac654797f575ba9129fe3e3825c60ea81">cn68xxp1</a>;
<a name="l11599"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#a3cbfdcc49d1b35a7dcee0f008716db82">11599</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#a3cbfdcc49d1b35a7dcee0f008716db82">cn70xx</a>;
<a name="l11600"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#ac391d84c6c4103954df04a83b8994dcb">11600</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#ac391d84c6c4103954df04a83b8994dcb">cn70xxp1</a>;
<a name="l11601"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#a2f3cfc3fcc6e5a763550d260eda33320">11601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#a2f3cfc3fcc6e5a763550d260eda33320">cn73xx</a>;
<a name="l11602"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#af0a469b9db2e513ec6f0d65f74598388">11602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#af0a469b9db2e513ec6f0d65f74598388">cn78xx</a>;
<a name="l11603"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#a9e0cca1f7f7e01369db178dea303d19b">11603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#a9e0cca1f7f7e01369db178dea303d19b">cn78xxp1</a>;
<a name="l11604"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#a9f5cf673faecaf6054099aaa4c668ef9">11604</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#a9f5cf673faecaf6054099aaa4c668ef9">cnf71xx</a>;
<a name="l11605"></a><a class="code" href="unioncvmx__mio__uartx__tfl.html#ad49f07b829c80caa8e2ae40caadce918">11605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfl_1_1cvmx__mio__uartx__tfl__s.html">cvmx_mio_uartx_tfl_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfl.html#ad49f07b829c80caa8e2ae40caadce918">cnf75xx</a>;
<a name="l11606"></a>11606 };
<a name="l11607"></a><a class="code" href="cvmx-mio-defs_8h.html#a0c3575a226a9af015442d6a4da3be46f">11607</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__tfl.html" title="cvmx_mio_uart::_tfl">cvmx_mio_uartx_tfl</a> <a class="code" href="unioncvmx__mio__uartx__tfl.html" title="cvmx_mio_uart::_tfl">cvmx_mio_uartx_tfl_t</a>;
<a name="l11608"></a><a class="code" href="cvmx-mio-defs_8h.html#acff8c54fba25a301a73951f6609c18d0">11608</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__tfl.html" title="cvmx_mio_uart::_tfl">cvmx_mio_uartx_tfl_t</a> <a class="code" href="unioncvmx__mio__uartx__tfl.html" title="cvmx_mio_uart::_tfl">cvmx_uart_tfl_t</a>;
<a name="l11609"></a>11609 <span class="comment"></span>
<a name="l11610"></a>11610 <span class="comment">/**</span>
<a name="l11611"></a>11611 <span class="comment"> * cvmx_mio_uart#_tfr</span>
<a name="l11612"></a>11612 <span class="comment"> *</span>
<a name="l11613"></a>11613 <span class="comment"> * The transmit FIFO read register is only valid when FIFO-access mode is enabled (i.e.</span>
<a name="l11614"></a>11614 <span class="comment"> * MIO_UART(0..1)_FAR[FAR] = 1).</span>
<a name="l11615"></a>11615 <span class="comment"> */</span>
<a name="l11616"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html">11616</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__tfr.html" title="cvmx_mio_uart::_tfr">cvmx_mio_uartx_tfr</a> {
<a name="l11617"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#a31b04f0f765b981f2aa83a3651a0f539">11617</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__tfr.html#a31b04f0f765b981f2aa83a3651a0f539">u64</a>;
<a name="l11618"></a><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">11618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a> {
<a name="l11619"></a>11619 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11620"></a>11620 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html#a4969d128347f5996105b297465f787f0">reserved_8_63</a>                : 56;
<a name="l11621"></a>11621     uint64_t <a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html#a2f38544d78b754473f78dbb313d76381">tfr</a>                          : 8;  <span class="comment">/**&lt; Transmit FIFO data.</span>
<a name="l11622"></a>11622 <span class="comment">                                                         When FIFOs are enabled, this field gives the data at the top of the transmit FIFO. Each</span>
<a name="l11623"></a>11623 <span class="comment">                                                         consecutive read pops the transmit FIFO and gives the next data value that is currently at</span>
<a name="l11624"></a>11624 <span class="comment">                                                         the top of the FIFO.</span>
<a name="l11625"></a>11625 <span class="comment">                                                         When FIFOs are not enabled, this field gives the data in</span>
<a name="l11626"></a>11626 <span class="comment">                                                         MIO_UART(0..1)_THR. */</span>
<a name="l11627"></a>11627 <span class="preprocessor">#else</span>
<a name="l11628"></a><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html#a2f38544d78b754473f78dbb313d76381">11628</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html#a2f38544d78b754473f78dbb313d76381">tfr</a>                          : 8;
<a name="l11629"></a><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html#a4969d128347f5996105b297465f787f0">11629</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html#a4969d128347f5996105b297465f787f0">reserved_8_63</a>                : 56;
<a name="l11630"></a>11630 <span class="preprocessor">#endif</span>
<a name="l11631"></a>11631 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__tfr.html#a6aede0b6673c0e6a8a50085334968d62">s</a>;
<a name="l11632"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#a203e1c26bfda75235efedc324c03882e">11632</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#a203e1c26bfda75235efedc324c03882e">cn30xx</a>;
<a name="l11633"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#abbbad84f0061b6fa718001f18f45625c">11633</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#abbbad84f0061b6fa718001f18f45625c">cn31xx</a>;
<a name="l11634"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#ab6e4054693e5593628e28a03d59abe9f">11634</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#ab6e4054693e5593628e28a03d59abe9f">cn38xx</a>;
<a name="l11635"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#a9be79952ef2c5aea04fbf1e696f2fc52">11635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#a9be79952ef2c5aea04fbf1e696f2fc52">cn38xxp2</a>;
<a name="l11636"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#accf9f8b90ba6ad5cd42c1fc56a88469e">11636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#accf9f8b90ba6ad5cd42c1fc56a88469e">cn50xx</a>;
<a name="l11637"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#a6fa801c456df41e8ea16b25c41305dc2">11637</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#a6fa801c456df41e8ea16b25c41305dc2">cn52xx</a>;
<a name="l11638"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#aadecce4eb0a1d0f26bb7f10b286c1455">11638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#aadecce4eb0a1d0f26bb7f10b286c1455">cn52xxp1</a>;
<a name="l11639"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#a59b310f86cfba8bfff8f223f4ae4a939">11639</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#a59b310f86cfba8bfff8f223f4ae4a939">cn56xx</a>;
<a name="l11640"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#a40867c90130cd4f6e423b400a2d0b00d">11640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#a40867c90130cd4f6e423b400a2d0b00d">cn56xxp1</a>;
<a name="l11641"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#a1d04fd6a96ed4b8916a2d78063aee869">11641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#a1d04fd6a96ed4b8916a2d78063aee869">cn58xx</a>;
<a name="l11642"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#a26335610f9e51517f322bfa7e5af7c43">11642</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#a26335610f9e51517f322bfa7e5af7c43">cn58xxp1</a>;
<a name="l11643"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#acc4c7808265c7d6aae137372b7637a3c">11643</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#acc4c7808265c7d6aae137372b7637a3c">cn61xx</a>;
<a name="l11644"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#a425399024bab88894bc6e999f4f55948">11644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#a425399024bab88894bc6e999f4f55948">cn63xx</a>;
<a name="l11645"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#a47c86a9023ea1f7e608ddacc8e39d139">11645</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#a47c86a9023ea1f7e608ddacc8e39d139">cn63xxp1</a>;
<a name="l11646"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#a6ae01656dcb0ab9e30cbdb0062ca0659">11646</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#a6ae01656dcb0ab9e30cbdb0062ca0659">cn66xx</a>;
<a name="l11647"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#a94d6a0a652b70579784b8b41848584a1">11647</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#a94d6a0a652b70579784b8b41848584a1">cn68xx</a>;
<a name="l11648"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#a771e10cc16a4d9a29328df7c66b5fc09">11648</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#a771e10cc16a4d9a29328df7c66b5fc09">cn68xxp1</a>;
<a name="l11649"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#a8ecf41f1667c559212c98fd68774c714">11649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#a8ecf41f1667c559212c98fd68774c714">cn70xx</a>;
<a name="l11650"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#aa4a625f525be56204fc22051903b92c7">11650</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#aa4a625f525be56204fc22051903b92c7">cn70xxp1</a>;
<a name="l11651"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#a8550faa4a2e2fbd9901e0eed08a7da58">11651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#a8550faa4a2e2fbd9901e0eed08a7da58">cn73xx</a>;
<a name="l11652"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#a2969c20febdad5efcea675eab10d9d9f">11652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#a2969c20febdad5efcea675eab10d9d9f">cn78xx</a>;
<a name="l11653"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#a05afa17b5e479c46a02746f15cb0cd32">11653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#a05afa17b5e479c46a02746f15cb0cd32">cn78xxp1</a>;
<a name="l11654"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#ae8b9945f36309c8081c0cb9a48b0adf0">11654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#ae8b9945f36309c8081c0cb9a48b0adf0">cnf71xx</a>;
<a name="l11655"></a><a class="code" href="unioncvmx__mio__uartx__tfr.html#a8e1367bbc20da1ea6c1aad4aac8464e1">11655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__tfr_1_1cvmx__mio__uartx__tfr__s.html">cvmx_mio_uartx_tfr_s</a>           <a class="code" href="unioncvmx__mio__uartx__tfr.html#a8e1367bbc20da1ea6c1aad4aac8464e1">cnf75xx</a>;
<a name="l11656"></a>11656 };
<a name="l11657"></a><a class="code" href="cvmx-mio-defs_8h.html#ad2432458bc10691eaf999f94ab127484">11657</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__tfr.html" title="cvmx_mio_uart::_tfr">cvmx_mio_uartx_tfr</a> <a class="code" href="unioncvmx__mio__uartx__tfr.html" title="cvmx_mio_uart::_tfr">cvmx_mio_uartx_tfr_t</a>;
<a name="l11658"></a><a class="code" href="cvmx-mio-defs_8h.html#aff63d6dd97d8e1464db031fbb376847f">11658</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__tfr.html" title="cvmx_mio_uart::_tfr">cvmx_mio_uartx_tfr_t</a> <a class="code" href="unioncvmx__mio__uartx__tfr.html" title="cvmx_mio_uart::_tfr">cvmx_uart_tfr_t</a>;
<a name="l11659"></a>11659 <span class="comment"></span>
<a name="l11660"></a>11660 <span class="comment">/**</span>
<a name="l11661"></a>11661 <span class="comment"> * cvmx_mio_uart#_thr</span>
<a name="l11662"></a>11662 <span class="comment"> *</span>
<a name="l11663"></a>11663 <span class="comment"> * The transmit holding register is a write-only register that contains data to be transmitted on</span>
<a name="l11664"></a>11664 <span class="comment"> * the serial output port (UART0/1_SOUT). Data can be written to MIO_UART(0..1)_THR any time that</span>
<a name="l11665"></a>11665 <span class="comment"> * MIO_UART(0..1)_LSR[THRE] = 1.</span>
<a name="l11666"></a>11666 <span class="comment"> */</span>
<a name="l11667"></a><a class="code" href="unioncvmx__mio__uartx__thr.html">11667</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__thr.html" title="cvmx_mio_uart::_thr">cvmx_mio_uartx_thr</a> {
<a name="l11668"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#acb410111d30f4bb2fcd8939ecbb30fb9">11668</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__thr.html#acb410111d30f4bb2fcd8939ecbb30fb9">u64</a>;
<a name="l11669"></a><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">11669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a> {
<a name="l11670"></a>11670 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11671"></a>11671 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html#a27eeeac0faf09767a7ec174f9914ce4b">reserved_8_63</a>                : 56;
<a name="l11672"></a>11672     uint64_t <a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html#a4489b23937d31be5f61265a4c4f1ff4b">thr</a>                          : 8;  <span class="comment">/**&lt; Transmit holding register. */</span>
<a name="l11673"></a>11673 <span class="preprocessor">#else</span>
<a name="l11674"></a><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html#a4489b23937d31be5f61265a4c4f1ff4b">11674</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html#a4489b23937d31be5f61265a4c4f1ff4b">thr</a>                          : 8;
<a name="l11675"></a><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html#a27eeeac0faf09767a7ec174f9914ce4b">11675</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html#a27eeeac0faf09767a7ec174f9914ce4b">reserved_8_63</a>                : 56;
<a name="l11676"></a>11676 <span class="preprocessor">#endif</span>
<a name="l11677"></a>11677 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__thr.html#a8878130ac8e359eb44d9d97016d47bbd">s</a>;
<a name="l11678"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#a92e8adfbe9d21c5d9ded9d48f314d1d8">11678</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#a92e8adfbe9d21c5d9ded9d48f314d1d8">cn30xx</a>;
<a name="l11679"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#a4f60ea16be92bec602f46ed4b7962200">11679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#a4f60ea16be92bec602f46ed4b7962200">cn31xx</a>;
<a name="l11680"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#ad427448073619d41845f118e5eb88a0c">11680</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#ad427448073619d41845f118e5eb88a0c">cn38xx</a>;
<a name="l11681"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#a56ea52ce6c5dc03c776cf7462d3909c5">11681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#a56ea52ce6c5dc03c776cf7462d3909c5">cn38xxp2</a>;
<a name="l11682"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#af6b895be4087cd72831793eb1e9fe5a8">11682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#af6b895be4087cd72831793eb1e9fe5a8">cn50xx</a>;
<a name="l11683"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#ab0058d668885c23a05da12dc5625d69d">11683</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#ab0058d668885c23a05da12dc5625d69d">cn52xx</a>;
<a name="l11684"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#af6f830a4e5f54316df1cd294455de8e6">11684</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#af6f830a4e5f54316df1cd294455de8e6">cn52xxp1</a>;
<a name="l11685"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#a16ece41ab7b95fb0d34c5ae5038b2ab3">11685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#a16ece41ab7b95fb0d34c5ae5038b2ab3">cn56xx</a>;
<a name="l11686"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#ae0a59e510a67df4d35da6b4e4b5f01f3">11686</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#ae0a59e510a67df4d35da6b4e4b5f01f3">cn56xxp1</a>;
<a name="l11687"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#ad33398dc63ec1eaaaa61b7ea491a21cb">11687</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#ad33398dc63ec1eaaaa61b7ea491a21cb">cn58xx</a>;
<a name="l11688"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#a25d40f3354f15c0843c21d9655a9ffe2">11688</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#a25d40f3354f15c0843c21d9655a9ffe2">cn58xxp1</a>;
<a name="l11689"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#a7c09293d5d4f2c6769f36f6f6a230781">11689</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#a7c09293d5d4f2c6769f36f6f6a230781">cn61xx</a>;
<a name="l11690"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#a58928b5e0c6cd458844abf696200d41d">11690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#a58928b5e0c6cd458844abf696200d41d">cn63xx</a>;
<a name="l11691"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#ae5366112935ff6fc0eb21a97d51d0ac9">11691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#ae5366112935ff6fc0eb21a97d51d0ac9">cn63xxp1</a>;
<a name="l11692"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#a558c21cf8817606424813348de6de3fc">11692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#a558c21cf8817606424813348de6de3fc">cn66xx</a>;
<a name="l11693"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#ada73c20524c66a3e642b62dbb03a9734">11693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#ada73c20524c66a3e642b62dbb03a9734">cn68xx</a>;
<a name="l11694"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#ad919d68825b880b70def3da359446526">11694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#ad919d68825b880b70def3da359446526">cn68xxp1</a>;
<a name="l11695"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#a35af36e07eef39f5350c2e47e0e842cf">11695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#a35af36e07eef39f5350c2e47e0e842cf">cn70xx</a>;
<a name="l11696"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#ab80ed3c15a8c258ba2d5fa8ccde53905">11696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#ab80ed3c15a8c258ba2d5fa8ccde53905">cn70xxp1</a>;
<a name="l11697"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#a0c0c1ff37428eb67a0f9e1435eb00271">11697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#a0c0c1ff37428eb67a0f9e1435eb00271">cn73xx</a>;
<a name="l11698"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#a5e9cd1199893264a1910ee922f7887d5">11698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#a5e9cd1199893264a1910ee922f7887d5">cn78xx</a>;
<a name="l11699"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#a3c3816810e48d4e4e7f167379e3153e0">11699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#a3c3816810e48d4e4e7f167379e3153e0">cn78xxp1</a>;
<a name="l11700"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#ad85159fb8a6544404175a859889642ea">11700</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#ad85159fb8a6544404175a859889642ea">cnf71xx</a>;
<a name="l11701"></a><a class="code" href="unioncvmx__mio__uartx__thr.html#a0c6183410ba63f435ca8c7521765b56e">11701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__thr_1_1cvmx__mio__uartx__thr__s.html">cvmx_mio_uartx_thr_s</a>           <a class="code" href="unioncvmx__mio__uartx__thr.html#a0c6183410ba63f435ca8c7521765b56e">cnf75xx</a>;
<a name="l11702"></a>11702 };
<a name="l11703"></a><a class="code" href="cvmx-mio-defs_8h.html#ae837008d3a826e5c392a408ec4fc7214">11703</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__thr.html" title="cvmx_mio_uart::_thr">cvmx_mio_uartx_thr</a> <a class="code" href="unioncvmx__mio__uartx__thr.html" title="cvmx_mio_uart::_thr">cvmx_mio_uartx_thr_t</a>;
<a name="l11704"></a><a class="code" href="cvmx-mio-defs_8h.html#ae49137a748c7c4f97e368a8565fb1436">11704</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__thr.html" title="cvmx_mio_uart::_thr">cvmx_mio_uartx_thr_t</a> <a class="code" href="unioncvmx__mio__uartx__thr.html" title="cvmx_mio_uart::_thr">cvmx_uart_thr_t</a>;
<a name="l11705"></a>11705 <span class="comment"></span>
<a name="l11706"></a>11706 <span class="comment">/**</span>
<a name="l11707"></a>11707 <span class="comment"> * cvmx_mio_uart#_usr</span>
<a name="l11708"></a>11708 <span class="comment"> *</span>
<a name="l11709"></a>11709 <span class="comment"> * The receive FIFO write register is only valid when FIFO-access mode is enabled (i.e.</span>
<a name="l11710"></a>11710 <span class="comment"> * MIO_UART(0..1)_FAR[FAR] = 1).</span>
<a name="l11711"></a>11711 <span class="comment"> */</span>
<a name="l11712"></a><a class="code" href="unioncvmx__mio__uartx__usr.html">11712</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__usr.html" title="cvmx_mio_uart::_usr">cvmx_mio_uartx_usr</a> {
<a name="l11713"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#aacee1ac43568d06d5f1c2c8082023983">11713</a>     uint64_t <a class="code" href="unioncvmx__mio__uartx__usr.html#aacee1ac43568d06d5f1c2c8082023983">u64</a>;
<a name="l11714"></a><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">11714</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a> {
<a name="l11715"></a>11715 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11716"></a>11716 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html#a4f293b54677f980e0d9f50f7c3a05558">reserved_5_63</a>                : 59;
<a name="l11717"></a>11717     uint64_t <a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html#a241c8540a5151d60393350b0bda03693">rff</a>                          : 1;  <span class="comment">/**&lt; RX FIFO full. */</span>
<a name="l11718"></a>11718     uint64_t <a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html#ae927f0189b0d210b57be639b9783a73e">rfne</a>                         : 1;  <span class="comment">/**&lt; RX FIFO not empty. */</span>
<a name="l11719"></a>11719     uint64_t <a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html#a8ec22473d2d0df34c36b36969ceb4aca">tfe</a>                          : 1;  <span class="comment">/**&lt; TX FIFO empty. */</span>
<a name="l11720"></a>11720     uint64_t <a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html#af7072f98a2b2b1800ef9ca15532adc01">tfnf</a>                         : 1;  <span class="comment">/**&lt; TX FIFO not full. */</span>
<a name="l11721"></a>11721     uint64_t <a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html#ac7fd43c90b9c25f8a064b83417755e1e">busy</a>                         : 1;  <span class="comment">/**&lt; Busy. This bit is always clear. */</span>
<a name="l11722"></a>11722 <span class="preprocessor">#else</span>
<a name="l11723"></a><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html#ac7fd43c90b9c25f8a064b83417755e1e">11723</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html#ac7fd43c90b9c25f8a064b83417755e1e">busy</a>                         : 1;
<a name="l11724"></a><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html#af7072f98a2b2b1800ef9ca15532adc01">11724</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html#af7072f98a2b2b1800ef9ca15532adc01">tfnf</a>                         : 1;
<a name="l11725"></a><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html#a8ec22473d2d0df34c36b36969ceb4aca">11725</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html#a8ec22473d2d0df34c36b36969ceb4aca">tfe</a>                          : 1;
<a name="l11726"></a><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html#ae927f0189b0d210b57be639b9783a73e">11726</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html#ae927f0189b0d210b57be639b9783a73e">rfne</a>                         : 1;
<a name="l11727"></a><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html#a241c8540a5151d60393350b0bda03693">11727</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html#a241c8540a5151d60393350b0bda03693">rff</a>                          : 1;
<a name="l11728"></a><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html#a4f293b54677f980e0d9f50f7c3a05558">11728</a>     uint64_t <a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html#a4f293b54677f980e0d9f50f7c3a05558">reserved_5_63</a>                : 59;
<a name="l11729"></a>11729 <span class="preprocessor">#endif</span>
<a name="l11730"></a>11730 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uartx__usr.html#a4ac49e88db8164f464cc459d3ff7f2ab">s</a>;
<a name="l11731"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#a3e6341de46a3755b4fd0a8716778bcac">11731</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#a3e6341de46a3755b4fd0a8716778bcac">cn30xx</a>;
<a name="l11732"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#a6a732bdf18bfdd4aa19a64be9adcbbda">11732</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#a6a732bdf18bfdd4aa19a64be9adcbbda">cn31xx</a>;
<a name="l11733"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#ac3b80797ada0d6b690b78b4ad39f7b11">11733</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#ac3b80797ada0d6b690b78b4ad39f7b11">cn38xx</a>;
<a name="l11734"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#a1981a91eb55d26e205e907c4f71bb94d">11734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#a1981a91eb55d26e205e907c4f71bb94d">cn38xxp2</a>;
<a name="l11735"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#a5c62c0071ca72bafccca91edb25e6a4e">11735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#a5c62c0071ca72bafccca91edb25e6a4e">cn50xx</a>;
<a name="l11736"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#aa56fdd0932f208281303637b3f5aa028">11736</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#aa56fdd0932f208281303637b3f5aa028">cn52xx</a>;
<a name="l11737"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#a2345bc96336f4cde4a65309a0a7bd5f8">11737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#a2345bc96336f4cde4a65309a0a7bd5f8">cn52xxp1</a>;
<a name="l11738"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#aaf4022ba32eafdb6f0a768e0b7531643">11738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#aaf4022ba32eafdb6f0a768e0b7531643">cn56xx</a>;
<a name="l11739"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#a0a837ab2cdfee113f984893c96e3dd32">11739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#a0a837ab2cdfee113f984893c96e3dd32">cn56xxp1</a>;
<a name="l11740"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#a6b51b0d5e0eafcecc1b0962d44e8688f">11740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#a6b51b0d5e0eafcecc1b0962d44e8688f">cn58xx</a>;
<a name="l11741"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#ab94d9cc847a2f2bca44eec49b96f19f9">11741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#ab94d9cc847a2f2bca44eec49b96f19f9">cn58xxp1</a>;
<a name="l11742"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#a16c991e9f578efeef1c54497e8012516">11742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#a16c991e9f578efeef1c54497e8012516">cn61xx</a>;
<a name="l11743"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#a3c497c774d58cf1c7c79c9520cf61628">11743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#a3c497c774d58cf1c7c79c9520cf61628">cn63xx</a>;
<a name="l11744"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#a74f7387004b6d7d9b1a9f620f4d54058">11744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#a74f7387004b6d7d9b1a9f620f4d54058">cn63xxp1</a>;
<a name="l11745"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#a262fd55fe0b63891b169184f69d3ae92">11745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#a262fd55fe0b63891b169184f69d3ae92">cn66xx</a>;
<a name="l11746"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#a31b66432a95f4663e5e6afc2b2bdeb70">11746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#a31b66432a95f4663e5e6afc2b2bdeb70">cn68xx</a>;
<a name="l11747"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#a0bf5d442ba9794a9c05134b07602f18c">11747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#a0bf5d442ba9794a9c05134b07602f18c">cn68xxp1</a>;
<a name="l11748"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#a3925346ad9053f9f3784b11b4112af35">11748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#a3925346ad9053f9f3784b11b4112af35">cn70xx</a>;
<a name="l11749"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#a5ed10fc5a6572f09d4c596a00ead47aa">11749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#a5ed10fc5a6572f09d4c596a00ead47aa">cn70xxp1</a>;
<a name="l11750"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#abf7f4a5d94d1a0de7a5a64c1bb7e9cdb">11750</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#abf7f4a5d94d1a0de7a5a64c1bb7e9cdb">cn73xx</a>;
<a name="l11751"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#acba8f683038482fdfcddefadde19c9ab">11751</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#acba8f683038482fdfcddefadde19c9ab">cn78xx</a>;
<a name="l11752"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#a8ea778b8e0e97aa30e580549a27e38b1">11752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#a8ea778b8e0e97aa30e580549a27e38b1">cn78xxp1</a>;
<a name="l11753"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#a108a09a8a8438e75ed4d597675c0a6a1">11753</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#a108a09a8a8438e75ed4d597675c0a6a1">cnf71xx</a>;
<a name="l11754"></a><a class="code" href="unioncvmx__mio__uartx__usr.html#a662e190247a1b3fb538a6504c171b3af">11754</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uartx__usr_1_1cvmx__mio__uartx__usr__s.html">cvmx_mio_uartx_usr_s</a>           <a class="code" href="unioncvmx__mio__uartx__usr.html#a662e190247a1b3fb538a6504c171b3af">cnf75xx</a>;
<a name="l11755"></a>11755 };
<a name="l11756"></a><a class="code" href="cvmx-mio-defs_8h.html#a109995d24224f7bc9814eb9d2e565cac">11756</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uartx__usr.html" title="cvmx_mio_uart::_usr">cvmx_mio_uartx_usr</a> <a class="code" href="unioncvmx__mio__uartx__usr.html" title="cvmx_mio_uart::_usr">cvmx_mio_uartx_usr_t</a>;
<a name="l11757"></a><a class="code" href="cvmx-mio-defs_8h.html#ae74a532333a5f870aad5979e78f2d40b">11757</a> <span class="keyword">typedef</span> <a class="code" href="unioncvmx__mio__uartx__usr.html" title="cvmx_mio_uart::_usr">cvmx_mio_uartx_usr_t</a> <a class="code" href="unioncvmx__mio__uartx__usr.html" title="cvmx_mio_uart::_usr">cvmx_uart_usr_t</a>;
<a name="l11758"></a>11758 <span class="comment"></span>
<a name="l11759"></a>11759 <span class="comment">/**</span>
<a name="l11760"></a>11760 <span class="comment"> * cvmx_mio_uart2_dlh</span>
<a name="l11761"></a>11761 <span class="comment"> */</span>
<a name="l11762"></a><a class="code" href="unioncvmx__mio__uart2__dlh.html">11762</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__dlh.html" title="cvmx_mio_uart2_dlh">cvmx_mio_uart2_dlh</a> {
<a name="l11763"></a><a class="code" href="unioncvmx__mio__uart2__dlh.html#a71c4c5a60d2e7ad3ce7a95c33c175173">11763</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__dlh.html#a71c4c5a60d2e7ad3ce7a95c33c175173">u64</a>;
<a name="l11764"></a><a class="code" href="structcvmx__mio__uart2__dlh_1_1cvmx__mio__uart2__dlh__s.html">11764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__dlh_1_1cvmx__mio__uart2__dlh__s.html">cvmx_mio_uart2_dlh_s</a> {
<a name="l11765"></a>11765 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11766"></a>11766 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__dlh_1_1cvmx__mio__uart2__dlh__s.html#af9f32668931212467ad227d3f6f6b5df">reserved_8_63</a>                : 56;
<a name="l11767"></a>11767     uint64_t <a class="code" href="structcvmx__mio__uart2__dlh_1_1cvmx__mio__uart2__dlh__s.html#a014cd87ceff2abc180efaf0c563ce5c3">dlh</a>                          : 8;  <span class="comment">/**&lt; Divisor Latch High Register */</span>
<a name="l11768"></a>11768 <span class="preprocessor">#else</span>
<a name="l11769"></a><a class="code" href="structcvmx__mio__uart2__dlh_1_1cvmx__mio__uart2__dlh__s.html#a014cd87ceff2abc180efaf0c563ce5c3">11769</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__dlh_1_1cvmx__mio__uart2__dlh__s.html#a014cd87ceff2abc180efaf0c563ce5c3">dlh</a>                          : 8;
<a name="l11770"></a><a class="code" href="structcvmx__mio__uart2__dlh_1_1cvmx__mio__uart2__dlh__s.html#af9f32668931212467ad227d3f6f6b5df">11770</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__dlh_1_1cvmx__mio__uart2__dlh__s.html#af9f32668931212467ad227d3f6f6b5df">reserved_8_63</a>                : 56;
<a name="l11771"></a>11771 <span class="preprocessor">#endif</span>
<a name="l11772"></a>11772 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__dlh.html#a3a26dbb8a01b43aaa179dbecc413c578">s</a>;
<a name="l11773"></a><a class="code" href="unioncvmx__mio__uart2__dlh.html#afb322f6b06cb7728ea957fddc406ce87">11773</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__dlh_1_1cvmx__mio__uart2__dlh__s.html">cvmx_mio_uart2_dlh_s</a>           <a class="code" href="unioncvmx__mio__uart2__dlh.html#afb322f6b06cb7728ea957fddc406ce87">cn52xx</a>;
<a name="l11774"></a><a class="code" href="unioncvmx__mio__uart2__dlh.html#afeb7be1cbbb1d9262fb6ce6fdda9ef70">11774</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__dlh_1_1cvmx__mio__uart2__dlh__s.html">cvmx_mio_uart2_dlh_s</a>           <a class="code" href="unioncvmx__mio__uart2__dlh.html#afeb7be1cbbb1d9262fb6ce6fdda9ef70">cn52xxp1</a>;
<a name="l11775"></a>11775 };
<a name="l11776"></a><a class="code" href="cvmx-mio-defs_8h.html#a56074a3464864ab8137aa83a2c2b08e2">11776</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__dlh.html" title="cvmx_mio_uart2_dlh">cvmx_mio_uart2_dlh</a> <a class="code" href="unioncvmx__mio__uart2__dlh.html" title="cvmx_mio_uart2_dlh">cvmx_mio_uart2_dlh_t</a>;
<a name="l11777"></a>11777 <span class="comment"></span>
<a name="l11778"></a>11778 <span class="comment">/**</span>
<a name="l11779"></a>11779 <span class="comment"> * cvmx_mio_uart2_dll</span>
<a name="l11780"></a>11780 <span class="comment"> */</span>
<a name="l11781"></a><a class="code" href="unioncvmx__mio__uart2__dll.html">11781</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__dll.html" title="cvmx_mio_uart2_dll">cvmx_mio_uart2_dll</a> {
<a name="l11782"></a><a class="code" href="unioncvmx__mio__uart2__dll.html#a7272177080ceba6637c0eb533a7b43ff">11782</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__dll.html#a7272177080ceba6637c0eb533a7b43ff">u64</a>;
<a name="l11783"></a><a class="code" href="structcvmx__mio__uart2__dll_1_1cvmx__mio__uart2__dll__s.html">11783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__dll_1_1cvmx__mio__uart2__dll__s.html">cvmx_mio_uart2_dll_s</a> {
<a name="l11784"></a>11784 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11785"></a>11785 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__dll_1_1cvmx__mio__uart2__dll__s.html#ad59e46520710af0fc01e2c6b073ca461">reserved_8_63</a>                : 56;
<a name="l11786"></a>11786     uint64_t <a class="code" href="structcvmx__mio__uart2__dll_1_1cvmx__mio__uart2__dll__s.html#a5c2629260fd1dd047fbdee09412e72af">dll</a>                          : 8;  <span class="comment">/**&lt; Divisor Latch Low Register */</span>
<a name="l11787"></a>11787 <span class="preprocessor">#else</span>
<a name="l11788"></a><a class="code" href="structcvmx__mio__uart2__dll_1_1cvmx__mio__uart2__dll__s.html#a5c2629260fd1dd047fbdee09412e72af">11788</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__dll_1_1cvmx__mio__uart2__dll__s.html#a5c2629260fd1dd047fbdee09412e72af">dll</a>                          : 8;
<a name="l11789"></a><a class="code" href="structcvmx__mio__uart2__dll_1_1cvmx__mio__uart2__dll__s.html#ad59e46520710af0fc01e2c6b073ca461">11789</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__dll_1_1cvmx__mio__uart2__dll__s.html#ad59e46520710af0fc01e2c6b073ca461">reserved_8_63</a>                : 56;
<a name="l11790"></a>11790 <span class="preprocessor">#endif</span>
<a name="l11791"></a>11791 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__dll.html#aa862cbdee7c22e21a128726bbd95ae7b">s</a>;
<a name="l11792"></a><a class="code" href="unioncvmx__mio__uart2__dll.html#aeebcbd44f1fe8acae1a74f4be36ab64e">11792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__dll_1_1cvmx__mio__uart2__dll__s.html">cvmx_mio_uart2_dll_s</a>           <a class="code" href="unioncvmx__mio__uart2__dll.html#aeebcbd44f1fe8acae1a74f4be36ab64e">cn52xx</a>;
<a name="l11793"></a><a class="code" href="unioncvmx__mio__uart2__dll.html#a86b3ae93dde046524c3a5d7a0e1ed33b">11793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__dll_1_1cvmx__mio__uart2__dll__s.html">cvmx_mio_uart2_dll_s</a>           <a class="code" href="unioncvmx__mio__uart2__dll.html#a86b3ae93dde046524c3a5d7a0e1ed33b">cn52xxp1</a>;
<a name="l11794"></a>11794 };
<a name="l11795"></a><a class="code" href="cvmx-mio-defs_8h.html#a763298249cec9475f9b0dd70bb636593">11795</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__dll.html" title="cvmx_mio_uart2_dll">cvmx_mio_uart2_dll</a> <a class="code" href="unioncvmx__mio__uart2__dll.html" title="cvmx_mio_uart2_dll">cvmx_mio_uart2_dll_t</a>;
<a name="l11796"></a>11796 <span class="comment"></span>
<a name="l11797"></a>11797 <span class="comment">/**</span>
<a name="l11798"></a>11798 <span class="comment"> * cvmx_mio_uart2_far</span>
<a name="l11799"></a>11799 <span class="comment"> */</span>
<a name="l11800"></a><a class="code" href="unioncvmx__mio__uart2__far.html">11800</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__far.html" title="cvmx_mio_uart2_far">cvmx_mio_uart2_far</a> {
<a name="l11801"></a><a class="code" href="unioncvmx__mio__uart2__far.html#ace172f15307e1df59b0a73058a9b7095">11801</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__far.html#ace172f15307e1df59b0a73058a9b7095">u64</a>;
<a name="l11802"></a><a class="code" href="structcvmx__mio__uart2__far_1_1cvmx__mio__uart2__far__s.html">11802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__far_1_1cvmx__mio__uart2__far__s.html">cvmx_mio_uart2_far_s</a> {
<a name="l11803"></a>11803 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11804"></a>11804 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__far_1_1cvmx__mio__uart2__far__s.html#ad7cd8ebe216b285a54a5690a2317969d">reserved_1_63</a>                : 63;
<a name="l11805"></a>11805     uint64_t <a class="code" href="structcvmx__mio__uart2__far_1_1cvmx__mio__uart2__far__s.html#a07fe4d0c07ed77b1262fab68343f604f">far</a>                          : 1;  <span class="comment">/**&lt; FIFO Access Register */</span>
<a name="l11806"></a>11806 <span class="preprocessor">#else</span>
<a name="l11807"></a><a class="code" href="structcvmx__mio__uart2__far_1_1cvmx__mio__uart2__far__s.html#a07fe4d0c07ed77b1262fab68343f604f">11807</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__far_1_1cvmx__mio__uart2__far__s.html#a07fe4d0c07ed77b1262fab68343f604f">far</a>                          : 1;
<a name="l11808"></a><a class="code" href="structcvmx__mio__uart2__far_1_1cvmx__mio__uart2__far__s.html#ad7cd8ebe216b285a54a5690a2317969d">11808</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__far_1_1cvmx__mio__uart2__far__s.html#ad7cd8ebe216b285a54a5690a2317969d">reserved_1_63</a>                : 63;
<a name="l11809"></a>11809 <span class="preprocessor">#endif</span>
<a name="l11810"></a>11810 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__far.html#aebfd15627e47794cba41ec1b9715c28d">s</a>;
<a name="l11811"></a><a class="code" href="unioncvmx__mio__uart2__far.html#a9c2bd44dce901dabf3dc6b2fd8d2e403">11811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__far_1_1cvmx__mio__uart2__far__s.html">cvmx_mio_uart2_far_s</a>           <a class="code" href="unioncvmx__mio__uart2__far.html#a9c2bd44dce901dabf3dc6b2fd8d2e403">cn52xx</a>;
<a name="l11812"></a><a class="code" href="unioncvmx__mio__uart2__far.html#a6c68ea775fbcbaf9e3e2841132f5af50">11812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__far_1_1cvmx__mio__uart2__far__s.html">cvmx_mio_uart2_far_s</a>           <a class="code" href="unioncvmx__mio__uart2__far.html#a6c68ea775fbcbaf9e3e2841132f5af50">cn52xxp1</a>;
<a name="l11813"></a>11813 };
<a name="l11814"></a><a class="code" href="cvmx-mio-defs_8h.html#a8dfe83647c920585af737533381bc284">11814</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__far.html" title="cvmx_mio_uart2_far">cvmx_mio_uart2_far</a> <a class="code" href="unioncvmx__mio__uart2__far.html" title="cvmx_mio_uart2_far">cvmx_mio_uart2_far_t</a>;
<a name="l11815"></a>11815 <span class="comment"></span>
<a name="l11816"></a>11816 <span class="comment">/**</span>
<a name="l11817"></a>11817 <span class="comment"> * cvmx_mio_uart2_fcr</span>
<a name="l11818"></a>11818 <span class="comment"> */</span>
<a name="l11819"></a><a class="code" href="unioncvmx__mio__uart2__fcr.html">11819</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__fcr.html" title="cvmx_mio_uart2_fcr">cvmx_mio_uart2_fcr</a> {
<a name="l11820"></a><a class="code" href="unioncvmx__mio__uart2__fcr.html#acaa549428d5b0782eb5f008a203831cf">11820</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__fcr.html#acaa549428d5b0782eb5f008a203831cf">u64</a>;
<a name="l11821"></a><a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html">11821</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html">cvmx_mio_uart2_fcr_s</a> {
<a name="l11822"></a>11822 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11823"></a>11823 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#a687c6962b028a78686759a938394e842">reserved_8_63</a>                : 56;
<a name="l11824"></a>11824     uint64_t <a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#a91fb03e76767a7d88028c57297d4b2f3">rxtrig</a>                       : 2;  <span class="comment">/**&lt; RX Trigger */</span>
<a name="l11825"></a>11825     uint64_t <a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#ad6f20772e018bcaaa36ad5d8fd5c4dab">txtrig</a>                       : 2;  <span class="comment">/**&lt; TX Trigger */</span>
<a name="l11826"></a>11826     uint64_t <a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#a3e84aff8152772da740fd2094d417e38">reserved_3_3</a>                 : 1;
<a name="l11827"></a>11827     uint64_t <a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#aa8e5e238814894b8b969290d50387e8b">txfr</a>                         : 1;  <span class="comment">/**&lt; TX FIFO reset */</span>
<a name="l11828"></a>11828     uint64_t <a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#a3f9d0454c03e82549e874d23bae8a74f">rxfr</a>                         : 1;  <span class="comment">/**&lt; RX FIFO reset */</span>
<a name="l11829"></a>11829     uint64_t <a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#accd13ae6471e768434110a868000aa97">en</a>                           : 1;  <span class="comment">/**&lt; FIFO enable */</span>
<a name="l11830"></a>11830 <span class="preprocessor">#else</span>
<a name="l11831"></a><a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#accd13ae6471e768434110a868000aa97">11831</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#accd13ae6471e768434110a868000aa97">en</a>                           : 1;
<a name="l11832"></a><a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#a3f9d0454c03e82549e874d23bae8a74f">11832</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#a3f9d0454c03e82549e874d23bae8a74f">rxfr</a>                         : 1;
<a name="l11833"></a><a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#aa8e5e238814894b8b969290d50387e8b">11833</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#aa8e5e238814894b8b969290d50387e8b">txfr</a>                         : 1;
<a name="l11834"></a><a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#a3e84aff8152772da740fd2094d417e38">11834</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#a3e84aff8152772da740fd2094d417e38">reserved_3_3</a>                 : 1;
<a name="l11835"></a><a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#ad6f20772e018bcaaa36ad5d8fd5c4dab">11835</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#ad6f20772e018bcaaa36ad5d8fd5c4dab">txtrig</a>                       : 2;
<a name="l11836"></a><a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#a91fb03e76767a7d88028c57297d4b2f3">11836</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#a91fb03e76767a7d88028c57297d4b2f3">rxtrig</a>                       : 2;
<a name="l11837"></a><a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#a687c6962b028a78686759a938394e842">11837</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html#a687c6962b028a78686759a938394e842">reserved_8_63</a>                : 56;
<a name="l11838"></a>11838 <span class="preprocessor">#endif</span>
<a name="l11839"></a>11839 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__fcr.html#a3085e184ff5d3e115a5272b17b0a68c4">s</a>;
<a name="l11840"></a><a class="code" href="unioncvmx__mio__uart2__fcr.html#a5687b8bffee041617790dfb8bfb49a5c">11840</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html">cvmx_mio_uart2_fcr_s</a>           <a class="code" href="unioncvmx__mio__uart2__fcr.html#a5687b8bffee041617790dfb8bfb49a5c">cn52xx</a>;
<a name="l11841"></a><a class="code" href="unioncvmx__mio__uart2__fcr.html#a316fa0d10861f9df60b6d3c995a4ed7c">11841</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__fcr_1_1cvmx__mio__uart2__fcr__s.html">cvmx_mio_uart2_fcr_s</a>           <a class="code" href="unioncvmx__mio__uart2__fcr.html#a316fa0d10861f9df60b6d3c995a4ed7c">cn52xxp1</a>;
<a name="l11842"></a>11842 };
<a name="l11843"></a><a class="code" href="cvmx-mio-defs_8h.html#afc1cb77428eb556c7f2b8a9d5e42ea81">11843</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__fcr.html" title="cvmx_mio_uart2_fcr">cvmx_mio_uart2_fcr</a> <a class="code" href="unioncvmx__mio__uart2__fcr.html" title="cvmx_mio_uart2_fcr">cvmx_mio_uart2_fcr_t</a>;
<a name="l11844"></a>11844 <span class="comment"></span>
<a name="l11845"></a>11845 <span class="comment">/**</span>
<a name="l11846"></a>11846 <span class="comment"> * cvmx_mio_uart2_htx</span>
<a name="l11847"></a>11847 <span class="comment"> */</span>
<a name="l11848"></a><a class="code" href="unioncvmx__mio__uart2__htx.html">11848</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__htx.html" title="cvmx_mio_uart2_htx">cvmx_mio_uart2_htx</a> {
<a name="l11849"></a><a class="code" href="unioncvmx__mio__uart2__htx.html#a10baa1b05a9820c015c60d3534acf242">11849</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__htx.html#a10baa1b05a9820c015c60d3534acf242">u64</a>;
<a name="l11850"></a><a class="code" href="structcvmx__mio__uart2__htx_1_1cvmx__mio__uart2__htx__s.html">11850</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__htx_1_1cvmx__mio__uart2__htx__s.html">cvmx_mio_uart2_htx_s</a> {
<a name="l11851"></a>11851 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11852"></a>11852 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__htx_1_1cvmx__mio__uart2__htx__s.html#a1b942e50a18d1b15adcc004dbc9cbe40">reserved_1_63</a>                : 63;
<a name="l11853"></a>11853     uint64_t <a class="code" href="structcvmx__mio__uart2__htx_1_1cvmx__mio__uart2__htx__s.html#ab62c176c9548de85d15e2ee75cfa6588">htx</a>                          : 1;  <span class="comment">/**&lt; Halt TX */</span>
<a name="l11854"></a>11854 <span class="preprocessor">#else</span>
<a name="l11855"></a><a class="code" href="structcvmx__mio__uart2__htx_1_1cvmx__mio__uart2__htx__s.html#ab62c176c9548de85d15e2ee75cfa6588">11855</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__htx_1_1cvmx__mio__uart2__htx__s.html#ab62c176c9548de85d15e2ee75cfa6588">htx</a>                          : 1;
<a name="l11856"></a><a class="code" href="structcvmx__mio__uart2__htx_1_1cvmx__mio__uart2__htx__s.html#a1b942e50a18d1b15adcc004dbc9cbe40">11856</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__htx_1_1cvmx__mio__uart2__htx__s.html#a1b942e50a18d1b15adcc004dbc9cbe40">reserved_1_63</a>                : 63;
<a name="l11857"></a>11857 <span class="preprocessor">#endif</span>
<a name="l11858"></a>11858 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__htx.html#a237089e202226771f31cbcf9e1837835">s</a>;
<a name="l11859"></a><a class="code" href="unioncvmx__mio__uart2__htx.html#a2d058cd63c7b94297bc4e2d47e901340">11859</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__htx_1_1cvmx__mio__uart2__htx__s.html">cvmx_mio_uart2_htx_s</a>           <a class="code" href="unioncvmx__mio__uart2__htx.html#a2d058cd63c7b94297bc4e2d47e901340">cn52xx</a>;
<a name="l11860"></a><a class="code" href="unioncvmx__mio__uart2__htx.html#acbbb2ef456e6a8c625635e3a418ba92b">11860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__htx_1_1cvmx__mio__uart2__htx__s.html">cvmx_mio_uart2_htx_s</a>           <a class="code" href="unioncvmx__mio__uart2__htx.html#acbbb2ef456e6a8c625635e3a418ba92b">cn52xxp1</a>;
<a name="l11861"></a>11861 };
<a name="l11862"></a><a class="code" href="cvmx-mio-defs_8h.html#ae6af36996e983199d8fabebadba098b6">11862</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__htx.html" title="cvmx_mio_uart2_htx">cvmx_mio_uart2_htx</a> <a class="code" href="unioncvmx__mio__uart2__htx.html" title="cvmx_mio_uart2_htx">cvmx_mio_uart2_htx_t</a>;
<a name="l11863"></a>11863 <span class="comment"></span>
<a name="l11864"></a>11864 <span class="comment">/**</span>
<a name="l11865"></a>11865 <span class="comment"> * cvmx_mio_uart2_ier</span>
<a name="l11866"></a>11866 <span class="comment"> */</span>
<a name="l11867"></a><a class="code" href="unioncvmx__mio__uart2__ier.html">11867</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__ier.html" title="cvmx_mio_uart2_ier">cvmx_mio_uart2_ier</a> {
<a name="l11868"></a><a class="code" href="unioncvmx__mio__uart2__ier.html#a5f05ecf7808c9747d53c70b58c95fbcb">11868</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__ier.html#a5f05ecf7808c9747d53c70b58c95fbcb">u64</a>;
<a name="l11869"></a><a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html">11869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html">cvmx_mio_uart2_ier_s</a> {
<a name="l11870"></a>11870 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11871"></a>11871 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#add5592b95265cf56ff859c988df428b8">reserved_8_63</a>                : 56;
<a name="l11872"></a>11872     uint64_t <a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#a10c1a343921de52a84e128a7fa06d55f">ptime</a>                        : 1;  <span class="comment">/**&lt; Programmable THRE Interrupt mode enable */</span>
<a name="l11873"></a>11873     uint64_t <a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#a2f08445fba4749bb5de3b1e2ec746ea1">reserved_4_6</a>                 : 3;
<a name="l11874"></a>11874     uint64_t <a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#a6b95a9085e9ab12c545a4178c7dd5b0f">edssi</a>                        : 1;  <span class="comment">/**&lt; Enable Modem Status Interrupt */</span>
<a name="l11875"></a>11875     uint64_t <a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#a5c7a573f703ff18c1499b526da4634e9">elsi</a>                         : 1;  <span class="comment">/**&lt; Enable Receiver Line Status Interrupt */</span>
<a name="l11876"></a>11876     uint64_t <a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#a26439320a3b1cdda06d8850d49dc7fd5">etbei</a>                        : 1;  <span class="comment">/**&lt; Enable Transmitter Holding Register Empty Interrupt */</span>
<a name="l11877"></a>11877     uint64_t <a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#a0ee9f375f0774896a74ebb680f6643f1">erbfi</a>                        : 1;  <span class="comment">/**&lt; Enable Received Data Available Interrupt */</span>
<a name="l11878"></a>11878 <span class="preprocessor">#else</span>
<a name="l11879"></a><a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#a0ee9f375f0774896a74ebb680f6643f1">11879</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#a0ee9f375f0774896a74ebb680f6643f1">erbfi</a>                        : 1;
<a name="l11880"></a><a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#a26439320a3b1cdda06d8850d49dc7fd5">11880</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#a26439320a3b1cdda06d8850d49dc7fd5">etbei</a>                        : 1;
<a name="l11881"></a><a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#a5c7a573f703ff18c1499b526da4634e9">11881</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#a5c7a573f703ff18c1499b526da4634e9">elsi</a>                         : 1;
<a name="l11882"></a><a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#a6b95a9085e9ab12c545a4178c7dd5b0f">11882</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#a6b95a9085e9ab12c545a4178c7dd5b0f">edssi</a>                        : 1;
<a name="l11883"></a><a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#a2f08445fba4749bb5de3b1e2ec746ea1">11883</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#a2f08445fba4749bb5de3b1e2ec746ea1">reserved_4_6</a>                 : 3;
<a name="l11884"></a><a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#a10c1a343921de52a84e128a7fa06d55f">11884</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#a10c1a343921de52a84e128a7fa06d55f">ptime</a>                        : 1;
<a name="l11885"></a><a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#add5592b95265cf56ff859c988df428b8">11885</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html#add5592b95265cf56ff859c988df428b8">reserved_8_63</a>                : 56;
<a name="l11886"></a>11886 <span class="preprocessor">#endif</span>
<a name="l11887"></a>11887 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__ier.html#adce83405c513e43ec999e650306d68dc">s</a>;
<a name="l11888"></a><a class="code" href="unioncvmx__mio__uart2__ier.html#a5335e06d0ef114e93a7b7b4a2dce8f1c">11888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html">cvmx_mio_uart2_ier_s</a>           <a class="code" href="unioncvmx__mio__uart2__ier.html#a5335e06d0ef114e93a7b7b4a2dce8f1c">cn52xx</a>;
<a name="l11889"></a><a class="code" href="unioncvmx__mio__uart2__ier.html#a9fca2b5dd8c9df6a6080d10a406d1fbb">11889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__ier_1_1cvmx__mio__uart2__ier__s.html">cvmx_mio_uart2_ier_s</a>           <a class="code" href="unioncvmx__mio__uart2__ier.html#a9fca2b5dd8c9df6a6080d10a406d1fbb">cn52xxp1</a>;
<a name="l11890"></a>11890 };
<a name="l11891"></a><a class="code" href="cvmx-mio-defs_8h.html#af8c07b17bc045226b52cf20c5b888523">11891</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__ier.html" title="cvmx_mio_uart2_ier">cvmx_mio_uart2_ier</a> <a class="code" href="unioncvmx__mio__uart2__ier.html" title="cvmx_mio_uart2_ier">cvmx_mio_uart2_ier_t</a>;
<a name="l11892"></a>11892 <span class="comment"></span>
<a name="l11893"></a>11893 <span class="comment">/**</span>
<a name="l11894"></a>11894 <span class="comment"> * cvmx_mio_uart2_iir</span>
<a name="l11895"></a>11895 <span class="comment"> */</span>
<a name="l11896"></a><a class="code" href="unioncvmx__mio__uart2__iir.html">11896</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__iir.html" title="cvmx_mio_uart2_iir">cvmx_mio_uart2_iir</a> {
<a name="l11897"></a><a class="code" href="unioncvmx__mio__uart2__iir.html#a599a703ee94e549a7f2306c2d307ed35">11897</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__iir.html#a599a703ee94e549a7f2306c2d307ed35">u64</a>;
<a name="l11898"></a><a class="code" href="structcvmx__mio__uart2__iir_1_1cvmx__mio__uart2__iir__s.html">11898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__iir_1_1cvmx__mio__uart2__iir__s.html">cvmx_mio_uart2_iir_s</a> {
<a name="l11899"></a>11899 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11900"></a>11900 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__iir_1_1cvmx__mio__uart2__iir__s.html#a1078041d16a6535f23204c0b25608a9c">reserved_8_63</a>                : 56;
<a name="l11901"></a>11901     uint64_t <a class="code" href="structcvmx__mio__uart2__iir_1_1cvmx__mio__uart2__iir__s.html#a179db75d383ffc7d40647736df318bea">fen</a>                          : 2;  <span class="comment">/**&lt; FIFO-enabled bits */</span>
<a name="l11902"></a>11902     uint64_t <a class="code" href="structcvmx__mio__uart2__iir_1_1cvmx__mio__uart2__iir__s.html#a2c2cb9833a49a36f5588147c3460c239">reserved_4_5</a>                 : 2;
<a name="l11903"></a>11903     uint64_t <a class="code" href="structcvmx__mio__uart2__iir_1_1cvmx__mio__uart2__iir__s.html#ab5973035b50b21a5996b20910f131695">iid</a>                          : 4;  <span class="comment">/**&lt; Interrupt ID */</span>
<a name="l11904"></a>11904 <span class="preprocessor">#else</span>
<a name="l11905"></a><a class="code" href="structcvmx__mio__uart2__iir_1_1cvmx__mio__uart2__iir__s.html#ab5973035b50b21a5996b20910f131695">11905</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__iir_1_1cvmx__mio__uart2__iir__s.html#ab5973035b50b21a5996b20910f131695">iid</a>                          : 4;
<a name="l11906"></a><a class="code" href="structcvmx__mio__uart2__iir_1_1cvmx__mio__uart2__iir__s.html#a2c2cb9833a49a36f5588147c3460c239">11906</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__iir_1_1cvmx__mio__uart2__iir__s.html#a2c2cb9833a49a36f5588147c3460c239">reserved_4_5</a>                 : 2;
<a name="l11907"></a><a class="code" href="structcvmx__mio__uart2__iir_1_1cvmx__mio__uart2__iir__s.html#a179db75d383ffc7d40647736df318bea">11907</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__iir_1_1cvmx__mio__uart2__iir__s.html#a179db75d383ffc7d40647736df318bea">fen</a>                          : 2;
<a name="l11908"></a><a class="code" href="structcvmx__mio__uart2__iir_1_1cvmx__mio__uart2__iir__s.html#a1078041d16a6535f23204c0b25608a9c">11908</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__iir_1_1cvmx__mio__uart2__iir__s.html#a1078041d16a6535f23204c0b25608a9c">reserved_8_63</a>                : 56;
<a name="l11909"></a>11909 <span class="preprocessor">#endif</span>
<a name="l11910"></a>11910 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__iir.html#a90cb0defeb70c887b6afdd64571e3949">s</a>;
<a name="l11911"></a><a class="code" href="unioncvmx__mio__uart2__iir.html#aae7a4ec5b91cca5b0646fe42fd06ac05">11911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__iir_1_1cvmx__mio__uart2__iir__s.html">cvmx_mio_uart2_iir_s</a>           <a class="code" href="unioncvmx__mio__uart2__iir.html#aae7a4ec5b91cca5b0646fe42fd06ac05">cn52xx</a>;
<a name="l11912"></a><a class="code" href="unioncvmx__mio__uart2__iir.html#a94630f0fd47f11137092637128184bbe">11912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__iir_1_1cvmx__mio__uart2__iir__s.html">cvmx_mio_uart2_iir_s</a>           <a class="code" href="unioncvmx__mio__uart2__iir.html#a94630f0fd47f11137092637128184bbe">cn52xxp1</a>;
<a name="l11913"></a>11913 };
<a name="l11914"></a><a class="code" href="cvmx-mio-defs_8h.html#a51a9ab9499b8d8ed613823e7a538eb66">11914</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__iir.html" title="cvmx_mio_uart2_iir">cvmx_mio_uart2_iir</a> <a class="code" href="unioncvmx__mio__uart2__iir.html" title="cvmx_mio_uart2_iir">cvmx_mio_uart2_iir_t</a>;
<a name="l11915"></a>11915 <span class="comment"></span>
<a name="l11916"></a>11916 <span class="comment">/**</span>
<a name="l11917"></a>11917 <span class="comment"> * cvmx_mio_uart2_lcr</span>
<a name="l11918"></a>11918 <span class="comment"> */</span>
<a name="l11919"></a><a class="code" href="unioncvmx__mio__uart2__lcr.html">11919</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__lcr.html" title="cvmx_mio_uart2_lcr">cvmx_mio_uart2_lcr</a> {
<a name="l11920"></a><a class="code" href="unioncvmx__mio__uart2__lcr.html#a386c5740a7f06e8ea2fe0202f0c0168b">11920</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__lcr.html#a386c5740a7f06e8ea2fe0202f0c0168b">u64</a>;
<a name="l11921"></a><a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html">11921</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html">cvmx_mio_uart2_lcr_s</a> {
<a name="l11922"></a>11922 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11923"></a>11923 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#a501849235f9f36a79d0a5fa53ac4d6f6">reserved_8_63</a>                : 56;
<a name="l11924"></a>11924     uint64_t <a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#a40113b31ac1be1e3fc61f48bf1c809b7">dlab</a>                         : 1;  <span class="comment">/**&lt; Divisor Latch Address bit */</span>
<a name="l11925"></a>11925     uint64_t <a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#aee43fac5326bc2fac4cefdadbb790e43">brk</a>                          : 1;  <span class="comment">/**&lt; Break Control bit */</span>
<a name="l11926"></a>11926     uint64_t <a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#a59c3fd97fd9e160fe51af11a630fc224">reserved_5_5</a>                 : 1;
<a name="l11927"></a>11927     uint64_t <a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#a6044ac88bc86c220eba2279bb79e3059">eps</a>                          : 1;  <span class="comment">/**&lt; Even Parity Select bit */</span>
<a name="l11928"></a>11928     uint64_t <a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#ab53097406db86fbbf1f1c9084a543ee0">pen</a>                          : 1;  <span class="comment">/**&lt; Parity Enable bit */</span>
<a name="l11929"></a>11929     uint64_t <a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#a52cb863c3fe55d3b102a0c97aed07582">stop</a>                         : 1;  <span class="comment">/**&lt; Stop Control bit */</span>
<a name="l11930"></a>11930     uint64_t <a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#aa178777a090ede55998604be566c602c">cls</a>                          : 2;  <span class="comment">/**&lt; Character Length Select */</span>
<a name="l11931"></a>11931 <span class="preprocessor">#else</span>
<a name="l11932"></a><a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#aa178777a090ede55998604be566c602c">11932</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#aa178777a090ede55998604be566c602c">cls</a>                          : 2;
<a name="l11933"></a><a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#a52cb863c3fe55d3b102a0c97aed07582">11933</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#a52cb863c3fe55d3b102a0c97aed07582">stop</a>                         : 1;
<a name="l11934"></a><a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#ab53097406db86fbbf1f1c9084a543ee0">11934</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#ab53097406db86fbbf1f1c9084a543ee0">pen</a>                          : 1;
<a name="l11935"></a><a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#a6044ac88bc86c220eba2279bb79e3059">11935</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#a6044ac88bc86c220eba2279bb79e3059">eps</a>                          : 1;
<a name="l11936"></a><a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#a59c3fd97fd9e160fe51af11a630fc224">11936</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#a59c3fd97fd9e160fe51af11a630fc224">reserved_5_5</a>                 : 1;
<a name="l11937"></a><a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#aee43fac5326bc2fac4cefdadbb790e43">11937</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#aee43fac5326bc2fac4cefdadbb790e43">brk</a>                          : 1;
<a name="l11938"></a><a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#a40113b31ac1be1e3fc61f48bf1c809b7">11938</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#a40113b31ac1be1e3fc61f48bf1c809b7">dlab</a>                         : 1;
<a name="l11939"></a><a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#a501849235f9f36a79d0a5fa53ac4d6f6">11939</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html#a501849235f9f36a79d0a5fa53ac4d6f6">reserved_8_63</a>                : 56;
<a name="l11940"></a>11940 <span class="preprocessor">#endif</span>
<a name="l11941"></a>11941 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__lcr.html#a75125482945ba367135540e9c04e96f2">s</a>;
<a name="l11942"></a><a class="code" href="unioncvmx__mio__uart2__lcr.html#a89bd3d5d674bbd43a6cadc78b0ffd1fe">11942</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html">cvmx_mio_uart2_lcr_s</a>           <a class="code" href="unioncvmx__mio__uart2__lcr.html#a89bd3d5d674bbd43a6cadc78b0ffd1fe">cn52xx</a>;
<a name="l11943"></a><a class="code" href="unioncvmx__mio__uart2__lcr.html#a11cd73cc8602416ee8274823f0c74db5">11943</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__lcr_1_1cvmx__mio__uart2__lcr__s.html">cvmx_mio_uart2_lcr_s</a>           <a class="code" href="unioncvmx__mio__uart2__lcr.html#a11cd73cc8602416ee8274823f0c74db5">cn52xxp1</a>;
<a name="l11944"></a>11944 };
<a name="l11945"></a><a class="code" href="cvmx-mio-defs_8h.html#ae4ab289ead8dac27a491d50450ca405e">11945</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__lcr.html" title="cvmx_mio_uart2_lcr">cvmx_mio_uart2_lcr</a> <a class="code" href="unioncvmx__mio__uart2__lcr.html" title="cvmx_mio_uart2_lcr">cvmx_mio_uart2_lcr_t</a>;
<a name="l11946"></a>11946 <span class="comment"></span>
<a name="l11947"></a>11947 <span class="comment">/**</span>
<a name="l11948"></a>11948 <span class="comment"> * cvmx_mio_uart2_lsr</span>
<a name="l11949"></a>11949 <span class="comment"> */</span>
<a name="l11950"></a><a class="code" href="unioncvmx__mio__uart2__lsr.html">11950</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__lsr.html" title="cvmx_mio_uart2_lsr">cvmx_mio_uart2_lsr</a> {
<a name="l11951"></a><a class="code" href="unioncvmx__mio__uart2__lsr.html#a6b754f77df408ee8a5e7089057604fa4">11951</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__lsr.html#a6b754f77df408ee8a5e7089057604fa4">u64</a>;
<a name="l11952"></a><a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html">11952</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html">cvmx_mio_uart2_lsr_s</a> {
<a name="l11953"></a>11953 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11954"></a>11954 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a9e441c59277f200276f737d4bb980df7">reserved_8_63</a>                : 56;
<a name="l11955"></a>11955     uint64_t <a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a1acc56de91c16c74e937d2390895add0">ferr</a>                         : 1;  <span class="comment">/**&lt; Error in Receiver FIFO bit */</span>
<a name="l11956"></a>11956     uint64_t <a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a10c1dfdbafd59802e90c97f8172d02cb">temt</a>                         : 1;  <span class="comment">/**&lt; Transmitter Empty bit */</span>
<a name="l11957"></a>11957     uint64_t <a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a33355922e1d2b1955ecd4f0a7a320112">thre</a>                         : 1;  <span class="comment">/**&lt; Transmitter Holding Register Empty bit */</span>
<a name="l11958"></a>11958     uint64_t <a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#aa3e85d5c5885ec8b1c3374850f6469a7">bi</a>                           : 1;  <span class="comment">/**&lt; Break Interrupt bit */</span>
<a name="l11959"></a>11959     uint64_t <a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a5afeaf3a8da1999a5f5bb7a10b315f69">fe</a>                           : 1;  <span class="comment">/**&lt; Framing Error bit */</span>
<a name="l11960"></a>11960     uint64_t <a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a1c978d436a9d386f3a1dc7fc5d0c9530">pe</a>                           : 1;  <span class="comment">/**&lt; Parity Error bit */</span>
<a name="l11961"></a>11961     uint64_t <a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#ae79c23efa66ffc692bd526f30ee4f0a5">oe</a>                           : 1;  <span class="comment">/**&lt; Overrun Error bit */</span>
<a name="l11962"></a>11962     uint64_t <a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a6e4acf6764aff33ed41ec9e9735c233d">dr</a>                           : 1;  <span class="comment">/**&lt; Data Ready bit */</span>
<a name="l11963"></a>11963 <span class="preprocessor">#else</span>
<a name="l11964"></a><a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a6e4acf6764aff33ed41ec9e9735c233d">11964</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a6e4acf6764aff33ed41ec9e9735c233d">dr</a>                           : 1;
<a name="l11965"></a><a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#ae79c23efa66ffc692bd526f30ee4f0a5">11965</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#ae79c23efa66ffc692bd526f30ee4f0a5">oe</a>                           : 1;
<a name="l11966"></a><a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a1c978d436a9d386f3a1dc7fc5d0c9530">11966</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a1c978d436a9d386f3a1dc7fc5d0c9530">pe</a>                           : 1;
<a name="l11967"></a><a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a5afeaf3a8da1999a5f5bb7a10b315f69">11967</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a5afeaf3a8da1999a5f5bb7a10b315f69">fe</a>                           : 1;
<a name="l11968"></a><a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#aa3e85d5c5885ec8b1c3374850f6469a7">11968</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#aa3e85d5c5885ec8b1c3374850f6469a7">bi</a>                           : 1;
<a name="l11969"></a><a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a33355922e1d2b1955ecd4f0a7a320112">11969</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a33355922e1d2b1955ecd4f0a7a320112">thre</a>                         : 1;
<a name="l11970"></a><a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a10c1dfdbafd59802e90c97f8172d02cb">11970</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a10c1dfdbafd59802e90c97f8172d02cb">temt</a>                         : 1;
<a name="l11971"></a><a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a1acc56de91c16c74e937d2390895add0">11971</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a1acc56de91c16c74e937d2390895add0">ferr</a>                         : 1;
<a name="l11972"></a><a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a9e441c59277f200276f737d4bb980df7">11972</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html#a9e441c59277f200276f737d4bb980df7">reserved_8_63</a>                : 56;
<a name="l11973"></a>11973 <span class="preprocessor">#endif</span>
<a name="l11974"></a>11974 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__lsr.html#a5b578eeaeed2eb53b9a4119e024d6611">s</a>;
<a name="l11975"></a><a class="code" href="unioncvmx__mio__uart2__lsr.html#a2af116f71613def23687b3185ad02e5b">11975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html">cvmx_mio_uart2_lsr_s</a>           <a class="code" href="unioncvmx__mio__uart2__lsr.html#a2af116f71613def23687b3185ad02e5b">cn52xx</a>;
<a name="l11976"></a><a class="code" href="unioncvmx__mio__uart2__lsr.html#a689bbcce8344999760243403af328121">11976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__lsr_1_1cvmx__mio__uart2__lsr__s.html">cvmx_mio_uart2_lsr_s</a>           <a class="code" href="unioncvmx__mio__uart2__lsr.html#a689bbcce8344999760243403af328121">cn52xxp1</a>;
<a name="l11977"></a>11977 };
<a name="l11978"></a><a class="code" href="cvmx-mio-defs_8h.html#a47ddd251eece9f5e0b44727447c548cb">11978</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__lsr.html" title="cvmx_mio_uart2_lsr">cvmx_mio_uart2_lsr</a> <a class="code" href="unioncvmx__mio__uart2__lsr.html" title="cvmx_mio_uart2_lsr">cvmx_mio_uart2_lsr_t</a>;
<a name="l11979"></a>11979 <span class="comment"></span>
<a name="l11980"></a>11980 <span class="comment">/**</span>
<a name="l11981"></a>11981 <span class="comment"> * cvmx_mio_uart2_mcr</span>
<a name="l11982"></a>11982 <span class="comment"> */</span>
<a name="l11983"></a><a class="code" href="unioncvmx__mio__uart2__mcr.html">11983</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__mcr.html" title="cvmx_mio_uart2_mcr">cvmx_mio_uart2_mcr</a> {
<a name="l11984"></a><a class="code" href="unioncvmx__mio__uart2__mcr.html#a56c00eebda0093022b78baca8351d542">11984</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__mcr.html#a56c00eebda0093022b78baca8351d542">u64</a>;
<a name="l11985"></a><a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html">11985</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html">cvmx_mio_uart2_mcr_s</a> {
<a name="l11986"></a>11986 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11987"></a>11987 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#a5281434b7be38e87cda7266ef6ce72f4">reserved_6_63</a>                : 58;
<a name="l11988"></a>11988     uint64_t <a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#a3a182258485dd0bd12e6d7171b889731">afce</a>                         : 1;  <span class="comment">/**&lt; Auto Flow Control Enable bit */</span>
<a name="l11989"></a>11989     uint64_t <a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#ab7e74949c24a9cc399d31c1d76b951c8">loop</a>                         : 1;  <span class="comment">/**&lt; Loopback bit */</span>
<a name="l11990"></a>11990     uint64_t <a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#a5c2f0cd335db05d3e787bd6b4fc27bf6">out2</a>                         : 1;  <span class="comment">/**&lt; OUT2 output bit */</span>
<a name="l11991"></a>11991     uint64_t <a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#a7e73b3b62cfc8298c6149d749d818166">out1</a>                         : 1;  <span class="comment">/**&lt; OUT1 output bit */</span>
<a name="l11992"></a>11992     uint64_t <a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#a1d76fdb29a50703280a4260050a0b303">rts</a>                          : 1;  <span class="comment">/**&lt; Request To Send output bit */</span>
<a name="l11993"></a>11993     uint64_t <a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#ac23b2cdf86c85c8881ed9f23f59634e1">dtr</a>                          : 1;  <span class="comment">/**&lt; Data Terminal Ready output bit */</span>
<a name="l11994"></a>11994 <span class="preprocessor">#else</span>
<a name="l11995"></a><a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#ac23b2cdf86c85c8881ed9f23f59634e1">11995</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#ac23b2cdf86c85c8881ed9f23f59634e1">dtr</a>                          : 1;
<a name="l11996"></a><a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#a1d76fdb29a50703280a4260050a0b303">11996</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#a1d76fdb29a50703280a4260050a0b303">rts</a>                          : 1;
<a name="l11997"></a><a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#a7e73b3b62cfc8298c6149d749d818166">11997</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#a7e73b3b62cfc8298c6149d749d818166">out1</a>                         : 1;
<a name="l11998"></a><a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#a5c2f0cd335db05d3e787bd6b4fc27bf6">11998</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#a5c2f0cd335db05d3e787bd6b4fc27bf6">out2</a>                         : 1;
<a name="l11999"></a><a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#ab7e74949c24a9cc399d31c1d76b951c8">11999</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#ab7e74949c24a9cc399d31c1d76b951c8">loop</a>                         : 1;
<a name="l12000"></a><a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#a3a182258485dd0bd12e6d7171b889731">12000</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#a3a182258485dd0bd12e6d7171b889731">afce</a>                         : 1;
<a name="l12001"></a><a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#a5281434b7be38e87cda7266ef6ce72f4">12001</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html#a5281434b7be38e87cda7266ef6ce72f4">reserved_6_63</a>                : 58;
<a name="l12002"></a>12002 <span class="preprocessor">#endif</span>
<a name="l12003"></a>12003 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__mcr.html#a44235004bc5183e55cb2565f277a757e">s</a>;
<a name="l12004"></a><a class="code" href="unioncvmx__mio__uart2__mcr.html#ad4d54862fc7ad9a7f4b3c036ff17a924">12004</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html">cvmx_mio_uart2_mcr_s</a>           <a class="code" href="unioncvmx__mio__uart2__mcr.html#ad4d54862fc7ad9a7f4b3c036ff17a924">cn52xx</a>;
<a name="l12005"></a><a class="code" href="unioncvmx__mio__uart2__mcr.html#ad76316001b729519033eaf4cdd90fdc2">12005</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__mcr_1_1cvmx__mio__uart2__mcr__s.html">cvmx_mio_uart2_mcr_s</a>           <a class="code" href="unioncvmx__mio__uart2__mcr.html#ad76316001b729519033eaf4cdd90fdc2">cn52xxp1</a>;
<a name="l12006"></a>12006 };
<a name="l12007"></a><a class="code" href="cvmx-mio-defs_8h.html#a6ca34dea82deeea0765039e9ed40fa28">12007</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__mcr.html" title="cvmx_mio_uart2_mcr">cvmx_mio_uart2_mcr</a> <a class="code" href="unioncvmx__mio__uart2__mcr.html" title="cvmx_mio_uart2_mcr">cvmx_mio_uart2_mcr_t</a>;
<a name="l12008"></a>12008 <span class="comment"></span>
<a name="l12009"></a>12009 <span class="comment">/**</span>
<a name="l12010"></a>12010 <span class="comment"> * cvmx_mio_uart2_msr</span>
<a name="l12011"></a>12011 <span class="comment"> */</span>
<a name="l12012"></a><a class="code" href="unioncvmx__mio__uart2__msr.html">12012</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__msr.html" title="cvmx_mio_uart2_msr">cvmx_mio_uart2_msr</a> {
<a name="l12013"></a><a class="code" href="unioncvmx__mio__uart2__msr.html#ae797e27cb9b992ff1be24ff5501978c3">12013</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__msr.html#ae797e27cb9b992ff1be24ff5501978c3">u64</a>;
<a name="l12014"></a><a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html">12014</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html">cvmx_mio_uart2_msr_s</a> {
<a name="l12015"></a>12015 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12016"></a>12016 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#a924d8a717bce3125a3297c6fb29e8e46">reserved_8_63</a>                : 56;
<a name="l12017"></a>12017     uint64_t <a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#aaeb1f49948a45fedb477ed508cf85376">dcd</a>                          : 1;  <span class="comment">/**&lt; Data Carrier Detect input bit */</span>
<a name="l12018"></a>12018     uint64_t <a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#a33ecf588e641612fb7683dc66e830548">ri</a>                           : 1;  <span class="comment">/**&lt; Ring Indicator input bit */</span>
<a name="l12019"></a>12019     uint64_t <a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#a8e12bfa307e7c97c7171250fa9fbdf6a">dsr</a>                          : 1;  <span class="comment">/**&lt; Data Set Ready input bit */</span>
<a name="l12020"></a>12020     uint64_t <a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#a1771a91763e67d432ac662d06819f13f">cts</a>                          : 1;  <span class="comment">/**&lt; Clear To Send input bit */</span>
<a name="l12021"></a>12021     uint64_t <a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#aaa9e41c9cfec15c64b9f05ce1947fff2">ddcd</a>                         : 1;  <span class="comment">/**&lt; Delta Data Carrier Detect bit */</span>
<a name="l12022"></a>12022     uint64_t <a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#ae84c574ecd948de2c8a00bd5848a7efd">teri</a>                         : 1;  <span class="comment">/**&lt; Trailing Edge of Ring Indicator bit */</span>
<a name="l12023"></a>12023     uint64_t <a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#a189aa3c3e27b414e00aae18ee873403a">ddsr</a>                         : 1;  <span class="comment">/**&lt; Delta Data Set Ready bit */</span>
<a name="l12024"></a>12024     uint64_t <a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#a49364a1bb74b304d6f3774506689c3cc">dcts</a>                         : 1;  <span class="comment">/**&lt; Delta Clear To Send bit */</span>
<a name="l12025"></a>12025 <span class="preprocessor">#else</span>
<a name="l12026"></a><a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#a49364a1bb74b304d6f3774506689c3cc">12026</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#a49364a1bb74b304d6f3774506689c3cc">dcts</a>                         : 1;
<a name="l12027"></a><a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#a189aa3c3e27b414e00aae18ee873403a">12027</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#a189aa3c3e27b414e00aae18ee873403a">ddsr</a>                         : 1;
<a name="l12028"></a><a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#ae84c574ecd948de2c8a00bd5848a7efd">12028</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#ae84c574ecd948de2c8a00bd5848a7efd">teri</a>                         : 1;
<a name="l12029"></a><a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#aaa9e41c9cfec15c64b9f05ce1947fff2">12029</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#aaa9e41c9cfec15c64b9f05ce1947fff2">ddcd</a>                         : 1;
<a name="l12030"></a><a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#a1771a91763e67d432ac662d06819f13f">12030</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#a1771a91763e67d432ac662d06819f13f">cts</a>                          : 1;
<a name="l12031"></a><a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#a8e12bfa307e7c97c7171250fa9fbdf6a">12031</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#a8e12bfa307e7c97c7171250fa9fbdf6a">dsr</a>                          : 1;
<a name="l12032"></a><a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#a33ecf588e641612fb7683dc66e830548">12032</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#a33ecf588e641612fb7683dc66e830548">ri</a>                           : 1;
<a name="l12033"></a><a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#aaeb1f49948a45fedb477ed508cf85376">12033</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#aaeb1f49948a45fedb477ed508cf85376">dcd</a>                          : 1;
<a name="l12034"></a><a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#a924d8a717bce3125a3297c6fb29e8e46">12034</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html#a924d8a717bce3125a3297c6fb29e8e46">reserved_8_63</a>                : 56;
<a name="l12035"></a>12035 <span class="preprocessor">#endif</span>
<a name="l12036"></a>12036 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__msr.html#aab414a7f270832685562794276b9c74b">s</a>;
<a name="l12037"></a><a class="code" href="unioncvmx__mio__uart2__msr.html#af4cdad74b0c363d643ae2b2347707f3a">12037</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html">cvmx_mio_uart2_msr_s</a>           <a class="code" href="unioncvmx__mio__uart2__msr.html#af4cdad74b0c363d643ae2b2347707f3a">cn52xx</a>;
<a name="l12038"></a><a class="code" href="unioncvmx__mio__uart2__msr.html#a6507b0ddd00fb58648237d14d644c8a4">12038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__msr_1_1cvmx__mio__uart2__msr__s.html">cvmx_mio_uart2_msr_s</a>           <a class="code" href="unioncvmx__mio__uart2__msr.html#a6507b0ddd00fb58648237d14d644c8a4">cn52xxp1</a>;
<a name="l12039"></a>12039 };
<a name="l12040"></a><a class="code" href="cvmx-mio-defs_8h.html#aa8d4da9fe7c64a86af2b8241f26b36db">12040</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__msr.html" title="cvmx_mio_uart2_msr">cvmx_mio_uart2_msr</a> <a class="code" href="unioncvmx__mio__uart2__msr.html" title="cvmx_mio_uart2_msr">cvmx_mio_uart2_msr_t</a>;
<a name="l12041"></a>12041 <span class="comment"></span>
<a name="l12042"></a>12042 <span class="comment">/**</span>
<a name="l12043"></a>12043 <span class="comment"> * cvmx_mio_uart2_rbr</span>
<a name="l12044"></a>12044 <span class="comment"> */</span>
<a name="l12045"></a><a class="code" href="unioncvmx__mio__uart2__rbr.html">12045</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__rbr.html" title="cvmx_mio_uart2_rbr">cvmx_mio_uart2_rbr</a> {
<a name="l12046"></a><a class="code" href="unioncvmx__mio__uart2__rbr.html#a9e1d9f02812649463c94f7ba2bd83f1c">12046</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__rbr.html#a9e1d9f02812649463c94f7ba2bd83f1c">u64</a>;
<a name="l12047"></a><a class="code" href="structcvmx__mio__uart2__rbr_1_1cvmx__mio__uart2__rbr__s.html">12047</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__rbr_1_1cvmx__mio__uart2__rbr__s.html">cvmx_mio_uart2_rbr_s</a> {
<a name="l12048"></a>12048 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12049"></a>12049 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__rbr_1_1cvmx__mio__uart2__rbr__s.html#a4fe6a7bdc46c804d452bc768a8f19d3c">reserved_8_63</a>                : 56;
<a name="l12050"></a>12050     uint64_t <a class="code" href="structcvmx__mio__uart2__rbr_1_1cvmx__mio__uart2__rbr__s.html#a97e13853def22d7b6a3e694e2da8ef49">rbr</a>                          : 8;  <span class="comment">/**&lt; Receive Buffer Register */</span>
<a name="l12051"></a>12051 <span class="preprocessor">#else</span>
<a name="l12052"></a><a class="code" href="structcvmx__mio__uart2__rbr_1_1cvmx__mio__uart2__rbr__s.html#a97e13853def22d7b6a3e694e2da8ef49">12052</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__rbr_1_1cvmx__mio__uart2__rbr__s.html#a97e13853def22d7b6a3e694e2da8ef49">rbr</a>                          : 8;
<a name="l12053"></a><a class="code" href="structcvmx__mio__uart2__rbr_1_1cvmx__mio__uart2__rbr__s.html#a4fe6a7bdc46c804d452bc768a8f19d3c">12053</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__rbr_1_1cvmx__mio__uart2__rbr__s.html#a4fe6a7bdc46c804d452bc768a8f19d3c">reserved_8_63</a>                : 56;
<a name="l12054"></a>12054 <span class="preprocessor">#endif</span>
<a name="l12055"></a>12055 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__rbr.html#a8ca5b268f03183dbe8231796c8457ab8">s</a>;
<a name="l12056"></a><a class="code" href="unioncvmx__mio__uart2__rbr.html#a61f8f121b0f3b566c3d1785af70e5c10">12056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__rbr_1_1cvmx__mio__uart2__rbr__s.html">cvmx_mio_uart2_rbr_s</a>           <a class="code" href="unioncvmx__mio__uart2__rbr.html#a61f8f121b0f3b566c3d1785af70e5c10">cn52xx</a>;
<a name="l12057"></a><a class="code" href="unioncvmx__mio__uart2__rbr.html#abf592da533b423f1e52723228e5d2920">12057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__rbr_1_1cvmx__mio__uart2__rbr__s.html">cvmx_mio_uart2_rbr_s</a>           <a class="code" href="unioncvmx__mio__uart2__rbr.html#abf592da533b423f1e52723228e5d2920">cn52xxp1</a>;
<a name="l12058"></a>12058 };
<a name="l12059"></a><a class="code" href="cvmx-mio-defs_8h.html#ad98f03c4ccd7e9d8b97fdc70abc1c3d1">12059</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__rbr.html" title="cvmx_mio_uart2_rbr">cvmx_mio_uart2_rbr</a> <a class="code" href="unioncvmx__mio__uart2__rbr.html" title="cvmx_mio_uart2_rbr">cvmx_mio_uart2_rbr_t</a>;
<a name="l12060"></a>12060 <span class="comment"></span>
<a name="l12061"></a>12061 <span class="comment">/**</span>
<a name="l12062"></a>12062 <span class="comment"> * cvmx_mio_uart2_rfl</span>
<a name="l12063"></a>12063 <span class="comment"> */</span>
<a name="l12064"></a><a class="code" href="unioncvmx__mio__uart2__rfl.html">12064</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__rfl.html" title="cvmx_mio_uart2_rfl">cvmx_mio_uart2_rfl</a> {
<a name="l12065"></a><a class="code" href="unioncvmx__mio__uart2__rfl.html#a745cb947b867304b72af72f222a2dee0">12065</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__rfl.html#a745cb947b867304b72af72f222a2dee0">u64</a>;
<a name="l12066"></a><a class="code" href="structcvmx__mio__uart2__rfl_1_1cvmx__mio__uart2__rfl__s.html">12066</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__rfl_1_1cvmx__mio__uart2__rfl__s.html">cvmx_mio_uart2_rfl_s</a> {
<a name="l12067"></a>12067 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12068"></a>12068 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__rfl_1_1cvmx__mio__uart2__rfl__s.html#abda64782dfd1571986cca26d0a47a315">reserved_7_63</a>                : 57;
<a name="l12069"></a>12069     uint64_t <a class="code" href="structcvmx__mio__uart2__rfl_1_1cvmx__mio__uart2__rfl__s.html#a17e43395c55ee7dfad8618f957ed10b8">rfl</a>                          : 7;  <span class="comment">/**&lt; Receive FIFO Level Register */</span>
<a name="l12070"></a>12070 <span class="preprocessor">#else</span>
<a name="l12071"></a><a class="code" href="structcvmx__mio__uart2__rfl_1_1cvmx__mio__uart2__rfl__s.html#a17e43395c55ee7dfad8618f957ed10b8">12071</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__rfl_1_1cvmx__mio__uart2__rfl__s.html#a17e43395c55ee7dfad8618f957ed10b8">rfl</a>                          : 7;
<a name="l12072"></a><a class="code" href="structcvmx__mio__uart2__rfl_1_1cvmx__mio__uart2__rfl__s.html#abda64782dfd1571986cca26d0a47a315">12072</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__rfl_1_1cvmx__mio__uart2__rfl__s.html#abda64782dfd1571986cca26d0a47a315">reserved_7_63</a>                : 57;
<a name="l12073"></a>12073 <span class="preprocessor">#endif</span>
<a name="l12074"></a>12074 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__rfl.html#a8905369f6a69de3c97f1f99a8a69244e">s</a>;
<a name="l12075"></a><a class="code" href="unioncvmx__mio__uart2__rfl.html#a4f873f550b887c796dfed145bea064db">12075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__rfl_1_1cvmx__mio__uart2__rfl__s.html">cvmx_mio_uart2_rfl_s</a>           <a class="code" href="unioncvmx__mio__uart2__rfl.html#a4f873f550b887c796dfed145bea064db">cn52xx</a>;
<a name="l12076"></a><a class="code" href="unioncvmx__mio__uart2__rfl.html#a01259e890538041b1cfcc5694fc914ad">12076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__rfl_1_1cvmx__mio__uart2__rfl__s.html">cvmx_mio_uart2_rfl_s</a>           <a class="code" href="unioncvmx__mio__uart2__rfl.html#a01259e890538041b1cfcc5694fc914ad">cn52xxp1</a>;
<a name="l12077"></a>12077 };
<a name="l12078"></a><a class="code" href="cvmx-mio-defs_8h.html#ad0977a0c6784b6c831d12dbbdf22a0f6">12078</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__rfl.html" title="cvmx_mio_uart2_rfl">cvmx_mio_uart2_rfl</a> <a class="code" href="unioncvmx__mio__uart2__rfl.html" title="cvmx_mio_uart2_rfl">cvmx_mio_uart2_rfl_t</a>;
<a name="l12079"></a>12079 <span class="comment"></span>
<a name="l12080"></a>12080 <span class="comment">/**</span>
<a name="l12081"></a>12081 <span class="comment"> * cvmx_mio_uart2_rfw</span>
<a name="l12082"></a>12082 <span class="comment"> */</span>
<a name="l12083"></a><a class="code" href="unioncvmx__mio__uart2__rfw.html">12083</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__rfw.html" title="cvmx_mio_uart2_rfw">cvmx_mio_uart2_rfw</a> {
<a name="l12084"></a><a class="code" href="unioncvmx__mio__uart2__rfw.html#a88b1c91be1f6306e8d9525772523b5ba">12084</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__rfw.html#a88b1c91be1f6306e8d9525772523b5ba">u64</a>;
<a name="l12085"></a><a class="code" href="structcvmx__mio__uart2__rfw_1_1cvmx__mio__uart2__rfw__s.html">12085</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__rfw_1_1cvmx__mio__uart2__rfw__s.html">cvmx_mio_uart2_rfw_s</a> {
<a name="l12086"></a>12086 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12087"></a>12087 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__rfw_1_1cvmx__mio__uart2__rfw__s.html#a9401b109ace2df152bda30d336da41e1">reserved_10_63</a>               : 54;
<a name="l12088"></a>12088     uint64_t <a class="code" href="structcvmx__mio__uart2__rfw_1_1cvmx__mio__uart2__rfw__s.html#ac32fc3bf766f96c35274a19f3e0560d8">rffe</a>                         : 1;  <span class="comment">/**&lt; Receive FIFO Framing Error */</span>
<a name="l12089"></a>12089     uint64_t <a class="code" href="structcvmx__mio__uart2__rfw_1_1cvmx__mio__uart2__rfw__s.html#a7782e77b1dac0109e38f01d4344ecb5b">rfpe</a>                         : 1;  <span class="comment">/**&lt; Receive FIFO Parity Error */</span>
<a name="l12090"></a>12090     uint64_t <a class="code" href="structcvmx__mio__uart2__rfw_1_1cvmx__mio__uart2__rfw__s.html#a57d8df4d17319da18b72759505f1b164">rfwd</a>                         : 8;  <span class="comment">/**&lt; Receive FIFO Write Data */</span>
<a name="l12091"></a>12091 <span class="preprocessor">#else</span>
<a name="l12092"></a><a class="code" href="structcvmx__mio__uart2__rfw_1_1cvmx__mio__uart2__rfw__s.html#a57d8df4d17319da18b72759505f1b164">12092</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__rfw_1_1cvmx__mio__uart2__rfw__s.html#a57d8df4d17319da18b72759505f1b164">rfwd</a>                         : 8;
<a name="l12093"></a><a class="code" href="structcvmx__mio__uart2__rfw_1_1cvmx__mio__uart2__rfw__s.html#a7782e77b1dac0109e38f01d4344ecb5b">12093</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__rfw_1_1cvmx__mio__uart2__rfw__s.html#a7782e77b1dac0109e38f01d4344ecb5b">rfpe</a>                         : 1;
<a name="l12094"></a><a class="code" href="structcvmx__mio__uart2__rfw_1_1cvmx__mio__uart2__rfw__s.html#ac32fc3bf766f96c35274a19f3e0560d8">12094</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__rfw_1_1cvmx__mio__uart2__rfw__s.html#ac32fc3bf766f96c35274a19f3e0560d8">rffe</a>                         : 1;
<a name="l12095"></a><a class="code" href="structcvmx__mio__uart2__rfw_1_1cvmx__mio__uart2__rfw__s.html#a9401b109ace2df152bda30d336da41e1">12095</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__rfw_1_1cvmx__mio__uart2__rfw__s.html#a9401b109ace2df152bda30d336da41e1">reserved_10_63</a>               : 54;
<a name="l12096"></a>12096 <span class="preprocessor">#endif</span>
<a name="l12097"></a>12097 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__rfw.html#aa27cd539fa41519d7672f4b0b66222f9">s</a>;
<a name="l12098"></a><a class="code" href="unioncvmx__mio__uart2__rfw.html#a0c940315e65585a12d9adf7c48f842c2">12098</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__rfw_1_1cvmx__mio__uart2__rfw__s.html">cvmx_mio_uart2_rfw_s</a>           <a class="code" href="unioncvmx__mio__uart2__rfw.html#a0c940315e65585a12d9adf7c48f842c2">cn52xx</a>;
<a name="l12099"></a><a class="code" href="unioncvmx__mio__uart2__rfw.html#a8bfe265dbe63d15051bb7b7c570c0b4b">12099</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__rfw_1_1cvmx__mio__uart2__rfw__s.html">cvmx_mio_uart2_rfw_s</a>           <a class="code" href="unioncvmx__mio__uart2__rfw.html#a8bfe265dbe63d15051bb7b7c570c0b4b">cn52xxp1</a>;
<a name="l12100"></a>12100 };
<a name="l12101"></a><a class="code" href="cvmx-mio-defs_8h.html#a4ee37bfc9aeb902f6a096a0dca0ea058">12101</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__rfw.html" title="cvmx_mio_uart2_rfw">cvmx_mio_uart2_rfw</a> <a class="code" href="unioncvmx__mio__uart2__rfw.html" title="cvmx_mio_uart2_rfw">cvmx_mio_uart2_rfw_t</a>;
<a name="l12102"></a>12102 <span class="comment"></span>
<a name="l12103"></a>12103 <span class="comment">/**</span>
<a name="l12104"></a>12104 <span class="comment"> * cvmx_mio_uart2_sbcr</span>
<a name="l12105"></a>12105 <span class="comment"> */</span>
<a name="l12106"></a><a class="code" href="unioncvmx__mio__uart2__sbcr.html">12106</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__sbcr.html" title="cvmx_mio_uart2_sbcr">cvmx_mio_uart2_sbcr</a> {
<a name="l12107"></a><a class="code" href="unioncvmx__mio__uart2__sbcr.html#a989d1bb24350eb95857b6ca7b9574b18">12107</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__sbcr.html#a989d1bb24350eb95857b6ca7b9574b18">u64</a>;
<a name="l12108"></a><a class="code" href="structcvmx__mio__uart2__sbcr_1_1cvmx__mio__uart2__sbcr__s.html">12108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__sbcr_1_1cvmx__mio__uart2__sbcr__s.html">cvmx_mio_uart2_sbcr_s</a> {
<a name="l12109"></a>12109 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12110"></a>12110 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__sbcr_1_1cvmx__mio__uart2__sbcr__s.html#ab9ee3be39bafba8d323db0d793911e07">reserved_1_63</a>                : 63;
<a name="l12111"></a>12111     uint64_t <a class="code" href="structcvmx__mio__uart2__sbcr_1_1cvmx__mio__uart2__sbcr__s.html#ad2e30788e00847d0b6775fd397db5d49">sbcr</a>                         : 1;  <span class="comment">/**&lt; Shadow Break Control */</span>
<a name="l12112"></a>12112 <span class="preprocessor">#else</span>
<a name="l12113"></a><a class="code" href="structcvmx__mio__uart2__sbcr_1_1cvmx__mio__uart2__sbcr__s.html#ad2e30788e00847d0b6775fd397db5d49">12113</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__sbcr_1_1cvmx__mio__uart2__sbcr__s.html#ad2e30788e00847d0b6775fd397db5d49">sbcr</a>                         : 1;
<a name="l12114"></a><a class="code" href="structcvmx__mio__uart2__sbcr_1_1cvmx__mio__uart2__sbcr__s.html#ab9ee3be39bafba8d323db0d793911e07">12114</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__sbcr_1_1cvmx__mio__uart2__sbcr__s.html#ab9ee3be39bafba8d323db0d793911e07">reserved_1_63</a>                : 63;
<a name="l12115"></a>12115 <span class="preprocessor">#endif</span>
<a name="l12116"></a>12116 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__sbcr.html#a11c46d73273ea248425214d58ba05737">s</a>;
<a name="l12117"></a><a class="code" href="unioncvmx__mio__uart2__sbcr.html#a84d80d635db270a9df69181f66e8568c">12117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__sbcr_1_1cvmx__mio__uart2__sbcr__s.html">cvmx_mio_uart2_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uart2__sbcr.html#a84d80d635db270a9df69181f66e8568c">cn52xx</a>;
<a name="l12118"></a><a class="code" href="unioncvmx__mio__uart2__sbcr.html#a26efd0a237cdc9fdcbe9d555758dc11d">12118</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__sbcr_1_1cvmx__mio__uart2__sbcr__s.html">cvmx_mio_uart2_sbcr_s</a>          <a class="code" href="unioncvmx__mio__uart2__sbcr.html#a26efd0a237cdc9fdcbe9d555758dc11d">cn52xxp1</a>;
<a name="l12119"></a>12119 };
<a name="l12120"></a><a class="code" href="cvmx-mio-defs_8h.html#af1130fe06755a62d65a0dd838ab3aae4">12120</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__sbcr.html" title="cvmx_mio_uart2_sbcr">cvmx_mio_uart2_sbcr</a> <a class="code" href="unioncvmx__mio__uart2__sbcr.html" title="cvmx_mio_uart2_sbcr">cvmx_mio_uart2_sbcr_t</a>;
<a name="l12121"></a>12121 <span class="comment"></span>
<a name="l12122"></a>12122 <span class="comment">/**</span>
<a name="l12123"></a>12123 <span class="comment"> * cvmx_mio_uart2_scr</span>
<a name="l12124"></a>12124 <span class="comment"> */</span>
<a name="l12125"></a><a class="code" href="unioncvmx__mio__uart2__scr.html">12125</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__scr.html" title="cvmx_mio_uart2_scr">cvmx_mio_uart2_scr</a> {
<a name="l12126"></a><a class="code" href="unioncvmx__mio__uart2__scr.html#ab298eb9c0aed3d3773c8df59b7135071">12126</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__scr.html#ab298eb9c0aed3d3773c8df59b7135071">u64</a>;
<a name="l12127"></a><a class="code" href="structcvmx__mio__uart2__scr_1_1cvmx__mio__uart2__scr__s.html">12127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__scr_1_1cvmx__mio__uart2__scr__s.html">cvmx_mio_uart2_scr_s</a> {
<a name="l12128"></a>12128 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12129"></a>12129 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__scr_1_1cvmx__mio__uart2__scr__s.html#a7c78d68e36b7e3d6bd1ab575491f7c2f">reserved_8_63</a>                : 56;
<a name="l12130"></a>12130     uint64_t <a class="code" href="structcvmx__mio__uart2__scr_1_1cvmx__mio__uart2__scr__s.html#a64a2855cdb6ee113f7d33bd2f6283260">scr</a>                          : 8;  <span class="comment">/**&lt; Scratchpad Register */</span>
<a name="l12131"></a>12131 <span class="preprocessor">#else</span>
<a name="l12132"></a><a class="code" href="structcvmx__mio__uart2__scr_1_1cvmx__mio__uart2__scr__s.html#a64a2855cdb6ee113f7d33bd2f6283260">12132</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__scr_1_1cvmx__mio__uart2__scr__s.html#a64a2855cdb6ee113f7d33bd2f6283260">scr</a>                          : 8;
<a name="l12133"></a><a class="code" href="structcvmx__mio__uart2__scr_1_1cvmx__mio__uart2__scr__s.html#a7c78d68e36b7e3d6bd1ab575491f7c2f">12133</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__scr_1_1cvmx__mio__uart2__scr__s.html#a7c78d68e36b7e3d6bd1ab575491f7c2f">reserved_8_63</a>                : 56;
<a name="l12134"></a>12134 <span class="preprocessor">#endif</span>
<a name="l12135"></a>12135 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__scr.html#a2749a576d9e5b99cc9993196cf5208d4">s</a>;
<a name="l12136"></a><a class="code" href="unioncvmx__mio__uart2__scr.html#a4efdcba1d3798ee9f553a8af251ff8e4">12136</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__scr_1_1cvmx__mio__uart2__scr__s.html">cvmx_mio_uart2_scr_s</a>           <a class="code" href="unioncvmx__mio__uart2__scr.html#a4efdcba1d3798ee9f553a8af251ff8e4">cn52xx</a>;
<a name="l12137"></a><a class="code" href="unioncvmx__mio__uart2__scr.html#a0107434e1a6681991829a9dc8fd713c5">12137</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__scr_1_1cvmx__mio__uart2__scr__s.html">cvmx_mio_uart2_scr_s</a>           <a class="code" href="unioncvmx__mio__uart2__scr.html#a0107434e1a6681991829a9dc8fd713c5">cn52xxp1</a>;
<a name="l12138"></a>12138 };
<a name="l12139"></a><a class="code" href="cvmx-mio-defs_8h.html#aa3673d9dccea7ee2456178e31c7b95be">12139</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__scr.html" title="cvmx_mio_uart2_scr">cvmx_mio_uart2_scr</a> <a class="code" href="unioncvmx__mio__uart2__scr.html" title="cvmx_mio_uart2_scr">cvmx_mio_uart2_scr_t</a>;
<a name="l12140"></a>12140 <span class="comment"></span>
<a name="l12141"></a>12141 <span class="comment">/**</span>
<a name="l12142"></a>12142 <span class="comment"> * cvmx_mio_uart2_sfe</span>
<a name="l12143"></a>12143 <span class="comment"> */</span>
<a name="l12144"></a><a class="code" href="unioncvmx__mio__uart2__sfe.html">12144</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__sfe.html" title="cvmx_mio_uart2_sfe">cvmx_mio_uart2_sfe</a> {
<a name="l12145"></a><a class="code" href="unioncvmx__mio__uart2__sfe.html#a89ab36b78ac7fb6ae862a0c1a82a4414">12145</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__sfe.html#a89ab36b78ac7fb6ae862a0c1a82a4414">u64</a>;
<a name="l12146"></a><a class="code" href="structcvmx__mio__uart2__sfe_1_1cvmx__mio__uart2__sfe__s.html">12146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__sfe_1_1cvmx__mio__uart2__sfe__s.html">cvmx_mio_uart2_sfe_s</a> {
<a name="l12147"></a>12147 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12148"></a>12148 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__sfe_1_1cvmx__mio__uart2__sfe__s.html#abda9abe960a93f1b83369abbee483abd">reserved_1_63</a>                : 63;
<a name="l12149"></a>12149     uint64_t <a class="code" href="structcvmx__mio__uart2__sfe_1_1cvmx__mio__uart2__sfe__s.html#a6f81090db53c218aba84286424caed77">sfe</a>                          : 1;  <span class="comment">/**&lt; Shadow FIFO Enable */</span>
<a name="l12150"></a>12150 <span class="preprocessor">#else</span>
<a name="l12151"></a><a class="code" href="structcvmx__mio__uart2__sfe_1_1cvmx__mio__uart2__sfe__s.html#a6f81090db53c218aba84286424caed77">12151</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__sfe_1_1cvmx__mio__uart2__sfe__s.html#a6f81090db53c218aba84286424caed77">sfe</a>                          : 1;
<a name="l12152"></a><a class="code" href="structcvmx__mio__uart2__sfe_1_1cvmx__mio__uart2__sfe__s.html#abda9abe960a93f1b83369abbee483abd">12152</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__sfe_1_1cvmx__mio__uart2__sfe__s.html#abda9abe960a93f1b83369abbee483abd">reserved_1_63</a>                : 63;
<a name="l12153"></a>12153 <span class="preprocessor">#endif</span>
<a name="l12154"></a>12154 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__sfe.html#a2e87416298c000fbb9dd418b2c6235f6">s</a>;
<a name="l12155"></a><a class="code" href="unioncvmx__mio__uart2__sfe.html#a1f0929309e100276c173d12c0bbe6e0a">12155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__sfe_1_1cvmx__mio__uart2__sfe__s.html">cvmx_mio_uart2_sfe_s</a>           <a class="code" href="unioncvmx__mio__uart2__sfe.html#a1f0929309e100276c173d12c0bbe6e0a">cn52xx</a>;
<a name="l12156"></a><a class="code" href="unioncvmx__mio__uart2__sfe.html#afd96e69a7e01bb7f76bc2cdebeb73ca6">12156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__sfe_1_1cvmx__mio__uart2__sfe__s.html">cvmx_mio_uart2_sfe_s</a>           <a class="code" href="unioncvmx__mio__uart2__sfe.html#afd96e69a7e01bb7f76bc2cdebeb73ca6">cn52xxp1</a>;
<a name="l12157"></a>12157 };
<a name="l12158"></a><a class="code" href="cvmx-mio-defs_8h.html#a5a91f875c13107aeb15d74aa69d5602d">12158</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__sfe.html" title="cvmx_mio_uart2_sfe">cvmx_mio_uart2_sfe</a> <a class="code" href="unioncvmx__mio__uart2__sfe.html" title="cvmx_mio_uart2_sfe">cvmx_mio_uart2_sfe_t</a>;
<a name="l12159"></a>12159 <span class="comment"></span>
<a name="l12160"></a>12160 <span class="comment">/**</span>
<a name="l12161"></a>12161 <span class="comment"> * cvmx_mio_uart2_srr</span>
<a name="l12162"></a>12162 <span class="comment"> */</span>
<a name="l12163"></a><a class="code" href="unioncvmx__mio__uart2__srr.html">12163</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__srr.html" title="cvmx_mio_uart2_srr">cvmx_mio_uart2_srr</a> {
<a name="l12164"></a><a class="code" href="unioncvmx__mio__uart2__srr.html#a450c566f3f4071305bb611d2ca972ba9">12164</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__srr.html#a450c566f3f4071305bb611d2ca972ba9">u64</a>;
<a name="l12165"></a><a class="code" href="structcvmx__mio__uart2__srr_1_1cvmx__mio__uart2__srr__s.html">12165</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__srr_1_1cvmx__mio__uart2__srr__s.html">cvmx_mio_uart2_srr_s</a> {
<a name="l12166"></a>12166 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12167"></a>12167 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__srr_1_1cvmx__mio__uart2__srr__s.html#a34a9abd0ff767efc589db93d4a6f1061">reserved_3_63</a>                : 61;
<a name="l12168"></a>12168     uint64_t <a class="code" href="structcvmx__mio__uart2__srr_1_1cvmx__mio__uart2__srr__s.html#aa3c6c25ba622286aa45260e8ffebf78b">stfr</a>                         : 1;  <span class="comment">/**&lt; Shadow TX FIFO Reset */</span>
<a name="l12169"></a>12169     uint64_t <a class="code" href="structcvmx__mio__uart2__srr_1_1cvmx__mio__uart2__srr__s.html#a6c3864daa09b1d63a92d1b44da336774">srfr</a>                         : 1;  <span class="comment">/**&lt; Shadow RX FIFO Reset */</span>
<a name="l12170"></a>12170     uint64_t <a class="code" href="structcvmx__mio__uart2__srr_1_1cvmx__mio__uart2__srr__s.html#aa3c97238874475c51497b3269f794d06">usr</a>                          : 1;  <span class="comment">/**&lt; UART Soft Reset */</span>
<a name="l12171"></a>12171 <span class="preprocessor">#else</span>
<a name="l12172"></a><a class="code" href="structcvmx__mio__uart2__srr_1_1cvmx__mio__uart2__srr__s.html#aa3c97238874475c51497b3269f794d06">12172</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__srr_1_1cvmx__mio__uart2__srr__s.html#aa3c97238874475c51497b3269f794d06">usr</a>                          : 1;
<a name="l12173"></a><a class="code" href="structcvmx__mio__uart2__srr_1_1cvmx__mio__uart2__srr__s.html#a6c3864daa09b1d63a92d1b44da336774">12173</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__srr_1_1cvmx__mio__uart2__srr__s.html#a6c3864daa09b1d63a92d1b44da336774">srfr</a>                         : 1;
<a name="l12174"></a><a class="code" href="structcvmx__mio__uart2__srr_1_1cvmx__mio__uart2__srr__s.html#aa3c6c25ba622286aa45260e8ffebf78b">12174</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__srr_1_1cvmx__mio__uart2__srr__s.html#aa3c6c25ba622286aa45260e8ffebf78b">stfr</a>                         : 1;
<a name="l12175"></a><a class="code" href="structcvmx__mio__uart2__srr_1_1cvmx__mio__uart2__srr__s.html#a34a9abd0ff767efc589db93d4a6f1061">12175</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__srr_1_1cvmx__mio__uart2__srr__s.html#a34a9abd0ff767efc589db93d4a6f1061">reserved_3_63</a>                : 61;
<a name="l12176"></a>12176 <span class="preprocessor">#endif</span>
<a name="l12177"></a>12177 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__srr.html#aa7ff7b99a190988b1e41a3befba9c262">s</a>;
<a name="l12178"></a><a class="code" href="unioncvmx__mio__uart2__srr.html#a14ca2536eb35c7c4476fb92b51e6abb5">12178</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__srr_1_1cvmx__mio__uart2__srr__s.html">cvmx_mio_uart2_srr_s</a>           <a class="code" href="unioncvmx__mio__uart2__srr.html#a14ca2536eb35c7c4476fb92b51e6abb5">cn52xx</a>;
<a name="l12179"></a><a class="code" href="unioncvmx__mio__uart2__srr.html#a1da6b29221f601b52da21f9805c74144">12179</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__srr_1_1cvmx__mio__uart2__srr__s.html">cvmx_mio_uart2_srr_s</a>           <a class="code" href="unioncvmx__mio__uart2__srr.html#a1da6b29221f601b52da21f9805c74144">cn52xxp1</a>;
<a name="l12180"></a>12180 };
<a name="l12181"></a><a class="code" href="cvmx-mio-defs_8h.html#a7f3e1565ebc33f39b4ee637df341454b">12181</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__srr.html" title="cvmx_mio_uart2_srr">cvmx_mio_uart2_srr</a> <a class="code" href="unioncvmx__mio__uart2__srr.html" title="cvmx_mio_uart2_srr">cvmx_mio_uart2_srr_t</a>;
<a name="l12182"></a>12182 <span class="comment"></span>
<a name="l12183"></a>12183 <span class="comment">/**</span>
<a name="l12184"></a>12184 <span class="comment"> * cvmx_mio_uart2_srt</span>
<a name="l12185"></a>12185 <span class="comment"> */</span>
<a name="l12186"></a><a class="code" href="unioncvmx__mio__uart2__srt.html">12186</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__srt.html" title="cvmx_mio_uart2_srt">cvmx_mio_uart2_srt</a> {
<a name="l12187"></a><a class="code" href="unioncvmx__mio__uart2__srt.html#a46f69f1fedc53baebf3fd609d6fb73b9">12187</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__srt.html#a46f69f1fedc53baebf3fd609d6fb73b9">u64</a>;
<a name="l12188"></a><a class="code" href="structcvmx__mio__uart2__srt_1_1cvmx__mio__uart2__srt__s.html">12188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__srt_1_1cvmx__mio__uart2__srt__s.html">cvmx_mio_uart2_srt_s</a> {
<a name="l12189"></a>12189 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12190"></a>12190 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__srt_1_1cvmx__mio__uart2__srt__s.html#a8a8e1fa423eecb0a98d4b8ba72452d68">reserved_2_63</a>                : 62;
<a name="l12191"></a>12191     uint64_t <a class="code" href="structcvmx__mio__uart2__srt_1_1cvmx__mio__uart2__srt__s.html#a9574a75352c2eadb08e8f4ddd7f5a68a">srt</a>                          : 2;  <span class="comment">/**&lt; Shadow RX Trigger */</span>
<a name="l12192"></a>12192 <span class="preprocessor">#else</span>
<a name="l12193"></a><a class="code" href="structcvmx__mio__uart2__srt_1_1cvmx__mio__uart2__srt__s.html#a9574a75352c2eadb08e8f4ddd7f5a68a">12193</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__srt_1_1cvmx__mio__uart2__srt__s.html#a9574a75352c2eadb08e8f4ddd7f5a68a">srt</a>                          : 2;
<a name="l12194"></a><a class="code" href="structcvmx__mio__uart2__srt_1_1cvmx__mio__uart2__srt__s.html#a8a8e1fa423eecb0a98d4b8ba72452d68">12194</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__srt_1_1cvmx__mio__uart2__srt__s.html#a8a8e1fa423eecb0a98d4b8ba72452d68">reserved_2_63</a>                : 62;
<a name="l12195"></a>12195 <span class="preprocessor">#endif</span>
<a name="l12196"></a>12196 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__srt.html#a7860ab55241a0279be479952df672e89">s</a>;
<a name="l12197"></a><a class="code" href="unioncvmx__mio__uart2__srt.html#a8c947b5508c3c157aab08171e2e34173">12197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__srt_1_1cvmx__mio__uart2__srt__s.html">cvmx_mio_uart2_srt_s</a>           <a class="code" href="unioncvmx__mio__uart2__srt.html#a8c947b5508c3c157aab08171e2e34173">cn52xx</a>;
<a name="l12198"></a><a class="code" href="unioncvmx__mio__uart2__srt.html#a54481b2d176310b8bc9a7aa1c9d6f196">12198</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__srt_1_1cvmx__mio__uart2__srt__s.html">cvmx_mio_uart2_srt_s</a>           <a class="code" href="unioncvmx__mio__uart2__srt.html#a54481b2d176310b8bc9a7aa1c9d6f196">cn52xxp1</a>;
<a name="l12199"></a>12199 };
<a name="l12200"></a><a class="code" href="cvmx-mio-defs_8h.html#a848272537377795c77709d9883b3fc4d">12200</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__srt.html" title="cvmx_mio_uart2_srt">cvmx_mio_uart2_srt</a> <a class="code" href="unioncvmx__mio__uart2__srt.html" title="cvmx_mio_uart2_srt">cvmx_mio_uart2_srt_t</a>;
<a name="l12201"></a>12201 <span class="comment"></span>
<a name="l12202"></a>12202 <span class="comment">/**</span>
<a name="l12203"></a>12203 <span class="comment"> * cvmx_mio_uart2_srts</span>
<a name="l12204"></a>12204 <span class="comment"> */</span>
<a name="l12205"></a><a class="code" href="unioncvmx__mio__uart2__srts.html">12205</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__srts.html" title="cvmx_mio_uart2_srts">cvmx_mio_uart2_srts</a> {
<a name="l12206"></a><a class="code" href="unioncvmx__mio__uart2__srts.html#aa5f7049244cbfe4bde4815c016b39033">12206</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__srts.html#aa5f7049244cbfe4bde4815c016b39033">u64</a>;
<a name="l12207"></a><a class="code" href="structcvmx__mio__uart2__srts_1_1cvmx__mio__uart2__srts__s.html">12207</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__srts_1_1cvmx__mio__uart2__srts__s.html">cvmx_mio_uart2_srts_s</a> {
<a name="l12208"></a>12208 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12209"></a>12209 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__srts_1_1cvmx__mio__uart2__srts__s.html#ac727e50e09c679f47698aee7208a659d">reserved_1_63</a>                : 63;
<a name="l12210"></a>12210     uint64_t <a class="code" href="structcvmx__mio__uart2__srts_1_1cvmx__mio__uart2__srts__s.html#af0f3cbe8823b8616cbd4af0b7c3aaa58">srts</a>                         : 1;  <span class="comment">/**&lt; Shadow Request To Send */</span>
<a name="l12211"></a>12211 <span class="preprocessor">#else</span>
<a name="l12212"></a><a class="code" href="structcvmx__mio__uart2__srts_1_1cvmx__mio__uart2__srts__s.html#af0f3cbe8823b8616cbd4af0b7c3aaa58">12212</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__srts_1_1cvmx__mio__uart2__srts__s.html#af0f3cbe8823b8616cbd4af0b7c3aaa58">srts</a>                         : 1;
<a name="l12213"></a><a class="code" href="structcvmx__mio__uart2__srts_1_1cvmx__mio__uart2__srts__s.html#ac727e50e09c679f47698aee7208a659d">12213</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__srts_1_1cvmx__mio__uart2__srts__s.html#ac727e50e09c679f47698aee7208a659d">reserved_1_63</a>                : 63;
<a name="l12214"></a>12214 <span class="preprocessor">#endif</span>
<a name="l12215"></a>12215 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__srts.html#a4993f6092e2291369cafddc4f3fd70f4">s</a>;
<a name="l12216"></a><a class="code" href="unioncvmx__mio__uart2__srts.html#a191631fecdc6cb57fa77f88e487c071a">12216</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__srts_1_1cvmx__mio__uart2__srts__s.html">cvmx_mio_uart2_srts_s</a>          <a class="code" href="unioncvmx__mio__uart2__srts.html#a191631fecdc6cb57fa77f88e487c071a">cn52xx</a>;
<a name="l12217"></a><a class="code" href="unioncvmx__mio__uart2__srts.html#a8e2772f13830debf844b4f495125dc6c">12217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__srts_1_1cvmx__mio__uart2__srts__s.html">cvmx_mio_uart2_srts_s</a>          <a class="code" href="unioncvmx__mio__uart2__srts.html#a8e2772f13830debf844b4f495125dc6c">cn52xxp1</a>;
<a name="l12218"></a>12218 };
<a name="l12219"></a><a class="code" href="cvmx-mio-defs_8h.html#acb5ca20fe168cf18a0b71afa22b24796">12219</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__srts.html" title="cvmx_mio_uart2_srts">cvmx_mio_uart2_srts</a> <a class="code" href="unioncvmx__mio__uart2__srts.html" title="cvmx_mio_uart2_srts">cvmx_mio_uart2_srts_t</a>;
<a name="l12220"></a>12220 <span class="comment"></span>
<a name="l12221"></a>12221 <span class="comment">/**</span>
<a name="l12222"></a>12222 <span class="comment"> * cvmx_mio_uart2_stt</span>
<a name="l12223"></a>12223 <span class="comment"> */</span>
<a name="l12224"></a><a class="code" href="unioncvmx__mio__uart2__stt.html">12224</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__stt.html" title="cvmx_mio_uart2_stt">cvmx_mio_uart2_stt</a> {
<a name="l12225"></a><a class="code" href="unioncvmx__mio__uart2__stt.html#aad6f49e46195441fabee627737638211">12225</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__stt.html#aad6f49e46195441fabee627737638211">u64</a>;
<a name="l12226"></a><a class="code" href="structcvmx__mio__uart2__stt_1_1cvmx__mio__uart2__stt__s.html">12226</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__stt_1_1cvmx__mio__uart2__stt__s.html">cvmx_mio_uart2_stt_s</a> {
<a name="l12227"></a>12227 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12228"></a>12228 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__stt_1_1cvmx__mio__uart2__stt__s.html#a8110a8bbfc4c61191cf8a950d0ee2834">reserved_2_63</a>                : 62;
<a name="l12229"></a>12229     uint64_t <a class="code" href="structcvmx__mio__uart2__stt_1_1cvmx__mio__uart2__stt__s.html#a20d4f8b6ce0f3efbbf62a205cb7a4ff7">stt</a>                          : 2;  <span class="comment">/**&lt; Shadow TX Trigger */</span>
<a name="l12230"></a>12230 <span class="preprocessor">#else</span>
<a name="l12231"></a><a class="code" href="structcvmx__mio__uart2__stt_1_1cvmx__mio__uart2__stt__s.html#a20d4f8b6ce0f3efbbf62a205cb7a4ff7">12231</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__stt_1_1cvmx__mio__uart2__stt__s.html#a20d4f8b6ce0f3efbbf62a205cb7a4ff7">stt</a>                          : 2;
<a name="l12232"></a><a class="code" href="structcvmx__mio__uart2__stt_1_1cvmx__mio__uart2__stt__s.html#a8110a8bbfc4c61191cf8a950d0ee2834">12232</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__stt_1_1cvmx__mio__uart2__stt__s.html#a8110a8bbfc4c61191cf8a950d0ee2834">reserved_2_63</a>                : 62;
<a name="l12233"></a>12233 <span class="preprocessor">#endif</span>
<a name="l12234"></a>12234 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__stt.html#ae52c8b1d9dc602fa933c7bde98afc066">s</a>;
<a name="l12235"></a><a class="code" href="unioncvmx__mio__uart2__stt.html#abc316f2c9e7187631fd46e64a622f15c">12235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__stt_1_1cvmx__mio__uart2__stt__s.html">cvmx_mio_uart2_stt_s</a>           <a class="code" href="unioncvmx__mio__uart2__stt.html#abc316f2c9e7187631fd46e64a622f15c">cn52xx</a>;
<a name="l12236"></a><a class="code" href="unioncvmx__mio__uart2__stt.html#adf4b9d487c5fff26d664e3bf5986a3ab">12236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__stt_1_1cvmx__mio__uart2__stt__s.html">cvmx_mio_uart2_stt_s</a>           <a class="code" href="unioncvmx__mio__uart2__stt.html#adf4b9d487c5fff26d664e3bf5986a3ab">cn52xxp1</a>;
<a name="l12237"></a>12237 };
<a name="l12238"></a><a class="code" href="cvmx-mio-defs_8h.html#a98c9adc95fe2c8ef1bcd4d31a00fe5a7">12238</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__stt.html" title="cvmx_mio_uart2_stt">cvmx_mio_uart2_stt</a> <a class="code" href="unioncvmx__mio__uart2__stt.html" title="cvmx_mio_uart2_stt">cvmx_mio_uart2_stt_t</a>;
<a name="l12239"></a>12239 <span class="comment"></span>
<a name="l12240"></a>12240 <span class="comment">/**</span>
<a name="l12241"></a>12241 <span class="comment"> * cvmx_mio_uart2_tfl</span>
<a name="l12242"></a>12242 <span class="comment"> */</span>
<a name="l12243"></a><a class="code" href="unioncvmx__mio__uart2__tfl.html">12243</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__tfl.html" title="cvmx_mio_uart2_tfl">cvmx_mio_uart2_tfl</a> {
<a name="l12244"></a><a class="code" href="unioncvmx__mio__uart2__tfl.html#aaef3e271ebd49f865678dc9100bcc291">12244</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__tfl.html#aaef3e271ebd49f865678dc9100bcc291">u64</a>;
<a name="l12245"></a><a class="code" href="structcvmx__mio__uart2__tfl_1_1cvmx__mio__uart2__tfl__s.html">12245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__tfl_1_1cvmx__mio__uart2__tfl__s.html">cvmx_mio_uart2_tfl_s</a> {
<a name="l12246"></a>12246 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12247"></a>12247 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__tfl_1_1cvmx__mio__uart2__tfl__s.html#a9b023c838d5b036fca28dd4cf970f08c">reserved_7_63</a>                : 57;
<a name="l12248"></a>12248     uint64_t <a class="code" href="structcvmx__mio__uart2__tfl_1_1cvmx__mio__uart2__tfl__s.html#a8065630eeafacf9b8327f03e1e2f8f2a">tfl</a>                          : 7;  <span class="comment">/**&lt; Transmit FIFO Level Register */</span>
<a name="l12249"></a>12249 <span class="preprocessor">#else</span>
<a name="l12250"></a><a class="code" href="structcvmx__mio__uart2__tfl_1_1cvmx__mio__uart2__tfl__s.html#a8065630eeafacf9b8327f03e1e2f8f2a">12250</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__tfl_1_1cvmx__mio__uart2__tfl__s.html#a8065630eeafacf9b8327f03e1e2f8f2a">tfl</a>                          : 7;
<a name="l12251"></a><a class="code" href="structcvmx__mio__uart2__tfl_1_1cvmx__mio__uart2__tfl__s.html#a9b023c838d5b036fca28dd4cf970f08c">12251</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__tfl_1_1cvmx__mio__uart2__tfl__s.html#a9b023c838d5b036fca28dd4cf970f08c">reserved_7_63</a>                : 57;
<a name="l12252"></a>12252 <span class="preprocessor">#endif</span>
<a name="l12253"></a>12253 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__tfl.html#ad02eb89181f7297b966d20cc2cd8ef75">s</a>;
<a name="l12254"></a><a class="code" href="unioncvmx__mio__uart2__tfl.html#af83073ca51ac03b89882ec29b75b0389">12254</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__tfl_1_1cvmx__mio__uart2__tfl__s.html">cvmx_mio_uart2_tfl_s</a>           <a class="code" href="unioncvmx__mio__uart2__tfl.html#af83073ca51ac03b89882ec29b75b0389">cn52xx</a>;
<a name="l12255"></a><a class="code" href="unioncvmx__mio__uart2__tfl.html#a1ebddc9ab61a97e2791023fc15ca330f">12255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__tfl_1_1cvmx__mio__uart2__tfl__s.html">cvmx_mio_uart2_tfl_s</a>           <a class="code" href="unioncvmx__mio__uart2__tfl.html#a1ebddc9ab61a97e2791023fc15ca330f">cn52xxp1</a>;
<a name="l12256"></a>12256 };
<a name="l12257"></a><a class="code" href="cvmx-mio-defs_8h.html#a0889eeb8ef5bd3c672f9c7b0dbd5377e">12257</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__tfl.html" title="cvmx_mio_uart2_tfl">cvmx_mio_uart2_tfl</a> <a class="code" href="unioncvmx__mio__uart2__tfl.html" title="cvmx_mio_uart2_tfl">cvmx_mio_uart2_tfl_t</a>;
<a name="l12258"></a>12258 <span class="comment"></span>
<a name="l12259"></a>12259 <span class="comment">/**</span>
<a name="l12260"></a>12260 <span class="comment"> * cvmx_mio_uart2_tfr</span>
<a name="l12261"></a>12261 <span class="comment"> */</span>
<a name="l12262"></a><a class="code" href="unioncvmx__mio__uart2__tfr.html">12262</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__tfr.html" title="cvmx_mio_uart2_tfr">cvmx_mio_uart2_tfr</a> {
<a name="l12263"></a><a class="code" href="unioncvmx__mio__uart2__tfr.html#a562343a43f2970b6b27ee02af8ba3c6d">12263</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__tfr.html#a562343a43f2970b6b27ee02af8ba3c6d">u64</a>;
<a name="l12264"></a><a class="code" href="structcvmx__mio__uart2__tfr_1_1cvmx__mio__uart2__tfr__s.html">12264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__tfr_1_1cvmx__mio__uart2__tfr__s.html">cvmx_mio_uart2_tfr_s</a> {
<a name="l12265"></a>12265 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12266"></a>12266 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__tfr_1_1cvmx__mio__uart2__tfr__s.html#a94e140bc4aae2e759c8025bdad164c48">reserved_8_63</a>                : 56;
<a name="l12267"></a>12267     uint64_t <a class="code" href="structcvmx__mio__uart2__tfr_1_1cvmx__mio__uart2__tfr__s.html#ab5f63191352017fbc46b35e8ac0d6e6d">tfr</a>                          : 8;  <span class="comment">/**&lt; Transmit FIFO Read Register */</span>
<a name="l12268"></a>12268 <span class="preprocessor">#else</span>
<a name="l12269"></a><a class="code" href="structcvmx__mio__uart2__tfr_1_1cvmx__mio__uart2__tfr__s.html#ab5f63191352017fbc46b35e8ac0d6e6d">12269</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__tfr_1_1cvmx__mio__uart2__tfr__s.html#ab5f63191352017fbc46b35e8ac0d6e6d">tfr</a>                          : 8;
<a name="l12270"></a><a class="code" href="structcvmx__mio__uart2__tfr_1_1cvmx__mio__uart2__tfr__s.html#a94e140bc4aae2e759c8025bdad164c48">12270</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__tfr_1_1cvmx__mio__uart2__tfr__s.html#a94e140bc4aae2e759c8025bdad164c48">reserved_8_63</a>                : 56;
<a name="l12271"></a>12271 <span class="preprocessor">#endif</span>
<a name="l12272"></a>12272 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__tfr.html#a2fe9e75582888a7016f5ee4de002765e">s</a>;
<a name="l12273"></a><a class="code" href="unioncvmx__mio__uart2__tfr.html#a4a640f27b67b50de2b4e780f4e5416c1">12273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__tfr_1_1cvmx__mio__uart2__tfr__s.html">cvmx_mio_uart2_tfr_s</a>           <a class="code" href="unioncvmx__mio__uart2__tfr.html#a4a640f27b67b50de2b4e780f4e5416c1">cn52xx</a>;
<a name="l12274"></a><a class="code" href="unioncvmx__mio__uart2__tfr.html#ab0fb288eebe140b5f09d86adc850ddfe">12274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__tfr_1_1cvmx__mio__uart2__tfr__s.html">cvmx_mio_uart2_tfr_s</a>           <a class="code" href="unioncvmx__mio__uart2__tfr.html#ab0fb288eebe140b5f09d86adc850ddfe">cn52xxp1</a>;
<a name="l12275"></a>12275 };
<a name="l12276"></a><a class="code" href="cvmx-mio-defs_8h.html#ae9e7acbdab111bc4c1d8d673e40c3218">12276</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__tfr.html" title="cvmx_mio_uart2_tfr">cvmx_mio_uart2_tfr</a> <a class="code" href="unioncvmx__mio__uart2__tfr.html" title="cvmx_mio_uart2_tfr">cvmx_mio_uart2_tfr_t</a>;
<a name="l12277"></a>12277 <span class="comment"></span>
<a name="l12278"></a>12278 <span class="comment">/**</span>
<a name="l12279"></a>12279 <span class="comment"> * cvmx_mio_uart2_thr</span>
<a name="l12280"></a>12280 <span class="comment"> */</span>
<a name="l12281"></a><a class="code" href="unioncvmx__mio__uart2__thr.html">12281</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__thr.html" title="cvmx_mio_uart2_thr">cvmx_mio_uart2_thr</a> {
<a name="l12282"></a><a class="code" href="unioncvmx__mio__uart2__thr.html#a5900c0ea30d2c6e39fb0707a4ed40ea2">12282</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__thr.html#a5900c0ea30d2c6e39fb0707a4ed40ea2">u64</a>;
<a name="l12283"></a><a class="code" href="structcvmx__mio__uart2__thr_1_1cvmx__mio__uart2__thr__s.html">12283</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__thr_1_1cvmx__mio__uart2__thr__s.html">cvmx_mio_uart2_thr_s</a> {
<a name="l12284"></a>12284 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12285"></a>12285 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__thr_1_1cvmx__mio__uart2__thr__s.html#a1a0c35b0937f7051437561f761695370">reserved_8_63</a>                : 56;
<a name="l12286"></a>12286     uint64_t <a class="code" href="structcvmx__mio__uart2__thr_1_1cvmx__mio__uart2__thr__s.html#a720c6d9b35f5f8d7c5f1b313adefdee4">thr</a>                          : 8;  <span class="comment">/**&lt; Transmit Holding Register */</span>
<a name="l12287"></a>12287 <span class="preprocessor">#else</span>
<a name="l12288"></a><a class="code" href="structcvmx__mio__uart2__thr_1_1cvmx__mio__uart2__thr__s.html#a720c6d9b35f5f8d7c5f1b313adefdee4">12288</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__thr_1_1cvmx__mio__uart2__thr__s.html#a720c6d9b35f5f8d7c5f1b313adefdee4">thr</a>                          : 8;
<a name="l12289"></a><a class="code" href="structcvmx__mio__uart2__thr_1_1cvmx__mio__uart2__thr__s.html#a1a0c35b0937f7051437561f761695370">12289</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__thr_1_1cvmx__mio__uart2__thr__s.html#a1a0c35b0937f7051437561f761695370">reserved_8_63</a>                : 56;
<a name="l12290"></a>12290 <span class="preprocessor">#endif</span>
<a name="l12291"></a>12291 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__thr.html#a01de5c8595beec25c6c25bc7d15f7ddd">s</a>;
<a name="l12292"></a><a class="code" href="unioncvmx__mio__uart2__thr.html#af2cda1a712fd02e83521ffa76a954aa8">12292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__thr_1_1cvmx__mio__uart2__thr__s.html">cvmx_mio_uart2_thr_s</a>           <a class="code" href="unioncvmx__mio__uart2__thr.html#af2cda1a712fd02e83521ffa76a954aa8">cn52xx</a>;
<a name="l12293"></a><a class="code" href="unioncvmx__mio__uart2__thr.html#a34156d844f2bd84d908a357740432300">12293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__thr_1_1cvmx__mio__uart2__thr__s.html">cvmx_mio_uart2_thr_s</a>           <a class="code" href="unioncvmx__mio__uart2__thr.html#a34156d844f2bd84d908a357740432300">cn52xxp1</a>;
<a name="l12294"></a>12294 };
<a name="l12295"></a><a class="code" href="cvmx-mio-defs_8h.html#a6a9e571e4925b40d6b9d85fd474c7e8d">12295</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__thr.html" title="cvmx_mio_uart2_thr">cvmx_mio_uart2_thr</a> <a class="code" href="unioncvmx__mio__uart2__thr.html" title="cvmx_mio_uart2_thr">cvmx_mio_uart2_thr_t</a>;
<a name="l12296"></a>12296 <span class="comment"></span>
<a name="l12297"></a>12297 <span class="comment">/**</span>
<a name="l12298"></a>12298 <span class="comment"> * cvmx_mio_uart2_usr</span>
<a name="l12299"></a>12299 <span class="comment"> */</span>
<a name="l12300"></a><a class="code" href="unioncvmx__mio__uart2__usr.html">12300</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__usr.html" title="cvmx_mio_uart2_usr">cvmx_mio_uart2_usr</a> {
<a name="l12301"></a><a class="code" href="unioncvmx__mio__uart2__usr.html#aa6e223a223816c0a6e5b3b1f171b00b6">12301</a>     uint64_t <a class="code" href="unioncvmx__mio__uart2__usr.html#aa6e223a223816c0a6e5b3b1f171b00b6">u64</a>;
<a name="l12302"></a><a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html">12302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html">cvmx_mio_uart2_usr_s</a> {
<a name="l12303"></a>12303 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12304"></a>12304 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html#a88e9fd538f5052f93838c8f2fbf91ab4">reserved_5_63</a>                : 59;
<a name="l12305"></a>12305     uint64_t <a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html#a3d313df2e2dcbc14803a2e692b840426">rff</a>                          : 1;  <span class="comment">/**&lt; RX FIFO Full */</span>
<a name="l12306"></a>12306     uint64_t <a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html#a505157cfeeecc4c7a535b8c03e34e4d8">rfne</a>                         : 1;  <span class="comment">/**&lt; RX FIFO Not Empty */</span>
<a name="l12307"></a>12307     uint64_t <a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html#a8cdcf22edad0196306847ac2c1f85292">tfe</a>                          : 1;  <span class="comment">/**&lt; TX FIFO Empty */</span>
<a name="l12308"></a>12308     uint64_t <a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html#a0564dadc2459f06ff42e205d66c47d5b">tfnf</a>                         : 1;  <span class="comment">/**&lt; TX FIFO Not Full */</span>
<a name="l12309"></a>12309     uint64_t <a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html#ae2e15c90afaf7b62db30ebeb770ed758">busy</a>                         : 1;  <span class="comment">/**&lt; Busy bit (always 0 in PASS3) */</span>
<a name="l12310"></a>12310 <span class="preprocessor">#else</span>
<a name="l12311"></a><a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html#ae2e15c90afaf7b62db30ebeb770ed758">12311</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html#ae2e15c90afaf7b62db30ebeb770ed758">busy</a>                         : 1;
<a name="l12312"></a><a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html#a0564dadc2459f06ff42e205d66c47d5b">12312</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html#a0564dadc2459f06ff42e205d66c47d5b">tfnf</a>                         : 1;
<a name="l12313"></a><a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html#a8cdcf22edad0196306847ac2c1f85292">12313</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html#a8cdcf22edad0196306847ac2c1f85292">tfe</a>                          : 1;
<a name="l12314"></a><a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html#a505157cfeeecc4c7a535b8c03e34e4d8">12314</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html#a505157cfeeecc4c7a535b8c03e34e4d8">rfne</a>                         : 1;
<a name="l12315"></a><a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html#a3d313df2e2dcbc14803a2e692b840426">12315</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html#a3d313df2e2dcbc14803a2e692b840426">rff</a>                          : 1;
<a name="l12316"></a><a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html#a88e9fd538f5052f93838c8f2fbf91ab4">12316</a>     uint64_t <a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html#a88e9fd538f5052f93838c8f2fbf91ab4">reserved_5_63</a>                : 59;
<a name="l12317"></a>12317 <span class="preprocessor">#endif</span>
<a name="l12318"></a>12318 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mio__uart2__usr.html#ac36ec4645bbafeea9299693741af8067">s</a>;
<a name="l12319"></a><a class="code" href="unioncvmx__mio__uart2__usr.html#a654fe7e425f3a84c44b9ad4acfa5d2e3">12319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html">cvmx_mio_uart2_usr_s</a>           <a class="code" href="unioncvmx__mio__uart2__usr.html#a654fe7e425f3a84c44b9ad4acfa5d2e3">cn52xx</a>;
<a name="l12320"></a><a class="code" href="unioncvmx__mio__uart2__usr.html#ac5c3b25c34526168b1fe60e69d8fa761">12320</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mio__uart2__usr_1_1cvmx__mio__uart2__usr__s.html">cvmx_mio_uart2_usr_s</a>           <a class="code" href="unioncvmx__mio__uart2__usr.html#ac5c3b25c34526168b1fe60e69d8fa761">cn52xxp1</a>;
<a name="l12321"></a>12321 };
<a name="l12322"></a><a class="code" href="cvmx-mio-defs_8h.html#a912c63cbd2377e28a6b4e0418bb2479d">12322</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mio__uart2__usr.html" title="cvmx_mio_uart2_usr">cvmx_mio_uart2_usr</a> <a class="code" href="unioncvmx__mio__uart2__usr.html" title="cvmx_mio_uart2_usr">cvmx_mio_uart2_usr_t</a>;
<a name="l12323"></a>12323 
<a name="l12324"></a>12324 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
