<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>1. System and Memory &mdash; BL808 Reference Manual  documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/style.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="2. Reset and Clock" href="ResetAndClock.html" />
    <link rel="prev" title="BL808 Reference Manual" href="../index.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> BL808 Reference Manual
            <img src="../_static/logo.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">1. System and Memory</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#system-architecture">1.1. System Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="#cpu">1.2. CPU</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#m0">1.2.1. M0</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#features">1.2.1.1. Features</a></li>
<li class="toctree-l4"><a class="reference internal" href="#extended-functions">1.2.1.2. Extended Functions</a></li>
<li class="toctree-l4"><a class="reference internal" href="#implemented-standards">1.2.1.3. Implemented Standards</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#d0">1.2.2. D0</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#id1">1.2.2.1. Features</a></li>
<li class="toctree-l4"><a class="reference internal" href="#id2">1.2.2.2. Extended Functions</a></li>
<li class="toctree-l4"><a class="reference internal" href="#id3">1.2.2.3. Implemented Standards</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#lp">1.2.3. LP</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#id4">1.2.3.1. Features</a></li>
<li class="toctree-l4"><a class="reference internal" href="#id5">1.2.3.2. Implemented Standards</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#boot">1.3. Boot</a></li>
<li class="toctree-l2"><a class="reference internal" href="#address-mapping">1.4. Address Mapping</a></li>
<li class="toctree-l2"><a class="reference internal" href="#interrupt-source">1.5. Interrupt Source</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="ResetAndClock.html">2. Reset and Clock</a></li>
<li class="toctree-l1"><a class="reference internal" href="GLB.html">3. GLB</a></li>
<li class="toctree-l1"><a class="reference internal" href="GPIO.html">4. GPIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="ADC.html">5. ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DAC.html">6. DAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA.html">7. DMA</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA2D.html">8. DMA2D</a></li>
<li class="toctree-l1"><a class="reference internal" href="Lz4d.html">9. LZ4D</a></li>
<li class="toctree-l1"><a class="reference internal" href="DBI.html">10. DBI</a></li>
<li class="toctree-l1"><a class="reference internal" href="DPI.html">11. DPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="DSI.html">12. DSI</a></li>
<li class="toctree-l1"><a class="reference internal" href="Cam.html">13. CAM</a></li>
<li class="toctree-l1"><a class="reference internal" href="IR.html">14. IR</a></li>
<li class="toctree-l1"><a class="reference internal" href="SPI.html">15. SPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="UART.html">16. UART</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2C.html">17. I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="PWM.html">18. PWM</a></li>
<li class="toctree-l1"><a class="reference internal" href="TIMER.html">19. TIMER</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2s.html">20. I2S</a></li>
<li class="toctree-l1"><a class="reference internal" href="PDM.html">21. PDM</a></li>
<li class="toctree-l1"><a class="reference internal" href="AUDIO.html">22. AUDIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="PSRAM.html">23. PSRAM Contorller</a></li>
<li class="toctree-l1"><a class="reference internal" href="Emac.html">24. Emac</a></li>
<li class="toctree-l1"><a class="reference internal" href="USB.html">25. USB</a></li>
<li class="toctree-l1"><a class="reference internal" href="SDH.html">26. SDH</a></li>
<li class="toctree-l1"><a class="reference internal" href="ISO11898.html">27. ISO11898</a></li>
<li class="toctree-l1"><a class="reference internal" href="MJPEG.html">28. MJPEG</a></li>
<li class="toctree-l1"><a class="reference internal" href="JDEC.html">29. JDEC</a></li>
<li class="toctree-l1"><a class="reference internal" href="VENC.html">30. VENC</a></li>
<li class="toctree-l1"><a class="reference internal" href="NPUtoolchain.html">31. NPU toolchain</a></li>
<li class="toctree-l1"><a class="reference internal" href="NPU.html">32. NPU</a></li>
<li class="toctree-l1"><a class="reference internal" href="IPC.html">33. IPC</a></li>
<li class="toctree-l1"><a class="reference internal" href="LowPower.html">34. LowPower</a></li>
<li class="toctree-l1"><a class="reference internal" href="SEC_ENG.html">35. SEC ENG</a></li>
<li class="toctree-l1"><a class="reference internal" href="version.html">36. Revision history</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BL808 Reference Manual</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li><span class="section-number">1. </span>System and Memory</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="system-and-memory">
<h1><span class="section-number">1. </span>System and Memory<a class="headerlink" href="#system-and-memory" title="Permalink to this headline"></a></h1>
<section id="system-architecture">
<h2><span class="section-number">1.1. </span>System Architecture<a class="headerlink" href="#system-architecture" title="Permalink to this headline"></a></h2>
<p>BL808 series chips mainly include wireless and multimedia subsystems.</p>
<p>With one RISC-V 32-bit high-performance CPU and Wi-Fi/BT/Zigbee, the wireless subsystem supports wireless connection and data transmission in multiple ways, creating diversified experience.</p>
<p>With one RISC-V 64-bit ultra-high performance CPU and DVP/CSI/
H264/NPU, the multimedia subsystem can be widely used in AI fields like video surveillance and smart speakers.</p>
<p>BL808 system architecture:</p>
<figure class="align-center" id="id6">
<a class="reference internal image-reference" href="../_images/SystemArch.svg"><img alt="../_images/SystemArch.svg" src="../_images/SystemArch.svg" /></a>
<figcaption>
<p><span class="caption-number">Fig. 1.1 </span><span class="caption-text">Block Diagram of System</span><a class="headerlink" href="#id6" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>Composition of wireless subsystem:</p>
<ul class="simple">
<li><p>CPU</p>
<ul>
<li><p>One RISC-V high-performance CPU (M0) and one RISC-V low-power CPU (LP)</p></li>
<li><p>Wireless connection and data transmission in multiple ways, diversified user experience</p></li>
</ul>
</li>
<li><p>Bus interface: AXI and AHB</p>
<ul>
<li><p>CPU accesses the memory through AXI</p></li>
<li><p>CPU accesses peripherals through AHB</p></li>
<li><p>Low power and high performance</p></li>
</ul>
</li>
<li><p>Peripherals</p>
<ul>
<li><p>Has 30 peripheral modules including UART/SPI/I2C/PWM/SDH/EMAC/USB, allowing connection and storage to and control of peripherals</p></li>
<li><p>Integrates the Audio module, and supports the input of audio data, analog microphone, and digital microphone, making audio application development easy for users</p></li>
<li><p>Suits low-power application scenarios, for example, disabling other CPUs and peripherals in low-power scenarios of smart speakers, and using LP for wake-up test of VAD</p></li>
</ul>
</li>
</ul>
<p>Composition of multimedia subsystem:</p>
<ul class="simple">
<li><p>CPU</p>
<ul>
<li><p>One RISC-V ultra-high performance CPU (D0)</p></li>
<li><p>For application fields like video surveillance, smart doorbell, smart cat eye, and smart speaker</p></li>
<li><p>NPU module for various AI scenarios that accelerates neural network operators</p></li>
</ul>
</li>
<li><p>Peripherals</p>
<ul>
<li><p>Conventional peripherals like UART/SPI/I2C, facilitating development of system functions</p></li>
<li><p>CMOS Sensor connected with CSI and DVP interfaces to acquire images and videos; built-in Codec modules for video coding; OSD/Scaler/2DDMA modules for importing video data stream into the Display module</p></li>
</ul>
</li>
</ul>
</section>
<section id="cpu">
<h2><span class="section-number">1.2. </span>CPU<a class="headerlink" href="#cpu" title="Permalink to this headline"></a></h2>
<p>BL808 chip contains three RISC-V CPUs, namely M0, D0, and LP.
M0 mainly processes network data stream and peripheral access.
LP mainly implements some functions in the low-power mode.</p>
<section id="m0">
<h3><span class="section-number">1.2.1. </span>M0<a class="headerlink" href="#m0" title="Permalink to this headline"></a></h3>
<section id="features">
<h4><span class="section-number">1.2.1.1. </span>Features<a class="headerlink" href="#features" title="Permalink to this headline"></a></h4>
<p>M0, a 32-bit RISC-V CPU, uses a 5-stage pipeline: fetch, decode, execute, memory access, and write back. This high-performance embedded microprocessor has the following features:</p>
<ul class="simple">
<li><p>32-bit RISC processor</p></li>
<li><p>Supports RISC-V RV32IMAFCP instruction set</p></li>
<li><p>Supports RISC-V 32-bit/16-bit mixed instruction set</p></li>
<li><p>Supports RISC-V machine mode and user mode</p></li>
<li><p>Thirty-two 32-bit integer general purpose registers (GPR) and thirty-two 32-bit/64-bit floating-point GPRs</p></li>
<li><p>Integer (5-stage)/floating-point (7-stage), single-issue, sequentially executed pipeline</p></li>
<li><p>Supports AXI 4.0 main device interface and AHB 5.0 peripheral interface</p></li>
<li><p>32K instruction cache, two-way set associative structure</p></li>
<li><p>16K data cache, two-way set associative structure</p></li>
<li><p>Unaligned memory access</p></li>
<li><p>Double-cycle hardware multiplier and Radix-4 hardware divider</p></li>
<li><p>Supports BHT (8K) and BTB</p></li>
<li><p>Supports extended enhanced instruction set</p></li>
<li><p>Supports MCU feature extension technique, including interrupt processing acceleration technique and MCU extension feature</p></li>
<li><p>Compatible with RISC-V CLIC interrupt standard and interrupt nesting; 96 external interrupt sources, 4 bits for configuring interrupt priority</p></li>
<li><p>Compatible with RISC-V PMP, 8 configurable areas</p></li>
<li><p>Supports hardware performance monitor (HPM) units</p></li>
<li><p>Supports RISC-V Debug Specification</p></li>
</ul>
</section>
<section id="extended-functions">
<h4><span class="section-number">1.2.1.2. </span>Extended Functions<a class="headerlink" href="#extended-functions" title="Permalink to this headline"></a></h4>
<ul class="simple">
<li><p>Bit operation instruction, arithmetic operation instruction, and enhanced memory access instruction</p></li>
<li><p>CACHE operation instruction and synchronization instruction, making programming easy for software programmers</p></li>
<li><p>Interrupt speculative push technique and vector interrupt tail-biting technique, accelerated interrupt response, with interrupt response delay of 20 processor clock cycles</p></li>
<li><p>Common application requirements in MCU fields like NMI, low-power mode for deep/light sleep, low-power wake-up events, and locking</p></li>
<li><p>Supports unaligned memory access, which can be enabled/disabled by software, making programming and debugging easy for software programmers</p></li>
</ul>
</section>
<section id="implemented-standards">
<h4><span class="section-number">1.2.1.3. </span>Implemented Standards<a class="headerlink" href="#implemented-standards" title="Permalink to this headline"></a></h4>
<p>M0 is compatible with the following RISC-V standards:</p>
<ul class="simple">
<li><p>The RISC-V Instruction Set Manual, Volume I: RISC-V User-Level ISA, Version 2.2</p></li>
<li><p>The RISC-V Instruction Set Manual, Volume II: RISC-V Privileged Architecture, Version1.10</p></li>
<li><p>RISC-V Core-Local Interrupt Controller (CLIC) Version 0.8</p></li>
<li><p>RISC-V External Debug Support Version 0.13.2</p></li>
<li><p>RISC-V “P” Extension Proposal Version 0.9</p></li>
</ul>
</section>
</section>
<section id="d0">
<h3><span class="section-number">1.2.2. </span>D0<a class="headerlink" href="#d0" title="Permalink to this headline"></a></h3>
<section id="id1">
<h4><span class="section-number">1.2.2.1. </span>Features<a class="headerlink" href="#id1" title="Permalink to this headline"></a></h4>
<p>D0 is a 64-bit RISC-V CPU with 5-stage pipeline. This ultra-high performance embedded microprocessor suits fields like security monitoring, intelligent audio processing, and intelligent video processing, and has the following features:</p>
<ul class="simple">
<li><p>64-bit RISC processor</p></li>
<li><p>Supports RISC-V RV64IMAFCV instruction architecture</p></li>
<li><p>Five-stage single-issue sequentially executed pipeline</p></li>
<li><p>Level-1 instruction and data cache of Harvard architecture, with a size of 32 KB and a cache line of 64B</p></li>
<li><p>Sv39 memory management unit, realizing the conversion of virtual and real addresses and memory management</p></li>
<li><p>jTLB that supports 128 entries</p></li>
<li><p>Supports AXI 4.0 128-bit master interface</p></li>
<li><p>Supports core local interrupt (CLINT) and platform-level interrupt controller (PLIC)</p></li>
<li><p>With 80 external interrupt sources, 3 bits for configuring interrupt priority</p></li>
<li><p>Supports BHT (8K) and BTB</p></li>
<li><p>Compatible with RISC-V PMP, 8 configurable areas</p></li>
<li><p>Supports hardware performance monitor (HPM) units</p></li>
</ul>
<p>Features of the vector computing unit:</p>
<ul class="simple">
<li><p>Compatible with RISC-V V vector extension standard (revision 0.7.1)</p></li>
<li><p>Supports vector execution unit (128 bits)</p></li>
<li><p>Supports INT8/INT16/INT32/FP16/FP32 vector operations</p></li>
<li><p>Supports segment load and store instructions</p></li>
</ul>
</section>
<section id="id2">
<h4><span class="section-number">1.2.2.2. </span>Extended Functions<a class="headerlink" href="#id2" title="Permalink to this headline"></a></h4>
<ul class="simple">
<li><p>Bit operation instruction, arithmetic operation instruction, and enhanced memory access instruction</p></li>
<li><p>CACHE operation instruction and synchronization instruction, making programming easy for software programmers</p></li>
<li><p>Supports unaligned memory access, which can be enabled/disabled by software, making programming and debugging easy for software programmers</p></li>
</ul>
</section>
<section id="id3">
<h4><span class="section-number">1.2.2.3. </span>Implemented Standards<a class="headerlink" href="#id3" title="Permalink to this headline"></a></h4>
<p>D0 is compatible with the following RISC-V standards:</p>
<ul class="simple">
<li><p>The RISC-V Instruction Set Manual, Volume I: RISC-V User-Level ISA, Version 2.2</p></li>
<li><p>The RISC-V Instruction Set Manual, Volume II: RISC-V Privileged Architecture, Version1.10</p></li>
<li><p>RISC-V “V” Vector Extension, Version 0.7.1-20190610-Workshop-Release.</p></li>
<li><p>RISC-V External Debug Support Version 0.13.2</p></li>
</ul>
</section>
</section>
<section id="lp">
<h3><span class="section-number">1.2.3. </span>LP<a class="headerlink" href="#lp" title="Permalink to this headline"></a></h3>
<section id="id4">
<h4><span class="section-number">1.2.3.1. </span>Features<a class="headerlink" href="#id4" title="Permalink to this headline"></a></h4>
<p>LP, a 32-bit RISC-V CPU, uses a 2-stage pipeline (fetch, decode, execute, and write back), characterized by ultra-low power, ultra-low cost, high code density, and the following features:</p>
<ul class="simple">
<li><p>32-bit RISC processor</p></li>
<li><p>Supports RISC-V RV32EMC instruction set</p></li>
<li><p>Supports RISC-V 32-bit/16-bit mixed instruction set</p></li>
<li><p>Sixteen 32-bit integer GPRs</p></li>
<li><p>Two-stage sequentially executed pipeline</p></li>
<li><p>Supports RISC-V machine mode and user mode</p></li>
<li><p>Compatible with RISC-V CLIC interrupt standard and interrupt nesting, with 32 external interrupt sources</p></li>
<li><p>Supports AHBLite bus protocol, instruction bus, and system bus</p></li>
<li><p>No internal cache</p></li>
<li><p>No PMP</p></li>
<li><p>Supports 2-wire debugging interface</p></li>
</ul>
</section>
<section id="id5">
<h4><span class="section-number">1.2.3.2. </span>Implemented Standards<a class="headerlink" href="#id5" title="Permalink to this headline"></a></h4>
<p>LP is compatible with the following RISC-V standards:</p>
<ul class="simple">
<li><p>The RISC-V Instruction Set Manual, Volume I: RISC-V User-Level ISA, Version 2.2</p></li>
<li><p>The RISC-V Instruction Set Manual, Volume II: RISC-V Privileged Architecture, Version1.10</p></li>
<li><p>RISC-V Core-Local Interrupt Controller (CLIC) Version 0.8</p></li>
</ul>
</section>
</section>
</section>
<section id="boot">
<h2><span class="section-number">1.3. </span>Boot<a class="headerlink" href="#boot" title="Permalink to this headline"></a></h2>
<p>The system supports boot from Flash/UART/USB, as described below:</p>
<table class="colwidths-given docutils align-center" id="id7" style="width: 100%">
<caption><span class="caption-number">Table 1.1 </span><span class="caption-text">Boot mode</span><a class="headerlink" href="#id7" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 13%" />
<col style="width: 8%" />
<col style="width: 79%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Boot Pin</p></th>
<th class="head"><p>Level</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>GPIO39</p></td>
<td><p>1</p></td>
<td><p>Boot from UART (GPIO20/21)/USB for downloading Flash or downloading image to RAM for execution</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>Boot the application image from Flash</p></td>
</tr>
</tbody>
</table>
</section>
<section id="address-mapping">
<h2><span class="section-number">1.4. </span>Address Mapping<a class="headerlink" href="#address-mapping" title="Permalink to this headline"></a></h2>
<table class="colwidths-given docutils align-center" id="id8" style="width: 100%">
<caption><span class="caption-number">Table 1.2 </span><span class="caption-text">Address mapping</span><a class="headerlink" href="#id8" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 11%" />
<col style="width: 15%" />
<col style="width: 15%" />
<col style="width: 8%" />
<col style="width: 51%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>Module</p></td>
<td><p>Destination</p></td>
<td><p>Start Address</p></td>
<td><p>Size</p></td>
<td><p>Description</p></td>
</tr>
<tr class="row-even"><td><p>FLASH</p></td>
<td><p>FlashA</p></td>
<td><p>0x58000000</p></td>
<td><p>64MB</p></td>
<td><p>Application address space</p></td>
</tr>
<tr class="row-odd"><td><p>PSRAM</p></td>
<td><p>pSRAM</p></td>
<td><p>0x54000000</p></td>
<td><p>64MB</p></td>
<td><p>pSRAM memory address space</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>RAM</p></td>
<td><p>OCRAM(MCU)</p></td>
<td><p>0x22020000</p></td>
<td><p>64KB</p></td>
<td><p>On Chip RAM address space mainly for M0 application data</p></td>
</tr>
<tr class="row-odd"><td><p>WRAM(MCU)</p></td>
<td><p>0x22030000</p></td>
<td><p>160KB</p></td>
<td><p>Wireless RAM address space mainly for M0 wireless network data</p></td>
</tr>
<tr class="row-even"><td><p>XRAM(EMI)</p></td>
<td><p>0x40000000</p></td>
<td><p>16KB</p></td>
<td><p>Shared RAM mainly for data communication among M0/LP/D0</p></td>
</tr>
<tr class="row-odd"><td><p>DRAM(MM)</p></td>
<td><p>0x3EF80000</p></td>
<td><p>512KB</p></td>
<td><p>Multimedia-side RAM address space used by D0 application data and modules like H264/NPU</p></td>
</tr>
<tr class="row-even"><td><p>VRAM(MM)</p></td>
<td><p>0x3F000000</p></td>
<td><p>32KB</p></td>
<td><p>Multimedia-side RAM address space used by D0 application data and modules like H264/NPU</p></td>
</tr>
<tr class="row-odd"><td rowspan="8"><p>MMPERI</p></td>
<td><p>TIMER1</p></td>
<td><p>0x30009000</p></td>
<td><p>4KB</p></td>
<td><p>TIMER1 control register</p></td>
</tr>
<tr class="row-even"><td><p>SPI1</p></td>
<td><p>0x30008000</p></td>
<td><p>4KB</p></td>
<td><p>SPI1 control register</p></td>
</tr>
<tr class="row-odd"><td><p>MM_GLB</p></td>
<td><p>0x30007000</p></td>
<td><p>4KB</p></td>
<td><p>Multimedia-side global register</p></td>
</tr>
<tr class="row-even"><td><p>DMA2D</p></td>
<td><p>0x30006000</p></td>
<td><p>4KB</p></td>
<td><p>DMA2D control register</p></td>
</tr>
<tr class="row-odd"><td><p>I2C3</p></td>
<td><p>0x30004000</p></td>
<td><p>4KB</p></td>
<td><p>I2C3 control register</p></td>
</tr>
<tr class="row-even"><td><p>I2C2</p></td>
<td><p>0x30003000</p></td>
<td><p>4KB</p></td>
<td><p>I2C2 control register</p></td>
</tr>
<tr class="row-odd"><td><p>UART3</p></td>
<td><p>0x30002000</p></td>
<td><p>4KB</p></td>
<td><p>UART3 control register</p></td>
</tr>
<tr class="row-even"><td><p>DMA2</p></td>
<td><p>0x30001000</p></td>
<td><p>4KB</p></td>
<td><p>DMA2 control register</p></td>
</tr>
<tr class="row-odd"><td rowspan="16"><p>MCUPERI</p></td>
<td><p>DMA1</p></td>
<td><p>0x20071000</p></td>
<td><p>4KB</p></td>
<td><p>DMA1 control register</p></td>
</tr>
<tr class="row-even"><td><p>EMAC</p></td>
<td><p>0x20070000</p></td>
<td><p>4KB</p></td>
<td><p>EMAC control register</p></td>
</tr>
<tr class="row-odd"><td><p>AUDIO</p></td>
<td><p>0x20055000</p></td>
<td><p>4KB</p></td>
<td><p>Audio control register</p></td>
</tr>
<tr class="row-even"><td><p>USB</p></td>
<td><p>0x20072000</p></td>
<td><p>4KB</p></td>
<td><p>USB control register</p></td>
</tr>
<tr class="row-odd"><td><p>HBN</p></td>
<td><p>0x2000F000</p></td>
<td><p>4KB</p></td>
<td><p>HBN register</p></td>
</tr>
<tr class="row-even"><td><p>PDS</p></td>
<td><p>0x2000E000</p></td>
<td><p>4KB</p></td>
<td><p>PDS register</p></td>
</tr>
<tr class="row-odd"><td><p>DMA0</p></td>
<td><p>0x2000C000</p></td>
<td><p>4KB</p></td>
<td><p>DMA0 control register</p></td>
</tr>
<tr class="row-even"><td><p>I2S</p></td>
<td><p>0x2000AB00</p></td>
<td><p>256B</p></td>
<td><p>I2S control register</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>ISO11898</p>
<p>UART2</p>
</td>
<td><p>0x2000AA00</p></td>
<td><p>256B</p></td>
<td><p>ISO11898 control register</p></td>
</tr>
<tr class="row-even"><td><p>0x2000AA00</p></td>
<td><p>256B</p></td>
<td><p>UART2 control register</p></td>
</tr>
<tr class="row-odd"><td><p>I2C1</p></td>
<td><p>0x2000A900</p></td>
<td><p>256B</p></td>
<td><p>I2C1 control register</p></td>
</tr>
<tr class="row-even"><td><p>IR</p></td>
<td><p>0x2000A600</p></td>
<td><p>256B</p></td>
<td><p>IR control register</p></td>
</tr>
<tr class="row-odd"><td><p>TIMER0</p></td>
<td><p>0x2000A500</p></td>
<td><p>256B</p></td>
<td><p>TIMER0 control register</p></td>
</tr>
<tr class="row-even"><td><p>PWM</p></td>
<td><p>0x2000A400</p></td>
<td><p>256B</p></td>
<td><p>PWM control register</p></td>
</tr>
<tr class="row-odd"><td><p>I2C0</p></td>
<td><p>0x2000A300</p></td>
<td><p>256B</p></td>
<td><p>I2C0 control register</p></td>
</tr>
<tr class="row-even"><td><p>SPI0</p></td>
<td><p>0x2000A200</p></td>
<td><p>256B</p></td>
<td><p>SPI0 control register</p></td>
</tr>
<tr class="row-odd"><td rowspan="7"><p>MCUPERI</p></td>
<td><p>UART1</p></td>
<td><p>0x2000A100</p></td>
<td><p>256B</p></td>
<td><p>UART1 control register</p></td>
</tr>
<tr class="row-even"><td><p>UART0</p></td>
<td><p>0x2000A000</p></td>
<td><p>256B</p></td>
<td><p>UART0 control register</p></td>
</tr>
<tr class="row-odd"><td><p>eFuse</p></td>
<td><p>0x20056000</p></td>
<td><p>4KB</p></td>
<td><p>eFuse memory control register</p></td>
</tr>
<tr class="row-even"><td><p>TZ</p></td>
<td><p>0x20005000</p></td>
<td><p>4KB</p></td>
<td><p>TrustZone control register</p></td>
</tr>
<tr class="row-odd"><td><p>SEC_ENG</p></td>
<td><p>0x20004000</p></td>
<td><p>4KB</p></td>
<td><p>Security engine control register</p></td>
</tr>
<tr class="row-even"><td><p>GPIP</p></td>
<td><p>0x20002000</p></td>
<td><p>1KB</p></td>
<td><p>General DAC / ADC / ACOMP interface control register</p></td>
</tr>
<tr class="row-odd"><td><p>GLB</p></td>
<td><p>0x20000000</p></td>
<td><p>4KB</p></td>
<td><p>Global control register</p></td>
</tr>
<tr class="row-even"><td><p>ROM</p></td>
<td><p>ROM</p></td>
<td><p>0x90000000</p></td>
<td><p>128KB</p></td>
<td><p>Bootrom area address space</p></td>
</tr>
</tbody>
</table>
</section>
<section id="interrupt-source">
<h2><span class="section-number">1.5. </span>Interrupt Source<a class="headerlink" href="#interrupt-source" title="Permalink to this headline"></a></h2>
<p>CPU_M0 and CPU_LP contain 23 interrupt sources. The interrupt sources and interrupt numbers are shown in the following table:</p>
<table class="colwidths-given docutils align-center" id="id9" style="width: 100%">
<caption><span class="caption-number">Table 1.3 </span><span class="caption-text">Interrupt assignment</span><a class="headerlink" href="#id9" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 10%" />
<col style="width: 20%" />
<col style="width: 25%" />
<col style="width: 45%" />
</colgroup>
<tbody>
<tr class="row-odd"><td colspan="2"><p>Interrupt source</p></td>
<td><p>Interrupt Number</p></td>
<td><p>Description</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>DMA</p></td>
<td><p>DMA0_ALL</p></td>
<td><p>IRQ_NUM_BASE+15</p></td>
<td><p>DMA0 ALL Interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>DMA1_ALL</p></td>
<td><p>IRQ_NUM_BASE+16</p></td>
<td><p>DMA1 ALL Interrupt</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>IR</p></td>
<td><p>IRTX</p></td>
<td><p>IRQ_NUM_BASE+19</p></td>
<td><p>IR TX Interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>IRRX</p></td>
<td><p>IRQ_NUM_BASE+20</p></td>
<td><p>IR RX Interrupt</p></td>
</tr>
<tr class="row-even"><td><p>USB</p></td>
<td><p>USB</p></td>
<td><p>IRQ_NUM_BASE+21</p></td>
<td><p>USB  Interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>EMAC</p></td>
<td><p>EMAC</p></td>
<td><p>IRQ_NUM_BASE+24</p></td>
<td><p>EMAC  Interrupt</p></td>
</tr>
<tr class="row-even"><td><p>ADC</p></td>
<td><p>GPADC_DMA</p></td>
<td><p>IRQ_NUM_BASE+25</p></td>
<td><p>GPADC_DMA Interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>SPI</p></td>
<td><p>SPI0</p></td>
<td><p>IRQ_NUM_BASE+27</p></td>
<td><p>SPI Interrupt</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>UART</p></td>
<td><p>UART0</p></td>
<td><p>IRQ_NUM_BASE+28</p></td>
<td><p>UART0 Interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>UART1</p></td>
<td><p>IRQ_NUM_BASE+29</p></td>
<td><p>UART1 Interrupt</p></td>
</tr>
<tr class="row-even"><td><p>UART2</p></td>
<td><p>IRQ_NUM_BASE+30</p></td>
<td><p>UART2 Interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>GPIO</p></td>
<td><p>GPIO_DMA</p></td>
<td><p>IRQ_NUM_BASE+31</p></td>
<td><p>GPIO DMA Interrupt</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>I2C</p></td>
<td><p>I2C0</p></td>
<td><p>IRQ_NUM_BASE+32</p></td>
<td><p>I2C0 Interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>I2C1</p></td>
<td><p>IRQ_NUM_BASE+39</p></td>
<td><p>I2C1 Interrupt</p></td>
</tr>
<tr class="row-even"><td><p>PWM</p></td>
<td><p>PWM</p></td>
<td><p>IRQ_NUM_BASE+33</p></td>
<td><p>PWM Interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>TIMER0</p></td>
<td><p>TIMER0_CH0</p></td>
<td><p>IRQ_NUM_BASE+36</p></td>
<td><p>Timer0 Channel 0 Interrupt</p></td>
</tr>
<tr class="row-even"><td><p>TIMER0_CH1</p></td>
<td><p>IRQ_NUM_BASE+37</p></td>
<td><p>Timer0 Channel 1 Interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>TIMER0_WDT</p></td>
<td><p>IRQ_NUM_BASE+38</p></td>
<td><p>Timer0 Watch Dog Interrupt</p></td>
</tr>
<tr class="row-even"><td><p>I2S</p></td>
<td><p>I2S</p></td>
<td><p>IRQ_NUM_BASE+40</p></td>
<td><p>I2S Interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>GPIO</p></td>
<td><p>GPIO_INT0</p></td>
<td><p>IRQ_NUM_BASE+44</p></td>
<td><p>GPIO Interrupt</p></td>
</tr>
<tr class="row-even"><td><p>PDS</p></td>
<td><p>PDS_WAKEUP</p></td>
<td><p>IRQ_NUM_BASE+50</p></td>
<td><p>PDS Wakeup Interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>HBN</p></td>
<td><p>HBN_OUT0</p></td>
<td><p>IRQ_NUM_BASE+51</p></td>
<td><p>Hibernate out 0 Interrupt</p></td>
</tr>
<tr class="row-even"><td><p>HBN_OUT1</p></td>
<td><p>IRQ_NUM_BASE+52</p></td>
<td><p>Hibernate out 1 Interrupt</p></td>
</tr>
</tbody>
</table>
<p>CPU_D0 contains 21 interrupt sources.
The interrupt sources and interrupt numbers are shown in the following table:</p>
<table class="colwidths-given docutils align-center" id="id10" style="width: 100%">
<caption><span class="caption-number">Table 1.4 </span><span class="caption-text">Interrupt assignment</span><a class="headerlink" href="#id10" title="Permalink to this table"></a></caption>
<colgroup>
<col style="width: 10%" />
<col style="width: 20%" />
<col style="width: 25%" />
<col style="width: 45%" />
</colgroup>
<tbody>
<tr class="row-odd"><td colspan="2"><p>Interrupt source</p></td>
<td><p>Interrupt Number</p></td>
<td><p>Description</p></td>
</tr>
<tr class="row-even"><td><p>UART</p></td>
<td><p>UART3</p></td>
<td><p>IRQ_NUM_BASE+4</p></td>
<td><p>UART3 Interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>I2C</p></td>
<td><p>I2C2</p></td>
<td><p>IRQ_NUM_BASE+5</p></td>
<td><p>I2C2 Interrupt</p></td>
</tr>
<tr class="row-even"><td><p>I2C3</p></td>
<td><p>IRQ_NUM_BASE+6</p></td>
<td><p>I2C3 Interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>SPI</p></td>
<td><p>SPI1</p></td>
<td><p>IRQ_NUM_BASE+7</p></td>
<td><p>SPI1 Interrupt</p></td>
</tr>
<tr class="row-even"><td rowspan="8"><p>DMA2</p></td>
<td><p>DMA2_INT0</p></td>
<td><p>IRQ_NUM_BASE+24</p></td>
<td><p>DMA INT0 Interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>DMA2_INT1</p></td>
<td><p>IRQ_NUM_BASE+25</p></td>
<td><p>DMA INT1 Interrupt</p></td>
</tr>
<tr class="row-even"><td><p>DMA2_INT2</p></td>
<td><p>IRQ_NUM_BASE+26</p></td>
<td><p>DMA INT2 Interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>DMA2_INT3</p></td>
<td><p>IRQ_NUM_BASE+27</p></td>
<td><p>DMA INT3 Interrupt</p></td>
</tr>
<tr class="row-even"><td><p>DMA2_INT4</p></td>
<td><p>IRQ_NUM_BASE+28</p></td>
<td><p>DMA INT4 Interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>DMA2_INT5</p></td>
<td><p>IRQ_NUM_BASE+29</p></td>
<td><p>DMA INT5 Interrupt</p></td>
</tr>
<tr class="row-even"><td><p>DMA2_INT6</p></td>
<td><p>IRQ_NUM_BASE+30</p></td>
<td><p>DMA INT6 Interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>DMA2_INT7</p></td>
<td><p>IRQ_NUM_BASE+31</p></td>
<td><p>DMA INT7 Interrupt</p></td>
</tr>
<tr class="row-even"><td><p>EMAC</p></td>
<td><p>EMAC2</p></td>
<td><p>IRQ_NUM_BASE+36</p></td>
<td><p>EMAC2 Interrupt</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>DMA2D</p></td>
<td><p>DMA2D_INT0</p></td>
<td><p>IRQ_NUM_BASE+45</p></td>
<td><p>DMA2D INT0 Interrupt</p></td>
</tr>
<tr class="row-even"><td><p>DMA2D_INT1</p></td>
<td><p>IRQ_NUM_BASE+46</p></td>
<td><p>DMA2D INT1 Interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>PWM</p></td>
<td><p>PWM</p></td>
<td><p>IRQ_NUM_BASE+48</p></td>
<td><p>PWM1 Interrupt</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>TIMER1</p></td>
<td><p>TIMER0_CH0</p></td>
<td><p>IRQ_NUM_BASE+61</p></td>
<td><p>Timer1 Channel 0 Interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>TIMER0_CH1</p></td>
<td><p>IRQ_NUM_BASE+62</p></td>
<td><p>Timer1 Channel 1 Interrupt</p></td>
</tr>
<tr class="row-even"><td><p>TIMER0_WDT</p></td>
<td><p>IRQ_NUM_BASE+63</p></td>
<td><p>Timer1 Watch Dog Interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>AUDIO</p></td>
<td><p>AUDIO</p></td>
<td><p>IRQ_NUM_BASE+64</p></td>
<td><p>Audio Interrupt</p></td>
</tr>
<tr class="row-even"><td><p>PDS</p></td>
<td><p>PDS</p></td>
<td><p>IRQ_NUM_BASE+66</p></td>
<td><p>PDS Interrupt</p></td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>IRQ_NUM_BASE is 16 and the interrupt number 015 is RISC-V reserved interrupt.</p>
</div>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../index.html" class="btn btn-neutral float-left" title="BL808 Reference Manual" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="ResetAndClock.html" class="btn btn-neutral float-right" title="2. Reset and Clock" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2021.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>