Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec 12 02:45:57 2023
| Host         : MSI-Modern-14-B11M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |              58 |           17 |
| No           | Yes                   | No                     |              13 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |              21 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | C/strong_state[0]_i_1_n_0 | d0/SR[0]         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | B/u1/trig0                | d0/SR[0]         |                1 |              1 |         1.00 |
|  B/clk1/CLK    |                           | d0/SR[0]         |                1 |              1 |         1.00 |
|  B/clk1/CLK    |                           |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG |                           |                  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                           | B/clk1/clear     |                2 |              7 |         3.50 |
|  B/clk1/CLK    | B/u2/count[19]_i_1_n_0    | d0/SR[0]         |                4 |             20 |         5.00 |
|  clk_IBUF_BUFG |                           | d0/SR[0]         |               18 |             63 |         3.50 |
+----------------+---------------------------+------------------+------------------+----------------+--------------+


