
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \top_formal
Used module:     \nerv_extended_wrapper
Used module:         \nerv
Used module:     \CheckerWrapper
Used module:         \CheckerWithResult
Used module:             \RiscvCore
Used module:                 \RiscvTrans

2.2. Analyzing design hierarchy..
Top module:  \top_formal
Used module:     \nerv_extended_wrapper
Used module:         \nerv
Used module:     \CheckerWrapper
Used module:         \CheckerWithResult
Used module:             \RiscvCore
Used module:                 \RiscvTrans
Removed 0 unused modules.
Module top_formal directly or indirectly contains formal properties -> setting "keep" attribute.
Module nerv_extended_wrapper directly or indirectly contains formal properties -> setting "keep" attribute.
Module CheckerWrapper directly or indirectly contains formal properties -> setting "keep" attribute.
Module CheckerWithResult directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== top_formal ===

   Number of wires:                 66
   Number of wire bits:           1844
   Number of public wires:          65
   Number of public wire bits:    1843
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $anyseq                         6
     $assume                         1
     $not                            1
     CheckerWrapper                  1
     nerv_extended_wrapper           1

=== nerv_extended_wrapper ===

   Number of wires:                185
   Number of wire bits:           3664
   Number of public wires:         136
   Number of public wire bits:    3044
   Number of ports:                 89
   Number of port bits:           2510
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                183
     $anyinit                        8
     $anyseq                       119
     $assume                         3
     $eq                             4
     $initstate                      1
     $logic_and                      4
     $logic_not                      1
     $logic_or                       1
     $mem_v2                         1
     $mux                           37
     $not                            1
     $reduce_bool                    2
     nerv                            1

=== nerv ===

   Number of wires:               2294
   Number of wire bits:          60094
   Number of public wires:         973
   Number of public wire bits:   34855
   Number of ports:                466
   Number of port bits:          14413
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2131
     $add                           41
     $and                            4
     $anyinit                      474
     $anyseq                        20
     $assume                         1
     $eq                           244
     $ge                             2
     $logic_and                    228
     $logic_not                     13
     $logic_or                       8
     $lt                             4
     $mem_v2                         1
     $mux                          979
     $ne                             2
     $not                            2
     $or                             3
     $pmux                          44
     $reduce_bool                    4
     $reduce_or                     41
     $shl                            7
     $shr                            3
     $sshr                           2
     $sub                            2
     $xor                            2

=== RiscvTrans ===

   Number of wires:               5028
   Number of wire bits:         108587
   Number of public wires:        4910
   Number of public wire bits:  108469
   Number of ports:                158
   Number of port bits:           4614
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3249
     $add                            7
     $and                           36
     $div                            2
     $eq                           164
     $ge                             2
     $logic_not                      9
     $lt                             6
     $mod                            2
     $mul                            3
     $mux                         2975
     $ne                             2
     $not                            2
     $or                            28
     $shl                            2
     $shr                            4
     $sshr                           2
     $sub                            1
     $xor                            2

=== RiscvCore ===

   Number of wires:                613
   Number of wire bits:          16927
   Number of public wires:         542
   Number of public wire bits:   14788
   Number of ports:                158
   Number of port bits:           4614
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                143
     $anyinit                       70
     $assume                         1
     $mux                           70
     $not                            1
     RiscvTrans                      1

=== CheckerWrapper ===

   Number of wires:                177
   Number of wire bits:           4953
   Number of public wires:         176
   Number of public wire bits:    4952
   Number of ports:                 88
   Number of port bits:           2476
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $assume                         1
     $not                            1
     CheckerWithResult               1

=== CheckerWithResult ===

   Number of wires:                442
   Number of wire bits:           7286
   Number of public wires:         310
   Number of public wire bits:    7154
   Number of ports:                 88
   Number of port bits:           2476
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                198
     $and                            4
     $assert                        59
     $assume                         1
     $eq                            58
     $ff                            64
     $logic_not                      1
     $mux                            5
     $not                            2
     $or                             3
     RiscvCore                       1

=== design hierarchy ===

   top_formal                        1
     CheckerWrapper                  1
       CheckerWithResult             1
         RiscvCore                   1
           RiscvTrans                1
     nerv_extended_wrapper           1
       nerv                          1

   Number of wires:               8805
   Number of wire bits:         203355
   Number of public wires:        7112
   Number of public wire bits:  175105
   Number of ports:               1049
   Number of port bits:          31105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5911
     $add                           48
     $and                           44
     $anyinit                      552
     $anyseq                       145
     $assert                        59
     $assume                         8
     $div                            2
     $eq                           470
     $ff                            64
     $ge                             4
     $initstate                      1
     $logic_and                    232
     $logic_not                     24
     $logic_or                       9
     $lt                            10
     $mem_v2                         2
     $mod                            2
     $mul                            3
     $mux                         4066
     $ne                             4
     $not                           10
     $or                            34
     $pmux                          44
     $reduce_bool                    6
     $reduce_or                     41
     $shl                            9
     $shr                            7
     $sshr                           4
     $sub                            3
     $xor                            4

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module RiscvTrans.
Creating SMT-LIBv2 representation of module nerv.
Creating SMT-LIBv2 representation of module RiscvCore.
Creating SMT-LIBv2 representation of module nerv_extended_wrapper.
Creating SMT-LIBv2 representation of module CheckerWithResult.
Creating SMT-LIBv2 representation of module CheckerWrapper.
Creating SMT-LIBv2 representation of module top_formal.

End of script. Logfile hash: 57d8b8b9f3, CPU: user 0.51s system 0.03s, MEM: 40.29 MB peak
Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 83% 2x write_smt2 (0 sec), 13% 2x read_ilang (0 sec), ...
