<head>
  <style>
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>
time_elapsed: 0.016s
</pre>
<pre>

module parallel_if;
	reg [3:0] counter;
	wire clk;
	wire reset;
	wire enable;
	wire up_en;
	wire down_en;
	always @(posedge clk)
		if ((reset == 1&#39;b0))
			counter &lt;= 4&#39;b0000;
		else begin
			if (((enable == 1&#39;b1) &amp;&amp; (up_en == 1&#39;b1)))
				counter &lt;= (counter + 1&#39;b1);
			if (((enable == 1&#39;b1) &amp;&amp; (down_en == 1&#39;b1)))
				counter &lt;= (counter - 1&#39;b1);
		end
endmodule

</pre>
</body>