0.6
2019.2
Nov  6 2019
21:57:16
D:/Download/Github/ICS-2021Spring-FDU/source/include/Myheadfile.svh,1615979642,verilog,,,,,,,,,,,,
D:/Download/Github/ICS-2021Spring-FDU/source/include/common.svh,1615981500,verilog,,,,,,,,,,,,
D:/Download/Github/ICS-2021Spring-FDU/source/include/sramx.svh,1615981500,verilog,,,,,,,,,,,,
D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/MyCore.sv,1616159448,systemVerilog,,D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/SRAMTop.sv,D:/Download/Github/ICS-2021Spring-FDU/source/include/common.svh;D:/Download/Github/ICS-2021Spring-FDU/source/include/Myheadfile.svh,MyCore,,,../../../../../../../../../source/include;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/SRAMTop.sv,1616048632,systemVerilog,,D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/writeback/Wreg.sv,D:/Download/Github/ICS-2021Spring-FDU/source/include/common.svh;D:/Download/Github/ICS-2021Spring-FDU/source/include/sramx.svh,SRAMTop,,,../../../../../../../../../source/include;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv,1616165257,systemVerilog,,D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/execute/Ereg.sv,D:/Download/Github/ICS-2021Spring-FDU/source/include/common.svh;D:/Download/Github/ICS-2021Spring-FDU/source/include/Myheadfile.svh,Dreg,,,../../../../../../../../../source/include;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/execute/Ereg.sv,1616199478,systemVerilog,,D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/fetch/Freg.sv,D:/Download/Github/ICS-2021Spring-FDU/source/include/common.svh;D:/Download/Github/ICS-2021Spring-FDU/source/include/Myheadfile.svh,Ereg,,,../../../../../../../../../source/include;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/fetch/Freg.sv,1616126261,systemVerilog,,D:/Download/Github/ICS-2021Spring-FDU/source/util/IBusToSRAMx.sv,D:/Download/Github/ICS-2021Spring-FDU/source/include/common.svh;D:/Download/Github/ICS-2021Spring-FDU/source/include/Myheadfile.svh,Freg,,,../../../../../../../../../source/include;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/memory/Mreg.sv,1616168677,systemVerilog,,D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/MyCore.sv,D:/Download/Github/ICS-2021Spring-FDU/source/include/common.svh;D:/Download/Github/ICS-2021Spring-FDU/source/include/Myheadfile.svh,Mreg,,,../../../../../../../../../source/include;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/mycpu_top.sv,1616160524,systemVerilog,,D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/Regfile.sv,D:/Download/Github/ICS-2021Spring-FDU/source/include/common.svh;D:/Download/Github/ICS-2021Spring-FDU/source/include/sramx.svh,mycpu_top,,,../../../../../../../../../source/include;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
,,,,,D:/Download/Github/ICS-2021Spring-FDU/source/include/common.svh,Regfile,,,,,,,,
D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/writeback/Wreg.sv,1616161889,systemVerilog,,D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/mycpu_top.sv,D:/Download/Github/ICS-2021Spring-FDU/source/include/common.svh;D:/Download/Github/ICS-2021Spring-FDU/source/include/Myheadfile.svh,Wreg,,,../../../../../../../../../source/include;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Download/Github/ICS-2021Spring-FDU/source/util/DBusToSRAMx.sv,1615981500,systemVerilog,D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/MyCore.sv;D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/SRAMTop.sv;D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv;D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/execute/Ereg.sv;D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/fetch/Freg.sv;D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/memory/Mreg.sv;D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/mycpu_top.sv;D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/Regfile.sv;D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/writeback/Wreg.sv;D:/Download/Github/ICS-2021Spring-FDU/source/util/IBusToSRAMx.sv,D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv,D:/Download/Github/ICS-2021Spring-FDU/source/include/common.svh;D:/Download/Github/ICS-2021Spring-FDU/source/include/sramx.svh,$unit_DBusToSRAMx_sv;DBusToSRAMx,,,../../../../../../../../../source/include;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Download/Github/ICS-2021Spring-FDU/source/util/IBusToSRAMx.sv,1615981500,systemVerilog,,D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/memory/Mreg.sv,D:/Download/Github/ICS-2021Spring-FDU/source/include/common.svh;D:/Download/Github/ICS-2021Spring-FDU/source/include/sramx.svh,IBusToSRAMx,,,../../../../../../../../../source/include;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,1615981500,verilog,,D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/CONFREG/confreg.v,,bridge_1x2,,,../../../../../../../../../source/include;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/CONFREG/confreg.v,1615981500,verilog,,D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/soc_lite_top.v,,confreg,,,../../../../../../../../../source/include;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/soc_lite_top.v,1615981500,verilog,,,,soc_lite_top,,,../../../../../../../../../source/include;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v,1615982552,verilog,,D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v,,clk_pll,,,../../../../../../../../../source/include;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1615982552,verilog,,D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../../../../source/include;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v,1615982553,verilog,,D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../../../../../../source/include;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1615982570,verilog,,D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,,inst_ram,,,../../../../../../../../../source/include;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/testbench/mycpu_tb.v,1615981500,verilog,,,,tb_top,,,../../../../../../../../../source/include;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
