<p> </p><p><u>Executive Summary</u></p><p>Continuing to drive for release of Ncore2.5.0 with CMC Read-Allocate policy and Fast Performance models.  Delivered final HW and built RC3 including complete packaging of the Performance Models for integration with Synopsys Platform Integration.  Root-caused and resolved few issues with the Intel PSG and MobileEye configs with the main remaining issue correct modeling ACE-Lite writes.  Federico presented our overall timing closure methodology and demo’d the Timing Closure Prototype with encouraging feedback.  Productization into Maestro is underway.  Maestro SW Spec 0.7 was released for peer review on Jama.  Ncore architecture is focused on documentation with priority on Ncore System Architecture Spec and Concerto Messaging Protocol Spec.  Ncore units have mostly completed integrating the SMI mux and are in various stages of bring-up.  Symphony uArch is on track to complete 0.7 this month and RTL coding continues with first VC switch coded last week.  CodaCache is RTL feature complete and bring-up of scratch-pad is underway.  Engineering is working with Sales to enable Socionext/Viasat Ncore3 deal in Q1.  Finally, IE1 detailed plans are progressing and Austin team traveling to Campbell next week to execute the system integration across HW, SW and Verification.</p><p><u>Results</u></p><ul><li> </li></ul><p><u>Highlights</u></p><ul><li>Submitted Maestro Spec 0.7 for peer review</li><li>Presentation of the Timing closure prototype for review by Technical staff.</li><ul><li>Encouraging feedback and plans for productization have started.</li></ul><li>RTL coding complete for our first Symphony VC Switch.</li></ul><p> </p><p><u>Lowlights</u></p><ul><li> </li></ul><p> </p><p><u>Engineering Progress</u></p><ul><li>HW Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>Advancing the topology specification for capturing description of an interconnect topology and the static connectivity rules for use by SW.</li><li>Flow mapping infrastructure should be in place by end of month to enable Ncore3.  Further work required for Presto1.0.</li><li>Made updates to the memory scheduler performance model based on review feedback and reintegrated.</li></ul><li>Ncore</li></ul></ul><ul><li>Advancing Ncore / Concerto RevC (CHI + ACE)</li></ul><ul><ul><ul><li>Oski Formal Verification:</li><ul><li>We need to complete final review of formal architectural models and formal model tables.</li></ul><li>Started Ncore System Architecture document, per change on priorities. Building momentum.</li><li>Continuing work on Ncore 3 Configuration Architecture. At 0.7+.</li><li>Reviewed error architecture and its interactions with Legato with Ncore Design and Verification teams. Also covered Ncore protocol stack ideas and SMI definition.</li></ul></ul><li>Software / SW Architecture</li><ul><li>Conductor (Ncore 2.x support)</li><ul><li>Ncore2.5.0-rc3 build including Alberto® as a deliverable</li><ul><li>All the components needed for SNPS team to integrate with PA Ultra are in one single build</li></ul></ul><li>Project Angelo: Fast SystemC Performance Modeling</li><ul><li>Build system:</li><ul><li>Completed standardization of Angelo build</li></ul><li>Intel-PSG platform debugging</li><ul><li>Added AIU block to support 64-bit ACE-lite data channel</li></ul><li>EyeQ6 platform debugging</li><ul><li>Set up Xavier's script and config in Campbell and reproduced what Xavier was facing</li><li>Found out DMI and AIU block are not ready for MrdFlush and suppressing MrdFlush in DCE passes the failing point</li></ul></ul><li>SW Architecture</li><ul><li>Finished integrating Ty’s and Joe’s input into Maestro spec 0.7 and submitted for peer review.</li><li>Specified details of the implementation of the Unit level parameter randomizer/builder for Dan.</li><li>Discuss with Ty, Joe and Ed in several meetings the next move about Magillem cooperation.</li><li>Discuss with Ncore Architect the Ncore Legato interface</li><li>Held several meetings about the applicability of our timing closure prototype as a Piano® substitute.</li></ul><li>Maestro Front-end (Client)</li><ul><li>GUI</li><ul><li>Charles, our new hire, fixed his first Maestro GUI problem!</li><li>Modified Component/Interface View and Domain View based on review with Ncore Architect.</li></ul><li>Maestro Kernel</li><ul><li>Refined flow for C++ custom functions</li></ul></ul><li>Maestro Back-end (Server)</li><ul><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul><li>Physical Design Awareness and Topology Synthesis</li><ul><li>Presentation of the Timing closure prototype for review by Technical staff.</li><ul><li>Encouraging feedback and plans for productization have started.</li></ul><li>Further development in the prototype of characterization skeleton</li><li>Added support for clock regions aware placement of interconnect components.</li></ul><li>Infrastructure</li><ul><li>Developing Unit level parameter randomizer/builder</li><li>Added fixes in CSR, IP-XACT and Synthgen and updated custom validation rules in Ncore 2.5.</li></ul></ul></ul><p> </p><ul><li>Solutions Architecture / Physical Design Optimization</li><ul><li>Concepts of characterization system presented to and approved by technical team</li></ul></ul><p> </p><ul><li>Documentation</li><ul><li>Ncore</li><ul><li>Updating block diagrams for Ncore 3.0 reference manual, met with Benoit and Ty to discuss the initial structure for the transport section of Ncore 3.0 (Legato), briefly went over the GUI with software.</li><li>2.5 – Sent out the reference manual and the User guide for review, Integration guide information still pending. Working on preparing online help files in parallel.</li><li>Helped software with internal documentation.</li></ul><li>Symphony/Presto (No update)</li><li>PIANO 2.5 (No update)</li><li>Technical Publication Process</li></ul></ul><ul><li>Prepare for Ncore 3.0 information with software and architects.</li></ul><ul><li>Working on Ncore 2.5 release and coda cache documentation</li><li>Began some work on XML input for customer documentation</li></ul><p> </p><p><u>Products Summary</u></p><p> </p><ul><li>Ncore v1.6.x</li><ul><li>No changes.  ZTE should be nearing tape-out soon.</li></ul><li>Ncore v2.5</li></ul><ul><ul><li><em>Targeted release to deliver Ncore Performance Modeling, Piano v2.5 support, Extended Victim Cache/Read-allocate CMC policy and deferred errata from v2.2.  Adding support for CentOS 6/7 and SuSE 11.</em></li><li>RTL in freeze mode.  Documentation and CSR IP XACT fixes.</li><li>Carbon: Checker trace debugged. DCE directory lookup issue fixed. New checker issue debugged. DMI SFI monitors need to add information to trace file twice.</li><li>CMC Read allocate:</li><ul><li>DMI: All regressions with read allocate look good.</li><li>System: All regressions looking good.</li></ul><li>Customer TB QA bugs: Debugged most issues and fixed them or they are invalid issues.</li><li>Fsys regressions: Under debug. Initial issue was the released codegen at that point picked up bad hardware. Current issue is under debug.</li></ul></ul><ul><li>CodaCache</li><ul><li>Design</li><ul><li>Coda Cache Sprints: (<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=detail&amp;selectedIssue=AR-34" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=detail&amp;selectedIssue=AR-34</a>)</li><li>RTL in bring up process, multiple bug fixes</li><li>CSRs implementation pending</li></ul><li>Verification</li><ul><li>All reads and writes for caches are in progress. Filing bugs as they are being found.</li><li>Enabled ARM AXI4 assertions on both upstream and downstream interfaces.</li><li>With scratchpad enabled in configuration, cache related accesses are failing. This needs to be debugged.</li></ul><li>SW</li><ul><li>Reports generation for CodaCache - csv and pdf (in progress)</li><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul></ul></ul><p><u> </u></p><ul><li>Regression Results</li><ul><li>Ncore release/v2.X and CodaCache 1.0</li></ul></ul><div align="center"><p> </p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Date</strong></p></td><td class="confluenceTd"><p><strong>AIU</strong></p></td><td class="confluenceTd"><p><strong>NCB</strong></p></td><td class="confluenceTd"><p><strong>DCE</strong></p></td><td class="confluenceTd"><p><strong>DMI</strong></p></td><td class="confluenceTd"><p><strong>FLTC</strong></p></td><td class="confluenceTd"><p><strong>FSC</strong></p></td><td class="confluenceTd"><p><strong>PSYS</strong></p></td><td class="confluenceTd"><p><strong>FSYS</strong></p></td><td class="confluenceTd"><p><strong>CodaCache</strong></p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p align="right">11-Mar</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right"> </p></td><td class="confluenceTd"><p align="right"> </p></td><td class="confluenceTd"><p align="right">0</p></td></tr><tr><td class="confluenceTd"><p align="right">12-Mar</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">96</p></td><td class="confluenceTd"><p align="right"> </p></td><td class="confluenceTd"><p align="right">61</p></td></tr><tr><td class="confluenceTd"><p align="right">13-Mar</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right"> </p></td><td class="confluenceTd"><p align="right">74</p></td></tr><tr><td class="confluenceTd"><p align="right">14-Mar</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">96</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">74</p></td></tr><tr><td class="confluenceTd"><p align="right">15-Mar</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">95</p></td><td class="confluenceTd"><p align="right">24</p></td><td class="confluenceTd"><p align="right">0</p></td></tr></tbody></table></div><p> </p></div><p> </p><ul><li>Ncore v3.0</li><ul><li>Design</li><ul><li>Created 3.0 sprints (<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830</a>)</li><li>DII à SMI Mux integration done, RTL compiling in TB env, Ready for bring up   </li><li>IO-AIU à SMI Mux integration done, RTL compiling in TB env, Ready for bring up</li><li>CHI-AIU à Continued coding on command generation logic and integrated the SMI Mux</li><li>DMI à Steve coming up to speed on DMI, integrated the SMI Mux</li><li>DCE à Made progress on Micro Arch, will have 0.7 review next week.</li><li>CCP à Identified an issue with CodaCache write through mode, working on adding a parameter based fix</li><li>Misc à SMI Mux coding and update done. May need additional updates due to proposed command and snoop changes </li></ul><li>Verification</li></ul></ul><ul><ul><ul><li>SMI agent: Additional fixes and feature additions. Added support to read widths from json file instead of using constant values.</li><li>System BFM for AIU/NCB: Code complete for bring up and will work on compile next.</li><li>DMI: Ready for bring-up. Waiting for RTL to be ready.</li><li>DII: Ready for bring-up. Waiting for RTL to be ready.</li><li>IO-AIU: Compiling without System BFM. Waiting for RTL to be ready to run stimulus. Scoreboard updates being worked on.</li><li>CHI: CHI BFM link layer support ready. Adding read support and adding monitor support next.</li><li>System: Integrating DMI and DII environments into system environment first.</li><li>IE1: Discussed goals for IE1 and IE2.</li><li>CCP + Formal</li><ul><li>Formal runs in regression mode this week. Only cache configs of CCP look good.</li></ul></ul></ul></ul><p> </p><ul><li>Presto</li></ul><ul><ul><li>Design: (<a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=12307" rel="nofollow">https://arterisip.atlassian.net/issues/?filter=12307</a>)</li><ul><li>Working on requirements and priorities for IE1</li><li>Coding: Implemented VC switch </li><li>Coding: AXI native layer in bringup </li><li>Coding: APB native layer in bringup (config network)</li></ul><li>Performance: Sprint <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75</a></li><ul><li>Experimenting with memory scheduler and priority arbiter</li></ul><li>Verification: Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li><ul><li>Working on IE1 requirements and priorities. </li><li>Formal: Working on Width adaptor and Arbitration schemes.</li><li>AXI4 VIP: Added Read interleaving</li><li>Top: Working on adding 4 initial configuration as mentioned in packet layer testplan. </li><li>Testplan: Developed Native Layer test plan for target and initiator side</li><li>Infrastructure: Working on remote submission.</li></ul><li>Top Issues</li><ul><li>Slow process on getting Jr. RTL candidates</li><li>Running into setup issue while setting up mentor formal tools for model checking</li><li>Parameters synchronization and dependencies are becoming a bigger and bigger issue as we move from bring-up phase to volume phase. We need a tool that checks parameters dependencies across different modules.</li><li>Need SW to help update parameter randomization tool (Glissando) as soon as possible for Legato deliverables.</li></ul></ul></ul><p> </p><p><u>Hiring</u></p><ul><li>Open Positions</li><ul><li>SW Architect – Moez Cherif accepted and starts 3/19!</li><li>SW EDA Developer (1) – 1 offers in progress (Albert Azali); One other candidate for on-site as back-up.</li><li>Performance Modeling – Alex Tsifra accepted and starts 4/02!</li><li>Presto HW RTL Designer – one candidate for on-site.</li><li>Physical Design – one candidate invited for on-site</li><li>Austin Intern – Offer accepted and starts 3/19.</li><li>Adding back-fill positions for Ncore HW Design and Verification</li></ul></ul><p> </p><p> </p><p><u>Individual Progress</u></p><ul><li>Continued to drive Ncore2.5 release and delivery of Ncore SystemC Fast Performance models.</li><li>Participated in Magillem business / technical cooperation discussions.</li><li>Working with Sales on plan to support Socionext/Viasat Ncore3 design deal.</li><li>Participated in Arm roadmap meeting hosted by Ty.</li><li>Completed reviews of Ncore 2.5 documentation (User Guide and Reference Manual) and provided feedback.</li><li>Coordinated IE1, IE2 Integration Event planning and aligned on content / objectives.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li>Ncore Fast Performance Models and Ncore2.5 in Q1’18.</li><li>Ncore3.0 Production Release in September, 2018.</li><li>CodaCache1.0 in April, 2018.</li><li>Deliver updated Timing Closure / Physical Optimization roadmap (capabilities and products) based on Piano2.x and new Maestro technology.</li><li>Ncore3.5 Production Release Q4’18.</li><li>Presto Production Release Q1’19.</li></ul></ul><p> </p><p><u>2018 Travel</u>:</p><p>Austin April 2-4.</p><p> </p>