// Seed: 1069973350
module module_0 (
    input  uwire id_0,
    output wor   id_1,
    output uwire id_2,
    input  tri   id_3,
    input  wand  id_4,
    input  tri0  id_5,
    input  wand  id_6,
    output tri1  id_7,
    output wire  id_8,
    output tri0  id_9,
    input  tri   id_10,
    input  wor   id_11
);
  logic [1 : 1 'b0] id_13;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input tri0 id_2,
    output tri0 id_3,
    inout logic id_4,
    input tri1 id_5,
    input uwire id_6,
    output uwire id_7,
    input wire id_8,
    input tri id_9,
    input supply1 id_10,
    output supply1 id_11,
    input supply0 id_12,
    input supply0 id_13,
    input wor id_14,
    output tri0 id_15,
    output supply1 id_16,
    input supply0 id_17,
    input supply1 id_18,
    input tri0 id_19,
    output wire id_20,
    input wire id_21,
    output wor id_22,
    output wand id_23
);
  assign id_16 = -1;
  parameter id_25 = 1;
  module_0 modCall_1 (
      id_0,
      id_20,
      id_3,
      id_19,
      id_10,
      id_18,
      id_2,
      id_22,
      id_16,
      id_23,
      id_6,
      id_5
  );
  wire id_26;
  initial id_1 <= id_5;
  assign id_22 = -1;
  logic [-1 : 1] id_27;
  always id_4 <= id_12;
  parameter id_28 = id_25;
  assign id_22 = 1'h0;
  assign id_20 = 1;
endmodule
