// Seed: 4052465792
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output wand  id_0,
    output tri1  id_1,
    input  uwire id_2
);
  assign id_1 = id_2;
  tri0 id_4;
  assign id_4 = 1;
  module_0(
      id_4
  );
endmodule
module module_2;
  assign id_1 = 1;
endmodule
module module_3 (
    input tri0 id_0
);
  id_2 :
  assert property (@(posedge 1 or posedge 1 ? 1 : id_0 - 1) 1) id_2 = id_0;
  module_2();
endmodule
