"pll1_416"	,	L_2
mmp_clk_reset_register	,	F_13
pxa1928_apbc_clk_init	,	F_20
mmp_register_mux_clks	,	F_7
mmp_register_div_clks	,	F_10
mmp_register_fixed_rate_clks	,	F_2
reg	,	V_30
PXA1928_APMU_NR_CLKS	,	V_35
fixed_factor_clks	,	V_7
lock	,	V_33
id	,	V_29
ARRAY_SIZE	,	F_3
"failed to map mpmu registers\n"	,	L_3
clk	,	V_3
uart_factor_tbl	,	V_12
pxa1928_pll_init	,	F_1
mmp_register_fixed_factor_clks	,	F_4
offset	,	V_31
PXA1928_APBC_NR_CLKS	,	V_36
bits	,	V_34
apbc_mux_clks	,	V_13
unit	,	V_5
apmu_mux_clks	,	V_16
nr_resets	,	V_26
"failed to map apmu registers\n"	,	L_4
mpmu_base	,	V_9
"failed to map apbc registers\n"	,	L_5
pxa1928_mpmu_clk_init	,	F_14
pr_err	,	F_17
pxa1928_apb_periph_clk_init	,	F_6
mmp_clk_reset_cell	,	V_22
GFP_KERNEL	,	V_27
np	,	V_21
flags	,	V_32
apbc_gate_clks	,	V_15
clk_id	,	V_28
pxa1928_clk_unit	,	V_1
pxa_unit	,	V_2
device_node	,	V_20
kzalloc	,	F_15
mmp_clk_unit	,	V_4
fixed_rate_clks	,	V_6
mmp_register_gate_clks	,	F_8
mmp_clk_init	,	F_19
"uart_pll"	,	L_1
MPMU_UART_PLL	,	V_10
i	,	V_24
kcalloc	,	F_12
apmu_gate_clks	,	V_19
apbc_base	,	V_14
mmp_clk_register_factor	,	F_5
uart_factor_masks	,	V_11
pxa1928_clk_reset_init	,	F_11
pxa1928_axi_periph_clk_init	,	F_9
apmu_base	,	V_17
cells	,	V_23
CLK_SET_RATE_PARENT	,	V_8
pxa1928_apmu_clk_init	,	F_18
__init	,	T_1
of_iomap	,	F_16
apmu_div_clks	,	V_18
base	,	V_25
