INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_AXI/SDDR_TT_AXI.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_AXI/SDDR_TT_AXI.srcs/sources_1/new/write_clocker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'write_clocker'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_AXI/SDDR_TT_AXI.srcs/sim_1/new/write_clocker_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_write_clocker'
