Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : s9234
Version: M-2016.12-SP1
Date   : Fri Feb  8 15:51:55 2019
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6284 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  g41 (in)                                 0.00       2.40 r
  U1265/Y (INVX0_RVT)                      0.08       2.48 f
  U1264/Y (INVX0_RVT)                      0.17       2.64 r
  U1242/Y (NAND4X1_RVT)                    0.23       2.87 f
  g6284 (out)                              0.01       2.88 f
  data arrival time                                   2.88

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6366 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  g41 (in)                                 0.00       2.40 r
  U1265/Y (INVX0_RVT)                      0.08       2.48 f
  U1264/Y (INVX0_RVT)                      0.17       2.64 r
  U1241/Y (NAND4X1_RVT)                    0.23       2.87 f
  g6366 (out)                              0.01       2.88 f
  data arrival time                                   2.88

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6368 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  g41 (in)                                 0.00       2.40 r
  U1265/Y (INVX0_RVT)                      0.08       2.48 f
  U1264/Y (INVX0_RVT)                      0.17       2.64 r
  U1234/Y (NAND4X1_RVT)                    0.23       2.87 f
  g6368 (out)                              0.01       2.88 f
  data arrival time                                   2.88

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6370 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  g41 (in)                                 0.00       2.40 r
  U1265/Y (INVX0_RVT)                      0.08       2.48 f
  U954/Y (INVX0_RVT)                       0.17       2.64 r
  U1235/Y (NAND4X1_RVT)                    0.23       2.87 f
  g6370 (out)                              0.01       2.88 f
  data arrival time                                   2.88

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6372 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  g41 (in)                                 0.00       2.40 r
  U1265/Y (INVX0_RVT)                      0.08       2.48 f
  U954/Y (INVX0_RVT)                       0.17       2.64 r
  U1236/Y (NAND4X1_RVT)                    0.23       2.87 f
  g6372 (out)                              0.01       2.88 f
  data arrival time                                   2.88

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6374 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  g41 (in)                                 0.00       2.40 r
  U1265/Y (INVX0_RVT)                      0.08       2.48 f
  U954/Y (INVX0_RVT)                       0.17       2.64 r
  U1237/Y (NAND4X1_RVT)                    0.23       2.87 f
  g6374 (out)                              0.01       2.88 f
  data arrival time                                   2.88

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6362 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  g41 (in)                                 0.00       2.40 r
  U1013/Y (NBUFFX2_RVT)                    0.09       2.49 r
  U956/Y (NBUFFX2_RVT)                     0.10       2.59 r
  U934/Y (INVX0_RVT)                       0.07       2.66 f
  U928/Y (INVX0_RVT)                       0.08       2.74 r
  U1239/Y (NAND4X1_RVT)                    0.11       2.85 f
  g6362 (out)                              0.01       2.86 f
  data arrival time                                   2.86

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -2.86
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.51


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6360 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  g41 (in)                                 0.00       2.40 r
  U1013/Y (NBUFFX2_RVT)                    0.09       2.49 r
  U936/Y (NBUFFX2_RVT)                     0.10       2.60 r
  U1238/Y (NAND4X1_RVT)                    0.23       2.82 f
  g6360 (out)                              0.01       2.83 f
  data arrival time                                   2.83

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -2.83
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.48


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6364 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  g41 (in)                                 0.00       2.40 r
  U1013/Y (NBUFFX2_RVT)                    0.09       2.49 r
  U936/Y (NBUFFX2_RVT)                     0.10       2.60 r
  U1240/Y (NAND4X1_RVT)                    0.23       2.82 f
  g6364 (out)                              0.01       2.83 f
  data arrival time                                   2.83

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -2.83
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.48


  Startpoint: g41 (input port clocked by ideal_clock1)
  Endpoint: g6282 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  g41 (in)                                 0.00       2.40 f
  U1265/Y (INVX0_RVT)                      0.08       2.48 r
  U964/Y (NBUFFX2_RVT)                     0.19       2.66 r
  U1507/Y (NAND2X0_RVT)                    0.08       2.74 f
  U1508/Y (NAND3X0_RVT)                    0.05       2.79 r
  g6282 (out)                              0.01       2.80 r
  data arrival time                                   2.80

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -2.80
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.45


1
