m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitHub/fpga_learing/II_mux_2_1/quartus_prj/simulation/modelsim
T_opt
!s110 1752294289
VoTJlHi]M]`T340Og@6l1c2
04 10 4 work tb_mux_2_1 fast 0
=1-0068eb5799b6-6871e390-318-3cd0
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vII_mux_2_1
Z2 !s110 1752294288
!i10b 1
!s100 WoJ=WGE8>79=?cKlb]_IG1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I@3k7M2D7k`VgO8KYAdaCb0
R0
w1752114746
8D:/GitHub/fpga_learing/II_mux_2_1/rtl/II_mux_2_1.v
FD:/GitHub/fpga_learing/II_mux_2_1/rtl/II_mux_2_1.v
!i122 0
L0 1 28
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1752294288.000000
!s107 D:/GitHub/fpga_learing/II_mux_2_1/rtl/II_mux_2_1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub/fpga_learing/II_mux_2_1/rtl|D:/GitHub/fpga_learing/II_mux_2_1/rtl/II_mux_2_1.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/GitHub/fpga_learing/II_mux_2_1/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@i@i_mux_2_1
vtb_mux_2_1
R2
!i10b 1
!s100 U<YGRel6LZ5fja:O<6;_G2
R3
I0P_@9?UoKQnBEmOSMFQFY1
R0
w1752124809
8D:/GitHub/fpga_learing/II_mux_2_1/quartus_prj/../sim/tb_mux_2_1.v
FD:/GitHub/fpga_learing/II_mux_2_1/quartus_prj/../sim/tb_mux_2_1.v
!i122 1
L0 3 31
R4
R5
r1
!s85 0
31
R6
!s107 D:/GitHub/fpga_learing/II_mux_2_1/quartus_prj/../sim/tb_mux_2_1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub/fpga_learing/II_mux_2_1/quartus_prj/../sim|D:/GitHub/fpga_learing/II_mux_2_1/quartus_prj/../sim/tb_mux_2_1.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/GitHub/fpga_learing/II_mux_2_1/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
