<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Jan 14 16:46:00 2025" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="zynquplus" DEVICE="xczu7ev" NAME="D_divisor" PACKAGE="ffvf1517" SPEEDGRADE="-3"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk_0" SIGIS="clk" SIGNAME="External_Ports_ap_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="div_0" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_0" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_ap_rst_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="div_0" PORT="ap_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="c_a_ap_vld" SIGIS="undef" SIGNAME="External_Ports_c_a_ap_vld">
      <CONNECTIONS>
        <CONNECTION INSTANCE="div_0" PORT="a_ap_vld"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="c_b_ap_vld" SIGIS="undef" SIGNAME="External_Ports_c_b_ap_vld">
      <CONNECTIONS>
        <CONNECTION INSTANCE="div_0" PORT="b_ap_vld"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="c_res_ap_vld" SIGIS="undef" SIGNAME="div_0_res_ap_vld">
      <CONNECTIONS>
        <CONNECTION INSTANCE="div_0" PORT="res_ap_vld"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="i_a" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_i_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="div_0" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="i_b" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_i_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="div_0" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="o_res" RIGHT="0" SIGIS="data" SIGNAME="div_0_res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="div_0" PORT="res"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2113910289" FULLNAME="/div_0" HWVERSION="1.0" INSTANCE="div_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="div" VLNV="GbManske:Arith:div:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="D_divisor_div_0_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="35"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="a" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_i_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a_ap_vld" SIGIS="undef" SIGNAME="External_Ports_c_a_ap_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c_a_ap_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_ap_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="b" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_i_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b_ap_vld" SIGIS="undef" SIGNAME="External_Ports_c_b_ap_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c_b_ap_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="res" RIGHT="0" SIGIS="data" SIGNAME="div_0_res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="res_ap_vld" SIGIS="undef" SIGNAME="div_0_res_ap_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c_res_ap_vld"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
