// Seed: 627372576
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output uwire id_1;
  wire \id_5 = (id_4);
  assign module_1.id_9 = 0;
  wor id_6 = 1;
  parameter id_7 = 1;
  wire id_8;
  ;
  assign id_1 = id_7 ? -1 : -1'b0;
  timeunit 1ps;
endmodule
module module_1 #(
    parameter id_4 = 32'd67
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  output uwire id_6;
  input wire id_5;
  inout wire _id_4;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_6,
      id_5
  );
  output wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_1[1] = id_2;
  string [1 'b0 : -1 'b0] id_7 = "";
  wire id_8;
  ;
  uwire id_9 = -1'b0;
  wor [id_4 : id_4] id_10 = 1;
  assign id_6 = id_10 == 1;
endmodule
