## Generated SDC file "Medipix_prj.out.sdc"

## Copyright (C) 1991-2010 Altera Corporation
## Your use of Altera Corporation's design tools, logic functions 
## and other software and tools, and its AMPP partner logic 
## functions, and any output files from any of the foregoing 
## (including device programming or simulation files), and any 
## associated documentation or information are expressly subject 
## to the terms and conditions of the Altera Program License 
## Subscription Agreement, Altera MegaCore Function License 
## Agreement, or other applicable license agreement, including, 
## without limitation, that your use is for the sole purpose of 
## programming logic devices manufactured by Altera and sold by 
## Altera or its authorized distributors.  Please refer to the 
## applicable agreement for further details.


## VENDOR  "Altera"
## PROGRAM "Quartus II"
## VERSION "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version"

## DATE    "Wed Aug 27 16:59:59 2014"

##
## DEVICE  "EP4CE75F23C8"
##


#**************************************************************
# Time Information
#**************************************************************

set_time_format -unit ns -decimal_places 3



#**************************************************************
# Create Clock
#**************************************************************

create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}]
create_clock -name {Clk25} -period 40.000 -waveform { 0.000 20.000 } [get_ports {Clk25}]
create_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_capture} -period 8.000 -waveform { 0.000 4.000 } [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[*].dq[*].dqi|auto_generated|input_cell_*[0]|clk}] -add
create_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic} -period 8.000 -waveform { 0.000 4.000 } [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_p|auto_generated|input_cell_h[0]|clk}]
create_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_Ddr2_Clk_P_mimic_launch_clock} -period 8.000 -waveform { 0.000 4.000 } [get_ports {Ddr2_Clk_P}] -add
create_clock -name {Clk125} -period 8.000 -waveform { 0.000 4.000 } [get_ports {Clk125}]
create_clock -name {Clk_out_Mdpx} -period 16.000 -waveform { 0.000 8.000 } [get_ports {Clk_out_Mdpx}]
create_clock -name {Clk_in_Mdpx} -period 16.000 -waveform { 0.000 8.000 } [get_ports {Clk_in_Mdpx}]
create_clock -name {Eth_Rxc} -period 40.000 -waveform { 0.000 20.000 } [get_ports {Eth_Rxc}]


#**************************************************************
# Create Generated Clock
#**************************************************************

create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]} -source [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -divide_by 2 -master_clock {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] 
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} -source [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] 
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]} -source [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -103.500 -master_clock {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] 
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} -source [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] 
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]} -source [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] 
create_generated_clock -name {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]} -source [get_pins {u_cpu_pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 5 -master_clock {Clk25} [get_pins {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] 
create_generated_clock -name {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]} -source [get_pins {u_cpu_pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {Clk25} [get_pins {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] 
create_generated_clock -name {u_cpu_pll|altpll_component|auto_generated|pll1|clk[2]} -source [get_pins {u_cpu_pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 2 -divide_by 5 -master_clock {Clk25} [get_pins {u_cpu_pll|altpll_component|auto_generated|pll1|clk[2]}] 
create_generated_clock -name {u_cpu_pll|altpll_component|auto_generated|pll1|clk[3]} -source [get_pins {u_cpu_pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 4 -divide_by 5 -master_clock {Clk25} [get_pins {u_cpu_pll|altpll_component|auto_generated|pll1|clk[3]}] 
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDSS} -source [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {Ddr2_Clk_P}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDQSS} -source [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {Ddr2_Clk_P}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_rise} -source [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {Ddr2_Clk_P}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall} -source [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {Ddr2_Clk_P}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDSS} -source [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {Ddr2_Clk_N}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDQSS} -source [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {Ddr2_Clk_N}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_rise} -source [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {Ddr2_Clk_N}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall} -source [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} -invert [get_ports {Ddr2_Clk_N}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_1} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_2} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_3} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_4} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_5} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_6} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_7} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_8} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_9} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_10} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_11} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_12} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_13} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_14} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_15} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_16} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_h[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_17} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_18} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_19} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_20} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_21} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_22} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_23} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_24} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_25} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_26} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_27} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_28} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_29} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_30} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_31} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_32} -source [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_l[0]|clk}] -add
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock} -source [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -divide_by 2 -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q}] 
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]} -source [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {Ddr2_Dqs[0]}] 
create_generated_clock -name {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]} -source [get_pins {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -master_clock {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} [get_ports {Ddr2_Dqs[1]}] 


#**************************************************************
# Set Clock Latency
#**************************************************************



#**************************************************************
# Set Clock Uncertainty
#**************************************************************

set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  0.000 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  0.000 
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDSS}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDSS}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDQSS}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDQSS}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDSS}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDSS}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDQSS}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDQSS}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic}] -setup 0.130 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic}] -hold 0.090 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic}] -setup 0.130 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic}] -hold 0.090 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDSS}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDSS}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDQSS}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDQSS}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDSS}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDSS}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDQSS}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDQSS}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic}] -setup 0.130 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic}] -hold 0.090 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic}] -setup 0.130 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic}] -hold 0.090 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.110 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.110 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_31}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_31}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_32}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_32}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_capture}] -setup 0.130 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_capture}] -hold 0.090 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_capture}] -setup 0.130 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_capture}] -hold 0.090 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_1}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_1}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_2}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_2}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_3}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_3}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_4}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_4}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_5}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_5}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_6}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_6}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_7}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_7}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_8}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_8}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_9}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_9}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_10}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_10}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_11}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_11}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_12}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_12}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_13}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_13}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_14}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_14}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_15}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_15}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_16}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_16}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_17}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_17}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_18}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_18}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_19}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_19}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_20}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_20}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_21}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_21}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_22}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_22}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_23}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_23}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_24}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_24}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_25}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_25}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_26}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_26}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_27}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_27}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_28}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_28}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_29}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_29}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_30}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_30}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_31}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_31}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_32}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_32}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_capture}] -setup 0.130 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_capture}] -hold 0.090 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_capture}] -setup 0.130 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_capture}] -hold 0.090 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_1}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_1}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_2}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_2}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_3}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_3}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_4}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_4}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_5}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_5}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_6}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_6}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_7}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_7}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_8}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_8}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_9}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_9}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_10}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_10}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_11}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_11}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_12}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_12}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_13}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_13}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_14}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_14}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_15}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_15}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_16}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_16}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_17}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_17}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_18}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_18}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_19}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_19}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_20}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_20}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_21}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_21}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_22}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_22}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_23}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_23}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_24}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_24}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_25}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_25}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_26}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_26}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_27}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_27}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_28}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_28}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_29}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_29}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_30}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_30}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_31}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_31}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_31}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_31}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_32}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_32}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_32}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_32}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_1}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_1}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_1}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_1}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_2}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_2}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_2}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_2}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_3}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_3}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_3}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_3}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_4}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_4}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_4}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_4}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_5}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_5}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_5}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_5}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_6}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_6}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_6}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_6}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_7}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_7}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_7}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_7}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_8}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_8}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_8}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_8}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_9}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_9}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_9}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_9}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_10}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_10}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_10}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_10}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_11}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_11}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_11}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_11}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_12}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_12}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_12}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_12}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_13}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_13}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_13}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_13}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_14}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_14}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_14}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_14}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_15}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_15}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_15}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_15}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_16}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_16}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_16}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_16}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_17}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_17}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_17}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_17}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_18}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_18}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_18}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_18}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_19}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_19}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_19}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_19}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_20}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_20}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_20}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_20}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_21}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_21}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_21}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_21}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_22}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_22}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_22}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_22}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_23}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_23}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_23}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_23}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_24}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_24}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_24}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_24}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_25}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_25}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_25}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_25}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_26}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_26}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_26}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_26}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_27}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_27}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_27}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_27}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_28}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_28}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_28}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_28}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_29}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_29}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_29}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_29}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_30}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_30}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_30}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_30}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.030 
set_clock_uncertainty -rise_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.030 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -rise_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.030 
set_clock_uncertainty -fall_from [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -fall_to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  0.030 
set_clock_uncertainty -rise_from [get_clocks {Clk_in_Mdpx}] -rise_to [get_clocks {Clk_in_Mdpx}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {Clk_in_Mdpx}] -fall_to [get_clocks {Clk_in_Mdpx}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {Clk_in_Mdpx}] -rise_to [get_clocks {Clk_in_Mdpx}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {Clk_in_Mdpx}] -fall_to [get_clocks {Clk_in_Mdpx}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {Eth_Rxc}] -rise_to [get_clocks {Eth_Rxc}]  0.020 
set_clock_uncertainty -rise_from [get_clocks {Eth_Rxc}] -fall_to [get_clocks {Eth_Rxc}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {Eth_Rxc}] -rise_to [get_clocks {Eth_Rxc}]  0.020 
set_clock_uncertainty -fall_from [get_clocks {Eth_Rxc}] -fall_to [get_clocks {Eth_Rxc}]  0.020 


#**************************************************************
# Set Input Delay
#**************************************************************



#**************************************************************
# Set Output Delay
#**************************************************************

set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_A[0]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_A[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_A[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_A[0]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_A[1]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_A[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_A[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_A[1]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_A[2]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_A[2]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_A[2]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_A[2]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_A[3]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_A[3]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_A[3]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_A[3]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_A[4]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_A[4]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_A[4]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_A[4]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_A[5]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_A[5]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_A[5]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_A[5]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_A[6]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_A[6]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_A[6]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_A[6]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_A[7]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_A[7]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_A[7]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_A[7]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_A[8]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_A[8]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_A[8]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_A[8]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_A[9]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_A[9]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_A[9]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_A[9]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_A[10]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_A[10]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_A[10]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_A[10]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_A[11]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_A[11]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_A[11]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_A[11]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_A[12]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_A[12]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_A[12]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_A[12]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_Ba[0]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_Ba[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_Ba[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_Ba[0]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_Ba[1]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_Ba[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_Ba[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_Ba[1]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_Ba[2]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_Ba[2]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_Ba[2]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_Ba[2]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_Cas_N}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_Cas_N}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_Cas_N}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_Cas_N}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_Cke}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_Cke}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_Cke}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_Cke}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_Cs_N}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_Cs_N}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_Cs_N}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_Cs_N}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  1.030 [get_ports {Ddr2_Dm[0]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  -0.701 [get_ports {Ddr2_Dm[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  1.030 [get_ports {Ddr2_Dm[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  -0.701 [get_ports {Ddr2_Dm[0]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  1.030 [get_ports {Ddr2_Dm[1]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  -0.701 [get_ports {Ddr2_Dm[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  1.030 [get_ports {Ddr2_Dm[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  -0.701 [get_ports {Ddr2_Dm[1]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  1.030 [get_ports {Ddr2_Dq[0]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  -0.701 [get_ports {Ddr2_Dq[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  1.030 [get_ports {Ddr2_Dq[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  -0.701 [get_ports {Ddr2_Dq[0]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  1.030 [get_ports {Ddr2_Dq[1]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  -0.701 [get_ports {Ddr2_Dq[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  1.030 [get_ports {Ddr2_Dq[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  -0.701 [get_ports {Ddr2_Dq[1]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  1.030 [get_ports {Ddr2_Dq[2]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  -0.701 [get_ports {Ddr2_Dq[2]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  1.030 [get_ports {Ddr2_Dq[2]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  -0.701 [get_ports {Ddr2_Dq[2]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  1.030 [get_ports {Ddr2_Dq[3]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  -0.701 [get_ports {Ddr2_Dq[3]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  1.030 [get_ports {Ddr2_Dq[3]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  -0.701 [get_ports {Ddr2_Dq[3]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  1.030 [get_ports {Ddr2_Dq[4]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  -0.701 [get_ports {Ddr2_Dq[4]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  1.030 [get_ports {Ddr2_Dq[4]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  -0.701 [get_ports {Ddr2_Dq[4]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  1.030 [get_ports {Ddr2_Dq[5]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  -0.701 [get_ports {Ddr2_Dq[5]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  1.030 [get_ports {Ddr2_Dq[5]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  -0.701 [get_ports {Ddr2_Dq[5]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  1.030 [get_ports {Ddr2_Dq[6]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  -0.701 [get_ports {Ddr2_Dq[6]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  1.030 [get_ports {Ddr2_Dq[6]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  -0.701 [get_ports {Ddr2_Dq[6]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  1.030 [get_ports {Ddr2_Dq[7]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  -0.701 [get_ports {Ddr2_Dq[7]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  1.030 [get_ports {Ddr2_Dq[7]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[0]}]  -0.701 [get_ports {Ddr2_Dq[7]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  1.030 [get_ports {Ddr2_Dq[8]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  -0.701 [get_ports {Ddr2_Dq[8]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  1.030 [get_ports {Ddr2_Dq[8]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  -0.701 [get_ports {Ddr2_Dq[8]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  1.030 [get_ports {Ddr2_Dq[9]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  -0.701 [get_ports {Ddr2_Dq[9]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  1.030 [get_ports {Ddr2_Dq[9]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  -0.701 [get_ports {Ddr2_Dq[9]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  1.030 [get_ports {Ddr2_Dq[10]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  -0.701 [get_ports {Ddr2_Dq[10]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  1.030 [get_ports {Ddr2_Dq[10]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  -0.701 [get_ports {Ddr2_Dq[10]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  1.030 [get_ports {Ddr2_Dq[11]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  -0.701 [get_ports {Ddr2_Dq[11]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  1.030 [get_ports {Ddr2_Dq[11]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  -0.701 [get_ports {Ddr2_Dq[11]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  1.030 [get_ports {Ddr2_Dq[12]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  -0.701 [get_ports {Ddr2_Dq[12]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  1.030 [get_ports {Ddr2_Dq[12]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  -0.701 [get_ports {Ddr2_Dq[12]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  1.030 [get_ports {Ddr2_Dq[13]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  -0.701 [get_ports {Ddr2_Dq[13]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  1.030 [get_ports {Ddr2_Dq[13]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  -0.701 [get_ports {Ddr2_Dq[13]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  1.030 [get_ports {Ddr2_Dq[14]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  -0.701 [get_ports {Ddr2_Dq[14]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  1.030 [get_ports {Ddr2_Dq[14]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  -0.701 [get_ports {Ddr2_Dq[14]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  1.030 [get_ports {Ddr2_Dq[15]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  -0.701 [get_ports {Ddr2_Dq[15]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  1.030 [get_ports {Ddr2_Dq[15]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_dqsout_Ddr2_Dqs[1]}]  -0.701 [get_ports {Ddr2_Dq[15]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDSS}]  1.620 [get_ports {Ddr2_Dqs[0]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDSS}]  -1.620 [get_ports {Ddr2_Dqs[0]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDQSS}]  6.020 [get_ports {Ddr2_Dqs[0]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDQSS}]  1.980 [get_ports {Ddr2_Dqs[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDSS}]  1.620 [get_ports {Ddr2_Dqs[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDSS}]  -1.620 [get_ports {Ddr2_Dqs[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDQSS}]  6.020 [get_ports {Ddr2_Dqs[0]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDQSS}]  1.980 [get_ports {Ddr2_Dqs[0]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDSS}]  1.620 [get_ports {Ddr2_Dqs[1]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDSS}]  -1.620 [get_ports {Ddr2_Dqs[1]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDQSS}]  6.020 [get_ports {Ddr2_Dqs[1]}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDQSS}]  1.980 [get_ports {Ddr2_Dqs[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDSS}]  1.620 [get_ports {Ddr2_Dqs[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDSS}]  -1.620 [get_ports {Ddr2_Dqs[1]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDQSS}]  6.020 [get_ports {Ddr2_Dqs[1]}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDQSS}]  1.980 [get_ports {Ddr2_Dqs[1]}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_Odt}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_Odt}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_Odt}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_Odt}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_Ras_N}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_Ras_N}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_Ras_N}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_Ras_N}]
set_output_delay -add_delay -max -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  0.420 [get_ports {Ddr2_We_N}]
set_output_delay -add_delay -min -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -0.420 [get_ports {Ddr2_We_N}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  0.420 [get_ports {Ddr2_We_N}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -0.420 [get_ports {Ddr2_We_N}]


#**************************************************************
# Set Clock Groups
#**************************************************************

set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -exclusive -group [get_clocks {Clk25}] 
set_clock_groups -exclusive -group [get_clocks {Clk125}] 
set_clock_groups -exclusive -group [get_clocks {Eth_Rxc}] 
set_clock_groups -exclusive -group [get_clocks {Clk_out_Mdpx}] 
set_clock_groups -exclusive -group [get_clocks {Clk_in_Mdpx}] 
set_clock_groups -exclusive -group [get_clocks {u_cpu_pll|*|clk[0]}] 
set_clock_groups -exclusive -group [get_clocks {u_cpu_pll|*|clk[1]}] 
set_clock_groups -exclusive -group [get_clocks {u_cpu_pll|*|clk[2]}] 


#**************************************************************
# Set False Path
#**************************************************************

set_false_path  -from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_capture}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]
set_false_path  -from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}]
set_false_path  -from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDQSS}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_rise}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDSS}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDQSS}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_rise}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic}]
set_false_path  -from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDSS}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ddr_mimic}]
set_false_path  -fall_from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDQSS}]
set_false_path  -fall_from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDQSS}]
set_false_path  -rise_from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDSS}]
set_false_path  -rise_from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDSS}]
set_false_path  -fall_from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDQSS}]
set_false_path  -fall_from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDQSS}]
set_false_path  -rise_from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_tDSS}]
set_false_path  -rise_from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_tDSS}]
set_false_path  -rise_from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_p_Ddr2_Clk_P_ac_fall}]
set_false_path  -rise_from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_ck_n_Ddr2_Clk_N_ac_fall}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}] 
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [all_registers]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}] 
set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_3f9:dffpipe19|dffe20a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_se9:dffpipe16|dffe17a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_id9:dffpipe19|dffe20a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_gd9:dffpipe15|dffe16a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_2f9:dffpipe24|dffe25a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_1f9:dffpipe21|dffe22a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_ld9:dffpipe19|dffe20a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_4f9:dffpipe19|dffe20a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_nd9:dffpipe10|dffe11a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_md9:dffpipe7|dffe8a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_ve9:dffpipe21|dffe22a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_ue9:dffpipe18|dffe19a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_fd9:dffpipe18|dffe19a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_ed9:dffpipe15|dffe16a*}]
set_false_path -to [get_ports {Ddr2_Clk_P}]
set_false_path -to [get_ports {Ddr2_Clk_N}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_1}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_2}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_3}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_4}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_5}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_6}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_7}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_8}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_9}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_10}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_11}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_12}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_13}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_14}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_15}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_16}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_17}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_18}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_19}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_20}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_21}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_22}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_23}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_24}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_25}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_26}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_27}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_28}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_29}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_30}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_31}]
set_false_path -from [get_ports *] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_dq_32}]
set_false_path -from [all_registers] -to [get_ports {Ddr2_Dqs[0]}]
set_false_path -from [all_registers] -to [get_ports {Ddr2_Dqs[1]}]
set_false_path -from [get_keepers {{Ddr2_Dq[0]} {Ddr2_Dq[1]} {Ddr2_Dq[2]} {Ddr2_Dq[3]} {Ddr2_Dq[4]} {Ddr2_Dq[5]} {Ddr2_Dq[6]} {Ddr2_Dq[7]} {Ddr2_Dq[10]} {Ddr2_Dq[11]} {Ddr2_Dq[12]} {Ddr2_Dq[13]} {Ddr2_Dq[14]} {Ddr2_Dq[15]} {Ddr2_Dq[8]} {Ddr2_Dq[9]}}] -to [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}]
set_false_path -to [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|dpio|dqs_group[*].dq[*].dqi|auto_generated|input_*_*[0]|clrn}]
set_false_path -from [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|*seq_wrapper|*seq_inst|*dgrb|?d_lat*|clk}] 
set_false_path -from [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|*seq_wrapper|*seq_inst|seq_mem_clk_disable*}] 
set_false_path -through [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|*pll|altpll_component|auto_generated|pll_lock_sync|clrn}] 
set_false_path -through [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|global_pre_clear|clrn}] 
set_false_path -through [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|reset_master_ams|clrn}] 
set_false_path -through [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[*]|clrn}] 
set_false_path -through [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[*]|clrn}] 
set_false_path -through [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n_r|clrn}] 
set_false_path -through [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n|clrn}] 
set_false_path -through [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n_r|clrn}] 
set_false_path -through [get_pins -compatibility_mode {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n|clrn}] 
set_false_path -from [get_pins -compatibility_mode {*_alt_mem_phy_inst|*seq_wrapper|*seq_inst|*|seq_mmc_start*|*}] -to [get_keepers {*alt_mem_phy_mimic:mmc|seq_mmc_start_metastable*}]
set_false_path -from [get_pins -compatibility_mode {*_alt_mem_phy_inst|*mmc|mimic_done_out*}] -to [get_keepers {*_alt_mem_phy_inst|*seq_wrapper|*seq_inst|*dgrb|*v_mmc_seq_done_1r*}]
set_false_path -from [all_registers] -to [get_keepers {{Ddr2_A[0]} {Ddr2_A[10]} {Ddr2_A[11]} {Ddr2_A[12]} {Ddr2_A[1]} {Ddr2_A[2]} {Ddr2_A[3]} {Ddr2_A[4]} {Ddr2_A[5]} {Ddr2_A[6]} {Ddr2_A[7]} {Ddr2_A[8]} {Ddr2_A[9]} {Ddr2_Ba[0]} {Ddr2_Ba[1]} {Ddr2_Ba[2]} Ddr2_Cas_N Ddr2_Ras_N Ddr2_We_N Ddr2_Cke Ddr2_Odt Ddr2_Cs_N}]
set_false_path -from [get_keepers {*cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break|break_readreg*}] -to [get_keepers {*cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|*sr*}]
set_false_path -from [get_keepers {*cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug|*resetlatch}] -to [get_keepers {*cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|*sr[33]}]
set_false_path -from [get_keepers {*cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug|monitor_ready}] -to [get_keepers {*cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|*sr[0]}]
set_false_path -from [get_keepers {*cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug|monitor_error}] -to [get_keepers {*cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|*sr[34]}]
set_false_path -from [get_keepers {*cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|*MonDReg*}] -to [get_keepers {*cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|*sr*}]
set_false_path -from [get_keepers {*cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|*sr*}] -to [get_keepers {*cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|*jdo*}]
set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|ir*}]
set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug|monitor_go}]


#**************************************************************
# Set Multicycle Path
#**************************************************************



#**************************************************************
# Set Maximum Delay
#**************************************************************

set_max_delay -from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] 9.000
set_max_delay -from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] 9.000
set_max_delay -from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_Ddr2_Clk_P_mimic_launch_clock}]  -to  [get_clocks {*ddr_mimic}] 2.500
set_max_delay -from [get_keepers {{Ddr2_Dq[0]} {Ddr2_Dq[1]} {Ddr2_Dq[2]} {Ddr2_Dq[3]} {Ddr2_Dq[4]} {Ddr2_Dq[5]} {Ddr2_Dq[6]} {Ddr2_Dq[7]} {Ddr2_Dq[10]} {Ddr2_Dq[11]} {Ddr2_Dq[12]} {Ddr2_Dq[13]} {Ddr2_Dq[14]} {Ddr2_Dq[15]} {Ddr2_Dq[8]} {Ddr2_Dq[9]}}] -to [all_registers] 4.000


#**************************************************************
# Set Minimum Delay
#**************************************************************

set_min_delay -from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -9.000
set_min_delay -from  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {u_Medipix_sopc|the_ram|ram_controller_phy_inst|ram_phy_inst|ram_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -9.000
set_min_delay -from [get_keepers {{Ddr2_Dq[0]} {Ddr2_Dq[1]} {Ddr2_Dq[2]} {Ddr2_Dq[3]} {Ddr2_Dq[4]} {Ddr2_Dq[5]} {Ddr2_Dq[6]} {Ddr2_Dq[7]} {Ddr2_Dq[10]} {Ddr2_Dq[11]} {Ddr2_Dq[12]} {Ddr2_Dq[13]} {Ddr2_Dq[14]} {Ddr2_Dq[15]} {Ddr2_Dq[8]} {Ddr2_Dq[9]}}] -to [all_registers] 0.000


#**************************************************************
# Set Input Transition
#**************************************************************

