Classic Timing Analyzer report for HW2
Sat Apr 15 18:27:19 2023
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.508 ns                                       ; D_in[1]  ; reg_0[1] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.890 ns                                       ; reg_0[0] ; Y[1]     ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.924 ns                                      ; D_in[2]  ; reg_0[2] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg_1[1] ; reg_2[1] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg_1[1]           ; reg_2[1]           ; clk        ; clk      ; None                        ; None                      ; 0.562 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg_1[2]           ; reg_2[2]           ; clk        ; clk      ; None                        ; None                      ; 0.553 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg_1[0]~DUPLICATE ; reg_2[0]           ; clk        ; clk      ; None                        ; None                      ; 0.551 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg_0[0]           ; reg_1[0]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.546 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg_0[0]           ; reg_1[0]           ; clk        ; clk      ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg_0[2]           ; reg_1[2]           ; clk        ; clk      ; None                        ; None                      ; 0.543 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg_1[3]           ; reg_2[3]           ; clk        ; clk      ; None                        ; None                      ; 0.543 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg_0[1]           ; reg_1[1]           ; clk        ; clk      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg_0[3]           ; reg_1[3]           ; clk        ; clk      ; None                        ; None                      ; 0.536 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------+
; tsu                                                               ;
+-------+--------------+------------+---------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To       ; To Clock ;
+-------+--------------+------------+---------+----------+----------+
; N/A   ; None         ; 3.508 ns   ; D_in[1] ; reg_0[1] ; clk      ;
; N/A   ; None         ; 3.220 ns   ; D_in[3] ; reg_0[3] ; clk      ;
; N/A   ; None         ; 3.185 ns   ; D_in[0] ; reg_0[0] ; clk      ;
; N/A   ; None         ; 3.163 ns   ; D_in[2] ; reg_0[2] ; clk      ;
+-------+--------------+------------+---------+----------+----------+


+----------------------------------------------------------------------------+
; tco                                                                        ;
+-------+--------------+------------+--------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From               ; To   ; From Clock ;
+-------+--------------+------------+--------------------+------+------------+
; N/A   ; None         ; 7.890 ns   ; reg_0[0]           ; Y[1] ; clk        ;
; N/A   ; None         ; 7.879 ns   ; reg_0[2]           ; Y[1] ; clk        ;
; N/A   ; None         ; 7.865 ns   ; reg_0[1]           ; Y[1] ; clk        ;
; N/A   ; None         ; 7.784 ns   ; reg_2[2]           ; Y[1] ; clk        ;
; N/A   ; None         ; 7.529 ns   ; reg_1[1]           ; Y[1] ; clk        ;
; N/A   ; None         ; 7.520 ns   ; reg_0[0]           ; Y[0] ; clk        ;
; N/A   ; None         ; 7.512 ns   ; reg_1[0]~DUPLICATE ; Y[0] ; clk        ;
; N/A   ; None         ; 7.509 ns   ; reg_0[2]           ; Y[0] ; clk        ;
; N/A   ; None         ; 7.495 ns   ; reg_0[1]           ; Y[0] ; clk        ;
; N/A   ; None         ; 7.457 ns   ; reg_1[2]           ; Y[1] ; clk        ;
; N/A   ; None         ; 7.414 ns   ; reg_2[2]           ; Y[0] ; clk        ;
; N/A   ; None         ; 7.411 ns   ; reg_2[1]           ; Y[0] ; clk        ;
; N/A   ; None         ; 7.396 ns   ; reg_2[1]           ; Y[1] ; clk        ;
; N/A   ; None         ; 7.338 ns   ; reg_2[0]           ; Y[1] ; clk        ;
; N/A   ; None         ; 7.277 ns   ; reg_1[0]~DUPLICATE ; Y[1] ; clk        ;
; N/A   ; None         ; 7.266 ns   ; reg_2[0]           ; Y[0] ; clk        ;
; N/A   ; None         ; 7.206 ns   ; reg_1[3]           ; Y[0] ; clk        ;
; N/A   ; None         ; 7.193 ns   ; reg_1[1]           ; Y[0] ; clk        ;
; N/A   ; None         ; 7.087 ns   ; reg_1[2]           ; Y[0] ; clk        ;
; N/A   ; None         ; 7.078 ns   ; reg_1[0]           ; Y[1] ; clk        ;
; N/A   ; None         ; 7.007 ns   ; reg_0[0]           ; Y[2] ; clk        ;
; N/A   ; None         ; 6.996 ns   ; reg_0[2]           ; Y[2] ; clk        ;
; N/A   ; None         ; 6.982 ns   ; reg_0[1]           ; Y[2] ; clk        ;
; N/A   ; None         ; 6.971 ns   ; reg_1[3]           ; Y[1] ; clk        ;
; N/A   ; None         ; 6.901 ns   ; reg_2[2]           ; Y[2] ; clk        ;
; N/A   ; None         ; 6.803 ns   ; reg_0[3]           ; Y[0] ; clk        ;
; N/A   ; None         ; 6.734 ns   ; reg_2[3]           ; Y[1] ; clk        ;
; N/A   ; None         ; 6.708 ns   ; reg_1[0]           ; Y[0] ; clk        ;
; N/A   ; None         ; 6.692 ns   ; reg_2[3]           ; Y[0] ; clk        ;
; N/A   ; None         ; 6.646 ns   ; reg_1[1]           ; Y[2] ; clk        ;
; N/A   ; None         ; 6.619 ns   ; reg_1[1]           ; B[1] ; clk        ;
; N/A   ; None         ; 6.574 ns   ; reg_1[2]           ; Y[2] ; clk        ;
; N/A   ; None         ; 6.513 ns   ; reg_2[1]           ; Y[2] ; clk        ;
; N/A   ; None         ; 6.457 ns   ; reg_1[3]           ; B[3] ; clk        ;
; N/A   ; None         ; 6.455 ns   ; reg_2[0]           ; Y[2] ; clk        ;
; N/A   ; None         ; 6.426 ns   ; reg_0[3]           ; Y[1] ; clk        ;
; N/A   ; None         ; 6.195 ns   ; reg_1[0]           ; Y[2] ; clk        ;
; N/A   ; None         ; 6.076 ns   ; reg_1[3]           ; Y[2] ; clk        ;
; N/A   ; None         ; 5.851 ns   ; reg_2[3]           ; Y[2] ; clk        ;
; N/A   ; None         ; 5.838 ns   ; reg_0[3]           ; A[3] ; clk        ;
; N/A   ; None         ; 5.814 ns   ; reg_2[3]           ; C[3] ; clk        ;
; N/A   ; None         ; 5.693 ns   ; reg_2[2]           ; C[2] ; clk        ;
; N/A   ; None         ; 5.665 ns   ; reg_0[2]           ; A[2] ; clk        ;
; N/A   ; None         ; 5.543 ns   ; reg_0[3]           ; Y[2] ; clk        ;
; N/A   ; None         ; 5.400 ns   ; reg_0[0]           ; A[0] ; clk        ;
; N/A   ; None         ; 5.371 ns   ; reg_1[2]           ; B[2] ; clk        ;
; N/A   ; None         ; 5.184 ns   ; reg_1[0]~DUPLICATE ; B[0] ; clk        ;
; N/A   ; None         ; 5.177 ns   ; reg_0[1]           ; A[1] ; clk        ;
; N/A   ; None         ; 5.163 ns   ; reg_2[0]           ; C[0] ; clk        ;
; N/A   ; None         ; 5.138 ns   ; reg_2[1]           ; C[1] ; clk        ;
+-------+--------------+------------+--------------------+------+------------+


+-------------------------------------------------------------------------+
; th                                                                      ;
+---------------+-------------+-----------+---------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To       ; To Clock ;
+---------------+-------------+-----------+---------+----------+----------+
; N/A           ; None        ; -2.924 ns ; D_in[2] ; reg_0[2] ; clk      ;
; N/A           ; None        ; -2.946 ns ; D_in[0] ; reg_0[0] ; clk      ;
; N/A           ; None        ; -2.981 ns ; D_in[3] ; reg_0[3] ; clk      ;
; N/A           ; None        ; -3.269 ns ; D_in[1] ; reg_0[1] ; clk      ;
+---------------+-------------+-----------+---------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Apr 15 18:27:18 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW2 -c HW2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "reg_1[1]" and destination register "reg_2[1]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.562 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y4_N7; Fanout = 6; REG Node = 'reg_1[1]'
            Info: 2: + IC(0.253 ns) + CELL(0.309 ns) = 0.562 ns; Loc. = LCFF_X34_Y4_N5; Fanout = 5; REG Node = 'reg_2[1]'
            Info: Total cell delay = 0.309 ns ( 54.98 % )
            Info: Total interconnect delay = 0.253 ns ( 45.02 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.492 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X34_Y4_N5; Fanout = 5; REG Node = 'reg_2[1]'
                Info: Total cell delay = 1.472 ns ( 59.07 % )
                Info: Total interconnect delay = 1.020 ns ( 40.93 % )
            Info: - Longest clock path from clock "clk" to source register is 2.492 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X34_Y4_N7; Fanout = 6; REG Node = 'reg_1[1]'
                Info: Total cell delay = 1.472 ns ( 59.07 % )
                Info: Total interconnect delay = 1.020 ns ( 40.93 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "reg_0[1]" (data pin = "D_in[1]", clock pin = "clk") is 3.508 ns
    Info: + Longest pin to register delay is 5.910 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D8; Fanout = 1; PIN Node = 'D_in[1]'
        Info: 2: + IC(4.774 ns) + CELL(0.309 ns) = 5.910 ns; Loc. = LCFF_X34_Y4_N23; Fanout = 6; REG Node = 'reg_0[1]'
        Info: Total cell delay = 1.136 ns ( 19.22 % )
        Info: Total interconnect delay = 4.774 ns ( 80.78 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.492 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X34_Y4_N23; Fanout = 6; REG Node = 'reg_0[1]'
        Info: Total cell delay = 1.472 ns ( 59.07 % )
        Info: Total interconnect delay = 1.020 ns ( 40.93 % )
Info: tco from clock "clk" to destination pin "Y[1]" through register "reg_0[0]" is 7.890 ns
    Info: + Longest clock path from clock "clk" to source register is 2.492 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X34_Y4_N3; Fanout = 7; REG Node = 'reg_0[0]'
        Info: Total cell delay = 1.472 ns ( 59.07 % )
        Info: Total interconnect delay = 1.020 ns ( 40.93 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.304 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y4_N3; Fanout = 7; REG Node = 'reg_0[0]'
        Info: 2: + IC(0.436 ns) + CELL(0.357 ns) = 0.793 ns; Loc. = LCCOMB_X34_Y4_N26; Fanout = 1; COMB Node = 'process_1~6'
        Info: 3: + IC(0.555 ns) + CELL(0.357 ns) = 1.705 ns; Loc. = LCCOMB_X34_Y4_N28; Fanout = 3; COMB Node = 'process_1~3'
        Info: 4: + IC(0.705 ns) + CELL(0.346 ns) = 2.756 ns; Loc. = LCCOMB_X34_Y4_N20; Fanout = 1; COMB Node = 'Y~4'
        Info: 5: + IC(0.616 ns) + CELL(1.932 ns) = 5.304 ns; Loc. = PIN_R9; Fanout = 0; PIN Node = 'Y[1]'
        Info: Total cell delay = 2.992 ns ( 56.41 % )
        Info: Total interconnect delay = 2.312 ns ( 43.59 % )
Info: th for register "reg_0[2]" (data pin = "D_in[2]", clock pin = "clk") is -2.924 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.492 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X34_Y4_N25; Fanout = 6; REG Node = 'reg_0[2]'
        Info: Total cell delay = 1.472 ns ( 59.07 % )
        Info: Total interconnect delay = 1.020 ns ( 40.93 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.565 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H9; Fanout = 1; PIN Node = 'D_in[2]'
        Info: 2: + IC(4.449 ns) + CELL(0.309 ns) = 5.565 ns; Loc. = LCFF_X34_Y4_N25; Fanout = 6; REG Node = 'reg_0[2]'
        Info: Total cell delay = 1.116 ns ( 20.05 % )
        Info: Total interconnect delay = 4.449 ns ( 79.95 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Sat Apr 15 18:27:19 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


