Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/davidsales/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/davidsales/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/davidsales/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/33-openroad-detailedplacement/i2c_master_controller.odb'…
Reading design constraints file at '/nix/store/41c5n1rfapbw2k2daig2yag6mbsifckg-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4.0
[INFO] Setting input delay to: 4.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO] Configuring cts characterization…
[INFO] Performing clock tree synthesis…
[INFO] Looking for the following net(s): clk
[INFO] Running Clock Tree Synthesis…
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_2
                    sky130_fd_sc_hd__clkbuf_4
                    sky130_fd_sc_hd__clkbuf_8
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 4 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 4.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(9465, 17620), (19515, 23060)].
[INFO CTS-0024]  Normalized sink region: [(0.695956, 1.29559), (1.43493, 1.69559)].
[INFO CTS-0025]     Width:  0.7390.
[INFO CTS-0026]     Height: 0.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 2
    Sub-region size: 0.3695 X 0.4000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 4.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 5
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 1
[INFO] Repairing long wires on clock nets…
[INFO RSZ-0058] Using max wire length 6335um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                50     187.68
  Tap cell                                 67      83.83
  Clock buffer                              4      82.58
  Timing Repair Buffer                     40     182.68
  Inverter                                 30     112.61
  Sequential cell                          45     998.46
  Multi-Input combinational cell          108     919.63
  Total                                   344    2567.46
Writing OpenROAD database to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/34-openroad-cts/i2c_master_controller.odb'…
Writing netlist to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/34-openroad-cts/i2c_master_controller.nl.v'…
Writing powered netlist to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/34-openroad-cts/i2c_master_controller.pnl.v'…
Writing layout to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/34-openroad-cts/i2c_master_controller.def'…
Writing timing constraints to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/34-openroad-cts/i2c_master_controller.sdc'…
[INFO] Legalizing…
Placement Analysis
---------------------------------
total displacement         78.7 u
average displacement        0.2 u
max displacement           10.2 u
original HPWL            3532.6 u
legalized HPWL           3718.8 u
delta HPWL                    5 %

[INFO DPL-0020] Mirrored 87 instances
[INFO DPL-0021] HPWL before            3718.8 u
[INFO DPL-0022] HPWL after             3583.2 u
[INFO DPL-0023] HPWL delta               -3.6 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                50     187.68
  Tap cell                                 67      83.83
  Clock buffer                              4      82.58
  Timing Repair Buffer                     40     182.68
  Inverter                                 30     112.61
  Sequential cell                          45     998.46
  Multi-Input combinational cell          108     919.63
  Total                                   344    2567.46
Writing OpenROAD database to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/34-openroad-cts/i2c_master_controller.odb'…
Writing netlist to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/34-openroad-cts/i2c_master_controller.nl.v'…
Writing powered netlist to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/34-openroad-cts/i2c_master_controller.pnl.v'…
Writing layout to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/34-openroad-cts/i2c_master_controller.def'…
Writing timing constraints to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/34-openroad-cts/i2c_master_controller.sdc'…
%OL_CREATE_REPORT cts.rpt
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 3.
[INFO CTS-0005] Total number of Clock Subnets: 3.
[INFO CTS-0006] Total number of Sinks: 4.
%OL_END_REPORT
