<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXI_series_adder_IP</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_series_adder_IP_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c011daf2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_series_adder_IP_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c011daf2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>467ed0d6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="5" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>M</spirit:name>
        <spirit:displayName>M</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.M">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/series_adder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/series_adder_axi_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_series_adder_IP_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_25a42eab</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/series_adder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/series_adder_axi_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_series_adder_IP_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXI_series_adder_IP_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_467ed0d6</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI series adder IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="4">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="5" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXI_series_adder_IP_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>M</spirit:name>
      <spirit:displayName>M</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.M">8</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI_series_adder_IP_v1.0</xilinx:displayName>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-05-23T15:54:19Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c04001a_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@499ddb1f_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0fbdb4_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e82b98a_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6832d2_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f69b36_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41aa52dc_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dea1283_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12acddd9_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f512197_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b50072_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd36191_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1f541f_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519db1eb_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@677f15b4_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f26bcfb_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@678d4ac4_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb3c835_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ac96b1_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f2a5283_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57dd9283_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a2c91b_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d611197_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c6d4c2_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e93b36_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8833ff_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686cd089_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4999298a_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276ad27_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c12bbb7_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183e8024_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a72f10_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b446ed2_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ebc7a0_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f7edab_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3321c064_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9d674c_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b3f96b_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b8c985_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f7ed91_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425d05c3_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30bd7dfb_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d67f1d3_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@476ecabb_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55805754_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26de7465_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f4b7d5_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c54ce0e_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b8af40_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25fa05de_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a53497_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a92366b_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6a033e_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a121839_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d41c65_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f215e6f_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d889ed_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fbcaa2d_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7e96a5_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20758853_ARCHIVE_LOCATION">c:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ip_repo/AXI_series_adder_IP_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="f0de1866"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6d54e11a"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b324649d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="c6e94dcd"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c0b9e485"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
