Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Florian/Documents/GitHub/Car2X/hardware/ --output-directory=C:/Users/Florian/Documents/GitHub/Car2X/hardware/nios_system/nios_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/Florian/Documents/GitHub/Car2X/hardware/nios_system.sopcinfo --report-file=html:C:/Users/Florian/Documents/GitHub/Car2X/hardware/nios_system.html --report-file=qip:C:/Users/Florian/Documents/GitHub/Car2X/hardware/nios_system/nios_system/synthesis/nios_system.qip --report-file=cmp:C:/Users/Florian/Documents/GitHub/Car2X/hardware/nios_system.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/Florian/Documents/GitHub/Car2X/hardware/nios_system.qsys
Progress: Loading hardware/nios_system.qsys
Progress: Reading input file
Progress: Adding sys_clk [clock_source 12.1]
Progress: Parameterizing module sys_clk
Progress: Adding com_nios [altera_nios2_qsys 12.1]
Progress: Parameterizing module com_nios
Progress: Adding com_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module com_uart
Progress: Adding tse_mac [triple_speed_ethernet 12.1]
Progress: Parameterizing module tse_mac
Progress: Adding sgdma_rx [altera_avalon_sgdma 12.1]
Progress: Parameterizing module sgdma_rx
Progress: Adding sgdma_tx [altera_avalon_sgdma 12.1]
Progress: Parameterizing module sgdma_tx
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding carControl_nios [altera_nios2_qsys 12.1]
Progress: Parameterizing module carControl_nios
Progress: Adding shared_memory [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module shared_memory
Progress: Adding carControl_memory [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module carControl_memory
Progress: Adding shared_memory_mutex [altera_avalon_mutex 12.1]
Progress: Parameterizing module shared_memory_mutex
Progress: Adding carControl_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module carControl_uart
Progress: Adding com_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module com_timer
Progress: Adding com_led [altera_avalon_pio 12.1]
Progress: Parameterizing module com_led
Progress: Adding com_memory [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module com_memory
Progress: Adding com_sdram_clk [altera_up_clocks 12.0]
Progress: Parameterizing module com_sdram_clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.tse_mac: Please apply the Quartus II and TimeQuest SDC constraints as mentioned in user guide
Info: nios_system.descriptor_memory: Memory will be initialized from descriptor_memory.hex
Info: nios_system.shared_memory: Tightly Coupled Memory operation is not supported with s2 Avalon interface during single clock operation.   
Info: nios_system.shared_memory: Memory will be initialized from shared_memory.hex
Info: nios_system.carControl_memory: Memory will be initialized from carControl_memory.hex
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 16 modules, 108 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 41 modules, 256 connections
Info: merlin_domain_transform: After transform: 82 modules, 669 connections
Info: merlin_router_transform: After transform: 107 modules, 817 connections
Info: merlin_traffic_limiter_transform: After transform: 109 modules, 831 connections
Info: reset_adaptation_transform: After transform: 112 modules, 461 connections
Info: merlin_network_to_switch_transform: After transform: 161 modules, 563 connections
Info: limiter_update_transform: After transform: 161 modules, 565 connections
Info: merlin_interrupt_mapper_transform: After transform: 163 modules, 571 connections
Info: com_nios: Starting RTL generation for module 'nios_system_com_nios'
Info: com_nios:   Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_com_nios --dir=C:/Users/Florian/AppData/Local/Temp/alt6242_614552765460899819.dir/0589_com_nios_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/Florian/AppData/Local/Temp/alt6242_614552765460899819.dir/0589_com_nios_gen//nios_system_com_nios_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: com_nios: # 2014.06.21 13:36:44 (*) Starting Nios II generation
Info: com_nios: # 2014.06.21 13:36:44 (*)   Checking for plaintext license.
Info: com_nios: # 2014.06.21 13:36:44 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1/quartus
Info: com_nios: # 2014.06.21 13:36:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: com_nios: # 2014.06.21 13:36:44 (*)   LM_LICENSE_FILE environment variable is empty
Info: com_nios: # 2014.06.21 13:36:44 (*)   Plaintext license not found.
Info: com_nios: # 2014.06.21 13:36:44 (*)   Checking for encrypted license (non-evaluation).
Info: com_nios: # 2014.06.21 13:36:45 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1/quartus
Info: com_nios: # 2014.06.21 13:36:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: com_nios: # 2014.06.21 13:36:45 (*)   LM_LICENSE_FILE environment variable is empty
Info: com_nios: # 2014.06.21 13:36:45 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: com_nios: # 2014.06.21 13:36:45 (*)   Elaborating CPU configuration settings
Info: com_nios: # 2014.06.21 13:36:45 (*)   Creating all objects for CPU
Info: com_nios: # 2014.06.21 13:36:46 (*)     Pipeline frontend
Info: com_nios: # 2014.06.21 13:36:47 (*)   Generating RTL from CPU objects
Info: com_nios: # 2014.06.21 13:36:50 (*)   Creating encrypted RTL
Info: com_nios: # 2014.06.21 13:36:51 (*) Done Nios II generation
Info: com_nios: Done RTL generation for module 'nios_system_com_nios'
Info: com_nios: "nios_system" instantiated altera_nios2_qsys "com_nios"
Error: Generation stopped, 146 or more modules remaining
Info: nios_system: Done nios_system" with 49 modules, 14 files, 1197917 bytes
Error: ip-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
