Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date              : Tue Apr 20 12:20:19 2021
| Host              : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing_summary -file ./report/myproject_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.26 08-13-2019
| Temperature Grade : I
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 61 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 144 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.605    -2370.350                   5396                69031        0.066        0.000                      0                69031        1.958        0.000                       0                 33917  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.605    -2370.350                   5396                69031        0.066        0.000                      0                69031        1.958        0.000                       0                 33917  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         5396  Failing Endpoints,  Worst Slack       -1.605ns,  Total Violation    -2370.350ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.605ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/ap_CS_fsm_reg[262]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_858_reg_30771_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 3.014ns (45.701%)  route 3.581ns (54.299%))
  Logic Levels:           26  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=34145, unset)        0.000     0.000    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/ap_CS_fsm_reg[262]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/ap_CS_fsm_reg[262]/Q
                         net (fo=48, unplaced)        0.187     0.264    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/ap_CS_fsm_state263
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.414 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_2608/O
                         net (fo=7, unplaced)         0.222     0.636    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p11176_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     0.674 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_2623/O
                         net (fo=4, unplaced)         0.210     0.884    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_2623_n_3
                         LUT3 (Prop_LUT3_I2_O)        0.038     0.922 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_1250/O
                         net (fo=4, unplaced)         0.210     1.132    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_1250_n_3
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.170 f  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_3423/O
                         net (fo=1, unplaced)         0.197     1.367    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_3423_n_3
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.405 f  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_3294/O
                         net (fo=1, unplaced)         0.197     1.602    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_3294_n_3
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.640 f  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_2629/O
                         net (fo=1, unplaced)         0.197     1.837    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_2629_n_3
                         LUT6 (Prop_LUT6_I2_O)        0.038     1.875 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_1257/O
                         net (fo=1, unplaced)         0.197     2.072    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_1257_n_3
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.110 f  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_516/O
                         net (fo=1, unplaced)         0.197     2.307    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_516_n_3
                         LUT6 (Prop_LUT6_I2_O)        0.038     2.345 f  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_177/O
                         net (fo=1, unplaced)         0.197     2.542    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_177_n_3
                         LUT6 (Prop_LUT6_I2_O)        0.038     2.580 f  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_39/O
                         net (fo=1, unplaced)         0.197     2.777    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_39_n_3
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.815 f  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2_i_3/O
                         net (fo=1, unplaced)         0.124     2.939    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2/B[6]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[6]_B2_DATA[6])
                                                      0.151     3.090 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, unplaced)         0.000     3.090    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2/DSP_A_B_DATA.B2_DATA<6>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[6]_B2B1[6])
                                                      0.073     3.163 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, unplaced)         0.000     3.163    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2/DSP_PREADD_DATA.B2B1<6>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[6]_V[13])
                                                      0.609     3.772 f  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2/DSP_MULTIPLIER_INST/V[13]
                         net (fo=1, unplaced)         0.000     3.772    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2/DSP_MULTIPLIER.V<13>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[13]_V_DATA[13])
                                                      0.046     3.818 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2/DSP_M_DATA_INST/V_DATA[13]
                         net (fo=1, unplaced)         0.000     3.818    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2/DSP_M_DATA.V_DATA<13>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[13]_ALU_OUT[13])
                                                      0.571     4.389 f  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, unplaced)         0.000     4.389    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2/DSP_ALU.ALU_OUT<13>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[13]_P[13])
                                                      0.109     4.498 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/grp_fu_1765_p2/DSP_OUTPUT_INST/P[13]
                         net (fo=125, unplaced)       0.300     4.798    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/mult_1001_V_fu_25676_p1[3]
                         LUT2 (Prop_LUT2_I0_O)        0.051     4.849 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_590_reg_30809[7]_i_6/O
                         net (fo=1, unplaced)         0.032     4.881    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_590_reg_30809[7]_i_6_n_3
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     5.051 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_590_reg_30809_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     5.056    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_590_reg_30809_reg[7]_i_1_n_3
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     5.112 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_590_reg_30809_reg[13]_i_1/O[0]
                         net (fo=13, unplaced)        0.236     5.348    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/sext_ln703_307_fu_6870_p1[8]
                         LUT3 (Prop_LUT3_I0_O)        0.070     5.418 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_858_reg_30771[11]_i_26/O
                         net (fo=2, unplaced)         0.217     5.635    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_858_reg_30771[11]_i_26_n_3
                         LUT4 (Prop_LUT4_I3_O)        0.037     5.672 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_858_reg_30771[11]_i_34/O
                         net (fo=1, unplaced)         0.023     5.695    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_858_reg_30771[11]_i_34_n_3
                         CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.237     5.932 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_858_reg_30771_reg[11]_i_17/O[5]
                         net (fo=2, unplaced)         0.171     6.103    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_858_reg_30771_reg[11]_i_17_n_13
                         LUT3 (Prop_LUT3_I0_O)        0.105     6.208 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_858_reg_30771[11]_i_2/O
                         net (fo=2, unplaced)         0.216     6.424    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_858_reg_30771[11]_i_2_n_3
                         LUT4 (Prop_LUT4_I0_O)        0.037     6.461 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_858_reg_30771[11]_i_10/O
                         net (fo=1, unplaced)         0.023     6.484    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_858_reg_30771[11]_i_10_n_3
                         CARRY8 (Prop_CARRY8_S[6]_O[7])
                                                      0.085     6.569 r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_858_reg_30771_reg[11]_i_1/O[7]
                         net (fo=1, unplaced)         0.026     6.595    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_858_fu_23534_p2__0[15]
                         FDRE                                         r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_858_reg_30771_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=34145, unset)        0.000     5.000    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_858_reg_30771_reg[15]/C
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         FDRE (Setup_FDRE_C_D)        0.025     4.990    bd_0_i/hls_inst/inst/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_fu_871/add_ln703_858_reg_30771_reg[15]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                 -1.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/layer18_out_V_data_0_V_U/dout_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_4u_config2_U0/call_ret_shift_line_buffer_array_array_ap_fixed_4u_config2_s_fu_47439/line_buffer_Array_V_0_0_U/shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_U/ShiftRegMem_reg[18][0]_srl19/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=34145, unset)        0.000     0.000    bd_0_i/hls_inst/inst/layer18_out_V_data_0_V_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/layer18_out_V_data_0_V_U/dout_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/layer18_out_V_data_0_V_U/dout_buf_reg[0]/Q
                         net (fo=2, unplaced)         0.074     0.112    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_4u_config2_U0/call_ret_shift_line_buffer_array_array_ap_fixed_4u_config2_s_fu_47439/line_buffer_Array_V_0_0_U/shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_U/D[0]
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_4u_config2_U0/call_ret_shift_line_buffer_array_array_ap_fixed_4u_config2_s_fu_47439/line_buffer_Array_V_0_0_U/shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_U/ShiftRegMem_reg[18][0]_srl19/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=34145, unset)        0.000     0.000    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_4u_config2_U0/call_ret_shift_line_buffer_array_array_ap_fixed_4u_config2_s_fu_47439/line_buffer_Array_V_0_0_U/shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_U/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_4u_config2_U0/call_ret_shift_line_buffer_array_array_ap_fixed_4u_config2_s_fu_47439/line_buffer_Array_V_0_0_U/shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_U/ShiftRegMem_reg[18][0]_srl19/CLK
                         clock pessimism              0.000     0.000    
                         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.046     0.046    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_4u_config2_U0/call_ret_shift_line_buffer_array_array_ap_fixed_4u_config2_s_fu_47439/line_buffer_Array_V_0_0_U/shift_line_buffer_array_array_ap_fixed_4u_config2_s_line_bkb_core_U/ShiftRegMem_reg[18][0]_srl19
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431                bd_0_i/hls_inst/inst/layer18_out_V_data_0_V_U/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                bd_0_i/hls_inst/inst/layer18_out_V_data_0_V_U/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                bd_0_i/hls_inst/inst/layer18_out_V_data_0_V_U/mem_reg_bram_0/CLKARDCLK



