

================================================================
== Vivado HLS Report for 'normalized_Loop_loop'
================================================================
* Date:           Tue Mar 24 00:12:07 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        YCrCbGuass
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.18|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  345653|  345653|  345653|  345653|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                             |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |          Loop Name          |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- loop_height4_loop_weight4  |  345646|  345646|        48|          1|          1|  345600|    yes   |
        +-----------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 48


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 1
  Pipeline-0 : II = 1, D = 48, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	55  / (exitcond_flatten)
	8  / (!exitcond_flatten)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	7  / true
55 --> 

* FSM state operations: 

 <State 1> : 3.63ns
ST_1 : Operation 56 [1/1] (3.63ns)   --->   "%max_read = call double @_ssdm_op_Read.ap_fifo.doubleP(double* %max)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_1 : Operation 57 [1/1] (3.63ns)   --->   "%min_read = call double @_ssdm_op_Read.ap_fifo.doubleP(double* %min)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>

 <State 2> : 8.23ns
ST_2 : Operation 58 [5/5] (8.23ns)   --->   "%tmp_i = fsub double %max_read, %min_read" [imgprocess.cpp:253]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 8.23ns
ST_3 : Operation 59 [4/5] (8.23ns)   --->   "%tmp_i = fsub double %max_read, %min_read" [imgprocess.cpp:253]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 8.23ns
ST_4 : Operation 60 [3/5] (8.23ns)   --->   "%tmp_i = fsub double %max_read, %min_read" [imgprocess.cpp:253]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 8.23ns
ST_5 : Operation 61 [2/5] (8.23ns)   --->   "%tmp_i = fsub double %max_read, %min_read" [imgprocess.cpp:253]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 8.23ns
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double* %min, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double* %max, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %nor_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %sim_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gray_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_6 : Operation 67 [1/5] (8.23ns)   --->   "%tmp_i = fsub double %max_read, %min_read" [imgprocess.cpp:253]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.76ns)   --->   "br label %0"

 <State 7> : 2.44ns
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %entry ], [ %indvar_flatten_next, %.reset ]"
ST_7 : Operation 70 [1/1] (2.43ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -178688"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (2.16ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.exit, label %.reset"

 <State 8> : 9.18ns
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_36_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str44)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:617->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->imgprocess.cpp:252]
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:621->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->imgprocess.cpp:252]
ST_8 : Operation 75 [1/1] (3.63ns)   --->   "%tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %sim_data_stream_V)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->imgprocess.cpp:252]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_8 : Operation 76 [1/1] (5.54ns)   --->   "%tmp_i_i = fpext float %tmp to double" [imgprocess.cpp:253]   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str44, i32 %tmp_36_i)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:626->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->imgprocess.cpp:252]

 <State 9> : 8.23ns
ST_9 : Operation 78 [5/5] (8.23ns)   --->   "%tmp_26_i_i = fsub double %tmp_i_i, %min_read" [imgprocess.cpp:253]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 8.23ns
ST_10 : Operation 79 [4/5] (8.23ns)   --->   "%tmp_26_i_i = fsub double %tmp_i_i, %min_read" [imgprocess.cpp:253]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 8.23ns
ST_11 : Operation 80 [3/5] (8.23ns)   --->   "%tmp_26_i_i = fsub double %tmp_i_i, %min_read" [imgprocess.cpp:253]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 8.23ns
ST_12 : Operation 81 [2/5] (8.23ns)   --->   "%tmp_26_i_i = fsub double %tmp_i_i, %min_read" [imgprocess.cpp:253]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 8.23ns
ST_13 : Operation 82 [1/5] (8.23ns)   --->   "%tmp_26_i_i = fsub double %tmp_i_i, %min_read" [imgprocess.cpp:253]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 8.62ns
ST_14 : Operation 83 [31/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 8.62ns
ST_15 : Operation 84 [30/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 8.62ns
ST_16 : Operation 85 [29/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 8.62ns
ST_17 : Operation 86 [28/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 8.62ns
ST_18 : Operation 87 [27/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 8.62ns
ST_19 : Operation 88 [26/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 8.62ns
ST_20 : Operation 89 [25/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 8.62ns
ST_21 : Operation 90 [24/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 8.62ns
ST_22 : Operation 91 [23/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 8.62ns
ST_23 : Operation 92 [22/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 8.62ns
ST_24 : Operation 93 [21/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 8.62ns
ST_25 : Operation 94 [20/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 8.62ns
ST_26 : Operation 95 [19/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 8.62ns
ST_27 : Operation 96 [18/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 8.62ns
ST_28 : Operation 97 [17/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 8.62ns
ST_29 : Operation 98 [16/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 8.62ns
ST_30 : Operation 99 [15/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 8.62ns
ST_31 : Operation 100 [14/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 8.62ns
ST_32 : Operation 101 [13/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 8.62ns
ST_33 : Operation 102 [12/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 8.62ns
ST_34 : Operation 103 [11/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 8.62ns
ST_35 : Operation 104 [10/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 8.62ns
ST_36 : Operation 105 [9/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 8.62ns
ST_37 : Operation 106 [8/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 38> : 8.62ns
ST_38 : Operation 107 [7/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 8.62ns
ST_39 : Operation 108 [6/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 8.62ns
ST_40 : Operation 109 [5/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 8.62ns
ST_41 : Operation 110 [4/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 42> : 8.62ns
ST_42 : Operation 111 [3/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 43> : 8.62ns
ST_43 : Operation 112 [2/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 44> : 8.62ns
ST_44 : Operation 113 [1/31] (8.62ns)   --->   "%tmp_27_i_i = fdiv double %tmp_26_i_i, %tmp_i" [imgprocess.cpp:253]   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

 <State 45> : 6.50ns
ST_45 : Operation 114 [1/1] (6.50ns)   --->   "%tmp_1 = fptrunc double %tmp_27_i_i to float" [imgprocess.cpp:253]   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

 <State 46> : 5.55ns
ST_46 : Operation 115 [1/1] (5.54ns)   --->   "%tmp_29_i_i = fpext float %tmp_1 to double" [imgprocess.cpp:259]   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

 <State 47> : 7.79ns
ST_47 : Operation 116 [6/6] (7.78ns)   --->   "%x_assign = fmul double %tmp_29_i_i, 2.550000e+02" [imgprocess.cpp:259]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 48> : 7.79ns
ST_48 : Operation 117 [5/6] (7.78ns)   --->   "%x_assign = fmul double %tmp_29_i_i, 2.550000e+02" [imgprocess.cpp:259]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 49> : 7.79ns
ST_49 : Operation 118 [4/6] (7.78ns)   --->   "%x_assign = fmul double %tmp_29_i_i, 2.550000e+02" [imgprocess.cpp:259]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 50> : 7.79ns
ST_50 : Operation 119 [3/6] (7.78ns)   --->   "%x_assign = fmul double %tmp_29_i_i, 2.550000e+02" [imgprocess.cpp:259]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 51> : 7.79ns
ST_51 : Operation 120 [2/6] (7.78ns)   --->   "%x_assign = fmul double %tmp_29_i_i, 2.550000e+02" [imgprocess.cpp:259]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 52> : 7.79ns
ST_52 : Operation 121 [1/6] (7.78ns)   --->   "%x_assign = fmul double %tmp_29_i_i, 2.550000e+02" [imgprocess.cpp:259]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 53> : 7.96ns
ST_53 : Operation 122 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:479->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:281->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]
ST_53 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:476->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:479->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:281->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]
ST_53 : Operation 124 [1/1] (0.00ns)   --->   "%loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:477->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:479->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:281->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]
ST_53 : Operation 125 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i64 %p_Val2_s to i52" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:478->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:479->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:281->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]
ST_53 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_1, i1 false)" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:283->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]
ST_53 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_i_i_cast_i = zext i54 %tmp_i_i_i to i137" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:283->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]
ST_53 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_i_i_i_cast_i = zext i11 %loc_V to i12" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:502->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]
ST_53 : Operation 129 [1/1] (1.97ns)   --->   "%sh_assign = add i12 -1023, %tmp_i_i_i_cast_i" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:502->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 130 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]
ST_53 : Operation 131 [1/1] (1.97ns)   --->   "%tmp_59_i_i_i = sub i11 1023, %loc_V" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_59_i_i_cast_i = sext i11 %tmp_59_i_i_i to i12" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]
ST_53 : Operation 133 [1/1] (1.37ns)   --->   "%sh_assign_1 = select i1 %isNeg, i12 %tmp_59_i_i_cast_i, i12 %sh_assign" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 134 [1/1] (0.00ns)   --->   "%sh_assign_1_i_i_cast = sext i12 %sh_assign_1 to i32" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]
ST_53 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_60_i_i_i = zext i32 %sh_assign_1_i_i_cast to i137" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]
ST_53 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_60_i_i_cast_i = zext i32 %sh_assign_1_i_i_cast to i54" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]
ST_53 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_61_i_i_i = lshr i54 %tmp_i_i_i, %tmp_60_i_i_cast_i" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_62_i_i_i = shl i137 %tmp_i_i_cast_i, %tmp_60_i_i_i" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_61_i_i_i, i32 53)" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]
ST_53 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_5 = zext i1 %tmp_19 to i8" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]
ST_53 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i137.i32.i32(i137 %tmp_62_i_i_i, i32 53, i32 60)" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]
ST_53 : Operation 142 [1/1] (4.61ns) (out node of the LUT)   --->   "%tmp_7 = select i1 %isNeg, i8 %tmp_5, i8 %tmp_6" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 54> : 6.92ns
ST_54 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @loop_height4_loop_we)"
ST_54 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 345600, i64 345600, i64 345600)"
ST_54 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str14) nounwind" [imgprocess.cpp:246]
ST_54 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_35_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str14)" [imgprocess.cpp:246]
ST_54 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [imgprocess.cpp:249]
ST_54 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_38_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str50)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:641->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->imgprocess.cpp:256]
ST_54 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:645->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->imgprocess.cpp:256]
ST_54 : Operation 150 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %nor_data_stream_V, float %tmp_1)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->imgprocess.cpp:256]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_54 : Operation 151 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str50, i32 %tmp_38_i)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:650->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->imgprocess.cpp:256]
ST_54 : Operation 152 [1/1] (1.91ns)   --->   "%p_Val2_i_i_i = sub i8 0, %tmp_7" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 153 [1/1] (1.37ns)   --->   "%tmp_2 = select i1 %p_Result_s, i8 %p_Val2_i_i_i, i8 %tmp_7" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53->imgprocess.cpp:259]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_39_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str42)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:641->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->imgprocess.cpp:261]
ST_54 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:645->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->imgprocess.cpp:261]
ST_54 : Operation 156 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %gray_data_stream_V, i8 %tmp_2)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->imgprocess.cpp:261]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_54 : Operation 157 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str42, i32 %tmp_39_i)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:650->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->imgprocess.cpp:261]
ST_54 : Operation 158 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str14, i32 %tmp_35_i)" [imgprocess.cpp:262]
ST_54 : Operation 159 [1/1] (0.00ns)   --->   "br label %0"

 <State 55> : 0.00ns
ST_55 : Operation 160 [1/1] (0.00ns)   --->   "ret void"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ min]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sim_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ nor_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gray_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_read             (read             ) [ 00111110000000000000000000000000000000000000000000000000]
min_read             (read             ) [ 00111111111111111111111111111111111111111111111111111110]
StgValue_62          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_63          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_64          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_65          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_66          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_i                (dsub             ) [ 00000001111111111111111111111111111111111111111111111110]
StgValue_68          (br               ) [ 00000011111111111111111111111111111111111111111111111110]
indvar_flatten       (phi              ) [ 00000001000000000000000000000000000000000000000000000000]
exitcond_flatten     (icmp             ) [ 00000001111111111111111111111111111111111111111111111110]
indvar_flatten_next  (add              ) [ 00000011111111111111111111111111111111111111111111111110]
StgValue_72          (br               ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_36_i             (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_74          (specprotocol     ) [ 00000000000000000000000000000000000000000000000000000000]
tmp                  (read             ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_i_i              (fpext            ) [ 00000001011111000000000000000000000000000000000000000000]
empty                (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_26_i_i           (dsub             ) [ 00000001000000111111111111111111111111111111100000000000]
tmp_27_i_i           (ddiv             ) [ 00000001000000000000000000000000000000000000010000000000]
tmp_1                (fptrunc          ) [ 00000001000000000000000000000000000000000000001111111110]
tmp_29_i_i           (fpext            ) [ 00000001000000000000000000000000000000000000000111111000]
x_assign             (dmul             ) [ 00000001000000000000000000000000000000000000000000000100]
p_Val2_s             (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000]
p_Result_s           (bitselect        ) [ 00000001000000000000000000000000000000000000000000000010]
loc_V                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000]
loc_V_1              (trunc            ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_i_i_i            (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_i_i_cast_i       (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_cast_i     (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
sh_assign            (add              ) [ 00000000000000000000000000000000000000000000000000000000]
isNeg                (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_59_i_i_i         (sub              ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_59_i_i_cast_i    (sext             ) [ 00000000000000000000000000000000000000000000000000000000]
sh_assign_1          (select           ) [ 00000000000000000000000000000000000000000000000000000000]
sh_assign_1_i_i_cast (sext             ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_60_i_i_i         (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_60_i_i_cast_i    (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_61_i_i_i         (lshr             ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_62_i_i_i         (shl              ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_19               (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_5                (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_6                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_7                (select           ) [ 00000001000000000000000000000000000000000000000000000010]
StgValue_143         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_144         (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_145         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_35_i             (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_147         (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_38_i             (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_149         (specprotocol     ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_150         (write            ) [ 00000000000000000000000000000000000000000000000000000000]
empty_25             (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000]
p_Val2_i_i_i         (sub              ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_2                (select           ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_39_i             (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_155         (specprotocol     ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_156         (write            ) [ 00000000000000000000000000000000000000000000000000000000]
empty_26             (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000]
empty_27             (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_159         (br               ) [ 00000011111111111111111111111111111111111111111111111110]
StgValue_160         (ret              ) [ 00000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="min">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sim_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sim_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="nor_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nor_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gray_data_stream_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.doubleP"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_height4_loop_we"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="max_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="min_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="116" class="1004" name="StgValue_150_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="9"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_150/54 "/>
</bind>
</comp>

<comp id="123" class="1004" name="StgValue_156_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_156/54 "/>
</bind>
</comp>

<comp id="130" class="1005" name="indvar_flatten_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="19" slack="1"/>
<pin id="132" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="19" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="tmp_1/45 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_i_i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_i_i/8 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_29_i_i_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_29_i_i/46 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="1"/>
<pin id="153" dir="0" index="1" bw="64" slack="1"/>
<pin id="154" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="tmp_i/2 tmp_26_i_i/9 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="1"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="x_assign/47 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="1"/>
<pin id="162" dir="0" index="1" bw="64" slack="8"/>
<pin id="163" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_27_i_i/14 "/>
</bind>
</comp>

<comp id="164" class="1004" name="exitcond_flatten_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="19" slack="0"/>
<pin id="166" dir="0" index="1" bw="19" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/7 "/>
</bind>
</comp>

<comp id="170" class="1004" name="indvar_flatten_next_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="19" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/7 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Val2_s_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="1"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/53 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_Result_s_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/53 "/>
</bind>
</comp>

<comp id="187" class="1004" name="loc_V_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="0" index="2" bw="7" slack="0"/>
<pin id="191" dir="0" index="3" bw="7" slack="0"/>
<pin id="192" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/53 "/>
</bind>
</comp>

<comp id="197" class="1004" name="loc_V_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/53 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_i_i_i_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="54" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="52" slack="0"/>
<pin id="205" dir="0" index="3" bw="1" slack="0"/>
<pin id="206" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_i_i/53 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_i_i_cast_i_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="54" slack="0"/>
<pin id="213" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast_i/53 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_i_i_i_cast_i_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="0"/>
<pin id="217" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast_i/53 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sh_assign_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="0" index="1" bw="11" slack="0"/>
<pin id="222" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/53 "/>
</bind>
</comp>

<comp id="225" class="1004" name="isNeg_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="12" slack="0"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/53 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_59_i_i_i_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="0" index="1" bw="11" slack="0"/>
<pin id="236" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_59_i_i_i/53 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_59_i_i_cast_i_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_59_i_i_cast_i/53 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sh_assign_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="11" slack="0"/>
<pin id="246" dir="0" index="2" bw="12" slack="0"/>
<pin id="247" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/53 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sh_assign_1_i_i_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="12" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i_i_cast/53 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_60_i_i_i_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60_i_i_i/53 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_60_i_i_cast_i_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="0"/>
<pin id="261" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60_i_i_cast_i/53 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_61_i_i_i_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="54" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_61_i_i_i/53 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_62_i_i_i_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="54" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_62_i_i_i/53 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_19_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="54" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/53 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_5_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/53 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_6_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="137" slack="0"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="0" index="3" bw="7" slack="0"/>
<pin id="292" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/53 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_7_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="8" slack="0"/>
<pin id="301" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7/53 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_Val2_i_i_i_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="1"/>
<pin id="308" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i_i_i/54 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="0" index="2" bw="8" slack="1"/>
<pin id="314" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2/54 "/>
</bind>
</comp>

<comp id="317" class="1005" name="max_read_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="max_read "/>
</bind>
</comp>

<comp id="322" class="1005" name="min_read_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="min_read "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_i_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="8"/>
<pin id="329" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="332" class="1005" name="exitcond_flatten_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="336" class="1005" name="indvar_flatten_next_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="19" slack="0"/>
<pin id="338" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_i_i_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="1"/>
<pin id="343" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp_26_i_i_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="1"/>
<pin id="348" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26_i_i "/>
</bind>
</comp>

<comp id="351" class="1005" name="tmp_27_i_i_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="1"/>
<pin id="353" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27_i_i "/>
</bind>
</comp>

<comp id="356" class="1005" name="tmp_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_29_i_i_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="1"/>
<pin id="364" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29_i_i "/>
</bind>
</comp>

<comp id="367" class="1005" name="x_assign_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="1"/>
<pin id="369" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="372" class="1005" name="p_Result_s_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="377" class="1005" name="tmp_7_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="1"/>
<pin id="379" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="90" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="96" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="147"><net_src comp="110" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="168"><net_src comp="134" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="134" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="176" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="200"><net_src comp="176" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="52" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="56" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="214"><net_src comp="201" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="187" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="219" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="62" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="64" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="187" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="225" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="219" pin="2"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="251" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="201" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="211" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="255" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="66" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="263" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="68" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="275" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="70" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="269" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="68" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="72" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="302"><net_src comp="225" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="283" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="287" pin="4"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="92" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="310" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="320"><net_src comp="98" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="325"><net_src comp="104" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="330"><net_src comp="151" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="335"><net_src comp="164" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="170" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="344"><net_src comp="144" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="349"><net_src comp="151" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="354"><net_src comp="160" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="359"><net_src comp="141" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="365"><net_src comp="148" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="370"><net_src comp="155" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="375"><net_src comp="179" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="380"><net_src comp="297" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="310" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: nor_data_stream_V | {54 }
	Port: gray_data_stream_V | {54 }
 - Input state : 
	Port: normalized_Loop_loop : max | {1 }
	Port: normalized_Loop_loop : min | {1 }
	Port: normalized_Loop_loop : sim_data_stream_V | {8 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_72 : 2
	State 8
		empty : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
		p_Result_s : 1
		loc_V : 1
		loc_V_1 : 1
		tmp_i_i_i : 2
		tmp_i_i_cast_i : 3
		tmp_i_i_i_cast_i : 2
		sh_assign : 3
		isNeg : 4
		tmp_59_i_i_i : 2
		tmp_59_i_i_cast_i : 3
		sh_assign_1 : 5
		sh_assign_1_i_i_cast : 6
		tmp_60_i_i_i : 7
		tmp_60_i_i_cast_i : 7
		tmp_61_i_i_i : 8
		tmp_62_i_i_i : 8
		tmp_19 : 9
		tmp_5 : 10
		tmp_6 : 9
		tmp_7 : 11
	State 54
		empty_25 : 1
		tmp_2 : 1
		StgValue_156 : 2
		empty_26 : 1
		empty_27 : 1
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   ddiv   |          grp_fu_160         |    0    |   3211  |   3658  |
|----------|-----------------------------|---------|---------|---------|
|   dadd   |          grp_fu_151         |    3    |   445   |   1149  |
|----------|-----------------------------|---------|---------|---------|
|   dmul   |          grp_fu_155         |    11   |   317   |   578   |
|----------|-----------------------------|---------|---------|---------|
|   fpext  |        tmp_i_i_fu_144       |    0    |   100   |   138   |
|          |      tmp_29_i_i_fu_148      |    0    |   100   |   138   |
|----------|-----------------------------|---------|---------|---------|
|  fptrunc |         tmp_1_fu_141        |    0    |   128   |   277   |
|----------|-----------------------------|---------|---------|---------|
|   lshr   |     tmp_61_i_i_i_fu_263     |    0    |    0    |   162   |
|----------|-----------------------------|---------|---------|---------|
|    shl   |     tmp_62_i_i_i_fu_269     |    0    |    0    |   162   |
|----------|-----------------------------|---------|---------|---------|
|    add   |  indvar_flatten_next_fu_170 |    0    |    0    |    26   |
|          |       sh_assign_fu_219      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |     tmp_59_i_i_i_fu_233     |    0    |    0    |    18   |
|          |     p_Val2_i_i_i_fu_305     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |      sh_assign_1_fu_243     |    0    |    0    |    12   |
|  select  |         tmp_7_fu_297        |    0    |    0    |    8    |
|          |         tmp_2_fu_310        |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_164   |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |     max_read_read_fu_98     |    0    |    0    |    0    |
|   read   |     min_read_read_fu_104    |    0    |    0    |    0    |
|          |       tmp_read_fu_110       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_150_write_fu_116  |    0    |    0    |    0    |
|          |  StgValue_156_write_fu_123  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_s_fu_179      |    0    |    0    |    0    |
| bitselect|         isNeg_fu_225        |    0    |    0    |    0    |
|          |        tmp_19_fu_275        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|         loc_V_fu_187        |    0    |    0    |    0    |
|          |         tmp_6_fu_287        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        loc_V_1_fu_197       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|       tmp_i_i_i_fu_201      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    tmp_i_i_cast_i_fu_211    |    0    |    0    |    0    |
|          |   tmp_i_i_i_cast_i_fu_215   |    0    |    0    |    0    |
|   zext   |     tmp_60_i_i_i_fu_255     |    0    |    0    |    0    |
|          |   tmp_60_i_i_cast_i_fu_259  |    0    |    0    |    0    |
|          |         tmp_5_fu_283        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |   tmp_59_i_i_cast_i_fu_239  |    0    |    0    |    0    |
|          | sh_assign_1_i_i_cast_fu_251 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    14   |   4301  |   6385  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  exitcond_flatten_reg_332 |    1   |
|indvar_flatten_next_reg_336|   19   |
|   indvar_flatten_reg_130  |   19   |
|      max_read_reg_317     |   64   |
|      min_read_reg_322     |   64   |
|     p_Result_s_reg_372    |    1   |
|       tmp_1_reg_356       |   32   |
|     tmp_26_i_i_reg_346    |   64   |
|     tmp_27_i_i_reg_351    |   64   |
|     tmp_29_i_i_reg_362    |   64   |
|       tmp_7_reg_377       |    8   |
|      tmp_i_i_reg_341      |   64   |
|       tmp_i_reg_327       |   64   |
|      x_assign_reg_367     |   64   |
+---------------------------+--------+
|           Total           |   592  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_151 |  p0  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   128  ||  1.769  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |  4301  |  6385  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   592  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    1   |  4893  |  6394  |
+-----------+--------+--------+--------+--------+
