{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762417038501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762417038501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 06 17:17:18 2025 " "Processing started: Thu Nov 06 17:17:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762417038501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762417038501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762417038501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762417038880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762417038880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "C:/work/Exp_four/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762417048469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762417048469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbitfa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sixteenbitfa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sixteenBitFA " "Found entity 1: sixteenBitFA" {  } { { "sixteenBitFA.bdf" "" { Schematic "C:/work/Exp_four/sixteenBitFA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762417048469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762417048469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.bdf" "" { Schematic "C:/work/Exp_four/selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762417048485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762417048485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/work/Exp_four/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762417048485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762417048485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_interface " "Found entity 1: ALU_interface" {  } { { "ALU_interface.bdf" "" { Schematic "C:/work/Exp_four/ALU_interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762417048485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762417048485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_overflow.bdf 1 1 " "Found 1 design units, including 1 entities, in source file is_overflow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 is_overflow " "Found entity 1: is_overflow" {  } { { "is_overflow.bdf" "" { Schematic "C:/work/Exp_four/is_overflow.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762417048501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762417048501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_register_am.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sixteen_bit_register_am.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_register_AM " "Found entity 1: sixteen_bit_register_AM" {  } { { "sixteen_bit_register_AM.bdf" "" { Schematic "C:/work/Exp_four/sixteen_bit_register_AM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762417048501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762417048501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_explogiccircuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_explogiccircuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_expLogicCircuit " "Found entity 1: ALU_expLogicCircuit" {  } { { "ALU_expLogicCircuit.bdf" "" { Schematic "C:/work/Exp_four/ALU_expLogicCircuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762417048516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762417048516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_to_sevenseg_led.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sixteen_bit_to_sevenseg_led.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_to_sevenSEG_LED " "Found entity 1: sixteen_bit_to_sevenSEG_LED" {  } { { "sixteen_bit_to_sevenSEG_LED.bdf" "" { Schematic "C:/work/Exp_four/sixteen_bit_to_sevenSEG_LED.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762417048516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762417048516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file second_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 second_output " "Found entity 1: second_output" {  } { { "second_output.bdf" "" { Schematic "C:/work/Exp_four/second_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762417048516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762417048516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_expLogicCircuit " "Elaborating entity \"ALU_expLogicCircuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762417048581 ""}
{ "Warning" "WSGN_SEARCH_FILE" "chatter/chatter.vhd 2 1 " "Using design file chatter/chatter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHATTER-RTL " "Found design unit 1: CHATTER-RTL" {  } { { "chatter.vhd" "" { Text "c:/work/exp_four/chatter/chatter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762417049312 ""} { "Info" "ISGN_ENTITY_NAME" "1 CHATTER " "Found entity 1: CHATTER" {  } { { "chatter.vhd" "" { Text "c:/work/exp_four/chatter/chatter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762417049312 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762417049312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHATTER CHATTER:instaaaa " "Elaborating entity \"CHATTER\" for hierarchy \"CHATTER:instaaaa\"" {  } { { "ALU_expLogicCircuit.bdf" "instaaaa" { Schematic "C:/work/Exp_four/ALU_expLogicCircuit.bdf" { { 512 560 704 592 "instaaaa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762417049338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_interface ALU_interface:inst11 " "Elaborating entity \"ALU_interface\" for hierarchy \"ALU_interface:inst11\"" {  } { { "ALU_expLogicCircuit.bdf" "inst11" { Schematic "C:/work/Exp_four/ALU_expLogicCircuit.bdf" { { 104 432 680 264 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762417049344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU_interface:inst11\|ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU_interface:inst11\|ALU:inst\"" {  } { { "ALU_interface.bdf" "inst" { Schematic "C:/work/Exp_four/ALU_interface.bdf" { { 88 520 656 728 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762417049344 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst58 " "Block or symbol \"XOR\" of instance \"inst58\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "C:/work/Exp_four/ALU.bdf" { { 280 1128 1176 344 "inst58" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1762417049344 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst59 " "Block or symbol \"XOR\" of instance \"inst59\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "C:/work/Exp_four/ALU.bdf" { { 280 1352 1400 344 "inst59" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1762417049344 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst60 " "Block or symbol \"XOR\" of instance \"inst60\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "C:/work/Exp_four/ALU.bdf" { { 280 1560 1608 344 "inst60" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1762417049344 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst61 " "Block or symbol \"XOR\" of instance \"inst61\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "C:/work/Exp_four/ALU.bdf" { { 280 1768 1816 344 "inst61" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1762417049344 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst62 " "Block or symbol \"XOR\" of instance \"inst62\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "C:/work/Exp_four/ALU.bdf" { { 280 1992 2040 344 "inst62" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1762417049344 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst63 " "Block or symbol \"XOR\" of instance \"inst63\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "C:/work/Exp_four/ALU.bdf" { { 272 2208 2256 336 "inst63" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1762417049344 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst64 " "Block or symbol \"XOR\" of instance \"inst64\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "C:/work/Exp_four/ALU.bdf" { { 272 2432 2480 336 "inst64" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1762417049344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector ALU_interface:inst11\|ALU:inst\|selector:inst99 " "Elaborating entity \"selector\" for hierarchy \"ALU_interface:inst11\|ALU:inst\|selector:inst99\"" {  } { { "ALU.bdf" "inst99" { Schematic "C:/work/Exp_four/ALU.bdf" { { 736 -1240 -1112 832 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762417049344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ALU_interface:inst11\|ALU:inst\|FA:inst10 " "Elaborating entity \"FA\" for hierarchy \"ALU_interface:inst11\|ALU:inst\|FA:inst10\"" {  } { { "ALU.bdf" "inst10" { Schematic "C:/work/Exp_four/ALU.bdf" { { 496 -1128 -1032 608 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762417049344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q regsixteen.v(7) " "Verilog HDL Declaration information at regsixteen.v(7): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "regsixteen.v" "" { Text "c:/work/exp_four/sixteen_bit_register/regsixteen.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762417049395 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sixteen_bit_register/regsixteen.v 1 1 " "Using design file sixteen_bit_register/regsixteen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regSixteen " "Found entity 1: regSixteen" {  } { { "regsixteen.v" "" { Text "c:/work/exp_four/sixteen_bit_register/regsixteen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762417049395 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762417049395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regSixteen regSixteen:insthgjk " "Elaborating entity \"regSixteen\" for hierarchy \"regSixteen:insthgjk\"" {  } { { "ALU_expLogicCircuit.bdf" "insthgjk" { Schematic "C:/work/Exp_four/ALU_expLogicCircuit.bdf" { { 112 816 984 256 "insthgjk" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762417049395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_to_sevenSEG_LED sixteen_bit_to_sevenSEG_LED:inst5 " "Elaborating entity \"sixteen_bit_to_sevenSEG_LED\" for hierarchy \"sixteen_bit_to_sevenSEG_LED:inst5\"" {  } { { "ALU_expLogicCircuit.bdf" "inst5" { Schematic "C:/work/Exp_four/ALU_expLogicCircuit.bdf" { { 856 504 792 952 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762417049409 ""}
{ "Warning" "WSGN_SEARCH_FILE" "7seg/quartus_work/7segled.bdf 1 1 " "Using design file 7seg/quartus_work/7segled.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7SEGLED " "Found entity 1: 7SEGLED" {  } { { "7segled.bdf" "" { Schematic "c:/work/exp_four/7seg/quartus_work/7segled.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762417049423 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762417049423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7SEGLED sixteen_bit_to_sevenSEG_LED:inst5\|7SEGLED:inst3 " "Elaborating entity \"7SEGLED\" for hierarchy \"sixteen_bit_to_sevenSEG_LED:inst5\|7SEGLED:inst3\"" {  } { { "sixteen_bit_to_sevenSEG_LED.bdf" "inst3" { Schematic "C:/work/Exp_four/sixteen_bit_to_sevenSEG_LED.bdf" { { 328 640 840 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762417049440 ""}
{ "Warning" "WSGN_SEARCH_FILE" "7seg/quartus_work/ex1_1.bdf 1 1 " "Using design file 7seg/quartus_work/ex1_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ex1_1 " "Found entity 1: ex1_1" {  } { { "ex1_1.bdf" "" { Schematic "c:/work/exp_four/7seg/quartus_work/ex1_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762417049464 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762417049464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex1_1 sixteen_bit_to_sevenSEG_LED:inst5\|7SEGLED:inst3\|ex1_1:inst " "Elaborating entity \"ex1_1\" for hierarchy \"sixteen_bit_to_sevenSEG_LED:inst5\|7SEGLED:inst3\|ex1_1:inst\"" {  } { { "7segled.bdf" "inst" { Schematic "c:/work/exp_four/7seg/quartus_work/7segled.bdf" { { 208 472 568 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762417049471 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762417050855 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/work/Exp_four/output_files/ALU.map.smsg " "Generated suppressed messages file C:/work/Exp_four/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762417051492 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762417051699 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762417051699 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "284 " "Implemented 284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762417051798 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762417051798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "177 " "Implemented 177 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762417051798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762417051798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762417051812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 06 17:17:31 2025 " "Processing ended: Thu Nov 06 17:17:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762417051812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762417051812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762417051812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762417051812 ""}
