#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Mar  6 17:50:41 2025
# Process ID         : 10248
# Current directory  : E:/Learing Doc/github/alu_homework
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent16144 E:\Learing Doc\github\alu_homework\alu.xpr
# Log file           : E:/Learing Doc/github/alu_homework/vivado.log
# Journal file       : E:/Learing Doc/github/alu_homework\vivado.jou
# Running On         : LAPTOP-B446I18T
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16890 MB
# Swap memory        : 10737 MB
# Total Virtual      : 27628 MB
# Available Virtual  : 14346 MB
#-----------------------------------------------------------
start_gui
open_project {E:/Learing Doc/github/alu_homework/alu.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/legion/Desktop/alu' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Learing Doc/github/alu_homework/alu.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Learing Doc/github/alu_homework/alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Learing Doc/github/alu_homework/alu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learing Doc/github/alu_homework/alu.srcs/sim_1/imports/4_alu/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learing Doc/github/alu_homework/alu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1254.688 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Learing Doc/github/alu_homework/alu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1254.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Learing Doc/github/alu_homework/alu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{E:/Learing Doc/github/alu_homework/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {E:/Learing Doc/github/alu_homework/tb_behav.wcfg}
WARNING: Simulation object /tb/alu_mul_result was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 1273.160 ; gain = 18.473
synth_design -top alu_display -part xc7a200tfbg676-2 -lint 
Command: synth_design -top alu_display -part xc7a200tfbg676-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25596
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2818.762 ; gain = 393.527
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-36] 'input_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:51]
ERROR: [Synth 8-36] 'input_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:52]
ERROR: [Synth 8-36] 'input_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:58]
ERROR: [Synth 8-36] 'input_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:59]
ERROR: [Synth 8-36] 'input_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:65]
ERROR: [Synth 8-36] 'input_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:66]
ERROR: [Synth 8-36] 'display_number' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:72]
ERROR: [Synth 8-36] 'display_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:74]
ERROR: [Synth 8-36] 'display_name' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:75]
ERROR: [Synth 8-36] 'display_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:76]
ERROR: [Synth 8-36] 'display_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:79]
ERROR: [Synth 8-36] 'display_name' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:80]
ERROR: [Synth 8-36] 'display_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:81]
ERROR: [Synth 8-36] 'display_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:84]
ERROR: [Synth 8-36] 'display_name' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:85]
ERROR: [Synth 8-36] 'display_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:86]
ERROR: [Synth 8-36] 'display_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:89]
ERROR: [Synth 8-36] 'display_name' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:90]
ERROR: [Synth 8-36] 'display_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:91]
ERROR: [Synth 8-12188] Failed to read verilog 'E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v'
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2896.184 ; gain = 470.949
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2896.184 ; gain = 470.949
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top alu_display -part xc7a200tfbg676-2 -lint 
Command: synth_design -top alu_display -part xc7a200tfbg676-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2896.184 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-36] 'input_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:51]
ERROR: [Synth 8-36] 'input_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:52]
ERROR: [Synth 8-36] 'input_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:58]
ERROR: [Synth 8-36] 'input_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:59]
ERROR: [Synth 8-36] 'input_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:65]
ERROR: [Synth 8-36] 'input_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:66]
ERROR: [Synth 8-36] 'display_number' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:72]
ERROR: [Synth 8-36] 'display_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:74]
ERROR: [Synth 8-36] 'display_name' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:75]
ERROR: [Synth 8-36] 'display_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:76]
ERROR: [Synth 8-36] 'display_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:79]
ERROR: [Synth 8-36] 'display_name' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:80]
ERROR: [Synth 8-36] 'display_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:81]
ERROR: [Synth 8-36] 'display_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:84]
ERROR: [Synth 8-36] 'display_name' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:85]
ERROR: [Synth 8-36] 'display_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:86]
ERROR: [Synth 8-36] 'display_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:89]
ERROR: [Synth 8-36] 'display_name' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:90]
ERROR: [Synth 8-36] 'display_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:91]
ERROR: [Synth 8-12188] Failed to read verilog 'E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v'
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.949 ; gain = 1.766
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.949 ; gain = 1.766
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top alu_display -part xc7a200tfbg676-2 -lint 
Command: synth_design -top alu_display -part xc7a200tfbg676-2 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2910.621 ; gain = 12.672
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-36] 'input_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:51]
ERROR: [Synth 8-36] 'input_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:52]
ERROR: [Synth 8-36] 'input_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:58]
ERROR: [Synth 8-36] 'input_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:59]
ERROR: [Synth 8-36] 'input_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:65]
ERROR: [Synth 8-36] 'input_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:66]
ERROR: [Synth 8-36] 'display_number' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:72]
ERROR: [Synth 8-36] 'display_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:74]
ERROR: [Synth 8-36] 'display_name' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:75]
ERROR: [Synth 8-36] 'display_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:76]
ERROR: [Synth 8-36] 'display_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:79]
ERROR: [Synth 8-36] 'display_name' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:80]
ERROR: [Synth 8-36] 'display_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:81]
ERROR: [Synth 8-36] 'display_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:84]
ERROR: [Synth 8-36] 'display_name' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:85]
ERROR: [Synth 8-36] 'display_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:86]
ERROR: [Synth 8-36] 'display_valid' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:89]
ERROR: [Synth 8-36] 'display_name' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:90]
ERROR: [Synth 8-36] 'display_value' is not declared [E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v:91]
ERROR: [Synth 8-12188] Failed to read verilog 'E:/Learing Doc/github/alu_homework/alu.srcs/sources_1/imports/4_alu/alu_display.v'
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2912.539 ; gain = 14.590
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2912.539 ; gain = 14.590
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  6 18:12:15 2025...
