{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 1660.0000"
  ],
  "cts__clock__skew__hold": 58.0481,
  "cts__clock__skew__hold__post_repair": 52.7598,
  "cts__clock__skew__hold__pre_repair": 52.7598,
  "cts__clock__skew__setup": 52.8526,
  "cts__clock__skew__setup__post_repair": 47.2596,
  "cts__clock__skew__setup__pre_repair": 47.2596,
  "cts__cpu__total": 57.36,
  "cts__design__core__area": 5569.92,
  "cts__design__core__area__post_repair": 5569.92,
  "cts__design__core__area__pre_repair": 5569.92,
  "cts__design__die__area": 7200,
  "cts__design__die__area__post_repair": 7200,
  "cts__design__die__area__pre_repair": 7200,
  "cts__design__instance__area": 2691.88,
  "cts__design__instance__area__macros": 1404.48,
  "cts__design__instance__area__macros__post_repair": 1404.48,
  "cts__design__instance__area__macros__pre_repair": 1404.48,
  "cts__design__instance__area__post_repair": 2691.25,
  "cts__design__instance__area__pre_repair": 2691.25,
  "cts__design__instance__area__stdcell": 1287.4,
  "cts__design__instance__area__stdcell__post_repair": 1286.77,
  "cts__design__instance__area__stdcell__pre_repair": 1286.77,
  "cts__design__instance__count": 10643,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 4,
  "cts__design__instance__count__macros__post_repair": 4,
  "cts__design__instance__count__macros__pre_repair": 4,
  "cts__design__instance__count__post_repair": 10637,
  "cts__design__instance__count__pre_repair": 10637,
  "cts__design__instance__count__setup_buffer": 4,
  "cts__design__instance__count__stdcell": 10639,
  "cts__design__instance__count__stdcell__post_repair": 10633,
  "cts__design__instance__count__stdcell__pre_repair": 10633,
  "cts__design__instance__displacement__max": 5.28,
  "cts__design__instance__displacement__mean": 0,
  "cts__design__instance__displacement__total": 9.66,
  "cts__design__instance__utilization": 0.483288,
  "cts__design__instance__utilization__post_repair": 0.483176,
  "cts__design__instance__utilization__pre_repair": 0.483176,
  "cts__design__instance__utilization__stdcell": 0.309067,
  "cts__design__instance__utilization__stdcell__post_repair": 0.308916,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.308916,
  "cts__design__io": 135,
  "cts__design__io__post_repair": 135,
  "cts__design__io__pre_repair": 135,
  "cts__design__violations": 0,
  "cts__mem__peak": 242616.0,
  "cts__power__internal__total": 0.00794076,
  "cts__power__internal__total__post_repair": 0.00794077,
  "cts__power__internal__total__pre_repair": 0.00794077,
  "cts__power__leakage__total": 0.000516991,
  "cts__power__leakage__total__post_repair": 0.000516991,
  "cts__power__leakage__total__pre_repair": 0.000516991,
  "cts__power__switching__total": 0.000390365,
  "cts__power__switching__total__post_repair": 0.000388679,
  "cts__power__switching__total__pre_repair": 0.000388679,
  "cts__power__total": 0.00884812,
  "cts__power__total__post_repair": 0.00884644,
  "cts__power__total__pre_repair": 0.00884644,
  "cts__route__wirelength__estimated": 46742.2,
  "cts__runtime__total": "0:57.53",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.188887,
  "cts__timing__drv__max_cap_limit__post_repair": 0.190025,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.190025,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 20,
  "cts__timing__drv__max_slew__post_repair": 25,
  "cts__timing__drv__max_slew__pre_repair": 25,
  "cts__timing__drv__max_slew_limit": -0.0137481,
  "cts__timing__drv__max_slew_limit__post_repair": -0.021047,
  "cts__timing__drv__max_slew_limit__pre_repair": -0.021047,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 898,
  "cts__timing__drv__setup_violation_count__pre_repair": 898,
  "cts__timing__setup__tns": 0,
  "cts__timing__setup__tns__post_repair": -61390.1,
  "cts__timing__setup__tns__pre_repair": -61390.1,
  "cts__timing__setup__ws": 2.21767,
  "cts__timing__setup__ws__post_repair": -127.418,
  "cts__timing__setup__ws__pre_repair": -127.418,
  "design__io__hpwl": 7624114,
  "detailedplace__cpu__total": 10.24,
  "detailedplace__design__core__area": 5569.92,
  "detailedplace__design__die__area": 7200,
  "detailedplace__design__instance__area": 2663,
  "detailedplace__design__instance__area__macros": 1404.48,
  "detailedplace__design__instance__area__stdcell": 1258.52,
  "detailedplace__design__instance__count": 10570,
  "detailedplace__design__instance__count__macros": 4,
  "detailedplace__design__instance__count__stdcell": 10566,
  "detailedplace__design__instance__displacement__max": 42.052,
  "detailedplace__design__instance__displacement__mean": 0.226,
  "detailedplace__design__instance__displacement__total": 2396.08,
  "detailedplace__design__instance__utilization": 0.478103,
  "detailedplace__design__instance__utilization__stdcell": 0.302133,
  "detailedplace__design__io": 135,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 226524.0,
  "detailedplace__power__internal__total": 0.00745412,
  "detailedplace__power__leakage__total": 0.000516961,
  "detailedplace__power__switching__total": 1.74452e-06,
  "detailedplace__power__total": 0.00797283,
  "detailedplace__route__wirelength__estimated": 46232.6,
  "detailedplace__runtime__total": "0:10.38",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.190025,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 25,
  "detailedplace__timing__drv__max_slew_limit": -0.021047,
  "detailedplace__timing__drv__setup_violation_count": 963,
  "detailedplace__timing__setup__tns": -73193,
  "detailedplace__timing__setup__ws": -141.941,
  "detailedroute__cpu__total": 2634.91,
  "detailedroute__mem__peak": 5124448.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 5832,
  "detailedroute__route__drc_errors__iter:2": 185,
  "detailedroute__route__drc_errors__iter:3": 61,
  "detailedroute__route__drc_errors__iter:4": 1,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 10148,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 104455,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 104455,
  "detailedroute__route__wirelength": 65493,
  "detailedroute__route__wirelength__iter:1": 65813,
  "detailedroute__route__wirelength__iter:2": 65545,
  "detailedroute__route__wirelength__iter:3": 65495,
  "detailedroute__route__wirelength__iter:4": 65492,
  "detailedroute__route__wirelength__iter:5": 65493,
  "detailedroute__runtime__total": "2:24.62",
  "fillcell__cpu__total": 2.27,
  "fillcell__mem__peak": 204796.0,
  "fillcell__runtime__total": "0:02.38",
  "finish__clock__skew__hold": 72.4909,
  "finish__clock__skew__setup": 67.5147,
  "finish__cpu__total": 39.08,
  "finish__design__core__area": 5569.92,
  "finish__design__die__area": 7200,
  "finish__design__instance__area": 2693.96,
  "finish__design__instance__area__macros": 1404.48,
  "finish__design__instance__area__stdcell": 1289.48,
  "finish__design__instance__count": 10652,
  "finish__design__instance__count__macros": 4,
  "finish__design__instance__count__stdcell": 10648,
  "finish__design__instance__utilization": 0.483663,
  "finish__design__instance__utilization__stdcell": 0.309567,
  "finish__design__io": 135,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0476521,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0475214,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0779774,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0779315,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.692023,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0779315,
  "finish__mem__peak": 1264348.0,
  "finish__power__internal__total": 0.00793964,
  "finish__power__leakage__total": 0.000516995,
  "finish__power__switching__total": 0.000405347,
  "finish__power__total": 0.00886199,
  "finish__runtime__total": "0:39.58",
  "finish__timing__drv__hold_violation_count": 0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.0463324,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 440,
  "finish__timing__drv__max_slew_limit": -0.533125,
  "finish__timing__drv__setup_violation_count": 1012,
  "finish__timing__setup__tns": -250851,
  "finish__timing__setup__ws": -347.531,
  "finish__timing__wns_percent_delay": -16.58511,
  "finish_merge__cpu__total": 3.74,
  "finish_merge__mem__peak": 346484.0,
  "finish_merge__runtime__total": "0:04.17",
  "floorplan__cpu__total": 5.57,
  "floorplan__design__core__area": 5569.92,
  "floorplan__design__die__area": 7200,
  "floorplan__design__instance__area": 2541.92,
  "floorplan__design__instance__area__macros": 1404.48,
  "floorplan__design__instance__area__stdcell": 1137.44,
  "floorplan__design__instance__count": 9463,
  "floorplan__design__instance__count__macros": 4,
  "floorplan__design__instance__count__stdcell": 9459,
  "floorplan__design__instance__utilization": 0.456366,
  "floorplan__design__instance__utilization__stdcell": 0.273067,
  "floorplan__design__io": 135,
  "floorplan__mem__peak": 204588.0,
  "floorplan__power__internal__total": 0.00745287,
  "floorplan__power__leakage__total": 0.000516777,
  "floorplan__power__switching__total": 6.65454e-07,
  "floorplan__power__total": 0.00797031,
  "floorplan__runtime__total": "0:05.82",
  "floorplan__timing__setup__tns": -1651350.0,
  "floorplan__timing__setup__ws": -1544.49,
  "floorplan_io__cpu__total": 2.03,
  "floorplan_io__mem__peak": 178516.0,
  "floorplan_io__runtime__total": "0:02.14",
  "floorplan_macro__cpu__total": 174.81,
  "floorplan_macro__mem__peak": 256852.0,
  "floorplan_macro__runtime__total": "0:49.46",
  "floorplan_pdn__cpu__total": 2.38,
  "floorplan_pdn__mem__peak": 186492.0,
  "floorplan_pdn__runtime__total": "0:02.50",
  "floorplan_tap__cpu__total": 2.07,
  "floorplan_tap__mem__peak": 173036.0,
  "floorplan_tap__runtime__total": "0:02.17",
  "globalplace__cpu__total": 63.4,
  "globalplace__design__core__area": 5569.92,
  "globalplace__design__die__area": 7200,
  "globalplace__design__instance__area": 2565.37,
  "globalplace__design__instance__area__macros": 1404.48,
  "globalplace__design__instance__area__stdcell": 1160.89,
  "globalplace__design__instance__count": 10267,
  "globalplace__design__instance__count__macros": 4,
  "globalplace__design__instance__count__stdcell": 10263,
  "globalplace__design__instance__utilization": 0.460575,
  "globalplace__design__instance__utilization__stdcell": 0.278695,
  "globalplace__design__io": 135,
  "globalplace__mem__peak": 331220.0,
  "globalplace__power__internal__total": 0.00745287,
  "globalplace__power__leakage__total": 0.000516777,
  "globalplace__power__switching__total": 8.16787e-07,
  "globalplace__power__total": 0.00797047,
  "globalplace__runtime__total": "0:49.91",
  "globalplace__timing__setup__tns": -4105920.0,
  "globalplace__timing__setup__ws": -3582.8,
  "globalplace_io__cpu__total": 2.07,
  "globalplace_io__mem__peak": 181580.0,
  "globalplace_io__runtime__total": "0:02.17",
  "globalplace_skip_io__cpu__total": 2.04,
  "globalplace_skip_io__mem__peak": 174060.0,
  "globalplace_skip_io__runtime__total": "0:02.15",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 30.0383,
  "globalroute__clock__skew__setup": 25.1151,
  "globalroute__cpu__total": 73.46,
  "globalroute__design__core__area": 5569.92,
  "globalroute__design__die__area": 7200,
  "globalroute__design__instance__area": 2693.96,
  "globalroute__design__instance__area__macros": 1404.48,
  "globalroute__design__instance__area__stdcell": 1289.48,
  "globalroute__design__instance__count": 10652,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 4,
  "globalroute__design__instance__count__setup_buffer": 2,
  "globalroute__design__instance__count__stdcell": 10648,
  "globalroute__design__instance__displacement__max": 7.02,
  "globalroute__design__instance__displacement__mean": 0,
  "globalroute__design__instance__displacement__total": 9.072,
  "globalroute__design__instance__utilization": 0.483663,
  "globalroute__design__instance__utilization__stdcell": 0.309567,
  "globalroute__design__io": 135,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 426040.0,
  "globalroute__power__internal__total": 0.00793943,
  "globalroute__power__leakage__total": 0.000516994,
  "globalroute__power__switching__total": 0.000403255,
  "globalroute__power__total": 0.00885968,
  "globalroute__route__wirelength__estimated": 46986,
  "globalroute__runtime__total": "1:13.80",
  "globalroute__timing__clock__slack": -78.854,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.174595,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.00455122,
  "globalroute__timing__drv__setup_violation_count": 595,
  "globalroute__timing__setup__tns": -15788.8,
  "globalroute__timing__setup__ws": -78.8538,
  "placeopt__cpu__total": 14.58,
  "placeopt__design__core__area": 5569.92,
  "placeopt__design__core__area__pre_opt": 5569.92,
  "placeopt__design__die__area": 7200,
  "placeopt__design__die__area__pre_opt": 7200,
  "placeopt__design__instance__area": 2663,
  "placeopt__design__instance__area__macros": 1404.48,
  "placeopt__design__instance__area__macros__pre_opt": 1404.48,
  "placeopt__design__instance__area__pre_opt": 2565.37,
  "placeopt__design__instance__area__stdcell": 1258.52,
  "placeopt__design__instance__area__stdcell__pre_opt": 1160.89,
  "placeopt__design__instance__count": 10570,
  "placeopt__design__instance__count__macros": 4,
  "placeopt__design__instance__count__macros__pre_opt": 4,
  "placeopt__design__instance__count__pre_opt": 10267,
  "placeopt__design__instance__count__stdcell": 10566,
  "placeopt__design__instance__count__stdcell__pre_opt": 10263,
  "placeopt__design__instance__utilization": 0.478103,
  "placeopt__design__instance__utilization__pre_opt": 0.460575,
  "placeopt__design__instance__utilization__stdcell": 0.302133,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.278695,
  "placeopt__design__io": 135,
  "placeopt__design__io__pre_opt": 135,
  "placeopt__mem__peak": 220368.0,
  "placeopt__power__internal__total": 0.00745268,
  "placeopt__power__internal__total__pre_opt": 0.00745287,
  "placeopt__power__leakage__total": 0.000516951,
  "placeopt__power__leakage__total__pre_opt": 0.000516777,
  "placeopt__power__switching__total": 8.1708e-07,
  "placeopt__power__switching__total__pre_opt": 8.16787e-07,
  "placeopt__power__total": 0.00797045,
  "placeopt__power__total__pre_opt": 0.00797047,
  "placeopt__runtime__total": "0:14.72",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.175498,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0782776,
  "placeopt__timing__drv__setup_violation_count": 964,
  "placeopt__timing__setup__tns": -74751.3,
  "placeopt__timing__setup__tns__pre_opt": -4105920.0,
  "placeopt__timing__setup__ws": -143.176,
  "placeopt__timing__setup__ws__pre_opt": -3582.8,
  "run__flow__design": "riscv32i",
  "run__flow__generate_date": "2024-03-19 11:39",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-12608-g50753a4c5",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "9adb3d4df21c2d47e621ca999d8c22141e3a5640",
  "run__flow__scripts_commit": "9adb3d4df21c2d47e621ca999d8c22141e3a5640",
  "run__flow__uuid": "1187e53f-2712-426e-9a36-94ae4f50b85d",
  "run__flow__variant": "base",
  "synth__cpu__total": 37.71,
  "synth__design__instance__area__stdcell": 2594.27396,
  "synth__design__instance__count__stdcell": 10546.0,
  "synth__mem__peak": 169480.0,
  "synth__runtime__total": "0:38.16",
  "total_time": "0:08:21.660000"
}