--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml test_bench.twx test_bench.ncd -o test_bench.twr
test_bench.pcf -ucf testbench.ucf

Design file:              test_bench.ncd
Physical constraint file: test_bench.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
n0             |a              |    6.828|
n0             |b              |    8.305|
n0             |c              |    8.300|
n0             |d              |    8.481|
n0             |e              |    8.262|
n0             |f              |    6.922|
n0             |g              |    7.327|
n1             |a              |    7.019|
n1             |b              |    8.214|
n1             |c              |    8.851|
n1             |d              |    8.699|
n1             |e              |    8.813|
n1             |f              |    7.500|
n1             |g              |    7.461|
n2             |a              |    7.362|
n2             |b              |    9.210|
n2             |c              |    9.050|
n2             |d              |    8.984|
n2             |e              |    9.012|
n2             |f              |    8.266|
n2             |g              |    8.671|
n3             |a              |    7.325|
n3             |b              |    8.951|
n3             |c              |    8.807|
n3             |d              |    8.940|
n3             |e              |    8.769|
n3             |f              |    7.552|
n3             |g              |    8.035|
---------------+---------------+---------+


Analysis completed Tue May 10 13:14:29 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



