/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [9:0] _04_;
  wire [30:0] _05_;
  wire celloutsig_0_0z;
  reg [12:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire [4:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [26:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [39:0] celloutsig_1_16z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[80] | in_data[12]) & (in_data[3] | in_data[54]));
  assign celloutsig_1_6z = ~((celloutsig_1_4z[13] | celloutsig_1_1z[5]) & (_00_ | celloutsig_1_1z[0]));
  assign celloutsig_1_7z = ~((_01_ | _02_) & (_03_ | celloutsig_1_5z));
  assign celloutsig_1_2z = celloutsig_1_0z[4:2] + in_data[122:120];
  assign celloutsig_1_4z = { in_data[103:96], celloutsig_1_1z } + { celloutsig_1_1z[8], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_16z = { in_data[142:120], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_14z } + { in_data[148:119], celloutsig_1_14z, celloutsig_1_1z };
  reg [30:0] _12_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 31'h00000000;
    else _12_ <= { in_data[160:140], celloutsig_1_0z, celloutsig_1_0z };
  assign { _05_[30:17], _04_[9], _00_, _04_[7], _03_, _04_[5:3], _05_[9:8], _01_, _05_[6:4], _02_, _05_[2:0] } = _12_;
  assign celloutsig_1_14z = celloutsig_1_13z[14:9] > celloutsig_1_4z[5:0];
  assign celloutsig_1_18z = celloutsig_1_17z[9:2] > { celloutsig_1_17z[8:4], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_1z = - { celloutsig_1_0z[3:0], celloutsig_1_0z };
  assign celloutsig_1_10z = - { celloutsig_1_4z[13], celloutsig_1_8z };
  assign celloutsig_1_17z = - { celloutsig_1_1z[8:6], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_5z = & celloutsig_1_4z[9:6];
  assign celloutsig_1_11z = & { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z, in_data[144:136] };
  assign celloutsig_0_3z = in_data[16:11] - { celloutsig_0_1z[12:8], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[136:132] - in_data[120:116];
  assign celloutsig_1_8z = celloutsig_1_2z - _05_[28:26];
  assign celloutsig_0_2z = { in_data[80:76], celloutsig_0_0z } ~^ celloutsig_0_1z[6:1];
  assign celloutsig_1_13z = { celloutsig_1_4z[8:3], celloutsig_1_4z, celloutsig_1_10z } ~^ { celloutsig_1_1z[7:2], celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_2z ~^ { celloutsig_1_16z[23:22], celloutsig_1_7z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_1z = 13'h0000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_1z = { in_data[49:38], celloutsig_0_0z };
  assign { _04_[8], _04_[6], _04_[2:0] } = { _00_, _03_, celloutsig_1_8z };
  assign { _05_[16:10], _05_[7], _05_[3] } = { _04_[9], _00_, _04_[7], _03_, _04_[5:3], _01_, _02_ };
  assign { out_data[128], out_data[98:96], out_data[37:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
