INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/24_parin_serout/24_parin_serout.srcs/sources_1/new/parin_serout.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'parin_serout'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/24_parin_serout/24_parin_serout.srcs/sim_1/new/parin_serout_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'parin_serout_sim'
