`timescale 1ns / 1ps

module clkgenerator #(
    parameter PERIOD = 10
) (
    output reg clk
);
    initial begin
        clk = 0;
        forever #(PERIOD / 2) clk = ~clk;
    end
endmodule