@W: MT529 :"/home/tony/Projects/UFO/HW/Electronics/FW/test.vhd":30:6:30:7|Found inferred clock test|clk which controls 23 sequential elements including count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
