/*
 * Copyright (c) 2010 NVIDIA Corporation.  All rights reserved.
 *
 * NVIDIA Corporation and its licensors retain all intellectual property
 * and proprietary rights in and to this software, related documentation
 * and any modifications thereto.  Any use, reproduction, disclosure or
 * distribution of this software and related documentation without an express
 * license agreement from NVIDIA Corporation is strictly prohibited.
 */

#ifndef CPLD_H
#define CPLD_H

#define CPLD_I2C_ADDR       0x22

#define CPLD_ENABLE_DAP1    0x04
#define CPLD_ENABLE_DAP2    0x0b
#define CPLD_ENABLE_DAP3    0x05

#define CPLD_WRITE_OFFSET           3
#define CPLD_WRITE_ENABLE_OFFSET    7
#define CPLD_WRITE_ENABLE_VALUE     0

#endif /* CPLD_H */
