{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662782036314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662782036331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 10 09:23:53 2022 " "Processing started: Sat Sep 10 09:23:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662782036331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1662782036331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc router_top -c router_top " "Command: quartus_drc router_top -c router_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1662782036331 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "router_top 5M80ZT100C4 " "Automatically selected device 5M80ZT100C4 for design router_top" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Design Assistant" 0 -1 1662782037813 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Design Assistant" 0 -1 1662782037813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1662782038568 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "router_top.sdc " "Synopsys Design Constraints File file not found: 'router_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1662782038707 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1662782038707 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 26 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 26 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " resetn " "Node  \"resetn\"" {  } { { "../../Design/TopDesign/router_top.v" "" { Text "D:/MavenVerilog/Router3x1/Design/TopDesign/router_top.v" 1 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " clock " "Node  \"clock\"" {  } { { "../../Design/TopDesign/router_top.v" "" { Text "D:/MavenVerilog/Router3x1/Design/TopDesign/router_top.v" 1 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_2\|data_out\[2\]~en " "Node  \"router_fifo:fifo_2\|data_out\[2\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_2\|data_out\[7\]~en " "Node  \"router_fifo:fifo_2\|data_out\[7\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_0\|data_out\[6\]~en " "Node  \"router_fifo:fifo_0\|data_out\[6\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_0\|data_out\[0\]~en " "Node  \"router_fifo:fifo_0\|data_out\[0\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_0\|data_out\[4\]~en " "Node  \"router_fifo:fifo_0\|data_out\[4\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_2\|data_out\[1\]~en " "Node  \"router_fifo:fifo_2\|data_out\[1\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_0\|data_out\[1\]~en " "Node  \"router_fifo:fifo_0\|data_out\[1\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_1\|data_out\[0\]~en " "Node  \"router_fifo:fifo_1\|data_out\[0\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_2\|data_out\[3\]~en " "Node  \"router_fifo:fifo_2\|data_out\[3\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_0\|data_out\[2\]~en " "Node  \"router_fifo:fifo_0\|data_out\[2\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_0\|data_out\[5\]~en " "Node  \"router_fifo:fifo_0\|data_out\[5\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_0\|data_out\[7\]~en " "Node  \"router_fifo:fifo_0\|data_out\[7\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_0\|data_out\[3\]~en " "Node  \"router_fifo:fifo_0\|data_out\[3\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_1\|data_out\[1\]~en " "Node  \"router_fifo:fifo_1\|data_out\[1\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_2\|data_out\[4\]~en " "Node  \"router_fifo:fifo_2\|data_out\[4\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_1\|data_out\[2\]~en " "Node  \"router_fifo:fifo_1\|data_out\[2\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_1\|data_out\[3\]~en " "Node  \"router_fifo:fifo_1\|data_out\[3\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_1\|data_out\[4\]~en " "Node  \"router_fifo:fifo_1\|data_out\[4\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_2\|data_out\[5\]~en " "Node  \"router_fifo:fifo_2\|data_out\[5\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_1\|data_out\[5\]~en " "Node  \"router_fifo:fifo_1\|data_out\[5\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_1\|data_out\[6\]~en " "Node  \"router_fifo:fifo_1\|data_out\[6\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_1\|data_out\[7\]~en " "Node  \"router_fifo:fifo_1\|data_out\[7\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_2\|data_out\[6\]~en " "Node  \"router_fifo:fifo_2\|data_out\[6\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""} { "Info" "IDRC_NODES_INFO" " router_fifo:fifo_2\|data_out\[0\]~en " "Node  \"router_fifo:fifo_2\|data_out\[0\]~en\"" {  } { { "../../Design/FIFOdesign/router_fifo.v" "" { Text "D:/MavenVerilog/Router3x1/Design/FIFOdesign/router_fifo.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MavenVerilog/Router3x1/synthesis/topsynthesis/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1662782038730 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1662782038730 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_SYNTHESIS" "26 0 " "Design Assistant information: finished post-synthesis analysis of current design -- generated 26 information messages and 0 warning messages" {  } {  } 2 308006 "Design Assistant information: finished post-synthesis analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1662782038734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662782038754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 10 09:23:58 2022 " "Processing ended: Sat Sep 10 09:23:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662782038754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662782038754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662782038754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1662782038754 ""}
