<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Practica3a.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="iterative_1d.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="iterative_1d.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="iterative_1d.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="iterative_1d.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="iterative_1d.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="iterative_1d.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="iterative_1d.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="iterative_1d.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="iterative_1d.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="iterative_1d.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="iterative_1d.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="iterative_1d.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="iterative_1d.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="iterative_1d.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="iterative_1d.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="iterative_1d.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="iterative_1d.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="iterative_1d.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="iterative_1d.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="iterative_1d.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="iterative_1d.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="iterative_1d.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="iterative_1d.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="iterative_1d_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="iterative_1d_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="iterative_1d_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="iterative_1d_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="iterative_1d_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="iterative_1d_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="iterative_1d_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="iterative_1d_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="iterative_1d_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="iterative_1d_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="iterative_1d_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="iterative_1d_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="iterative_1d_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="iterative_1d_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="iterative_1d_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="iterative_1d_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/iterative_1d_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/translate/iterative_1d_translate.v"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_iterative_1d_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_iterative_1d_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_iterative_1d_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_iterative_1d_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_iterative_1d_stx_translate.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1510674394" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1510674394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510674394" xil_pn:in_ck="-7834292894557560141" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1510674394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cell.vhd"/>
      <outfile xil_pn:name="definitions.vhd"/>
      <outfile xil_pn:name="iterative_1d.vhd"/>
      <outfile xil_pn:name="tb_iterative_1d.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1510674394" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2918352451476927029" xil_pn:start_ts="1510674394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510674394" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4336193192716223507" xil_pn:start_ts="1510674394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510674394" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6437484058241774446" xil_pn:start_ts="1510674394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510674394" xil_pn:in_ck="-7834292894557560141" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1510674394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cell.vhd"/>
      <outfile xil_pn:name="definitions.vhd"/>
      <outfile xil_pn:name="iterative_1d.vhd"/>
      <outfile xil_pn:name="tb_iterative_1d.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1510674398" xil_pn:in_ck="-7834292894557560141" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5772190984812373374" xil_pn:start_ts="1510674394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_iterative_1d_beh.prj"/>
      <outfile xil_pn:name="tb_iterative_1d_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1510674398" xil_pn:in_ck="8996060972922261445" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5978744855537067617" xil_pn:start_ts="1510674398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_iterative_1d_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1510671912" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1510671912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510671912" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6695998335533374202" xil_pn:start_ts="1510671912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510671912" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6437484058241774446" xil_pn:start_ts="1510671912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510671912" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1510671912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510671912" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5008191451454660430" xil_pn:start_ts="1510671912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510671912" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7493580321282947067" xil_pn:start_ts="1510671912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510671912" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1856107940610709880" xil_pn:start_ts="1510671912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510674191" xil_pn:in_ck="-6718605913938957395" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-8562770927941405554" xil_pn:start_ts="1510674179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="iterative_1d.lso"/>
      <outfile xil_pn:name="iterative_1d.ngc"/>
      <outfile xil_pn:name="iterative_1d.ngr"/>
      <outfile xil_pn:name="iterative_1d.prj"/>
      <outfile xil_pn:name="iterative_1d.stx"/>
      <outfile xil_pn:name="iterative_1d.syr"/>
      <outfile xil_pn:name="iterative_1d.xst"/>
      <outfile xil_pn:name="iterative_1d_vhdl.prj"/>
      <outfile xil_pn:name="iterative_1d_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1510671924" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5088986795000364793" xil_pn:start_ts="1510671924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510674380" xil_pn:in_ck="-2398135919500830329" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6040380806969498252" xil_pn:start_ts="1510674375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="iterative_1d.bld"/>
      <outfile xil_pn:name="iterative_1d.ngd"/>
      <outfile xil_pn:name="iterative_1d_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1510672457" xil_pn:in_ck="-2398135919500830328" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="1502724157172790344" xil_pn:start_ts="1510672453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="iterative_1d.pcf"/>
      <outfile xil_pn:name="iterative_1d_map.map"/>
      <outfile xil_pn:name="iterative_1d_map.mrp"/>
      <outfile xil_pn:name="iterative_1d_map.ncd"/>
      <outfile xil_pn:name="iterative_1d_map.ngm"/>
      <outfile xil_pn:name="iterative_1d_map.xrpt"/>
      <outfile xil_pn:name="iterative_1d_summary.xml"/>
      <outfile xil_pn:name="iterative_1d_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1510672053" xil_pn:in_ck="8573031839000865953" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="5592077876867041805" xil_pn:start_ts="1510672043">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="iterative_1d.ncd"/>
      <outfile xil_pn:name="iterative_1d.pad"/>
      <outfile xil_pn:name="iterative_1d.par"/>
      <outfile xil_pn:name="iterative_1d.ptwx"/>
      <outfile xil_pn:name="iterative_1d.unroutes"/>
      <outfile xil_pn:name="iterative_1d.xpi"/>
      <outfile xil_pn:name="iterative_1d_pad.csv"/>
      <outfile xil_pn:name="iterative_1d_pad.txt"/>
      <outfile xil_pn:name="iterative_1d_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1510672114" xil_pn:in_ck="-2398135919500830460" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1510672105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="iterative_1d.bgn"/>
      <outfile xil_pn:name="iterative_1d.bit"/>
      <outfile xil_pn:name="iterative_1d.drc"/>
      <outfile xil_pn:name="iterative_1d.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1510672053" xil_pn:in_ck="-2398135919500830460" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1510672050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="iterative_1d.twr"/>
      <outfile xil_pn:name="iterative_1d.twx"/>
    </transform>
    <transform xil_pn:end_ts="1510674383" xil_pn:in_ck="-2398135919500830328" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="4753312908880643247" xil_pn:start_ts="1510674380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/iterative_1d_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/iterative_1d_translate.v"/>
    </transform>
    <transform xil_pn:end_ts="1510674383" xil_pn:in_ck="5434034607560221349" xil_pn:name="TRAN_copyPost-TranslateAbstractToPreSimulation" xil_pn:start_ts="1510674383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen/translate/iterative_1d_translate.v"/>
      <outfile xil_pn:name="tb_iterative_1d.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1510674385" xil_pn:in_ck="5434034607560221349" xil_pn:name="TRAN_ISimulatePostTranslateModelRunFuse" xil_pn:prop_ck="6242237247193805726" xil_pn:start_ts="1510674383">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
