[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920697 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920697 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920697 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13069037 heartbeat IPC: 0.9854 cumulative IPC: 0.9854 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22126048 heartbeat IPC: 1.104 cumulative IPC: 1.041 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29933494 heartbeat IPC: 1.281 cumulative IPC: 1.111 (Simulation time: 00 hr 04 min 18 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 36040479 cumulative IPC: 1.11 (Simulation time: 00 hr 05 min 31 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 36040479 cumulative IPC: 1.11 (Simulation time: 00 hr 05 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.11 instructions: 40000002 cycles: 36040479
CPU 0 Branch Prediction Accuracy: 94.27% MPKI: 12.73 Average ROB Occupancy at Mispredict: 38.86
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.941
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331496 HIT:     329948 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331496 HIT:     329948 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 324.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875369 HIT:     831129 MISS:      44240 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711643 HIT:     678656 MISS:      32987 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43589 HIT:      35429 MISS:       8160 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116918 HIT:     116848 MISS:         70 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3219 HIT:        196 MISS:       3023 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 65.28 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4588604 HIT:    4175403 MISS:     413201 MSHR_MERGE:     106590
cpu0->cpu0_L1I LOAD         ACCESS:    4588604 HIT:    4175403 MISS:     413201 MSHR_MERGE:     106590
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.174 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14294668 HIT:   13683113 MISS:     611555 MSHR_MERGE:     159713
cpu0->cpu0_L1D LOAD         ACCESS:    7957934 HIT:    7464999 MISS:     492935 MSHR_MERGE:      87903
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6333267 HIT:    6217873 MISS:     115394 MSHR_MERGE:      71803
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3467 HIT:        241 MISS:       3226 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.82 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4022849 HIT:    3923046 MISS:      99803 MSHR_MERGE:      62719
cpu0->cpu0_ITLB LOAD         ACCESS:    4022849 HIT:    3923046 MISS:      99803 MSHR_MERGE:      62719
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.813 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13559697 HIT:   13182271 MISS:     377426 MSHR_MERGE:      83014
cpu0->cpu0_DTLB LOAD         ACCESS:   13559697 HIT:   13182271 MISS:     377426 MSHR_MERGE:      83014
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.613 cycles
cpu0->LLC TOTAL        ACCESS:      58436 HIT:      42357 MISS:      16079 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32987 HIT:      23919 MISS:       9068 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8160 HIT:       5359 MISS:       2801 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14266 HIT:      11475 MISS:       2791 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3023 HIT:       1604 MISS:       1419 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 139.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        674
  ROW_BUFFER_MISS:      12614
  AVG DBUS CONGESTED CYCLE: 16.18
Channel 0 WQ ROW_BUFFER_HIT:        356
  ROW_BUFFER_MISS:       2300
  FULL:          0
Channel 0 REFRESHES ISSUED:       3003
