#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov 19 15:56:39 2022
# Process ID: 174957
# Current directory: /home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.runs/synth_1
# Command line: vivado -log bd_0_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl
# Log file: /home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.runs/synth_1/bd_0_wrapper.vds
# Journal file: /home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.runs/synth_1/vivado.jou
# Running On: liara, OS: Linux, CPU Frequency: 2983.574 MHz, CPU Physical cores: 8, Host memory: 32553 MB
#-----------------------------------------------------------
source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 32791
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1716.891 ; gain = 86.992 ; free physical = 2486 ; free virtual = 9430
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 175470
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3052.211 ; gain = 233.797 ; free physical = 2812 ; free virtual = 9803
Synthesis current peak Physical Memory [PSS] (MB): peak = 2380.426; parent = 2199.239; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.777; parent = 3055.184; children = 958.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.runs/synth_1/.Xil/Vivado-174957-liara/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.runs/synth_1/.Xil/Vivado-174957-liara/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3122.148 ; gain = 303.734 ; free physical = 2827 ; free virtual = 9819
Synthesis current peak Physical Memory [PSS] (MB): peak = 2380.426; parent = 2199.239; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.746; parent = 3122.152; children = 958.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3136.992 ; gain = 318.578 ; free physical = 2824 ; free virtual = 9816
Synthesis current peak Physical Memory [PSS] (MB): peak = 2380.426; parent = 2199.239; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.590; parent = 3136.996; children = 958.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3136.992 ; gain = 318.578 ; free physical = 2824 ; free virtual = 9816
Synthesis current peak Physical Memory [PSS] (MB): peak = 2380.426; parent = 2199.239; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.590; parent = 3136.996; children = 958.594
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.992 ; gain = 0.000 ; free physical = 2822 ; free virtual = 9814
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/corr_accel.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3215.867 ; gain = 0.000 ; free physical = 2630 ; free virtual = 9622
Finished Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/corr_accel.xdc]
Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.867 ; gain = 0.000 ; free physical = 2629 ; free virtual = 9621
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3215.867 ; gain = 0.000 ; free physical = 2624 ; free virtual = 9616
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3215.867 ; gain = 397.453 ; free physical = 1846 ; free virtual = 8839
Synthesis current peak Physical Memory [PSS] (MB): peak = 2380.426; parent = 2199.239; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4142.449; parent = 3183.855; children = 958.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3215.867 ; gain = 397.453 ; free physical = 1836 ; free virtual = 8828
Synthesis current peak Physical Memory [PSS] (MB): peak = 2380.426; parent = 2199.239; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4142.449; parent = 3183.855; children = 958.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3215.867 ; gain = 397.453 ; free physical = 1826 ; free virtual = 8819
Synthesis current peak Physical Memory [PSS] (MB): peak = 2380.426; parent = 2199.239; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4142.449; parent = 3183.855; children = 958.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3215.867 ; gain = 397.453 ; free physical = 1821 ; free virtual = 8814
Synthesis current peak Physical Memory [PSS] (MB): peak = 2380.426; parent = 2199.239; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4142.449; parent = 3183.855; children = 958.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3215.867 ; gain = 397.453 ; free physical = 1713 ; free virtual = 8709
Synthesis current peak Physical Memory [PSS] (MB): peak = 2380.426; parent = 2199.239; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4142.449; parent = 3183.855; children = 958.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 3681.141 ; gain = 862.727 ; free physical = 600 ; free virtual = 7598
Synthesis current peak Physical Memory [PSS] (MB): peak = 2915.241; parent = 2748.649; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4639.738; parent = 3681.145; children = 958.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 3681.141 ; gain = 862.727 ; free physical = 600 ; free virtual = 7598
Synthesis current peak Physical Memory [PSS] (MB): peak = 2915.241; parent = 2748.649; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4639.738; parent = 3681.145; children = 958.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 3700.172 ; gain = 881.758 ; free physical = 667 ; free virtual = 7666
Synthesis current peak Physical Memory [PSS] (MB): peak = 2915.241; parent = 2748.649; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4658.770; parent = 3700.176; children = 958.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 3706.109 ; gain = 887.695 ; free physical = 640 ; free virtual = 7639
Synthesis current peak Physical Memory [PSS] (MB): peak = 2915.402; parent = 2748.828; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4664.707; parent = 3706.113; children = 958.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 3706.109 ; gain = 887.695 ; free physical = 638 ; free virtual = 7637
Synthesis current peak Physical Memory [PSS] (MB): peak = 2915.418; parent = 2748.844; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4664.707; parent = 3706.113; children = 958.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 3706.109 ; gain = 887.695 ; free physical = 634 ; free virtual = 7633
Synthesis current peak Physical Memory [PSS] (MB): peak = 2915.434; parent = 2748.859; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4664.707; parent = 3706.113; children = 958.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 3706.109 ; gain = 887.695 ; free physical = 628 ; free virtual = 7627
Synthesis current peak Physical Memory [PSS] (MB): peak = 2915.434; parent = 2748.859; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4664.707; parent = 3706.113; children = 958.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 3706.109 ; gain = 887.695 ; free physical = 623 ; free virtual = 7621
Synthesis current peak Physical Memory [PSS] (MB): peak = 2915.434; parent = 2748.859; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4664.707; parent = 3706.113; children = 958.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 3706.109 ; gain = 887.695 ; free physical = 618 ; free virtual = 7617
Synthesis current peak Physical Memory [PSS] (MB): peak = 2915.449; parent = 2748.875; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4664.707; parent = 3706.113; children = 958.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 3706.109 ; gain = 887.695 ; free physical = 615 ; free virtual = 7613
Synthesis current peak Physical Memory [PSS] (MB): peak = 2915.480; parent = 2748.906; children = 181.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4664.707; parent = 3706.113; children = 958.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 3706.109 ; gain = 808.820 ; free physical = 644 ; free virtual = 7643
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3706.117 ; gain = 887.695 ; free physical = 644 ; free virtual = 7643
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3706.117 ; gain = 0.000 ; free physical = 639 ; free virtual = 7638
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3747.766 ; gain = 0.000 ; free physical = 764 ; free virtual = 7763
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e6f2a228
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3747.766 ; gain = 1970.156 ; free physical = 978 ; free virtual = 7977
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/data/zcu104/2023-Dac/center-max-throughput/zcu104/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 19 15:57:57 2022...
