{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634801030206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634801030207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 21 10:23:49 2021 " "Processing started: Thu Oct 21 10:23:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634801030207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1634801030207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c VGA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c VGA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1634801030207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1634801031568 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Design Software" 0 -1 1634801031569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/val/downloads/pong-fpga-master/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/val/downloads/pong-fpga-master/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-VGA_arch " "Found design unit 1: VGA-VGA_arch" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801069327 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801069327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634801069327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/val/downloads/pong-fpga-master/sync_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/val/downloads/pong-fpga-master/sync_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_generator-sync_generator_arch " "Found design unit 1: sync_generator-sync_generator_arch" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/sync_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/sync_generator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801069333 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_generator " "Found entity 1: sync_generator" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/sync_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/sync_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801069333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634801069333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/val/downloads/pong-fpga-master/score_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/val/downloads/pong-fpga-master/score_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_display-score_display_arch " "Found design unit 1: score_display-score_display_arch" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/score_display.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/score_display.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801069338 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_display " "Found entity 1: score_display" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/score_display.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/score_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801069338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634801069338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/val/downloads/pong-fpga-master/image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/val/downloads/pong-fpga-master/image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_generator-image_generator_arch " "Found design unit 1: image_generator-image_generator_arch" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801069346 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_generator " "Found entity 1: image_generator" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801069346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634801069346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/val/downloads/pong-fpga-master/div_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/val/downloads/pong-fpga-master/div_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_gen-div_gen_arch " "Found design unit 1: div_gen-div_gen_arch" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/div_gen.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/div_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801069351 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_gen " "Found entity 1: div_gen" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/div_gen.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/div_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634801069351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1634801069351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1634801069480 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_clk1 VGA.vhd(234) " "VHDL Process Statement warning at VGA.vhd(234): signal \"ball_clk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1634801069612 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_clk2 VGA.vhd(235) " "VHDL Process Statement warning at VGA.vhd(235): signal \"ball_clk2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1634801069612 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_clk3 VGA.vhd(236) " "VHDL Process Statement warning at VGA.vhd(236): signal \"ball_clk3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1634801069613 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_clk4 VGA.vhd(237) " "VHDL Process Statement warning at VGA.vhd(237): signal \"ball_clk4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1634801069613 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:U0 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:U0\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "U0" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634801069682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_generator sync_generator:u1 " "Elaborating entity \"sync_generator\" for hierarchy \"sync_generator:u1\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "u1" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634801069689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_generator image_generator:u2 " "Elaborating entity \"image_generator\" for hierarchy \"image_generator:u2\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "u2" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634801069696 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset image_generator.vhd(71) " "VHDL Process Statement warning at image_generator.vhd(71): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1634801069708 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset image_generator.vhd(89) " "VHDL Process Statement warning at image_generator.vhd(89): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1634801069708 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_x image_generator.vhd(365) " "VHDL Process Statement warning at image_generator.vhd(365): signal \"Ball_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1634801069709 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_x image_generator.vhd(366) " "VHDL Process Statement warning at image_generator.vhd(366): signal \"Ball_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1634801069709 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_y image_generator.vhd(367) " "VHDL Process Statement warning at image_generator.vhd(367): signal \"Ball_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1634801069709 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_y image_generator.vhd(368) " "VHDL Process Statement warning at image_generator.vhd(368): signal \"Ball_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" "" { Text "C:/Users/val/Downloads/Pong-FPGA-master/image_generator.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1634801069709 "|VGA|image_generator:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:u3 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:u3\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "u3" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634801069712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:u6 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:u6\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "u6" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634801069718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:u7 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:u7\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "u7" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634801069722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:u8 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:u8\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "u8" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634801069726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_display score_display:u4 " "Elaborating entity \"score_display\" for hierarchy \"score_display:u4\"" {  } { { "../../Users/val/Downloads/Pong-FPGA-master/VGA.vhd" "u4" { Text "C:/Users/val/Downloads/Pong-FPGA-master/VGA.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1634801069730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634801070194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 21 10:24:30 2021 " "Processing ended: Thu Oct 21 10:24:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634801070194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634801070194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634801070194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1634801070194 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634801100160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634801100175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 21 10:24:59 2021 " "Processing started: Thu Oct 21 10:24:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634801100175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1634801100175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp pong -c VGA --netlist_type=sgate " "Command: quartus_npp pong -c VGA --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1634801100175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1634801100823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634801101174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 21 10:25:01 2021 " "Processing ended: Thu Oct 21 10:25:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634801101174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634801101174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634801101174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1634801101174 ""}
