

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_48_11'
================================================================
* Date:           Fri Jun 13 14:38:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.819 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      130|      130|  1.300 us|  1.300 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_1  |      128|      128|         2|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.81>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [bnn.cpp:48->bnn.cpp:119]   --->   Operation 5 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_1_reload"   --->   Operation 6 'read' 'a_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln48 = store i8 0, i8 %x" [bnn.cpp:48->bnn.cpp:119]   --->   Operation 7 'store' 'store_ln48' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i5"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_2 = load i8 %x" [bnn.cpp:48->bnn.cpp:119]   --->   Operation 9 'load' 'x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.91ns)   --->   "%icmp_ln48 = icmp_eq  i8 %x_2, i8 128" [bnn.cpp:48->bnn.cpp:119]   --->   Operation 10 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.91ns)   --->   "%add_ln48 = add i8 %x_2, i8 1" [bnn.cpp:48->bnn.cpp:119]   --->   Operation 12 'add' 'add_ln48' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.body.split.i14, void %matmul_xnor.2.region_end.exitStub" [bnn.cpp:48->bnn.cpp:119]   --->   Operation 13 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i8 %x_2" [bnn.cpp:48->bnn.cpp:119]   --->   Operation 14 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln20)   --->   "%trunc_ln48_1 = trunc i8 %x_2" [bnn.cpp:48->bnn.cpp:119]   --->   Operation 15 'trunc' 'trunc_ln48_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln48_1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %x_2, i32 2, i32 6" [bnn.cpp:48->bnn.cpp:119]   --->   Operation 16 'partselect' 'lshr_ln48_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln20)   --->   "%b = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.128i7.i7.i7, i7 0, i7 24, i7 1, i7 119, i7 2, i7 102, i7 3, i7 115, i7 4, i7 16, i7 5, i7 7, i7 6, i7 106, i7 7, i7 9, i7 8, i7 18, i7 9, i7 18, i7 10, i7 26, i7 11, i7 7, i7 12, i7 119, i7 13, i7 111, i7 14, i7 119, i7 15, i7 118, i7 16, i7 0, i7 17, i7 105, i7 18, i7 15, i7 19, i7 98, i7 20, i7 30, i7 21, i7 97, i7 22, i7 16, i7 23, i7 112, i7 24, i7 103, i7 25, i7 21, i7 26, i7 1, i7 27, i7 16, i7 28, i7 28, i7 29, i7 24, i7 30, i7 92, i7 31, i7 101, i7 32, i7 13, i7 33, i7 13, i7 34, i7 126, i7 35, i7 2, i7 36, i7 100, i7 37, i7 16, i7 38, i7 31, i7 39, i7 6, i7 40, i7 8, i7 41, i7 112, i7 42, i7 32, i7 43, i7 20, i7 44, i7 27, i7 45, i7 105, i7 46, i7 15, i7 47, i7 6, i7 48, i7 5, i7 49, i7 13, i7 50, i7 125, i7 51, i7 7, i7 52, i7 124, i7 53, i7 106, i7 54, i7 5, i7 55, i7 12, i7 56, i7 125, i7 57, i7 119, i7 58, i7 112, i7 59, i7 11, i7 60, i7 125, i7 61, i7 103, i7 62, i7 22, i7 63, i7 11, i7 64, i7 0, i7 65, i7 118, i7 66, i7 0, i7 67, i7 35, i7 68, i7 104, i7 69, i7 13, i7 70, i7 3, i7 71, i7 3, i7 72, i7 114, i7 73, i7 1, i7 74, i7 4, i7 75, i7 123, i7 76, i7 115, i7 77, i7 127, i7 78, i7 7, i7 79, i7 127, i7 80, i7 107, i7 81, i7 0, i7 82, i7 16, i7 83, i7 12, i7 84, i7 6, i7 85, i7 108, i7 86, i7 15, i7 87, i7 11, i7 88, i7 106, i7 89, i7 93, i7 90, i7 120, i7 91, i7 123, i7 92, i7 105, i7 93, i7 113, i7 94, i7 17, i7 95, i7 27, i7 96, i7 9, i7 97, i7 121, i7 98, i7 7, i7 99, i7 7, i7 100, i7 119, i7 101, i7 105, i7 102, i7 14, i7 103, i7 124, i7 104, i7 115, i7 105, i7 34, i7 106, i7 89, i7 107, i7 108, i7 108, i7 36, i7 109, i7 2, i7 110, i7 5, i7 111, i7 12, i7 112, i7 14, i7 113, i7 98, i7 114, i7 1, i7 115, i7 30, i7 116, i7 124, i7 117, i7 8, i7 118, i7 25, i7 119, i7 14, i7 120, i7 34, i7 121, i7 41, i7 122, i7 27, i7 123, i7 21, i7 124, i7 116, i7 125, i7 115, i7 126, i7 106, i7 127, i7 100, i7 0, i7 %trunc_ln48_1" [bnn.cpp:55->bnn.cpp:119]   --->   Operation 17 'sparsemux' 'b' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln20)   --->   "%sext_ln18 = sext i7 %b" [bnn.cpp:18->bnn.cpp:55->bnn.cpp:119]   --->   Operation 18 'sext' 'sext_ln18' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (4.23ns) (out node of the LUT)   --->   "%icmp_ln20 = icmp_eq  i32 %sext_ln18, i32 %a_1_reload_read" [bnn.cpp:20->bnn.cpp:55->bnn.cpp:119]   --->   Operation 19 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln48)> <Delay = 4.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.56ns)   --->   "%switch_ln57 = switch i2 %trunc_ln48, void %arrayidx93.case.3.i, i2 0, void %arrayidx93.case.0.i15, i2 1, void %arrayidx93.case.1.i16, i2 2, void %arrayidx93.case.2.i" [bnn.cpp:57->bnn.cpp:119]   --->   Operation 20 'switch' 'switch_ln57' <Predicate = (!icmp_ln48)> <Delay = 1.56>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln48 = store i8 %add_ln48, i8 %x" [bnn.cpp:48->bnn.cpp:119]   --->   Operation 21 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.body.i5" [bnn.cpp:48->bnn.cpp:119]   --->   Operation 22 'br' 'br_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [bnn.cpp:50->bnn.cpp:119]   --->   Operation 23 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [bnn.cpp:48->bnn.cpp:119]   --->   Operation 24 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i5 %lshr_ln48_1" [bnn.cpp:48->bnn.cpp:119]   --->   Operation 25 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%cnt = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %icmp_ln20, i8 0" [bnn.cpp:55->bnn.cpp:119]   --->   Operation 26 'bitconcatenate' 'cnt' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i9 %cnt" [bnn.cpp:51->bnn.cpp:119]   --->   Operation 27 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%layer2_activations_addr = getelementptr i32 %layer2_activations, i64 0, i64 %zext_ln48" [bnn.cpp:57->bnn.cpp:119]   --->   Operation 28 'getelementptr' 'layer2_activations_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%layer2_activations_4_addr = getelementptr i32 %layer2_activations_4, i64 0, i64 %zext_ln48" [bnn.cpp:57->bnn.cpp:119]   --->   Operation 29 'getelementptr' 'layer2_activations_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%layer2_activations_5_addr = getelementptr i32 %layer2_activations_5, i64 0, i64 %zext_ln48" [bnn.cpp:57->bnn.cpp:119]   --->   Operation 30 'getelementptr' 'layer2_activations_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%layer2_activations_6_addr = getelementptr i32 %layer2_activations_6, i64 0, i64 %zext_ln48" [bnn.cpp:57->bnn.cpp:119]   --->   Operation 31 'getelementptr' 'layer2_activations_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln57 = store i32 %zext_ln51, i5 %layer2_activations_5_addr" [bnn.cpp:57->bnn.cpp:119]   --->   Operation 32 'store' 'store_ln57' <Predicate = (trunc_ln48 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx93.exit.i19" [bnn.cpp:57->bnn.cpp:119]   --->   Operation 33 'br' 'br_ln57' <Predicate = (trunc_ln48 == 2)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln57 = store i32 %zext_ln51, i5 %layer2_activations_4_addr" [bnn.cpp:57->bnn.cpp:119]   --->   Operation 34 'store' 'store_ln57' <Predicate = (trunc_ln48 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx93.exit.i19" [bnn.cpp:57->bnn.cpp:119]   --->   Operation 35 'br' 'br_ln57' <Predicate = (trunc_ln48 == 1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln57 = store i32 %zext_ln51, i5 %layer2_activations_addr" [bnn.cpp:57->bnn.cpp:119]   --->   Operation 36 'store' 'store_ln57' <Predicate = (trunc_ln48 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx93.exit.i19" [bnn.cpp:57->bnn.cpp:119]   --->   Operation 37 'br' 'br_ln57' <Predicate = (trunc_ln48 == 0)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln57 = store i32 %zext_ln51, i5 %layer2_activations_6_addr" [bnn.cpp:57->bnn.cpp:119]   --->   Operation 38 'store' 'store_ln57' <Predicate = (trunc_ln48 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx93.exit.i19" [bnn.cpp:57->bnn.cpp:119]   --->   Operation 39 'br' 'br_ln57' <Predicate = (trunc_ln48 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.819ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln48', bnn.cpp:48->bnn.cpp:119) of constant 0 on local variable 'x', bnn.cpp:48->bnn.cpp:119 [8]  (1.588 ns)
	'load' operation 8 bit ('x', bnn.cpp:48->bnn.cpp:119) on local variable 'x', bnn.cpp:48->bnn.cpp:119 [11]  (0.000 ns)
	'sparsemux' operation 7 bit ('b', bnn.cpp:55->bnn.cpp:119) [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln20', bnn.cpp:20->bnn.cpp:55->bnn.cpp:119) [25]  (4.231 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('layer2_activations_addr', bnn.cpp:57->bnn.cpp:119) [28]  (0.000 ns)
	'store' operation 0 bit ('store_ln57', bnn.cpp:57->bnn.cpp:119) of variable 'zext_ln51', bnn.cpp:51->bnn.cpp:119 on array 'layer2_activations' [40]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
