-- Test BenchVHDL for IBM SMS ALD group EChIOUnitSelection
-- Title: EChIOUnitSelection
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 7/29/2020 3:54:19 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity EChIOUnitSelection_tb is
end EChIOUnitSelection_tb;

architecture behavioral of EChIOUnitSelection_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component EChIOUnitSelection
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_E_CH_OUTPUT_MODE: in STD_LOGIC;
		PS_E_CH_INPUT_MODE: in STD_LOGIC;
		PS_PERCENT_OR_COML_AT: in STD_LOGIC;
		PS_E_CH_ANY_STATUS_ON: in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_A_DELAY: in STD_LOGIC;
		MS_E_CH_STATUS_SAMPLE_B_DELAY: in STD_LOGIC;
		MS_E_CH_R_DOT_B_DOT_C_DOT_I_DOT_ON: in STD_LOGIC;
		PS_E_CH_U_SEL_REG_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_E_CH_U_SEL_REG_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (12 downTo 0);
		MS_E_CH_SELECT_UNIT_T: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_T: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_T_DOT_INPUT: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_T_DOT_INPUT: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_T_DOT_OUTPUT: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_1: out STD_LOGIC;
		MC_UNIT_1_SELECT_TO_I_O: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_1: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_2: out STD_LOGIC;
		MC_UNIT_2_SELECT_TO_I_O: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_2: out STD_LOGIC;
		MC_UNIT_4_SELECT_TO_I_O: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_4: out STD_LOGIC;
		MC_UNIT_8_SEL_TO_I_O: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_8: out STD_LOGIC;
		MC_SELECT_UNIT_P: out STD_LOGIC;
		PS_E_CH_BUFFER_SELECT: out STD_LOGIC;
		MC_SELECT_UNIT_D: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_K: out STD_LOGIC;
		MC_SELECT_UNIT_Q: out STD_LOGIC;
		MC_E_CH_SELECT_UNIT_R: out STD_LOGIC;
		MC_SELECT_UNIT_L: out STD_LOGIC;
		MC_E_CH_SELECT_UNIT_M: out STD_LOGIC;
		MC_SELECT_UNIT_N: out STD_LOGIC;
		PS_E_CH_SELECT_TAPE_DATA: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_F: out STD_LOGIC;
		MS_E_CH_SELECT_TAPE_DATA: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_F_A: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_F: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_U: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_U: out STD_LOGIC;
		MC_ODD_PARITY_TO_TAPE_STAR_E_CH: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_B: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_B: out STD_LOGIC;
		PS_E_CH_SEL_UNIT_F_LATCHED: out STD_LOGIC;
		MC_UNIT_SEL_F_STAR_E_CH_1301: out STD_LOGIC;
		MC_UNIT_SEL_F_STAR_E_CH_1405: out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal PS_E_CH_OUTPUT_MODE: STD_LOGIC := '0';
	signal PS_E_CH_INPUT_MODE: STD_LOGIC := '0';
	signal PS_PERCENT_OR_COML_AT: STD_LOGIC := '0';
	signal PS_E_CH_ANY_STATUS_ON: STD_LOGIC := '0';
	signal PS_E_CH_STATUS_SAMPLE_A_DELAY: STD_LOGIC := '0';
	signal MS_E_CH_STATUS_SAMPLE_B_DELAY: STD_LOGIC := '1';
	signal MS_E_CH_R_DOT_B_DOT_C_DOT_I_DOT_ON: STD_LOGIC := '1';
	signal PS_E_CH_U_SEL_REG_NOT_BUS: STD_LOGIC_VECTOR (7 downTo 0) := "00000000";
	signal PS_E_CH_U_SEL_REG_BUS: STD_LOGIC_VECTOR (7 downTo 0) := "00000000";
	signal PS_I_RING_HDL_BUS: STD_LOGIC_VECTOR (12 downTo 0) := "0000000000000";

	-- Outputs

	signal MS_E_CH_SELECT_UNIT_T: STD_LOGIC;
	signal PS_E_CH_SELECT_UNIT_T: STD_LOGIC;
	signal PS_E_CH_SELECT_UNIT_T_DOT_INPUT: STD_LOGIC;
	signal MS_E_CH_SELECT_UNIT_T_DOT_INPUT: STD_LOGIC;
	signal PS_E_CH_SELECT_UNIT_T_DOT_OUTPUT: STD_LOGIC;
	signal PS_E_CH_SELECT_UNIT_1: STD_LOGIC;
	signal MC_UNIT_1_SELECT_TO_I_O: STD_LOGIC;
	signal MS_E_CH_SELECT_UNIT_1: STD_LOGIC;
	signal PS_E_CH_SELECT_UNIT_2: STD_LOGIC;
	signal MC_UNIT_2_SELECT_TO_I_O: STD_LOGIC;
	signal MS_E_CH_SELECT_UNIT_2: STD_LOGIC;
	signal MC_UNIT_4_SELECT_TO_I_O: STD_LOGIC;
	signal MS_E_CH_SELECT_UNIT_4: STD_LOGIC;
	signal MC_UNIT_8_SEL_TO_I_O: STD_LOGIC;
	signal PS_E_CH_SELECT_UNIT_8: STD_LOGIC;
	signal MC_SELECT_UNIT_P: STD_LOGIC;
	signal PS_E_CH_BUFFER_SELECT: STD_LOGIC;
	signal MC_SELECT_UNIT_D: STD_LOGIC;
	signal MS_E_CH_SELECT_UNIT_K: STD_LOGIC;
	signal MC_SELECT_UNIT_Q: STD_LOGIC;
	signal MC_E_CH_SELECT_UNIT_R: STD_LOGIC;
	signal MC_SELECT_UNIT_L: STD_LOGIC;
	signal MC_E_CH_SELECT_UNIT_M: STD_LOGIC;
	signal MC_SELECT_UNIT_N: STD_LOGIC;
	signal PS_E_CH_SELECT_TAPE_DATA: STD_LOGIC;
	signal MS_E_CH_SELECT_UNIT_F: STD_LOGIC;
	signal MS_E_CH_SELECT_TAPE_DATA: STD_LOGIC;
	signal MS_E_CH_SELECT_UNIT_F_A: STD_LOGIC;
	signal PS_E_CH_SELECT_UNIT_F: STD_LOGIC;
	signal MS_E_CH_SELECT_UNIT_U: STD_LOGIC;
	signal PS_E_CH_SELECT_UNIT_U: STD_LOGIC;
	signal MC_ODD_PARITY_TO_TAPE_STAR_E_CH: STD_LOGIC;
	signal PS_E_CH_SELECT_UNIT_B: STD_LOGIC;
	signal MS_E_CH_SELECT_UNIT_B: STD_LOGIC;
	signal PS_E_CH_SEL_UNIT_F_LATCHED: STD_LOGIC;
	signal MC_UNIT_SEL_F_STAR_E_CH_1301: STD_LOGIC;
	signal MC_UNIT_SEL_F_STAR_E_CH_1405: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: EChIOUnitSelection port map(
		FPGA_CLK => FPGA_CLK,
		PS_E_CH_OUTPUT_MODE => PS_E_CH_OUTPUT_MODE,
		PS_E_CH_INPUT_MODE => PS_E_CH_INPUT_MODE,
		PS_PERCENT_OR_COML_AT => PS_PERCENT_OR_COML_AT,
		PS_E_CH_ANY_STATUS_ON => PS_E_CH_ANY_STATUS_ON,
		PS_E_CH_STATUS_SAMPLE_A_DELAY => PS_E_CH_STATUS_SAMPLE_A_DELAY,
		MS_E_CH_STATUS_SAMPLE_B_DELAY => MS_E_CH_STATUS_SAMPLE_B_DELAY,
		MS_E_CH_R_DOT_B_DOT_C_DOT_I_DOT_ON => MS_E_CH_R_DOT_B_DOT_C_DOT_I_DOT_ON,
		PS_E_CH_U_SEL_REG_NOT_BUS => PS_E_CH_U_SEL_REG_NOT_BUS,
		PS_E_CH_U_SEL_REG_BUS => PS_E_CH_U_SEL_REG_BUS,
		PS_I_RING_HDL_BUS => PS_I_RING_HDL_BUS,
		MS_E_CH_SELECT_UNIT_T => MS_E_CH_SELECT_UNIT_T,
		PS_E_CH_SELECT_UNIT_T => PS_E_CH_SELECT_UNIT_T,
		PS_E_CH_SELECT_UNIT_T_DOT_INPUT => PS_E_CH_SELECT_UNIT_T_DOT_INPUT,
		MS_E_CH_SELECT_UNIT_T_DOT_INPUT => MS_E_CH_SELECT_UNIT_T_DOT_INPUT,
		PS_E_CH_SELECT_UNIT_T_DOT_OUTPUT => PS_E_CH_SELECT_UNIT_T_DOT_OUTPUT,
		PS_E_CH_SELECT_UNIT_1 => PS_E_CH_SELECT_UNIT_1,
		MC_UNIT_1_SELECT_TO_I_O => MC_UNIT_1_SELECT_TO_I_O,
		MS_E_CH_SELECT_UNIT_1 => MS_E_CH_SELECT_UNIT_1,
		PS_E_CH_SELECT_UNIT_2 => PS_E_CH_SELECT_UNIT_2,
		MC_UNIT_2_SELECT_TO_I_O => MC_UNIT_2_SELECT_TO_I_O,
		MS_E_CH_SELECT_UNIT_2 => MS_E_CH_SELECT_UNIT_2,
		MC_UNIT_4_SELECT_TO_I_O => MC_UNIT_4_SELECT_TO_I_O,
		MS_E_CH_SELECT_UNIT_4 => MS_E_CH_SELECT_UNIT_4,
		MC_UNIT_8_SEL_TO_I_O => MC_UNIT_8_SEL_TO_I_O,
		PS_E_CH_SELECT_UNIT_8 => PS_E_CH_SELECT_UNIT_8,
		MC_SELECT_UNIT_P => MC_SELECT_UNIT_P,
		PS_E_CH_BUFFER_SELECT => PS_E_CH_BUFFER_SELECT,
		MC_SELECT_UNIT_D => MC_SELECT_UNIT_D,
		MS_E_CH_SELECT_UNIT_K => MS_E_CH_SELECT_UNIT_K,
		MC_SELECT_UNIT_Q => MC_SELECT_UNIT_Q,
		MC_E_CH_SELECT_UNIT_R => MC_E_CH_SELECT_UNIT_R,
		MC_SELECT_UNIT_L => MC_SELECT_UNIT_L,
		MC_E_CH_SELECT_UNIT_M => MC_E_CH_SELECT_UNIT_M,
		MC_SELECT_UNIT_N => MC_SELECT_UNIT_N,
		PS_E_CH_SELECT_TAPE_DATA => PS_E_CH_SELECT_TAPE_DATA,
		MS_E_CH_SELECT_UNIT_F => MS_E_CH_SELECT_UNIT_F,
		MS_E_CH_SELECT_TAPE_DATA => MS_E_CH_SELECT_TAPE_DATA,
		MS_E_CH_SELECT_UNIT_F_A => MS_E_CH_SELECT_UNIT_F_A,
		PS_E_CH_SELECT_UNIT_F => PS_E_CH_SELECT_UNIT_F,
		MS_E_CH_SELECT_UNIT_U => MS_E_CH_SELECT_UNIT_U,
		PS_E_CH_SELECT_UNIT_U => PS_E_CH_SELECT_UNIT_U,
		MC_ODD_PARITY_TO_TAPE_STAR_E_CH => MC_ODD_PARITY_TO_TAPE_STAR_E_CH,
		PS_E_CH_SELECT_UNIT_B => PS_E_CH_SELECT_UNIT_B,
		MS_E_CH_SELECT_UNIT_B => MS_E_CH_SELECT_UNIT_B,
		PS_E_CH_SEL_UNIT_F_LATCHED => PS_E_CH_SEL_UNIT_F_LATCHED,
		MC_UNIT_SEL_F_STAR_E_CH_1301 => MC_UNIT_SEL_F_STAR_E_CH_1301,
		MC_UNIT_SEL_F_STAR_E_CH_1405 => MC_UNIT_SEL_F_STAR_E_CH_1405);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;

   begin

   -- Your test bench code

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 100 us;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

END;
