Time resolution is 1 ps
Note: Starting Division
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__62  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: un-normalized divisor = 8680, dividend = 18300
Time: 20 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__62  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: divisor shifted by 18 for normalization. normalized divisor = -2019557376
Time: 90 ns  Iteration: 2  Process: /top_tb/dut/div_inst/line__62  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: iterations necessary for division are (width+amount shifted / 2) = 24
Time: 90 ns  Iteration: 2  Process: /top_tb/dut/div_inst/line__62  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r gets shifted by 18 to align the number
Time: 110 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 48
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000001000111011111000 <- quotient[48] = 0. decision bits are 000000
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 130 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 46
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000000100011101111100000 <- quotient[46] = 0. decision bits are 000000
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 150 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 44
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000000000000000000000000000000000000010001110111110000000 <- quotient[44] = 0. decision bits are 000000
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 170 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 42
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000000000000000000000000000000000001000111011111000000000 <- quotient[42] = 0. decision bits are 000000
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 190 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 40
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000000000000000000000000000000000100011101111100000000000 <- quotient[40] = 0. decision bits are 000000
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 210 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 38
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000000000000000000000000000000010001110111110000000000000 <- quotient[38] = 0. decision bits are 000000
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 230 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 36
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000000000000000000000000000001000111011111000000000000000 <- quotient[36] = 0. decision bits are 000000
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 250 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 34
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000000000000000000000000000100011101111100000000000000000 <- quotient[34] = 0. decision bits are 000000
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 270 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 32
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000000000000000000000000010001110111110000000000000000000 <- quotient[32] = 0. decision bits are 000000
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 290 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 30
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000000000000000000000001000111011111000000000000000000000 <- quotient[30] = 0. decision bits are 000000
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 310 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 28
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000000000000000000000100011101111100000000000000000000000 <- quotient[28] = 0. decision bits are 000000
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 330 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 26
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000000000000000000010001110111110000000000000000000000000 <- quotient[26] = 0. decision bits are 000000
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 350 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 24
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000000000000000001000111011111000000000000000000000000000 <- quotient[24] = 0. decision bits are 000000
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 370 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 22
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000000000000000100011101111100000000000000000000000000000 <- quotient[22] = 0. decision bits are 000000
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 390 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 20
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000000000000010001110111110000000000000000000000000000000 <- quotient[20] = 0. decision bits are 000000
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 410 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 18
Time: 430 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000000000001000111011111000000000000000000000000000000000 <- quotient[18] = 0. decision bits are 000000
Time: 430 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 430 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 16
Time: 450 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000000000100011101111100000000000000000000000000000000000 <- quotient[16] = 0. decision bits are 000000
Time: 450 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 450 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 14
Time: 470 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000000010001110111110000000000000000000000000000000000000 <- quotient[14] = 0. decision bits are 000000
Time: 470 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 470 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 12
Time: 490 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000001000111011111000000000000000000000000000000000000000 <- quotient[12] = 0. decision bits are 000000
Time: 490 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 490 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 10
Time: 510 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000000100011101111100000000000000000000000000000000000000000 <- quotient[10] = 0. decision bits are 000000
Time: 510 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 510 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 8
Time: 530 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000000010001110111110000000000000000000000000000000000000000000 <- quotient[8] = 0. decision bits are 000000
Time: 530 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 530 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 6
Time: 550 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000001000111011111000000000000000000000000000000000000000000000 <- quotient[6] = 0. decision bits are 000000
Time: 550 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 550 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 4
Time: 570 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000000100011101111100000000000000000000000000000000000000000000000 <- quotient[4] = 0. decision bits are 000000
Time: 570 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         just shift
Time: 570 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 2
Time: 590 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000010001110111110000000000000000000000000000000000000000000000000 <- quotient[2] = 1. decision bits are 000010
Time: 590 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         subtract 1*divisor_r
Time: 590 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: shift_amount = 0
Time: 610 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 110111111110111000000000000000000000000000000000000000000000000000 <- quotient[0] = -2. decision bits are 110111
Time: 610 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note:         add 2*divisor_r
Time: 610 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder_r is 000001110101100000000000000000000000000000000000000000000000000000
Time: 630 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder is positive so shift remainder
Time: 630 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Note: remainder = 940, quotient = 0
Time: 630 ns  Iteration: 1  Process: /top_tb/dut/div_inst/line__94  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/radix4_32.vhd
Error: Division incorrect!
Time: 630 ns  Iteration: 2  Process: /top_tb/stim_proc  File: /home/leon/source/srt_division_vhdl/srt_division_vhdl.srcs/sources_1/new/top_tb.vhd
