module siso_tb();
reg clk,rst,in;
wire out;
siso dut(clk,rst,in,out);
integer i;
initial begin
rst=1;
#10;
rst=0;
for(i=1;i<21;i=i+1) begin
if(i%2 == 0)
in=1;
else
in=0;
#10;
end
$stop;
end
initial begin
clk=0;
forever #5 clk=~clk;
end
endmodule
