# do full_addr.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module full_addr
# 
# Top level modules:
# 	full_addr
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module full_addr_vlg_sample_tst
# -- Compiling module full_addr_vlg_check_tst
# -- Compiling module full_addr_vlg_vec_tst
# 
# Top level modules:
# 	full_addr_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.full_addr_vlg_vec_tst 
# Loading work.full_addr_vlg_vec_tst
# Loading work.full_addr
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.full_addr_vlg_sample_tst
# Loading work.full_addr_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from full_addr_v.sdo
# Loading timing data from full_addr_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /full_addr_vlg_vec_tst File: full_addr.vwf.vt
# Simulation passed !
# ** Note: $finish    : full_addr.vwf.vt(179)
#    Time: 1 us  Iteration: 0  Instance: /full_addr_vlg_vec_tst/tb_out
