<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DRAMSimII: DRAMsimII::Address Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><b>DRAMsimII</b>::<a class="el" href="class_d_r_a_msim_i_i_1_1_address.html">Address</a>
  </div>
</div>
<div class="contents">
<h1>DRAMsimII::Address Class Reference</h1><!-- doxytag: class="DRAMsimII::Address" -->
<p>This class logically represents several interpretations of a memory address.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;Address.hh&gt;</code></p>

<p><a href="class_d_r_a_msim_i_i_1_1_address-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63f910c09d93bdd16d3744e47d13dc0e"></a><!-- doxytag: member="DRAMsimII::Address::Address" ref="a63f910c09d93bdd16d3744e47d13dc0e" args="()" -->
&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#a63f910c09d93bdd16d3744e47d13dc0e">Address</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the no-arg constructor <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8204347dbc9ff580abd2446bb7edd255"></a><!-- doxytag: member="DRAMsimII::Address::Address" ref="a8204347dbc9ff580abd2446bb7edd255" args="(PhysicalAddress pA)" -->
&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#a8204347dbc9ff580abd2446bb7edd255">Address</a> (PhysicalAddress pA)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the constructor based on a physical address <br/></td></tr>
<tr><td colspan="2"><h2>Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#ad4039f830c5947b91ceb40b8c54503bc">addressTranslation</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">converts a given memory request from a physical address to a rank/bank/row/column representation  <a href="#ad4039f830c5947b91ceb40b8c54503bc"></a><br/></td></tr>
<tr><td colspan="2"><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac666d19c4bb12632573fd0088e96cce4"></a><!-- doxytag: member="DRAMsimII::Address::virtualAddress" ref="ac666d19c4bb12632573fd0088e96cce4" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#ac666d19c4bb12632573fd0088e96cce4">virtualAddress</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the virtual address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17b1f2891afb1c6427595f7386f8fd48"></a><!-- doxytag: member="DRAMsimII::Address::physicalAddress" ref="a17b1f2891afb1c6427595f7386f8fd48" args="" -->
PhysicalAddress&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#a17b1f2891afb1c6427595f7386f8fd48">physicalAddress</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the physical address <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8fb5de009ae35aa5eb9ad6e8d80195b8"></a><!-- doxytag: member="DRAMsimII::Address::channel" ref="a8fb5de009ae35aa5eb9ad6e8d80195b8" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#a8fb5de009ae35aa5eb9ad6e8d80195b8">channel</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the enumerated channel id <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5da1fcbe9eb7e47322ff435b02e47a70"></a><!-- doxytag: member="DRAMsimII::Address::rank" ref="a5da1fcbe9eb7e47322ff435b02e47a70" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#a5da1fcbe9eb7e47322ff435b02e47a70">rank</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the rank id <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec81009e3aa060a1f81a686dead86b3d"></a><!-- doxytag: member="DRAMsimII::Address::bank" ref="aec81009e3aa060a1f81a686dead86b3d" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#aec81009e3aa060a1f81a686dead86b3d">bank</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the bank id <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5b4121363ce1d2d5a88ff829d6ecc84"></a><!-- doxytag: member="DRAMsimII::Address::row" ref="ac5b4121363ce1d2d5a88ff829d6ecc84" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#ac5b4121363ce1d2d5a88ff829d6ecc84">row</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the row id <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68b6537f0906082c17eb906f4dbf1a4b"></a><!-- doxytag: member="DRAMsimII::Address::column" ref="a68b6537f0906082c17eb906f4dbf1a4b" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#a68b6537f0906082c17eb906f4dbf1a4b">column</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the column id <br/></td></tr>
<tr><td colspan="2"><h2>Static Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11349fa1c0555dc4059318d4c93e7f43"></a><!-- doxytag: member="DRAMsimII::Address::channelAddressDepth" ref="a11349fa1c0555dc4059318d4c93e7f43" args="" -->
static unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#a11349fa1c0555dc4059318d4c93e7f43">channelAddressDepth</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of bits to represent all channels <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b8470c0cb8af315691c90d2331dbc44"></a><!-- doxytag: member="DRAMsimII::Address::rankAddressDepth" ref="a5b8470c0cb8af315691c90d2331dbc44" args="" -->
static unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#a5b8470c0cb8af315691c90d2331dbc44">rankAddressDepth</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of bits to represent all ranks <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac99876d659041711c5918c81e4446d7a"></a><!-- doxytag: member="DRAMsimII::Address::bankAddressDepth" ref="ac99876d659041711c5918c81e4446d7a" args="" -->
static unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#ac99876d659041711c5918c81e4446d7a">bankAddressDepth</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of bits to represent all banks <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68909db0f9958d932a12b74ff98eb3cc"></a><!-- doxytag: member="DRAMsimII::Address::rowAddressDepth" ref="a68909db0f9958d932a12b74ff98eb3cc" args="" -->
static unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#a68909db0f9958d932a12b74ff98eb3cc">rowAddressDepth</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of bits to represent all rows <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa3bb010911eee8fba8b16dd40344b4c1"></a><!-- doxytag: member="DRAMsimII::Address::columnAddressDepth" ref="aa3bb010911eee8fba8b16dd40344b4c1" args="" -->
static unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#aa3bb010911eee8fba8b16dd40344b4c1">columnAddressDepth</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of bits to represent all columns <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6772f2ae61044ec8c7d554ff80b0463a"></a><!-- doxytag: member="DRAMsimII::Address::columnSizeDepth" ref="a6772f2ae61044ec8c7d554ff80b0463a" args="" -->
static unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#a6772f2ae61044ec8c7d554ff80b0463a">columnSizeDepth</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the minimum block that can be addressed <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3034d24b617b7fc397e55b95667e6d0d"></a><!-- doxytag: member="DRAMsimII::Address::rowLowAddressDepth" ref="a3034d24b617b7fc397e55b95667e6d0d" args="" -->
static unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#a3034d24b617b7fc397e55b95667e6d0d">rowLowAddressDepth</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of bits to represent the lower portion of the row <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3067a64b5977d9b1f375a6eda50c53e6"></a><!-- doxytag: member="DRAMsimII::Address::rowHighAddressDepth" ref="a3067a64b5977d9b1f375a6eda50c53e6" args="" -->
static unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#a3067a64b5977d9b1f375a6eda50c53e6">rowHighAddressDepth</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of bits to represent the upper portion of the row <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae80941c385a9b89fcd082bacb916b5a5"></a><!-- doxytag: member="DRAMsimII::Address::columnLowAddressDepth" ref="ae80941c385a9b89fcd082bacb916b5a5" args="" -->
static unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#ae80941c385a9b89fcd082bacb916b5a5">columnLowAddressDepth</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of bits to represent the lower portion of a column <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98ef042c63b6d22f81bc33823035cd94"></a><!-- doxytag: member="DRAMsimII::Address::columnHighAddressDepth" ref="a98ef042c63b6d22f81bc33823035cd94" args="" -->
static unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#a98ef042c63b6d22f81bc33823035cd94">columnHighAddressDepth</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of bits to represent the upper portion of a column <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac996a58ebfce70dd74f48e52fc7ff386"></a><!-- doxytag: member="DRAMsimII::Address::mappingScheme" ref="ac996a58ebfce70dd74f48e52fc7ff386" args="" -->
static AddressMappingScheme&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#ac996a58ebfce70dd74f48e52fc7ff386">mappingScheme</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the mapping scheme to convert physical to logical addresses <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This class logically represents several interpretations of a memory address. </p>
<p>A class to store various representations of an address The same address may be represented as a virtual address, physical address, or as channel, rank, bank, column and row identifiers </p>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="ad4039f830c5947b91ceb40b8c54503bc"></a><!-- doxytag: member="DRAMsimII::Address::addressTranslation" ref="ad4039f830c5947b91ceb40b8c54503bc" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Address::addressTranslation </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>converts a given memory request from a physical address to a rank/bank/row/column representation </p>
<p>converts according to the address mapping scheme in systemConfig </p>
<dl class="author"><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if the conversion was successful, false if there was some problem </dd></dl>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>src/Address.hh</li>
<li>src/Address.cc</li>
</ul>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Mar 11 22:29:57 2010 for DRAMSimII by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
