 
****************************************
Report : qor
Design : Question_5_2
Version: L-2016.03
Date   : Sat Feb 24 23:32:06 2018
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          1.85
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.98
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               4928
  Buf/Inv Cell Count:             239
  Buf Cell Count:                   1
  Inv Cell Count:                 238
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2498
  Sequential Cell Count:         2430
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     5921.809417
  Noncombinational Area: 17302.632106
  Buf/Inv Area:            362.663489
  Total Buffer Area:             2.54
  Total Inverter Area:         360.12
  Macro/Black Box Area:      0.000000
  Net Area:               8530.806344
  -----------------------------------
  Cell Area:             23224.441523
  Design Area:           31755.247867


  Design Rules
  -----------------------------------
  Total Number of Nets:          5630
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: en4110032rlvm

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.76
  Logic Optimization:                  5.09
  Mapping Optimization:               10.27
  -----------------------------------------
  Overall Compile Time:               42.26
  Overall Compile Wall Clock Time:    45.27

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
