{
  "design": {
    "design_info": {
      "boundary_crc": "0xF29E9E3AA77B9A90",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../vivado_project/VHDL-Snake.gen/sources_1/bd/snake",
      "name": "snake",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "VGA_Sync_0": "",
      "clk_wiz_0": "",
      "reset_inv_0": "",
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": "",
        "vmem_bram": "",
        "vlmb_bram_if_cntlr": ""
      },
      "rst_clk_wiz_0_100M": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "snake_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "vsync": {
        "direction": "O"
      },
      "hsync": {
        "direction": "O"
      },
      "active": {
        "direction": "O"
      },
      "vga_row": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "vga_column": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "vmem_addr": {
        "direction": "I",
        "left": "10",
        "right": "0"
      },
      "vmem_out": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "VGA_Sync_0": {
        "vlnv": "user.ip:user:VGA_Sync:1.0",
        "ip_revision": "4",
        "xci_name": "snake_VGA_Sync_0_0",
        "xci_path": "ip\\snake_VGA_Sync_0_0_1\\snake_VGA_Sync_0_0.xci",
        "inst_hier_path": "VGA_Sync_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "snake_clk_wiz_0_0",
        "xci_path": "ip\\snake_clk_wiz_0_0_1\\snake_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT1_JITTER": {
            "value": "139.612"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "112.291"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT2_JITTER": {
            "value": "177.272"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "112.291"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "31.5"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFGCE"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_mcu"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_vga"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "7.875"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7.875"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "25"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "true"
          }
        }
      },
      "reset_inv_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "snake_reset_inv_0_0",
        "xci_path": "ip\\snake_reset_inv_0_0_1\\snake_reset_inv_0_0.xci",
        "inst_hier_path": "reset_inv_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "ip_revision": "13",
        "xci_name": "snake_microblaze_0_0",
        "xci_path": "ip\\snake_microblaze_0_0\\snake_microblaze_0_0.xci",
        "inst_hier_path": "microblaze_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "0"
          },
          "C_D_AXI": {
            "value": "0"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_ENABLE_CONVERSION": {
            "value": "0"
          },
          "C_INTERCONNECT": {
            "value": "2"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_USE_BARREL": {
            "value": "0"
          },
          "C_USE_DCACHE": {
            "value": "0"
          },
          "C_USE_DIV": {
            "value": "1"
          },
          "C_USE_ICACHE": {
            "value": "0"
          },
          "C_USE_MSR_INSTR": {
            "value": "1"
          },
          "C_USE_PCMP_INSTR": {
            "value": "1"
          },
          "G_TEMPLATE_LIST": {
            "value": "8"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > snake microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          },
          "vmem_clk": {
            "type": "clk",
            "direction": "I"
          },
          "vmem_addr": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "vmem_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "snake_dlmb_v10_0",
            "xci_path": "ip\\snake_dlmb_v10_0_1\\snake_dlmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_v10",
            "parameters": {
              "C_LMB_NUM_SLAVES": {
                "value": "2"
              }
            },
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0",
                  "LMB_Sl_1"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "snake_ilmb_v10_0",
            "xci_path": "ip\\snake_ilmb_v10_0_1\\snake_ilmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "24",
            "xci_name": "snake_dlmb_bram_if_cntlr_0",
            "xci_path": "ip\\snake_dlmb_bram_if_cntlr_0_1\\snake_dlmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              },
              "C_NUM_LMB": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > snake microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "24",
            "xci_name": "snake_ilmb_bram_if_cntlr_0",
            "xci_path": "ip\\snake_ilmb_bram_if_cntlr_0_1\\snake_ilmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "8",
            "xci_name": "snake_lmb_bram_0",
            "xci_path": "ip\\snake_lmb_bram_0_1\\snake_lmb_bram_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          },
          "vmem_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "8",
            "xci_name": "snake_blk_mem_gen_0_1",
            "xci_path": "ip\\snake_blk_mem_gen_0_1\\snake_blk_mem_gen_0_1.xci",
            "inst_hier_path": "microblaze_0_local_memory/vmem_bram",
            "parameters": {
              "Enable_A": {
                "value": "Use_ENA_Pin"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "WRITE_FIRST"
              },
              "Operating_Mode_B": {
                "value": "WRITE_FIRST"
              },
              "Register_PortA_Output_of_Memory_Core": {
                "value": "false"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Core": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "512"
              },
              "Write_Width_A": {
                "value": "32"
              },
              "Write_Width_B": {
                "value": "8"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "vlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "24",
            "xci_name": "snake_lmb_bram_if_cntlr_0_1",
            "xci_path": "ip\\snake_lmb_bram_if_cntlr_0_1\\snake_lmb_bram_if_cntlr_0_1.xci",
            "inst_hier_path": "microblaze_0_local_memory/vlmb_bram_if_cntlr",
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_RANGE": {
                "value": " ",
                "value_src": "default"
              }
            }
          }
        },
        "interface_nets": {
          "Conn": {
            "interface_ports": [
              "vlmb_bram_if_cntlr/SLMB",
              "dlmb_v10/LMB_Sl_1"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst",
              "vlmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "addrb_0_1": {
            "ports": [
              "vmem_addr",
              "vmem_bram/addrb"
            ]
          },
          "clk_wiz_0_clk_mcu": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk",
              "vlmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "clkb_0_1": {
            "ports": [
              "vmem_clk",
              "vmem_bram/clkb"
            ]
          },
          "vlmb_bram_if_cntlr_BRAM_Addr_A": {
            "ports": [
              "vlmb_bram_if_cntlr/BRAM_Addr_A",
              "vmem_bram/addra"
            ]
          },
          "vlmb_bram_if_cntlr_BRAM_Clk_A": {
            "ports": [
              "vlmb_bram_if_cntlr/BRAM_Clk_A",
              "vmem_bram/clka"
            ]
          },
          "vlmb_bram_if_cntlr_BRAM_Dout_A": {
            "ports": [
              "vlmb_bram_if_cntlr/BRAM_Dout_A",
              "vmem_bram/dina"
            ]
          },
          "vlmb_bram_if_cntlr_BRAM_EN_A": {
            "ports": [
              "vlmb_bram_if_cntlr/BRAM_EN_A",
              "vmem_bram/ena"
            ]
          },
          "vlmb_bram_if_cntlr_BRAM_WEN_A": {
            "ports": [
              "vlmb_bram_if_cntlr/BRAM_WEN_A",
              "vmem_bram/wea"
            ]
          },
          "vmem_bram_douta": {
            "ports": [
              "vmem_bram/douta",
              "vlmb_bram_if_cntlr/BRAM_Din_A"
            ]
          },
          "vmem_bram_doutb": {
            "ports": [
              "vmem_bram/doutb",
              "vmem_data"
            ]
          }
        }
      },
      "rst_clk_wiz_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "snake_rst_clk_wiz_0_100M_0",
        "xci_path": "ip\\snake_rst_clk_wiz_0_100M_0_1\\snake_rst_clk_wiz_0_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_0_100M"
      }
    },
    "interface_nets": {
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      }
    },
    "nets": {
      "VGA_Sync_0_active": {
        "ports": [
          "VGA_Sync_0/active",
          "active"
        ]
      },
      "VGA_Sync_0_column": {
        "ports": [
          "VGA_Sync_0/column",
          "vga_column"
        ]
      },
      "VGA_Sync_0_hsync": {
        "ports": [
          "VGA_Sync_0/hsync",
          "hsync"
        ]
      },
      "VGA_Sync_0_row": {
        "ports": [
          "VGA_Sync_0/row",
          "vga_row"
        ]
      },
      "VGA_Sync_0_vsync": {
        "ports": [
          "VGA_Sync_0/vsync",
          "vsync"
        ]
      },
      "addrb_0_1": {
        "ports": [
          "vmem_addr",
          "microblaze_0_local_memory/vmem_addr"
        ]
      },
      "clk_wiz_0_clk_mcu": {
        "ports": [
          "clk_wiz_0/clk_mcu",
          "microblaze_0/Clk",
          "microblaze_0_local_memory/LMB_Clk",
          "rst_clk_wiz_0_100M/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_clk_vga": {
        "ports": [
          "clk_wiz_0/clk_vga",
          "VGA_Sync_0/clock",
          "microblaze_0_local_memory/vmem_clk"
        ]
      },
      "microblaze_0_local_memory_doutb_0": {
        "ports": [
          "microblaze_0_local_memory/vmem_data",
          "vmem_out"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "reset_inv_0/Op1"
        ]
      },
      "reset_inv_0_Res": {
        "ports": [
          "reset_inv_0/Res",
          "clk_wiz_0/reset",
          "rst_clk_wiz_0_100M/ext_reset_in",
          "microblaze_0/Reset"
        ]
      },
      "rst_clk_wiz_0_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_0_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_vlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/vlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00080000",
                "range": "8K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}