Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb 22 02:47:00 2022
| Host         : LAPTOP-2GK32TES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fyp_timing_summary_routed.rpt -pb fyp_timing_summary_routed.pb -rpx fyp_timing_summary_routed.rpx -warn_on_violation
| Design       : fyp
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (173)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1578)
5. checking no_input_delay (7)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (173)
--------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: OV_PCLK (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: clk_divider_i/o_2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1578)
---------------------------------------------------
 There are 1578 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.929    -1186.978                    718                 1725        0.093        0.000                      0                 1725        4.500        0.000                       0                   259  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
CLK100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100             -2.929    -1186.978                    718                 1645        0.093        0.000                      0                 1645        4.500        0.000                       0                   259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK100             CLK100                   2.835        0.000                      0                   80        0.637        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100
  To Clock:  CLK100

Setup :          718  Failing Endpoints,  Worst Slack       -2.929ns,  Total Violation    -1186.978ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.929ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.195ns  (logic 4.017ns (32.940%)  route 8.178ns (67.060%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.797     5.559    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X92Y43         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y43         FDCE (Prop_fdce_C_Q)         0.518     6.077 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/Q
                         net (fo=100, routed)         1.966     8.043    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state[2]
    SLICE_X50Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.167 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57/O
                         net (fo=1, routed)           0.000     8.167    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.700 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.700    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.817 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.817    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.934 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.934    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.173 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_46/O[2]
                         net (fo=1, routed)           0.985    10.158    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new2[14]
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.301    10.459 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26/O
                         net (fo=10, routed)          1.848    12.307    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26_n_0
    SLICE_X91Y45         LUT4 (Prop_lut4_I1_O)        0.124    12.431 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_12/O
                         net (fo=1, routed)           0.534    12.965    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new[7]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_C[7]_P[16])
                                                      1.820    14.785 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[16]
                         net (fo=8, routed)           0.887    15.672    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X91Y49         LUT3 (Prop_lut3_I1_O)        0.124    15.796 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=8, routed)           1.958    17.754    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y8          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.527    15.009    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.294    15.303    
                         clock uncertainty           -0.035    15.268    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.825    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -17.754    
  -------------------------------------------------------------------
                         slack                                 -2.929    

Slack (VIOLATED) :        -2.862ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.129ns  (logic 4.017ns (33.118%)  route 8.112ns (66.882%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.797     5.559    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X92Y43         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y43         FDCE (Prop_fdce_C_Q)         0.518     6.077 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/Q
                         net (fo=100, routed)         1.966     8.043    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state[2]
    SLICE_X50Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.167 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57/O
                         net (fo=1, routed)           0.000     8.167    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.700 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.700    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.817 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.817    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.934 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.934    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.173 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_46/O[2]
                         net (fo=1, routed)           0.985    10.158    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new2[14]
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.301    10.459 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26/O
                         net (fo=10, routed)          1.848    12.307    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26_n_0
    SLICE_X91Y45         LUT4 (Prop_lut4_I1_O)        0.124    12.431 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_12/O
                         net (fo=1, routed)           0.534    12.965    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new[7]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_C[7]_P[16])
                                                      1.820    14.785 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[16]
                         net (fo=8, routed)           0.887    15.672    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X91Y49         LUT3 (Prop_lut3_I1_O)        0.124    15.796 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=8, routed)           1.893    17.689    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y9          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.529    15.011    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.294    15.305    
                         clock uncertainty           -0.035    15.270    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.827    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -17.689    
  -------------------------------------------------------------------
                         slack                                 -2.862    

Slack (VIOLATED) :        -2.817ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.110ns  (logic 4.017ns (33.170%)  route 8.093ns (66.830%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.797     5.559    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X92Y43         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y43         FDCE (Prop_fdce_C_Q)         0.518     6.077 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/Q
                         net (fo=100, routed)         1.966     8.043    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state[2]
    SLICE_X50Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.167 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57/O
                         net (fo=1, routed)           0.000     8.167    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.700 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.700    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.817 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.817    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.934 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.934    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.173 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_46/O[2]
                         net (fo=1, routed)           0.985    10.158    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new2[14]
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.301    10.459 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26/O
                         net (fo=10, routed)          1.848    12.307    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26_n_0
    SLICE_X91Y45         LUT4 (Prop_lut4_I1_O)        0.124    12.431 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_12/O
                         net (fo=1, routed)           0.534    12.965    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new[7]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_C[7]_P[17])
                                                      1.820    14.785 f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[17]
                         net (fo=8, routed)           0.894    15.679    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X92Y50         LUT3 (Prop_lut3_I2_O)        0.124    15.803 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__1/O
                         net (fo=8, routed)           1.867    17.670    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y13         RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.569    15.052    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.280    15.331    
                         clock uncertainty           -0.035    15.296    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.853    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -17.670    
  -------------------------------------------------------------------
                         slack                                 -2.817    

Slack (VIOLATED) :        -2.758ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.057ns  (logic 4.017ns (33.316%)  route 8.040ns (66.684%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 15.058 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.797     5.559    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X92Y43         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y43         FDCE (Prop_fdce_C_Q)         0.518     6.077 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/Q
                         net (fo=100, routed)         1.966     8.043    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state[2]
    SLICE_X50Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.167 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57/O
                         net (fo=1, routed)           0.000     8.167    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.700 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.700    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.817 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.817    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.934 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.934    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.173 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_46/O[2]
                         net (fo=1, routed)           0.985    10.158    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new2[14]
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.301    10.459 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26/O
                         net (fo=10, routed)          1.848    12.307    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26_n_0
    SLICE_X91Y45         LUT4 (Prop_lut4_I1_O)        0.124    12.431 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_12/O
                         net (fo=1, routed)           0.534    12.965    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new[7]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_C[7]_P[15])
                                                      1.820    14.785 f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[15]
                         net (fo=36, routed)          1.134    15.919    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X90Y51         LUT4 (Prop_lut4_I2_O)        0.124    16.043 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=4, routed)           1.574    17.617    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X3Y11         RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.575    15.058    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    15.337    
                         clock uncertainty           -0.035    15.302    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.859    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -17.617    
  -------------------------------------------------------------------
                         slack                                 -2.758    

Slack (VIOLATED) :        -2.750ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.176ns  (logic 4.141ns (34.009%)  route 8.035ns (65.991%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 15.069 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.797     5.559    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X92Y43         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y43         FDCE (Prop_fdce_C_Q)         0.518     6.077 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/Q
                         net (fo=100, routed)         1.966     8.043    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state[2]
    SLICE_X50Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.167 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57/O
                         net (fo=1, routed)           0.000     8.167    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.700 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.700    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.817 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.817    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.934 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.934    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.173 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_46/O[2]
                         net (fo=1, routed)           0.985    10.158    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new2[14]
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.301    10.459 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26/O
                         net (fo=10, routed)          1.848    12.307    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26_n_0
    SLICE_X91Y45         LUT4 (Prop_lut4_I1_O)        0.124    12.431 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_12/O
                         net (fo=1, routed)           0.534    12.965    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new[7]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_C[7]_P[15])
                                                      1.820    14.785 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[15]
                         net (fo=36, routed)          2.062    16.847    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X58Y47         LUT5 (Prop_lut5_I2_O)        0.124    16.971 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0/O
                         net (fo=1, routed)           0.287    17.258    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0
    SLICE_X57Y47         LUT3 (Prop_lut3_I1_O)        0.124    17.382 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           0.354    17.736    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/enb_array[74]
    RAMB18_X3Y19         RAMB18E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.587    15.069    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y19         RAMB18E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.394    15.464    
                         clock uncertainty           -0.035    15.428    
    RAMB18_X3Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.985    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -17.736    
  -------------------------------------------------------------------
                         slack                                 -2.750    

Slack (VIOLATED) :        -2.716ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.017ns  (logic 4.017ns (33.428%)  route 8.000ns (66.572%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.797     5.559    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X92Y43         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y43         FDCE (Prop_fdce_C_Q)         0.518     6.077 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/Q
                         net (fo=100, routed)         1.966     8.043    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state[2]
    SLICE_X50Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.167 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57/O
                         net (fo=1, routed)           0.000     8.167    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.700 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.700    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.817 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.817    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.934 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.934    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.173 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_46/O[2]
                         net (fo=1, routed)           0.985    10.158    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new2[14]
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.301    10.459 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26/O
                         net (fo=10, routed)          1.848    12.307    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26_n_0
    SLICE_X91Y45         LUT4 (Prop_lut4_I1_O)        0.124    12.431 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_12/O
                         net (fo=1, routed)           0.534    12.965    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new[7]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_C[7]_P[15])
                                                      1.820    14.785 f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[15]
                         net (fo=36, routed)          1.134    15.919    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X90Y51         LUT4 (Prop_lut4_I2_O)        0.124    16.043 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=4, routed)           1.534    17.576    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb_18_sn_1
    RAMB36_X3Y10         RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.576    15.059    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.280    15.338    
                         clock uncertainty           -0.035    15.303    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.860    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -17.576    
  -------------------------------------------------------------------
                         slack                                 -2.716    

Slack (VIOLATED) :        -2.706ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.073ns  (logic 4.017ns (33.272%)  route 8.056ns (66.728%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.797     5.559    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X92Y43         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y43         FDCE (Prop_fdce_C_Q)         0.518     6.077 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/Q
                         net (fo=100, routed)         1.966     8.043    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state[2]
    SLICE_X50Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.167 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57/O
                         net (fo=1, routed)           0.000     8.167    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.700 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.700    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.817 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.817    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.934 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.934    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.173 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_46/O[2]
                         net (fo=1, routed)           0.985    10.158    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new2[14]
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.301    10.459 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26/O
                         net (fo=10, routed)          1.848    12.307    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26_n_0
    SLICE_X91Y45         LUT4 (Prop_lut4_I1_O)        0.124    12.431 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_12/O
                         net (fo=1, routed)           0.534    12.965    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new[7]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_C[7]_P[16])
                                                      1.820    14.785 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[16]
                         net (fo=8, routed)           0.887    15.672    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X91Y49         LUT3 (Prop_lut3_I1_O)        0.124    15.796 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=8, routed)           1.837    17.633    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENB
    RAMB36_X5Y17         RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.643    15.126    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.280    15.405    
                         clock uncertainty           -0.035    15.370    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.927    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                         -17.633    
  -------------------------------------------------------------------
                         slack                                 -2.706    

Slack (VIOLATED) :        -2.646ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        11.788ns  (logic 3.893ns (33.024%)  route 7.895ns (66.976%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.797     5.559    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X92Y43         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y43         FDCE (Prop_fdce_C_Q)         0.518     6.077 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/Q
                         net (fo=100, routed)         1.966     8.043    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state[2]
    SLICE_X50Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.167 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57/O
                         net (fo=1, routed)           0.000     8.167    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.700 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.700    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.817 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.817    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.934 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.934    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.173 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_46/O[2]
                         net (fo=1, routed)           0.985    10.158    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new2[14]
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.301    10.459 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26/O
                         net (fo=10, routed)          1.848    12.307    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26_n_0
    SLICE_X91Y45         LUT4 (Prop_lut4_I1_O)        0.124    12.431 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_12/O
                         net (fo=1, routed)           0.534    12.965    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new[7]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_C[7]_P[8])
                                                      1.820    14.785 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[8]
                         net (fo=39, routed)          2.563    17.348    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y8          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.527    15.009    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.294    15.303    
                         clock uncertainty           -0.035    15.268    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.702    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -17.348    
  -------------------------------------------------------------------
                         slack                                 -2.646    

Slack (VIOLATED) :        -2.642ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        12.003ns  (logic 4.017ns (33.466%)  route 7.986ns (66.534%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 15.120 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.797     5.559    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X92Y43         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y43         FDCE (Prop_fdce_C_Q)         0.518     6.077 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/Q
                         net (fo=100, routed)         1.966     8.043    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state[2]
    SLICE_X50Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.167 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57/O
                         net (fo=1, routed)           0.000     8.167    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.700 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.700    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.817 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.817    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.934 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.934    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.173 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_46/O[2]
                         net (fo=1, routed)           0.985    10.158    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new2[14]
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.301    10.459 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26/O
                         net (fo=10, routed)          1.848    12.307    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26_n_0
    SLICE_X91Y45         LUT4 (Prop_lut4_I1_O)        0.124    12.431 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_12/O
                         net (fo=1, routed)           0.534    12.965    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new[7]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_C[7]_P[16])
                                                      1.820    14.785 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[16]
                         net (fo=8, routed)           0.887    15.672    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X91Y49         LUT3 (Prop_lut3_I1_O)        0.124    15.796 r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=8, routed)           1.767    17.563    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENB
    RAMB36_X5Y16         RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.637    15.120    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y16         RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.280    15.399    
                         clock uncertainty           -0.035    15.364    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.921    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -17.563    
  -------------------------------------------------------------------
                         slack                                 -2.642    

Slack (VIOLATED) :        -2.641ns  (required time - arrival time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        11.785ns  (logic 3.893ns (33.033%)  route 7.892ns (66.967%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.797     5.559    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X92Y43         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y43         FDCE (Prop_fdce_C_Q)         0.518     6.077 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state_2_reg[2]/Q
                         net (fo=100, routed)         1.966     8.043    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/state[2]
    SLICE_X50Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.167 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57/O
                         net (fo=1, routed)           0.000     8.167    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_57_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.700 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.700    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_30_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.817 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.817    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_29_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.934 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.934    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_28_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.173 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_46/O[2]
                         net (fo=1, routed)           0.985    10.158    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new2[14]
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.301    10.459 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26/O
                         net (fo=10, routed)          1.848    12.307    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_26_n_0
    SLICE_X91Y45         LUT4 (Prop_lut4_I1_O)        0.124    12.431 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0_i_12/O
                         net (fo=1, routed)           0.534    12.965    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_new[7]
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_C[7]_P[3])
                                                      1.820    14.785 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_r0/P[3]
                         net (fo=39, routed)          2.560    17.345    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y9          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.529    15.011    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.294    15.305    
                         clock uncertainty           -0.035    15.270    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    14.704    ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                         -17.345    
  -------------------------------------------------------------------
                         slack                                 -2.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_config_i/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.229%)  route 0.193ns (57.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.609     1.556    ov_controller_i/ov_config_i/clk
    SLICE_X91Y52         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  ov_controller_i/ov_config_i/cnt_reg[3]/Q
                         net (fo=6, routed)           0.193     1.890    ov_controller_i/ov_config_i/cnt_reg[3]
    RAMB18_X4Y21         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.920     2.115    ov_controller_i/ov_config_i/clk
    RAMB18_X4Y21         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/CLKARDCLK
                         clock pessimism             -0.501     1.613    
    RAMB18_X4Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.796    ov_controller_i/ov_config_i/config_reg
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_config_i/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.775%)  route 0.172ns (51.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.609     1.556    ov_controller_i/ov_config_i/clk
    SLICE_X90Y52         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y52         FDCE (Prop_fdce_C_Q)         0.164     1.720 r  ov_controller_i/ov_config_i/cnt_reg[5]/Q
                         net (fo=4, routed)           0.172     1.892    ov_controller_i/ov_config_i/cnt_reg[5]
    RAMB18_X4Y21         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.920     2.115    ov_controller_i/ov_config_i/clk
    RAMB18_X4Y21         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/CLKARDCLK
                         clock pessimism             -0.501     1.613    
    RAMB18_X4Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.796    ov_controller_i/ov_config_i/config_reg
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.552     1.499    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X33Y28         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[14]/Q
                         net (fo=3, routed)           0.065     1.705    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[14]
    SLICE_X32Y28         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.816     2.010    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X32Y28         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[14]/C
                         clock pessimism             -0.498     1.512    
    SLICE_X32Y28         FDRE (Hold_fdre_C_D)         0.076     1.588    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.553     1.500    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X33Y29         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[18]/Q
                         net (fo=3, routed)           0.065     1.706    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[18]
    SLICE_X32Y29         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.817     2.011    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X32Y29         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[18]/C
                         clock pessimism             -0.498     1.513    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.076     1.589    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.550     1.497    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X33Y26         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDCE (Prop_fdce_C_Q)         0.141     1.638 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[6]/Q
                         net (fo=3, routed)           0.065     1.703    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_2_reg[6]
    SLICE_X32Y26         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.813     2.007    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X32Y26         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[6]/C
                         clock pessimism             -0.497     1.510    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.076     1.586    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.069%)  route 0.498ns (77.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.549     1.496    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X35Y25         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[0]/Q
                         net (fo=39, routed)          0.498     2.135    ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X3Y5          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.878     2.073    ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.252     1.821    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.004    ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.696%)  route 0.254ns (64.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.549     1.496    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X35Y25         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[0]/Q
                         net (fo=39, routed)          0.254     1.891    ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y5          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.858     2.053    ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.480     1.572    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.755    ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_config_i/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.217%)  route 0.248ns (63.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.609     1.556    ov_controller_i/ov_config_i/clk
    SLICE_X91Y52         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  ov_controller_i/ov_config_i/cnt_reg[1]/Q
                         net (fo=7, routed)           0.248     1.945    ov_controller_i/ov_config_i/cnt_reg[1]
    RAMB18_X4Y21         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.920     2.115    ov_controller_i/ov_config_i/clk
    RAMB18_X4Y21         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/CLKARDCLK
                         clock pessimism             -0.501     1.613    
    RAMB18_X4Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.796    ov_controller_i/ov_config_i/config_reg
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ov_controller_i/ov_config_i/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.755%)  route 0.229ns (58.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.609     1.556    ov_controller_i/ov_config_i/clk
    SLICE_X90Y52         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y52         FDCE (Prop_fdce_C_Q)         0.164     1.720 r  ov_controller_i/ov_config_i/cnt_reg[6]/Q
                         net (fo=4, routed)           0.229     1.949    ov_controller_i/ov_config_i/cnt_reg[6]
    RAMB18_X4Y21         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.920     2.115    ov_controller_i/ov_config_i/clk
    RAMB18_X4Y21         RAMB18E1                                     r  ov_controller_i/ov_config_i/config_reg/CLKARDCLK
                         clock pessimism             -0.501     1.613    
    RAMB18_X4Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.796    ov_controller_i/ov_config_i/config_reg
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.430%)  route 0.232ns (58.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.550     1.497    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X32Y26         FDRE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/addr_w_3_reg[6]/Q
                         net (fo=39, routed)          0.232     1.893    ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y5          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.858     2.053    ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.497     1.555    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.738    ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y10  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y7   ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y8   ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y0   ENABLE_PROCESSING_if.frame_buffer_y_sobel_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y4   ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y16  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y39  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y39  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y40  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y39  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y39  ENABLE_PROCESSING_if.sobel_i/kernel3_convolutor_y_i/sum_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46  clk_divider_i/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46  clk_divider_i/o_2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X90Y56  ov_controller_i/ov_config_i/ed_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X90Y53  ov_controller_i/ov_sccb_i/d_2_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X90Y53  ov_controller_i/ov_sccb_i/d_2_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y48  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y48  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y48  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y48  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y47  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y46  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y48  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y48  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y48  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y48  ENABLE_PROCESSING_if.frame_buffer_y_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK100
  To Clock:  CLK100

Setup :            0  Failing Endpoints,  Worst Slack        2.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/ed_reg/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.751ns  (logic 0.766ns (11.346%)  route 5.985ns (88.654%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.667     5.429    debouncer_i/clk
    SLICE_X36Y47         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     5.947 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.133     7.080    debouncer_i/cnt_reg[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.204 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     8.012    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.136 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         4.045    12.181    ov_controller_i/ov_config_i/reset
    SLICE_X90Y56         FDCE                                         f  ov_controller_i/ov_config_i/ed_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.608    15.090    ov_controller_i/ov_config_i/clk
    SLICE_X90Y56         FDCE                                         r  ov_controller_i/ov_config_i/ed_reg/C
                         clock pessimism              0.280    15.370    
                         clock uncertainty           -0.035    15.335    
    SLICE_X90Y56         FDCE (Recov_fdce_C_CLR)     -0.319    15.016    ov_controller_i/ov_config_i/ed_reg
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -12.181    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             3.116ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.766ns (11.997%)  route 5.619ns (88.003%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.667     5.429    debouncer_i/clk
    SLICE_X36Y47         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     5.947 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.133     7.080    debouncer_i/cnt_reg[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.204 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     8.012    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.136 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         3.678    11.815    ov_controller_i/ov_config_i/reset
    SLICE_X91Y52         FDCE                                         f  ov_controller_i/ov_config_i/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.609    15.091    ov_controller_i/ov_config_i/clk
    SLICE_X91Y52         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[1]/C
                         clock pessimism              0.280    15.371    
                         clock uncertainty           -0.035    15.336    
    SLICE_X91Y52         FDCE (Recov_fdce_C_CLR)     -0.405    14.931    ov_controller_i/ov_config_i/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  3.116    

Slack (MET) :             3.116ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.766ns (11.997%)  route 5.619ns (88.003%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.667     5.429    debouncer_i/clk
    SLICE_X36Y47         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     5.947 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.133     7.080    debouncer_i/cnt_reg[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.204 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     8.012    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.136 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         3.678    11.815    ov_controller_i/ov_config_i/reset
    SLICE_X91Y52         FDCE                                         f  ov_controller_i/ov_config_i/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.609    15.091    ov_controller_i/ov_config_i/clk
    SLICE_X91Y52         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[2]/C
                         clock pessimism              0.280    15.371    
                         clock uncertainty           -0.035    15.336    
    SLICE_X91Y52         FDCE (Recov_fdce_C_CLR)     -0.405    14.931    ov_controller_i/ov_config_i/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  3.116    

Slack (MET) :             3.116ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.766ns (11.997%)  route 5.619ns (88.003%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.667     5.429    debouncer_i/clk
    SLICE_X36Y47         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     5.947 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.133     7.080    debouncer_i/cnt_reg[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.204 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     8.012    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.136 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         3.678    11.815    ov_controller_i/ov_config_i/reset
    SLICE_X91Y52         FDCE                                         f  ov_controller_i/ov_config_i/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.609    15.091    ov_controller_i/ov_config_i/clk
    SLICE_X91Y52         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[3]/C
                         clock pessimism              0.280    15.371    
                         clock uncertainty           -0.035    15.336    
    SLICE_X91Y52         FDCE (Recov_fdce_C_CLR)     -0.405    14.931    ov_controller_i/ov_config_i/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  3.116    

Slack (MET) :             3.116ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.766ns (11.997%)  route 5.619ns (88.003%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.667     5.429    debouncer_i/clk
    SLICE_X36Y47         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     5.947 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.133     7.080    debouncer_i/cnt_reg[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.204 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     8.012    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.136 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         3.678    11.815    ov_controller_i/ov_config_i/reset
    SLICE_X91Y52         FDCE                                         f  ov_controller_i/ov_config_i/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.609    15.091    ov_controller_i/ov_config_i/clk
    SLICE_X91Y52         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[4]/C
                         clock pessimism              0.280    15.371    
                         clock uncertainty           -0.035    15.336    
    SLICE_X91Y52         FDCE (Recov_fdce_C_CLR)     -0.405    14.931    ov_controller_i/ov_config_i/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  3.116    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.766ns (11.997%)  route 5.619ns (88.003%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.667     5.429    debouncer_i/clk
    SLICE_X36Y47         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     5.947 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.133     7.080    debouncer_i/cnt_reg[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.204 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     8.012    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.136 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         3.678    11.815    ov_controller_i/ov_config_i/reset
    SLICE_X90Y52         FDCE                                         f  ov_controller_i/ov_config_i/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.609    15.091    ov_controller_i/ov_config_i/clk
    SLICE_X90Y52         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[7]/C
                         clock pessimism              0.280    15.371    
                         clock uncertainty           -0.035    15.336    
    SLICE_X90Y52         FDCE (Recov_fdce_C_CLR)     -0.361    14.975    ov_controller_i/ov_config_i/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.766ns (11.997%)  route 5.619ns (88.003%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.667     5.429    debouncer_i/clk
    SLICE_X36Y47         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     5.947 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.133     7.080    debouncer_i/cnt_reg[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.204 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     8.012    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.136 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         3.678    11.815    ov_controller_i/ov_config_i/reset
    SLICE_X90Y52         FDCE                                         f  ov_controller_i/ov_config_i/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.609    15.091    ov_controller_i/ov_config_i/clk
    SLICE_X90Y52         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[5]/C
                         clock pessimism              0.280    15.371    
                         clock uncertainty           -0.035    15.336    
    SLICE_X90Y52         FDCE (Recov_fdce_C_CLR)     -0.319    15.017    ov_controller_i/ov_config_i/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_config_i/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.766ns (11.997%)  route 5.619ns (88.003%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.667     5.429    debouncer_i/clk
    SLICE_X36Y47         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     5.947 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.133     7.080    debouncer_i/cnt_reg[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.204 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     8.012    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.136 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         3.678    11.815    ov_controller_i/ov_config_i/reset
    SLICE_X90Y52         FDCE                                         f  ov_controller_i/ov_config_i/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.609    15.091    ov_controller_i/ov_config_i/clk
    SLICE_X90Y52         FDCE                                         r  ov_controller_i/ov_config_i/cnt_reg[6]/C
                         clock pessimism              0.280    15.371    
                         clock uncertainty           -0.035    15.336    
    SLICE_X90Y52         FDCE (Recov_fdce_C_CLR)     -0.319    15.017    ov_controller_i/ov_config_i/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 0.766ns (12.114%)  route 5.557ns (87.886%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.667     5.429    debouncer_i/clk
    SLICE_X36Y47         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     5.947 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.133     7.080    debouncer_i/cnt_reg[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.204 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     8.012    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.136 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         3.617    11.753    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X91Y46         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.619    15.102    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X91Y46         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[6]/C
                         clock pessimism              0.294    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X91Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.955    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 debouncer_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100 rise@10.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 0.766ns (12.114%)  route 5.557ns (87.886%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.667     5.429    debouncer_i/clk
    SLICE_X36Y47         FDRE                                         r  debouncer_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.518     5.947 f  debouncer_i/cnt_reg[8]/Q
                         net (fo=3, routed)           1.133     7.080    debouncer_i/cnt_reg[8]
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.204 f  debouncer_i/o_INST_0_i_2/O
                         net (fo=1, routed)           0.808     8.012    debouncer_i/o_INST_0_i_2_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.136 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         3.617    11.753    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X91Y46         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.619    15.102    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X91Y46         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[7]/C
                         clock pessimism              0.294    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X91Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.955    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  3.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_reg[7]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.209ns (26.017%)  route 0.594ns (73.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.560     1.507    debouncer_i/clk
    SLICE_X36Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         0.435     2.310    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X51Y43         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.823     2.017    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X51Y43         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_reg[7]/C
                         clock pessimism             -0.252     1.765    
    SLICE_X51Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.673    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_reg[8]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.209ns (26.017%)  route 0.594ns (73.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.560     1.507    debouncer_i/clk
    SLICE_X36Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         0.435     2.310    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X51Y43         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.823     2.017    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X51Y43         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_reg[8]/C
                         clock pessimism             -0.252     1.765    
    SLICE_X51Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.673    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_reg[9]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.209ns (26.017%)  route 0.594ns (73.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.560     1.507    debouncer_i/clk
    SLICE_X36Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         0.435     2.310    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/reset
    SLICE_X51Y43         FDCE                                         f  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.823     2.017    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/clk
    SLICE_X51Y43         FDCE                                         r  ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_reg[9]/C
                         clock pessimism             -0.252     1.765    
    SLICE_X51Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.673    ENABLE_PROCESSING_if.sobel_i/kernel3_controller_i/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/bit_cnt_reg[0]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.209ns (24.480%)  route 0.645ns (75.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.560     1.507    debouncer_i/clk
    SLICE_X36Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         0.485     2.361    ov_controller_i/ov_sccb_i/reset
    SLICE_X46Y57         FDCE                                         f  ov_controller_i/ov_sccb_i/bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.825     2.019    ov_controller_i/ov_sccb_i/clk100
    SLICE_X46Y57         FDCE                                         r  ov_controller_i/ov_sccb_i/bit_cnt_reg[0]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X46Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.705    ov_controller_i/ov_sccb_i/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/bit_cnt_reg[1]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.209ns (24.480%)  route 0.645ns (75.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.560     1.507    debouncer_i/clk
    SLICE_X36Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         0.485     2.361    ov_controller_i/ov_sccb_i/reset
    SLICE_X46Y57         FDCE                                         f  ov_controller_i/ov_sccb_i/bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.825     2.019    ov_controller_i/ov_sccb_i/clk100
    SLICE_X46Y57         FDCE                                         r  ov_controller_i/ov_sccb_i/bit_cnt_reg[1]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X46Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.705    ov_controller_i/ov_sccb_i/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/bit_cnt_reg[2]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.209ns (24.480%)  route 0.645ns (75.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.560     1.507    debouncer_i/clk
    SLICE_X36Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         0.485     2.361    ov_controller_i/ov_sccb_i/reset
    SLICE_X46Y57         FDCE                                         f  ov_controller_i/ov_sccb_i/bit_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.825     2.019    ov_controller_i/ov_sccb_i/clk100
    SLICE_X46Y57         FDCE                                         r  ov_controller_i/ov_sccb_i/bit_cnt_reg[2]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X46Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.705    ov_controller_i/ov_sccb_i/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/bit_cnt_reg[3]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.209ns (24.480%)  route 0.645ns (75.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.560     1.507    debouncer_i/clk
    SLICE_X36Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         0.485     2.361    ov_controller_i/ov_sccb_i/reset
    SLICE_X46Y57         FDCE                                         f  ov_controller_i/ov_sccb_i/bit_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.825     2.019    ov_controller_i/ov_sccb_i/clk100
    SLICE_X46Y57         FDCE                                         r  ov_controller_i/ov_sccb_i/bit_cnt_reg[3]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X46Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.705    ov_controller_i/ov_sccb_i/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/byte_cnt_reg[0]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.209ns (24.480%)  route 0.645ns (75.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.560     1.507    debouncer_i/clk
    SLICE_X36Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         0.485     2.361    ov_controller_i/ov_sccb_i/reset
    SLICE_X47Y57         FDCE                                         f  ov_controller_i/ov_sccb_i/byte_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.825     2.019    ov_controller_i/ov_sccb_i/clk100
    SLICE_X47Y57         FDCE                                         r  ov_controller_i/ov_sccb_i/byte_cnt_reg[0]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X47Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.680    ov_controller_i/ov_sccb_i/byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/ov_sccb_i/byte_cnt_reg[1]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.209ns (24.480%)  route 0.645ns (75.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.560     1.507    debouncer_i/clk
    SLICE_X36Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         0.485     2.361    ov_controller_i/ov_sccb_i/reset
    SLICE_X47Y57         FDCE                                         f  ov_controller_i/ov_sccb_i/byte_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.825     2.019    ov_controller_i/ov_sccb_i/clk100
    SLICE_X47Y57         FDCE                                         r  ov_controller_i/ov_sccb_i/byte_cnt_reg[1]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X47Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.680    ov_controller_i/ov_sccb_i/byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 debouncer_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ov_controller_i/clk_divider_1400ns_i/cnt_reg[0]/CLR
                            (removal check against rising-edge clock CLK100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100 rise@0.000ns - CLK100 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.209ns (24.104%)  route 0.658ns (75.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.560     1.507    debouncer_i/clk
    SLICE_X36Y45         FDRE                                         r  debouncer_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  debouncer_i/cnt_reg[0]/Q
                         net (fo=3, routed)           0.159     1.830    debouncer_i/cnt_reg[0]
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.875 f  debouncer_i/o_INST_0/O
                         net (fo=134, routed)         0.499     2.374    ov_controller_i/clk_divider_1400ns_i/reset
    SLICE_X41Y58         FDCE                                         f  ov_controller_i/clk_divider_1400ns_i/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100 rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.825     2.019    ov_controller_i/clk_divider_1400ns_i/i
    SLICE_X41Y58         FDCE                                         r  ov_controller_i/clk_divider_1400ns_i/cnt_reg[0]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X41Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.680    ov_controller_i/clk_divider_1400ns_i/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.694    





