#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Jan 30 14:54:16 2019
# Process ID: 15288
# Log file: /users/btech/sanghi/CS220/Lab3_1/ledblink/planAhead_run_1/planAhead.log
# Journal file: /users/btech/sanghi/CS220/Lab3_1/ledblink/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /users/btech/sanghi/CS220/Lab3_1/ledblink/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin F12 [get_ports led0]
endgroup
set_property iostandard LVTTL [get_ports [list led0]]
set_property drive 8 [get_ports [list led0]]
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
save_constraints
set_property iostandard LVCMOS33 [get_ports [list clk]]
save_constraints
