============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:31:03 pm
  Module:                 ms_es_ordered_bs_by2_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk_int1)            launch                                    0 R 
TOP
  genblk1[1].genblk2.sng
    ctr
      countval_reg[1]/CLK                               0             0 R 
      countval_reg[1]/Q     DFFSR             1  1.5   10  +115     115 F 
      drc_bufs176/A                                          +0     115   
      drc_bufs176/Y         BUFX2             6 16.7   22   +48     163 F 
    ctr/countval[1] 
    genblk2[1].min_comparator/counter_in[1] 
      g383/A                                                 +0     163   
      g383/Y                INVX1             2  5.7    0   +16     179 R 
      g370/B                                                 +0     179   
      g370/Y                AOI21X1           1  1.5   16   +21     200 F 
      drc_bufs392/A                                          +0     200   
      drc_bufs392/Y         BUFX2             1  2.3    3   +34     234 F 
      g367/C                                                 +0     234   
      g367/Y                AOI21X1           1  1.5   23   +14     248 R 
      drc_bufs387/A                                          +0     248   
      drc_bufs387/Y         BUFX2             1  2.8    9   +35     283 R 
      g364/B                                                 +0     283   
      g364/Y                AOI22X1           1  1.5   34   +25     308 F 
      drc_bufs391/A                                          +0     308   
      drc_bufs391/Y         BUFX2             1  2.3    7   +38     346 F 
      g361/C                                                 +0     346   
      g361/Y                AOI21X1           1  1.5   23   +15     361 R 
      drc_bufs394/A                                          +0     361   
      drc_bufs394/Y         BUFX2             1  1.6    6   +33     394 R 
      g360/A                                                 +0     394   
      g360/Y                INVX1             1  1.9   11   +14     408 F 
      g359/C                                                 +0     408   
      g359/Y                OAI21X1           1  2.3   43   +19     427 R 
      g358/A                                                 +0     427   
      g358/Y                AND2X1            3  7.4   54   +46     473 R 
    genblk2[1].min_comparator/sn_out 
  genblk1[1].genblk2.sng/sn_out[1] 
  g51/B                                                      +0     473   
  g51/Y                     AND2X1            1 12.7   78   +72     545 R 
  genblk2.stoch2bin/data_in[3] 
    par_ctr/a[3] 
      fa0/cin 
        g2/A                                                 +0     545   
        g2/YS               FAX1              1  3.4   12   +94     639 F 
      fa0/s 
      ha0/b 
        g17/B                                                +0     639   
        g17/YS              HAX1              2  5.6   24   +62     701 F 
      ha0/s 
    par_ctr/y[0] 
    ctr/data_in[0] 
      g665/B                                                 +0     701   
      g665/YC               HAX1              1  8.8   35   +62     763 F 
      g662/B                                                 +0     763   
      g662/YC               FAX1              1  7.1   29   +89     852 F 
      g658/C                                                 +0     852   
      g658/YC               FAX1              1  7.1   29   +82     933 F 
      g654/C                                                 +0     933   
      g654/YC               FAX1              1  7.1   26   +82    1015 F 
      g650/C                                                 +0    1015   
      g650/YC               FAX1              1  7.1   27   +81    1096 F 
      g646/C                                                 +0    1096   
      g646/YC               FAX1              1  7.1   27   +81    1177 F 
      g642/C                                                 +0    1177   
      g642/YC               FAX1              1  7.1   27   +81    1258 F 
      g638/C                                                 +0    1258   
      g638/YC               FAX1              1  7.1   27   +81    1340 F 
      g634/C                                                 +0    1340   
      g634/YC               FAX1              1 10.9   37   +89    1428 F 
      g2/A                                                   +0    1428   
      g2/YS                 FAX1              1  2.8   21   +84    1512 R 
      g628/A                                                 +0    1512   
      g628/Y                MUX2X1            1  1.5   19   +23    1535 F 
      g627/A                                                 +0    1535   
      g627/Y                INVX1             1  2.0    0    +3    1538 R 
      countval_reg[9]/D     DFFSR                            +0    1538   
      countval_reg[9]/CLK   setup                       0   +70    1609 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3341ps 
Start-point  : TOP/genblk1[1].genblk2.sng/ctr/countval_reg[1]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[9]/D
