0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/harman_Verilog/adder/adder.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/GitHub/harman_Verilog/adder/adder.srcs/sim_1/new/tb_adder.v,1730705778,verilog,,,,tb_adder,,,,,,,,
D:/GitHub/harman_Verilog/adder/adder.srcs/sources_1/new/adder.v,1730705123,verilog,,D:/GitHub/harman_Verilog/adder/adder.srcs/sim_1/new/tb_adder.v,,full_adder;half_adder,,,,,,,,
