// Seed: 1453951329
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  logic [7:0] id_4;
  wire id_5;
  always @(posedge id_4[1]) id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial begin
    id_1 <= #1  (1) < 'b0;
    id_4[1 : 1] = 1;
  end
  module_0(
      id_3, id_2
  );
endmodule
