git clone --depth 1 --no-tags https://github.com/leesou/Step-into-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632475962
git clone --depth 1 --no-tags https://github.com/FeldmeierMichael/MIPI_CSI_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633329752
git clone --depth 1 --no-tags https://github.com/RTimothyEdwards/caravel_openframe_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633598695
git clone --depth 1 --no-tags https://github.com/chsachinkumar/HDLBits-Verilog-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631753976
git clone --depth 1 --no-tags https://github.com/machdyne/fpga-dac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634190484
git clone --depth 1 --no-tags https://github.com/Shashvat300/100_Days_of_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629577151
git clone --depth 1 --no-tags https://github.com/caszca/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628442505
git clone --depth 1 --no-tags https://github.com/uni-v/uranium-235.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634220017
git clone --depth 1 --no-tags https://github.com/UzixLS/zxkit1-vga-scandoubler-firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628915426
git clone --depth 1 --no-tags https://github.com/simple-crypto/SMAesH-challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633295475
git clone --depth 1 --no-tags https://github.com/T7imal/USTC_LuJianLiang_COD_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628512509
git clone --depth 1 --no-tags https://github.com/Mightlaus/AlarmWithBreathingLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630004226
git clone --depth 1 --no-tags https://github.com/LX-IC/e203_hbirdv2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628487130
git clone --depth 1 --no-tags https://github.com/muneeb-mbytes/verilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629411152
git clone --depth 1 --no-tags https://github.com/olofk/spi_ram_loader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629614039
git clone --depth 1 --no-tags https://github.com/AhmedHamed3699/AES-Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633624191
git clone --depth 1 --no-tags https://github.com/efabless/EF_PSRAM_CTRL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631695096
git clone --depth 1 --no-tags https://github.com/suoglu/xorshiftPlus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628754578
git clone --depth 1 --no-tags https://github.com/ogssensor/chipignite_2304C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633315827
git clone --depth 1 --no-tags https://github.com/benipoo/yosys-docker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629205229
git clone --depth 1 --no-tags https://github.com/efabless/EF_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631674000
git clone --depth 1 --no-tags https://github.com/drhl/I2S_to_TDA1540.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632549748
git clone --depth 1 --no-tags https://github.com/k-nasim/synchronizers-CDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633801649
git clone --depth 1 --no-tags https://github.com/aceaton/475_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634349771
git clone --depth 1 --no-tags https://github.com/jdcasanasr/lagarto_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629594130
git clone --depth 1 --no-tags https://github.com/LLLjun/sparse-tensor-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629454175
git clone --depth 1 --no-tags https://github.com/jackbang/MulAdd_Acc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634251441
git clone --depth 1 --no-tags https://github.com/sainavaneet/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629547756
git clone --depth 1 --no-tags https://github.com/mostafa-elgendy22/Adder-Subtractor-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628579849
git clone --depth 1 --no-tags https://github.com/Eggy115/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629671115
git clone --depth 1 --no-tags https://github.com/Glucose-180/UCAS-COD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630855814
git clone --depth 1 --no-tags https://github.com/Jerc007/Hardware_Evaluation_Environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629039326
git clone --depth 1 --no-tags https://github.com/majx1996/axi_interconnect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631591921
git clone --depth 1 --no-tags https://github.com/zhuzhu81998/Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630959272
git clone --depth 1 --no-tags https://github.com/ricardobizerra/if675-sd-p3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627694961
git clone --depth 1 --no-tags https://github.com/Sanya000/reservoir-computing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634188224
git clone --depth 1 --no-tags https://github.com/HaHaJun1101/EGO1-Whack_A_Mole_GAME.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633729463
git clone --depth 1 --no-tags https://github.com/Zhizhifeng/Nexys4-Oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627861104
git clone --depth 1 --no-tags https://github.com/ishaan40/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631714522
git clone --depth 1 --no-tags https://github.com/slipegg/Do-not-step-spider-block.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629900464
git clone --depth 1 --no-tags https://github.com/BlagojeBlagojevic/vga_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631975759
git clone --depth 1 --no-tags https://github.com/abzman/Mojo-V3-dev-boards.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629831436
git clone --depth 1 --no-tags https://github.com/Abd1997-Dev/Design-of-reduced-latency-and-increased-throughput-Polar-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629329914
git clone --depth 1 --no-tags https://github.com/YukunXue/TPU_systolic_array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631845382
git clone --depth 1 --no-tags https://github.com/is22mtech14003/2D-Coordinate-Rotating-and-Vectoring-based-Design-Methodology-CORDIC-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633505423
git clone --depth 1 --no-tags https://github.com/RISCO-5bola/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634353081
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Down-Counter-Day-019-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633705549
git clone --depth 1 --no-tags https://github.com/VallepalliDheeraj/All-Counters-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633841510
git clone --depth 1 --no-tags https://github.com/SeyyedAhmadRokni/CL_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632455213
git clone --depth 1 --no-tags https://github.com/Richard-zzj/EEC-180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628100709
git clone --depth 1 --no-tags https://github.com/ogssensor/SAR_ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633217806
git clone --depth 1 --no-tags https://github.com/Buenobarbie/karatsuba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629977776
git clone --depth 1 --no-tags https://github.com/peleemanuel/srt4-simple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630161356
git clone --depth 1 --no-tags https://github.com/ShreyB2091/CSE-BUBBLE-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631058992
git clone --depth 1 --no-tags https://github.com/efabless/tinytapeout-rca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633840550
git clone --depth 1 --no-tags https://github.com/henriqueedu2001/SDII_Registrador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629727458
git clone --depth 1 --no-tags https://github.com/vSasakiv/RV64F_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632169345
git clone --depth 1 --no-tags https://github.com/WenbinTeng/t8051.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629512217
git clone --depth 1 --no-tags https://github.com/mariaclara-moura/microwave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631704924
git clone --depth 1 --no-tags https://github.com/DiegoBrine269/Arquitectura-32-bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633185817
git clone --depth 1 --no-tags https://github.com/akramhany/AES-Encryption-Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629510075
git clone --depth 1 --no-tags https://github.com/laijinlin/datan_exam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633778724
git clone --depth 1 --no-tags https://github.com/moa234/AES-encryption-decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631592824
git clone --depth 1 --no-tags https://github.com/matchupikchu/data_parity_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629080348
git clone --depth 1 --no-tags https://github.com/Residuum22/fpga_2d_fir_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633255743
git clone --depth 1 --no-tags https://github.com/VallepalliDheeraj/Carry-Look-Ahead-Adder-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633843628
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Ring_Counter-Day-021-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634581945
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Gray_Counter-Day-020-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634182560
git clone --depth 1 --no-tags https://github.com/Hellocoded/axi-spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628831422
git clone --depth 1 --no-tags https://github.com/roygabriel102/GRU-LSTM-Verliog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633650160
git clone --depth 1 --no-tags https://github.com/gyxxc/tinyMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627802481
git clone --depth 1 --no-tags https://github.com/Wren6991/Hazard3-SWD-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630618259
git clone --depth 1 --no-tags https://github.com/Sinan997/gomulu-sistemler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634528583
git clone --depth 1 --no-tags https://github.com/jpenolio75/smp8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630788377
git clone --depth 1 --no-tags https://github.com/aniketuppin/16-Point-FFT---ASIC-Design-Flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633436235
git clone --depth 1 --no-tags https://github.com/bhendi-boi/verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634111795
git clone --depth 1 --no-tags https://github.com/ian-lab/uvm_prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631258191
git clone --depth 1 --no-tags https://github.com/muhammadali74/RISCV-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632076438
git clone --depth 1 --no-tags https://github.com/qifengle-s/FM-PWM-LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632755353
git clone --depth 1 --no-tags https://github.com/VLSILab/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630323312
git clone --depth 1 --no-tags https://github.com/edimkou/Design-of-a-Floating-Point-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631034371
git clone --depth 1 --no-tags https://github.com/ValeriyAndreevichPushkarev/Add_16_bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628925603
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/1X4_DEMUX-Day-005-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627948862
git clone --depth 1 --no-tags https://github.com/Ding-weiyi/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631986010
git clone --depth 1 --no-tags https://github.com/SharmaPrateek18/Fully_Connected_Neural_Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628357007
git clone --depth 1 --no-tags https://github.com/cai-zhi-jie/iccad2023a_benchmark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634399445
git clone --depth 1 --no-tags https://github.com/xqbf/CSC3050.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632362017
git clone --depth 1 --no-tags https://github.com/XiaohuMu/ECE385_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628101762
git clone --depth 1 --no-tags https://github.com/henriqueedu2001/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633624688
git clone --depth 1 --no-tags https://github.com/ValeriyAndreevichPushkarev/Selector_16_bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629547984
git clone --depth 1 --no-tags https://github.com/visvaldas01/functional-schematics-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631909891
git clone --depth 1 --no-tags https://github.com/douglasojesus/coffee-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634641770
git clone --depth 1 --no-tags https://github.com/VitalyAnkh/open-fpga-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628638830
git clone --depth 1 --no-tags https://github.com/mayammakram/RISCV32_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628555441
