
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.55
 Yosys 0.18+10 (git sha1 a3cbfccc4, gcc 9.4.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv ll_tx_cred.sv syncfifo_reg.sv syncfifo_ram.sv ll_rx_push.sv axi_mm_a32_d128_packet_slave_concat.sv axi_mm_a32_d128_packet_master_top.sv rrarb.sv axi_mm_a32_d128_packet_slave_top.sv ll_auto_sync.sv ll_tx_ctrl.sv ll_transmit.sv level_delay.sv syncfifo_mem1r1w.sv axi_mm_a32_d128_packet_master_concat.sv axi_mm_a32_d128_packet_slave_name.sv axi_mm_a32_d128_packet_master_name.sv ll_receive.sv ll_rx_ctrl.sv

yosys> verific -sv ll_tx_cred.sv syncfifo_reg.sv syncfifo_ram.sv ll_rx_push.sv axi_mm_a32_d128_packet_slave_concat.sv axi_mm_a32_d128_packet_master_top.sv rrarb.sv axi_mm_a32_d128_packet_slave_top.sv ll_auto_sync.sv ll_tx_ctrl.sv ll_transmit.sv level_delay.sv syncfifo_mem1r1w.sv axi_mm_a32_d128_packet_master_concat.sv axi_mm_a32_d128_packet_slave_name.sv axi_mm_a32_d128_packet_master_name.sv ll_receive.sv ll_rx_ctrl.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'll_tx_cred.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'syncfifo_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'syncfifo_ram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'll_rx_push.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'axi_mm_a32_d128_packet_slave_concat.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'axi_mm_a32_d128_packet_master_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rrarb.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'axi_mm_a32_d128_packet_slave_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'll_auto_sync.sv'
VERIFIC-WARNING [VERI-1199] ll_auto_sync.sv:53: parameter 'DISABLE_TX_AUTOSYNC' becomes localparam in 'll_auto_sync' with formal parameter declaration list
VERIFIC-WARNING [VERI-1199] ll_auto_sync.sv:54: parameter 'DISABLE_RX_AUTOSYNC' becomes localparam in 'll_auto_sync' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'll_tx_ctrl.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'll_transmit.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'level_delay.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'syncfifo_mem1r1w.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'axi_mm_a32_d128_packet_master_concat.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'axi_mm_a32_d128_packet_slave_name.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'axi_mm_a32_d128_packet_master_name.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'll_receive.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'll_rx_ctrl.sv'

yosys> synth_rs -top axi_mm_a32_d128_packet_master_top -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.61

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top axi_mm_a32_d128_packet_master_top

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] axi_mm_a32_d128_packet_master_top.sv:18: compiling module 'axi_mm_a32_d128_packet_master_top'
VERIFIC-INFO [VERI-1018] ll_auto_sync.sv:29: compiling module 'll_auto_sync(NO_MARKER=1'b1)'
VERIFIC-INFO [VERI-1018] level_delay.sv:36: compiling module 'level_delay'
VERIFIC-INFO [VERI-1018] ll_transmit.sv:29: compiling module 'll_transmit(WIDTH=49,DEFAULT_TX_CRED=8'b01000)'
VERIFIC-INFO [VERI-1018] ll_tx_ctrl.sv:26: compiling module 'll_tx_ctrl'
VERIFIC-INFO [VERI-1018] ll_tx_cred.sv:26: compiling module 'll_tx_cred(ASYMMETRIC_CREDIT=1'b0,DEFAULT_TX_CRED=8'b01000)'
VERIFIC-INFO [VERI-1018] syncfifo_reg.sv:44: compiling module 'syncfifo_reg(FIFO_WIDTH_WID=49,FIFO_DEPTH_WID=8'b01)'
VERIFIC-WARNING [VERI-1209] syncfifo_reg.sv:113: expression size 2 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] syncfifo_reg.sv:133: expression size 2 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] syncfifo_reg.sv:153: expression size 2 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] syncfifo_reg.sv:155: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] syncfifo_reg.sv:163: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] syncfifo_reg.sv:165: expression size 2 truncated to fit in target size 1
VERIFIC-INFO [VERI-1018] ll_transmit.sv:29: compiling module 'll_transmit(WIDTH=149,DEFAULT_TX_CRED=8'b10000000)'
VERIFIC-INFO [VERI-1018] ll_tx_cred.sv:26: compiling module 'll_tx_cred(ASYMMETRIC_CREDIT=1'b0,DEFAULT_TX_CRED=8'b10000000)'
VERIFIC-INFO [VERI-1018] syncfifo_reg.sv:44: compiling module 'syncfifo_reg(FIFO_WIDTH_WID=149,FIFO_DEPTH_WID=8'b01)'
VERIFIC-WARNING [VERI-1209] syncfifo_reg.sv:113: expression size 2 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] syncfifo_reg.sv:133: expression size 2 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] syncfifo_reg.sv:153: expression size 2 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] syncfifo_reg.sv:155: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] syncfifo_reg.sv:163: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] syncfifo_reg.sv:165: expression size 2 truncated to fit in target size 1
VERIFIC-INFO [VERI-1018] ll_receive.sv:29: compiling module 'll_receive(WIDTH=135,DEPTH=8'b10000000)'
VERIFIC-INFO [VERI-1018] ll_rx_push.sv:26: compiling module 'll_rx_push'
VERIFIC-INFO [VERI-1018] ll_rx_ctrl.sv:27: compiling module 'll_rx_ctrl(FIFO_COUNT_MSB=7)'
VERIFIC-INFO [VERI-1018] syncfifo_ram.sv:44: compiling module 'syncfifo_ram(FIFO_WIDTH_WID=135,FIFO_DEPTH_WID=8'b10000000)'
VERIFIC-WARNING [VERI-1209] syncfifo_ram.sv:113: expression size 8 truncated to fit in target size 7
VERIFIC-WARNING [VERI-1209] syncfifo_ram.sv:133: expression size 8 truncated to fit in target size 7
VERIFIC-WARNING [VERI-1209] syncfifo_ram.sv:153: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] syncfifo_ram.sv:155: expression size 32 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] syncfifo_ram.sv:163: expression size 32 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] syncfifo_ram.sv:165: expression size 9 truncated to fit in target size 8
VERIFIC-INFO [VERI-1018] syncfifo_mem1r1w.sv:35: compiling module 'syncfifo_mem1r1w(FIFO_WIDTH_WID=135,FIFO_DEPTH_WID=8'b10000000)'
VERIFIC-INFO [VERI-1018] ll_receive.sv:29: compiling module 'll_receive(WIDTH=6,DEPTH=8'b01000)'
VERIFIC-INFO [VERI-1018] ll_rx_ctrl.sv:27: compiling module 'll_rx_ctrl(FIFO_COUNT_MSB=3)'
VERIFIC-INFO [VERI-1018] syncfifo_ram.sv:44: compiling module 'syncfifo_ram(FIFO_WIDTH_WID=6,FIFO_DEPTH_WID=8'b01000)'
VERIFIC-WARNING [VERI-1209] syncfifo_ram.sv:113: expression size 4 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] syncfifo_ram.sv:133: expression size 4 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] syncfifo_ram.sv:153: expression size 5 truncated to fit in target size 4
VERIFIC-WARNING [VERI-1209] syncfifo_ram.sv:155: expression size 32 truncated to fit in target size 4
VERIFIC-WARNING [VERI-1209] syncfifo_ram.sv:163: expression size 32 truncated to fit in target size 4
VERIFIC-WARNING [VERI-1209] syncfifo_ram.sv:165: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] syncfifo_mem1r1w.sv:35: compiling module 'syncfifo_mem1r1w(FIFO_WIDTH_WID=6,FIFO_DEPTH_WID=8'b01000)'
VERIFIC-INFO [VERI-1018] axi_mm_a32_d128_packet_master_name.sv:18: compiling module 'axi_mm_a32_d128_packet_master_name'
VERIFIC-INFO [VERI-1018] axi_mm_a32_d128_packet_master_concat.sv:18: compiling module 'axi_mm_a32_d128_packet_master_concat'
VERIFIC-INFO [VERI-1018] rrarb.sv:33: compiling module 'rrarb(REQUESTORS=5)'
VERIFIC-WARNING [VERI-1209] rrarb.sv:88: expression size 6 truncated to fit in target size 5
Importing module axi_mm_a32_d128_packet_master_top.
Importing module axi_mm_a32_d128_packet_master_concat.
Importing module axi_mm_a32_d128_packet_master_name.
Importing module ll_auto_sync(NO_MARKER=1'b1).
Importing module level_delay.
Importing module ll_receive(WIDTH=135,DEPTH=8'b10000000).
Importing module ll_receive(WIDTH=6,DEPTH=8'b01000).
Importing module ll_rx_ctrl(FIFO_COUNT_MSB=3).
Importing module ll_rx_ctrl(FIFO_COUNT_MSB=7).
Importing module ll_rx_push.
Importing module ll_transmit(WIDTH=149,DEFAULT_TX_CRED=8'b10000000).
Importing module ll_transmit(WIDTH=49,DEFAULT_TX_CRED=8'b01000).
Importing module ll_tx_cred(ASYMMETRIC_CREDIT=1'b0,DEFAULT_TX_CRED=8'b01000).
Importing module ll_tx_cred(ASYMMETRIC_CREDIT=1'b0,DEFAULT_TX_CRED=8'b10000000).
Importing module ll_tx_ctrl.
Importing module rrarb(REQUESTORS=5).
Importing module syncfifo_ram(FIFO_WIDTH_WID=135,FIFO_DEPTH_WID=8'b10000000).
Importing module syncfifo_mem1r1w(FIFO_WIDTH_WID=135,FIFO_DEPTH_WID=8'b10000000).
Importing module syncfifo_ram(FIFO_WIDTH_WID=6,FIFO_DEPTH_WID=8'b01000).
Importing module syncfifo_mem1r1w(FIFO_WIDTH_WID=6,FIFO_DEPTH_WID=8'b01000).
Importing module syncfifo_reg(FIFO_WIDTH_WID=149,FIFO_DEPTH_WID=8'b01).
Importing module syncfifo_reg(FIFO_WIDTH_WID=49,FIFO_DEPTH_WID=8'b01).

3.3.1. Analyzing design hierarchy..
Top module:  \axi_mm_a32_d128_packet_master_top
Used module:     \axi_mm_a32_d128_packet_master_concat
Used module:         \rrarb(REQUESTORS=5)
Used module:     \axi_mm_a32_d128_packet_master_name
Used module:     \ll_receive(WIDTH=6,DEPTH=8'b01000)
Used module:         \syncfifo_ram(FIFO_WIDTH_WID=6,FIFO_DEPTH_WID=8'b01000)
Used module:             \syncfifo_mem1r1w(FIFO_WIDTH_WID=6,FIFO_DEPTH_WID=8'b01000)
Used module:         \ll_rx_ctrl(FIFO_COUNT_MSB=3)
Used module:         \ll_rx_push
Used module:     \ll_receive(WIDTH=135,DEPTH=8'b10000000)
Used module:         \syncfifo_ram(FIFO_WIDTH_WID=135,FIFO_DEPTH_WID=8'b10000000)
Used module:             \syncfifo_mem1r1w(FIFO_WIDTH_WID=135,FIFO_DEPTH_WID=8'b10000000)
Used module:         \ll_rx_ctrl(FIFO_COUNT_MSB=7)
Used module:     \ll_transmit(WIDTH=149,DEFAULT_TX_CRED=8'b10000000)
Used module:         \syncfifo_reg(FIFO_WIDTH_WID=149,FIFO_DEPTH_WID=8'b01)
Used module:         \ll_tx_cred(ASYMMETRIC_CREDIT=1'b0,DEFAULT_TX_CRED=8'b10000000)
Used module:         \ll_tx_ctrl
Used module:     \ll_transmit(WIDTH=49,DEFAULT_TX_CRED=8'b01000)
Used module:         \syncfifo_reg(FIFO_WIDTH_WID=49,FIFO_DEPTH_WID=8'b01)
Used module:         \ll_tx_cred(ASYMMETRIC_CREDIT=1'b0,DEFAULT_TX_CRED=8'b01000)
Used module:     \ll_auto_sync(NO_MARKER=1'b1)
Used module:         \level_delay

3.3.2. Analyzing design hierarchy..
Top module:  \axi_mm_a32_d128_packet_master_top
Used module:     \axi_mm_a32_d128_packet_master_concat
Used module:         \rrarb(REQUESTORS=5)
Used module:     \axi_mm_a32_d128_packet_master_name
Used module:     \ll_receive(WIDTH=6,DEPTH=8'b01000)
Used module:         \syncfifo_ram(FIFO_WIDTH_WID=6,FIFO_DEPTH_WID=8'b01000)
Used module:             \syncfifo_mem1r1w(FIFO_WIDTH_WID=6,FIFO_DEPTH_WID=8'b01000)
Used module:         \ll_rx_ctrl(FIFO_COUNT_MSB=3)
Used module:         \ll_rx_push
Used module:     \ll_receive(WIDTH=135,DEPTH=8'b10000000)
Used module:         \syncfifo_ram(FIFO_WIDTH_WID=135,FIFO_DEPTH_WID=8'b10000000)
Used module:             \syncfifo_mem1r1w(FIFO_WIDTH_WID=135,FIFO_DEPTH_WID=8'b10000000)
Used module:         \ll_rx_ctrl(FIFO_COUNT_MSB=7)
Used module:     \ll_transmit(WIDTH=149,DEFAULT_TX_CRED=8'b10000000)
Used module:         \syncfifo_reg(FIFO_WIDTH_WID=149,FIFO_DEPTH_WID=8'b01)
Used module:         \ll_tx_cred(ASYMMETRIC_CREDIT=1'b0,DEFAULT_TX_CRED=8'b10000000)
Used module:         \ll_tx_ctrl
Used module:     \ll_transmit(WIDTH=49,DEFAULT_TX_CRED=8'b01000)
Used module:         \syncfifo_reg(FIFO_WIDTH_WID=49,FIFO_DEPTH_WID=8'b01)
Used module:         \ll_tx_cred(ASYMMETRIC_CREDIT=1'b0,DEFAULT_TX_CRED=8'b01000)
Used module:     \ll_auto_sync(NO_MARKER=1'b1)
Used module:         \level_delay
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module syncfifo_reg(FIFO_WIDTH_WID=49,FIFO_DEPTH_WID=8'b01).
<suppressed ~8 debug messages>
Optimizing module syncfifo_reg(FIFO_WIDTH_WID=149,FIFO_DEPTH_WID=8'b01).
<suppressed ~8 debug messages>
Optimizing module syncfifo_mem1r1w(FIFO_WIDTH_WID=6,FIFO_DEPTH_WID=8'b01000).
<suppressed ~4 debug messages>
Optimizing module syncfifo_ram(FIFO_WIDTH_WID=6,FIFO_DEPTH_WID=8'b01000).
<suppressed ~9 debug messages>
Optimizing module syncfifo_mem1r1w(FIFO_WIDTH_WID=135,FIFO_DEPTH_WID=8'b10000000).
<suppressed ~4 debug messages>
Optimizing module syncfifo_ram(FIFO_WIDTH_WID=135,FIFO_DEPTH_WID=8'b10000000).
<suppressed ~9 debug messages>
Optimizing module rrarb(REQUESTORS=5).
<suppressed ~2 debug messages>
Optimizing module ll_tx_ctrl.
Optimizing module ll_tx_cred(ASYMMETRIC_CREDIT=1'b0,DEFAULT_TX_CRED=8'b10000000).
<suppressed ~16 debug messages>
Optimizing module ll_tx_cred(ASYMMETRIC_CREDIT=1'b0,DEFAULT_TX_CRED=8'b01000).
<suppressed ~16 debug messages>
Optimizing module ll_transmit(WIDTH=49,DEFAULT_TX_CRED=8'b01000).
<suppressed ~2 debug messages>
Optimizing module ll_transmit(WIDTH=149,DEFAULT_TX_CRED=8'b10000000).
<suppressed ~2 debug messages>
Optimizing module ll_rx_push.
Optimizing module ll_rx_ctrl(FIFO_COUNT_MSB=7).
<suppressed ~2 debug messages>
Optimizing module ll_rx_ctrl(FIFO_COUNT_MSB=3).
<suppressed ~2 debug messages>
Optimizing module ll_receive(WIDTH=6,DEPTH=8'b01000).
<suppressed ~2 debug messages>
Optimizing module ll_receive(WIDTH=135,DEPTH=8'b10000000).
<suppressed ~2 debug messages>
Optimizing module level_delay.
<suppressed ~4 debug messages>
Optimizing module ll_auto_sync(NO_MARKER=1'b1).
<suppressed ~6 debug messages>
Optimizing module axi_mm_a32_d128_packet_master_name.
Optimizing module axi_mm_a32_d128_packet_master_concat.
<suppressed ~11 debug messages>
Optimizing module axi_mm_a32_d128_packet_master_top.

yosys> bmuxmap

3.5. Executing BMUXMAP pass.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).
Deleting now unused module axi_mm_a32_d128_packet_master_concat.
Deleting now unused module axi_mm_a32_d128_packet_master_name.
Deleting now unused module level_delay.
Deleting now unused module ll_auto_sync(NO_MARKER=1'b1).
Deleting now unused module ll_receive(WIDTH=135,DEPTH=8'b10000000).
Deleting now unused module ll_receive(WIDTH=6,DEPTH=8'b01000).
Deleting now unused module ll_rx_ctrl(FIFO_COUNT_MSB=3).
Deleting now unused module ll_rx_ctrl(FIFO_COUNT_MSB=7).
Deleting now unused module ll_rx_push.
Deleting now unused module ll_transmit(WIDTH=149,DEFAULT_TX_CRED=8'b10000000).
Deleting now unused module ll_transmit(WIDTH=49,DEFAULT_TX_CRED=8'b01000).
Deleting now unused module ll_tx_cred(ASYMMETRIC_CREDIT=1'b0,DEFAULT_TX_CRED=8'b01000).
Deleting now unused module ll_tx_cred(ASYMMETRIC_CREDIT=1'b0,DEFAULT_TX_CRED=8'b10000000).
Deleting now unused module ll_tx_ctrl.
Deleting now unused module rrarb(REQUESTORS=5).
Deleting now unused module syncfifo_mem1r1w(FIFO_WIDTH_WID=135,FIFO_DEPTH_WID=8'b10000000).
Deleting now unused module syncfifo_mem1r1w(FIFO_WIDTH_WID=6,FIFO_DEPTH_WID=8'b01000).
Deleting now unused module syncfifo_ram(FIFO_WIDTH_WID=135,FIFO_DEPTH_WID=8'b10000000).
Deleting now unused module syncfifo_ram(FIFO_WIDTH_WID=6,FIFO_DEPTH_WID=8'b01000).
Deleting now unused module syncfifo_reg(FIFO_WIDTH_WID=149,FIFO_DEPTH_WID=8'b01).
Deleting now unused module syncfifo_reg(FIFO_WIDTH_WID=49,FIFO_DEPTH_WID=8'b01).
<suppressed ~26 debug messages>

yosys> bmuxmap

3.8. Executing BMUXMAP pass.

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.
<suppressed ~50 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..
Removed 93 unused cells and 4459 unused wires.
<suppressed ~466 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module axi_mm_a32_d128_packet_master_top...
Found and reported 0 problems.

yosys> opt_expr

3.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.
<suppressed ~10 debug messages>

yosys> opt_merge -nomux

3.16. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

yosys> opt_muxtree

3.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \axi_mm_a32_d128_packet_master_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

yosys> opt_reduce

3.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \axi_mm_a32_d128_packet_master_top.
    New ctrl vector for $pmux cell $flatten\axi_mm_a32_d128_packet_master_concat.$verific$select_9$axi_mm_a32_d128_packet_master_concat.sv:97$2519: { $flatten\axi_mm_a32_d128_packet_master_concat.$verific$n10$2455 $flatten\axi_mm_a32_d128_packet_master_concat.$verific$n11$2456 $flatten\axi_mm_a32_d128_packet_master_concat.$verific$n12$2457 $flatten\axi_mm_a32_d128_packet_master_concat.$verific$n13$2458 }
  Optimizing cells in module \axi_mm_a32_d128_packet_master_top.
Performed a total of 1 changes.

yosys> opt_merge

3.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_share

3.20. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.21. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\ll_transmit_iw.\syncfifo_ii.$verific$write_addr_reg_reg[0]$syncfifo_reg.sv:123$5296 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iw.\syncfifo_ii.$verific$read_addr_reg_reg[0]$syncfifo_reg.sv:143$5306 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iw.\syncfifo_ii.$verific$numfilled_reg_reg[0]$syncfifo_reg.sv:184$5331 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iw.\syncfifo_ii.$verific$memory_reg$syncfifo_reg.sv:286$5368 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iw.\syncfifo_ii.$verific$full_reg_reg$syncfifo_reg.sv:227$5345 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iw.\syncfifo_ii.$verific$empty_reg_reg$syncfifo_reg.sv:239$5353 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iw.\ll_tx_cred_ii.$verific$will_have_credit_reg_reg$ll_tx_cred.sv:218$3978 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iw.\ll_tx_cred_ii.$verific$tx_credit_reg_reg$ll_tx_cred.sv:200$3969 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iw.\ll_tx_cred_ii.$verific$tx_credit_pls1_reg_reg$ll_tx_cred.sv:179$3956 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iw.\ll_tx_cred_ii.$verific$tx_credit_min1_reg_reg$ll_tx_cred.sv:172$3953 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iw.\ll_tx_cred_ii.$verific$tx_credit_inc_nonasym_reg$ll_tx_cred.sv:99$3928 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iw.$verific$tx_underflow_sticky_reg$ll_transmit.sv:195$3568 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iw.$verific$tx_overflow_sticky_reg$ll_transmit.sv:189$3566 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$write_addr_reg_reg[0]$syncfifo_reg.sv:123$5452 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$read_addr_reg_reg[0]$syncfifo_reg.sv:143$5462 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$numfilled_reg_reg[0]$syncfifo_reg.sv:184$5487 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$memory_reg$syncfifo_reg.sv:286$5524 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$full_reg_reg$syncfifo_reg.sv:227$5501 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$empty_reg_reg$syncfifo_reg.sv:239$5509 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iaw.\ll_tx_cred_ii.$verific$will_have_credit_reg_reg$ll_tx_cred.sv:218$3852 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iaw.\ll_tx_cred_ii.$verific$tx_credit_reg_reg$ll_tx_cred.sv:200$3843 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iaw.\ll_tx_cred_ii.$verific$tx_credit_pls1_reg_reg$ll_tx_cred.sv:179$3830 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iaw.\ll_tx_cred_ii.$verific$tx_credit_min1_reg_reg$ll_tx_cred.sv:172$3827 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iaw.\ll_tx_cred_ii.$verific$tx_credit_inc_nonasym_reg$ll_tx_cred.sv:99$3802 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iaw.$verific$tx_underflow_sticky_reg$ll_transmit.sv:195$3727 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iaw.$verific$tx_overflow_sticky_reg$ll_transmit.sv:189$3725 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iar.\syncfifo_ii.$verific$write_addr_reg_reg[0]$syncfifo_reg.sv:123$5452 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iar.\syncfifo_ii.$verific$read_addr_reg_reg[0]$syncfifo_reg.sv:143$5462 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iar.\syncfifo_ii.$verific$numfilled_reg_reg[0]$syncfifo_reg.sv:184$5487 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iar.\syncfifo_ii.$verific$memory_reg$syncfifo_reg.sv:286$5524 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iar.\syncfifo_ii.$verific$full_reg_reg$syncfifo_reg.sv:227$5501 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iar.\syncfifo_ii.$verific$empty_reg_reg$syncfifo_reg.sv:239$5509 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iar.\ll_tx_cred_ii.$verific$will_have_credit_reg_reg$ll_tx_cred.sv:218$3852 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iar.\ll_tx_cred_ii.$verific$txonline_dly_reg$ll_tx_cred.sv:117$3805 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iar.\ll_tx_cred_ii.$verific$tx_credit_reg_reg$ll_tx_cred.sv:200$3843 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iar.\ll_tx_cred_ii.$verific$tx_credit_pls1_reg_reg$ll_tx_cred.sv:179$3830 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iar.\ll_tx_cred_ii.$verific$tx_credit_min1_reg_reg$ll_tx_cred.sv:172$3827 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iar.\ll_tx_cred_ii.$verific$tx_credit_inc_nonasym_reg$ll_tx_cred.sv:99$3802 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iar.$verific$tx_underflow_sticky_reg$ll_transmit.sv:195$3727 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_transmit_iar.$verific$tx_overflow_sticky_reg$ll_transmit.sv:189$3725 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$rddata_reg$syncfifo_mem1r1w.sv:118$4993 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ir.\syncfifo_ii.$verific$write_addr_reg_reg$syncfifo_ram.sv:123$4231 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ir.\syncfifo_ii.$verific$read_addr_reg_reg$syncfifo_ram.sv:143$4240 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ir.\syncfifo_ii.$verific$numfilled_reg_reg$syncfifo_ram.sv:184$4265 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ir.\syncfifo_ii.$verific$full_reg_reg$syncfifo_ram.sv:227$4281 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ir.\syncfifo_ii.$verific$empty_reg_reg$syncfifo_ram.sv:239$4289 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ir.\ll_rx_ctrl_ii.$verific$rxfifo_i_empty_dly_reg_reg$ll_rx_ctrl.sv:71$3193 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ir.\ll_rx_ctrl_ii.$verific$rxfifo_corner_case_reg_reg$ll_rx_ctrl.sv:60$3189 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ir.$verific$rx_underflow_sticky_reg$ll_receive.sv:187$3064 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ir.$verific$rx_overflow_sticky_reg$ll_receive.sv:181$3062 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ib.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$rddata_reg$syncfifo_mem1r1w.sv:118$5213 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ib.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$5208 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ib.\syncfifo_ii.$verific$write_addr_reg_reg$syncfifo_ram.sv:123$5077 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ib.\syncfifo_ii.$verific$read_addr_reg_reg$syncfifo_ram.sv:143$5086 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ib.\syncfifo_ii.$verific$numfilled_reg_reg$syncfifo_ram.sv:184$5111 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ib.\syncfifo_ii.$verific$full_reg_reg$syncfifo_ram.sv:227$5127 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ib.\syncfifo_ii.$verific$empty_reg_reg$syncfifo_ram.sv:239$5135 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ib.\ll_rx_ctrl_ii.$verific$rxfifo_i_empty_dly_reg_reg$ll_rx_ctrl.sv:71$3153 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ib.\ll_rx_ctrl_ii.$verific$rxfifo_corner_case_reg_reg$ll_rx_ctrl.sv:60$3149 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ib.$verific$rx_underflow_sticky_reg$ll_receive.sv:187$3122 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_receive_ib.$verific$rx_overflow_sticky_reg$ll_receive.sv:181$3120 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_auto_sync_i.\level_delay_i_zvalue.$verific$count_reg_reg$level_delay.sv:60$2733 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_auto_sync_i.\level_delay_i_zvalue.$verific$count_eq_dlyval_reg_reg$level_delay.sv:68$2738 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_auto_sync_i.\level_delay_i_yvalue.$verific$count_reg_reg$level_delay.sv:60$2733 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_auto_sync_i.\level_delay_i_yvalue.$verific$count_eq_dlyval_reg_reg$level_delay.sv:68$2738 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_auto_sync_i.\level_delay_i_xvalue.$verific$count_reg_reg$level_delay.sv:60$2733 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_auto_sync_i.\level_delay_i_xvalue.$verific$count_eq_dlyval_reg_reg$level_delay.sv:68$2738 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_auto_sync_i.$verific$rxon_holdoff_hold_reg_reg$ll_auto_sync.sv:196$2705 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_auto_sync_i.$verific$delay_z_2nd_marker_reg$ll_auto_sync.sv:135$2673 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\ll_auto_sync_i.$verific$delay_z_1st_marker_reg$ll_auto_sync.sv:117$2667 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\axi_mm_a32_d128_packet_master_concat.\rrarb_itx.$verific$last_grantaddr_reg_reg$rrarb.sv:107$4147 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\axi_mm_a32_d128_packet_master_concat.$verific$tx_w02_pushbit_reg$axi_mm_a32_d128_packet_master_concat.sv:136$2540 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\axi_mm_a32_d128_packet_master_concat.$verific$tx_w01_pushbit_reg$axi_mm_a32_d128_packet_master_concat.sv:136$2541 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\axi_mm_a32_d128_packet_master_concat.$verific$rx_grant_enc_dly0_reg_reg$axi_mm_a32_d128_packet_master_concat.sv:190$2564 ($aldff) from module axi_mm_a32_d128_packet_master_top.
Changing const-value async load to async reset on $flatten\axi_mm_a32_d128_packet_master_concat.$verific$rx_buffer_dly0_reg_reg$axi_mm_a32_d128_packet_master_concat.sv:190$2565 ($aldff) from module axi_mm_a32_d128_packet_master_top.

yosys> opt_clean

3.22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..
Removed 8 unused cells and 42 unused wires.
<suppressed ~29 debug messages>

yosys> opt_expr

3.23. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.

yosys> opt_muxtree

3.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \axi_mm_a32_d128_packet_master_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

yosys> opt_reduce

3.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \axi_mm_a32_d128_packet_master_top.
Performed a total of 0 changes.

yosys> opt_merge

3.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_share

3.27. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.28. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..

yosys> opt_expr

3.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.
MAX OPT ITERATION = 2

yosys> fsm -encoding binary

3.31. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.31.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.31.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.31.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..

yosys> fsm_opt

3.31.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.31.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.31.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.31.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.

yosys> opt_merge -nomux

3.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.34. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \axi_mm_a32_d128_packet_master_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

yosys> opt_reduce

3.35. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \axi_mm_a32_d128_packet_master_top.
Performed a total of 0 changes.

yosys> opt_merge

3.36. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_share

3.37. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.38. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\ll_transmit_iw.\syncfifo_ii.$verific$numfilled_reg_reg[0]$syncfifo_reg.sv:184$5331 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\ll_transmit_iw.\syncfifo_ii.$verific$n50$5238, Q = \ll_transmit_iw.syncfifo_ii.numfilled_reg).
Adding EN signal on $flatten\ll_transmit_iw.\syncfifo_ii.$verific$memory_reg$syncfifo_reg.sv:286$5368 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \user_wlast \user_wstrb \user_wdata \user_wid }, Q = \ll_transmit_iw.syncfifo_ii.memory[0]).
Adding EN signal on $flatten\ll_transmit_iw.\syncfifo_ii.$verific$full_reg_reg$syncfifo_reg.sv:227$5345 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\ll_transmit_iw.\syncfifo_ii.$verific$n99$5256, Q = \ll_transmit_iw.syncfifo_ii.full_reg).
Adding EN signal on $flatten\ll_transmit_iw.\syncfifo_ii.$verific$empty_reg_reg$syncfifo_reg.sv:239$5353 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\ll_transmit_iw.\syncfifo_ii.$verific$n121$5263, Q = \ll_transmit_iw.syncfifo_ii.empty_reg).
Adding EN signal on $flatten\ll_transmit_iw.$verific$tx_underflow_sticky_reg$ll_transmit.sv:195$3568 ($adff) from module axi_mm_a32_d128_packet_master_top (D = 1'1, Q = \ll_transmit_iw.tx_underflow_sticky).
Adding EN signal on $flatten\ll_transmit_iw.$verific$tx_overflow_sticky_reg$ll_transmit.sv:189$3566 ($adff) from module axi_mm_a32_d128_packet_master_top (D = 1'1, Q = \ll_transmit_iw.tx_overflow_sticky).
Adding EN signal on $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$numfilled_reg_reg[0]$syncfifo_reg.sv:184$5487 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$n50$5394, Q = \ll_transmit_iaw.syncfifo_ii.numfilled_reg).
Adding EN signal on $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$memory_reg$syncfifo_reg.sv:286$5524 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \user_awaddr \user_awburst \user_awlen \user_awsize \user_awid }, Q = \ll_transmit_iaw.syncfifo_ii.memory[0]).
Adding EN signal on $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$full_reg_reg$syncfifo_reg.sv:227$5501 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$n99$5412, Q = \ll_transmit_iaw.syncfifo_ii.full_reg).
Adding EN signal on $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$empty_reg_reg$syncfifo_reg.sv:239$5509 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$n121$5419, Q = \ll_transmit_iaw.syncfifo_ii.empty_reg).
Adding EN signal on $flatten\ll_transmit_iaw.$verific$tx_underflow_sticky_reg$ll_transmit.sv:195$3727 ($adff) from module axi_mm_a32_d128_packet_master_top (D = 1'1, Q = \ll_transmit_iaw.tx_underflow_sticky).
Adding EN signal on $flatten\ll_transmit_iaw.$verific$tx_overflow_sticky_reg$ll_transmit.sv:189$3725 ($adff) from module axi_mm_a32_d128_packet_master_top (D = 1'1, Q = \ll_transmit_iaw.tx_overflow_sticky).
Adding EN signal on $flatten\ll_transmit_iar.\syncfifo_ii.$verific$numfilled_reg_reg[0]$syncfifo_reg.sv:184$5487 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\ll_transmit_iar.\syncfifo_ii.$verific$n50$5394, Q = \ll_transmit_iar.syncfifo_ii.numfilled_reg).
Adding EN signal on $flatten\ll_transmit_iar.\syncfifo_ii.$verific$memory_reg$syncfifo_reg.sv:286$5524 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \user_araddr \user_arburst \user_arlen \user_arsize \user_arid }, Q = \ll_transmit_iar.syncfifo_ii.memory[0]).
Adding EN signal on $flatten\ll_transmit_iar.\syncfifo_ii.$verific$full_reg_reg$syncfifo_reg.sv:227$5501 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\ll_transmit_iar.\syncfifo_ii.$verific$n99$5412, Q = \ll_transmit_iar.syncfifo_ii.full_reg).
Adding EN signal on $flatten\ll_transmit_iar.\syncfifo_ii.$verific$empty_reg_reg$syncfifo_reg.sv:239$5509 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\ll_transmit_iar.\syncfifo_ii.$verific$n121$5419, Q = \ll_transmit_iar.syncfifo_ii.empty_reg).
Adding EN signal on $flatten\ll_transmit_iar.$verific$tx_underflow_sticky_reg$ll_transmit.sv:195$3727 ($adff) from module axi_mm_a32_d128_packet_master_top (D = 1'1, Q = \ll_transmit_iar.tx_underflow_sticky).
Adding EN signal on $flatten\ll_transmit_iar.$verific$tx_overflow_sticky_reg$ll_transmit.sv:189$3725 ($adff) from module axi_mm_a32_d128_packet_master_top (D = 1'1, Q = \ll_transmit_iar.tx_overflow_sticky).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[0]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[1]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[2]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[3]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[4]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[5]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[6]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[7]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[8]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[9]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[10]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[11]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[12]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[13]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[14]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[15]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[16]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[17]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[18]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[19]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[20]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[21]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[22]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[23]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[24]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[25]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[26]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[27]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[28]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[29]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[30]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[31]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[32]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[33]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[34]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[35]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[36]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[37]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[38]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[39]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[40]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[41]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[42]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[43]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[44]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[45]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[46]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[47]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[48]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[49]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[50]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[51]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[52]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[53]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[54]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[55]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[56]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[57]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[58]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[59]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[60]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[61]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[62]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[63]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[64]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[65]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[66]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[67]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[68]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[69]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[70]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[71]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[72]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[73]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[74]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[75]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[76]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[77]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[78]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[79]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[80]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[81]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[82]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[83]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[84]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[85]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[86]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[87]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[88]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[89]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[90]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[91]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[92]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[93]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[94]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[95]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[96]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[97]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[98]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[99]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[100]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[101]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[102]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[103]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[104]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[105]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[106]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[107]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[108]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[109]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[110]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[111]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[112]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[113]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[114]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[115]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[116]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[117]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[118]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[119]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[120]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[121]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[122]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[123]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[124]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[125]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[126]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$4988 ($adff) from module axi_mm_a32_d128_packet_master_top (D = { \axi_mm_a32_d128_packet_master_concat.rx_buffer_dly0_reg [61:0] \rx_phy0 [75:3] }, Q = \ll_receive_ir.syncfifo_ii.syncfifo_mem1r1w_i.memory[127]).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.$verific$numfilled_reg_reg$syncfifo_ram.sv:184$4265 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\ll_receive_ir.\syncfifo_ii.$verific$n242$4202, Q = \ll_receive_ir.syncfifo_ii.numfilled_reg).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.$verific$full_reg_reg$syncfifo_ram.sv:227$4281 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\ll_receive_ir.\syncfifo_ii.$verific$n471$4166, Q = \ll_receive_ir.syncfifo_ii.full_reg).
Adding EN signal on $flatten\ll_receive_ir.\syncfifo_ii.$verific$empty_reg_reg$syncfifo_ram.sv:239$4289 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\ll_receive_ir.\syncfifo_ii.$verific$n491$4173, Q = \ll_receive_ir.syncfifo_ii.empty_reg).
Adding EN signal on $flatten\ll_receive_ir.$verific$rx_underflow_sticky_reg$ll_receive.sv:187$3064 ($adff) from module axi_mm_a32_d128_packet_master_top (D = 1'1, Q = \ll_receive_ir.rx_underflow_sticky).
Adding EN signal on $flatten\ll_receive_ir.$verific$rx_overflow_sticky_reg$ll_receive.sv:181$3062 ($adff) from module axi_mm_a32_d128_packet_master_top (D = 1'1, Q = \ll_receive_ir.rx_overflow_sticky).
Adding EN signal on $flatten\ll_receive_ib.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$5208 ($adff) from module axi_mm_a32_d128_packet_master_top (D = \rx_phy0 [8:3], Q = \ll_receive_ib.syncfifo_ii.syncfifo_mem1r1w_i.memory[0]).
Adding EN signal on $flatten\ll_receive_ib.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$5208 ($adff) from module axi_mm_a32_d128_packet_master_top (D = \rx_phy0 [8:3], Q = \ll_receive_ib.syncfifo_ii.syncfifo_mem1r1w_i.memory[1]).
Adding EN signal on $flatten\ll_receive_ib.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$5208 ($adff) from module axi_mm_a32_d128_packet_master_top (D = \rx_phy0 [8:3], Q = \ll_receive_ib.syncfifo_ii.syncfifo_mem1r1w_i.memory[2]).
Adding EN signal on $flatten\ll_receive_ib.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$5208 ($adff) from module axi_mm_a32_d128_packet_master_top (D = \rx_phy0 [8:3], Q = \ll_receive_ib.syncfifo_ii.syncfifo_mem1r1w_i.memory[3]).
Adding EN signal on $flatten\ll_receive_ib.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$5208 ($adff) from module axi_mm_a32_d128_packet_master_top (D = \rx_phy0 [8:3], Q = \ll_receive_ib.syncfifo_ii.syncfifo_mem1r1w_i.memory[4]).
Adding EN signal on $flatten\ll_receive_ib.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$5208 ($adff) from module axi_mm_a32_d128_packet_master_top (D = \rx_phy0 [8:3], Q = \ll_receive_ib.syncfifo_ii.syncfifo_mem1r1w_i.memory[5]).
Adding EN signal on $flatten\ll_receive_ib.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$5208 ($adff) from module axi_mm_a32_d128_packet_master_top (D = \rx_phy0 [8:3], Q = \ll_receive_ib.syncfifo_ii.syncfifo_mem1r1w_i.memory[6]).
Adding EN signal on $flatten\ll_receive_ib.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$memory_reg$syncfifo_mem1r1w.sv:108$5208 ($adff) from module axi_mm_a32_d128_packet_master_top (D = \rx_phy0 [8:3], Q = \ll_receive_ib.syncfifo_ii.syncfifo_mem1r1w_i.memory[7]).
Adding EN signal on $flatten\ll_receive_ib.\syncfifo_ii.$verific$numfilled_reg_reg$syncfifo_ram.sv:184$5111 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\ll_receive_ib.\syncfifo_ii.$verific$n134$5048, Q = \ll_receive_ib.syncfifo_ii.numfilled_reg).
Adding EN signal on $flatten\ll_receive_ib.\syncfifo_ii.$verific$full_reg_reg$syncfifo_ram.sv:227$5127 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\ll_receive_ib.\syncfifo_ii.$verific$n271$5012, Q = \ll_receive_ib.syncfifo_ii.full_reg).
Adding EN signal on $flatten\ll_receive_ib.\syncfifo_ii.$verific$empty_reg_reg$syncfifo_ram.sv:239$5135 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\ll_receive_ib.\syncfifo_ii.$verific$n291$5019, Q = \ll_receive_ib.syncfifo_ii.empty_reg).
Adding EN signal on $flatten\ll_receive_ib.$verific$rx_underflow_sticky_reg$ll_receive.sv:187$3122 ($adff) from module axi_mm_a32_d128_packet_master_top (D = 1'1, Q = \ll_receive_ib.rx_underflow_sticky).
Adding EN signal on $flatten\ll_receive_ib.$verific$rx_overflow_sticky_reg$ll_receive.sv:181$3120 ($adff) from module axi_mm_a32_d128_packet_master_top (D = 1'1, Q = \ll_receive_ib.rx_overflow_sticky).
Adding EN signal on $flatten\ll_auto_sync_i.\level_delay_i_zvalue.$verific$count_reg_reg$level_delay.sv:60$2733 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\ll_auto_sync_i.\level_delay_i_zvalue.$verific$n95$2723, Q = \ll_auto_sync_i.level_delay_i_zvalue.count_reg).
Adding EN signal on $flatten\ll_auto_sync_i.\level_delay_i_yvalue.$verific$count_reg_reg$level_delay.sv:60$2733 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\ll_auto_sync_i.\level_delay_i_yvalue.$verific$n95$2723, Q = \ll_auto_sync_i.level_delay_i_yvalue.count_reg).
Adding EN signal on $flatten\ll_auto_sync_i.\level_delay_i_xvalue.$verific$count_reg_reg$level_delay.sv:60$2733 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\ll_auto_sync_i.\level_delay_i_xvalue.$verific$n95$2723, Q = \ll_auto_sync_i.level_delay_i_xvalue.count_reg).
Adding EN signal on $flatten\ll_auto_sync_i.$verific$rxon_holdoff_hold_reg_reg$ll_auto_sync.sv:196$2705 ($adff) from module axi_mm_a32_d128_packet_master_top (D = 1'0, Q = \ll_auto_sync_i.rxon_holdoff_hold_reg).
Adding EN signal on $flatten\axi_mm_a32_d128_packet_master_concat.\rrarb_itx.$verific$last_grantaddr_reg_reg$rrarb.sv:107$4147 ($adff) from module axi_mm_a32_d128_packet_master_top (D = $flatten\axi_mm_a32_d128_packet_master_concat.\rrarb_itx.$verific$n148$4064, Q = \axi_mm_a32_d128_packet_master_concat.rrarb_itx.last_grantaddr_reg).

yosys> opt_clean

3.39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..
Removed 171 unused cells and 171 unused wires.
<suppressed ~177 debug messages>

yosys> opt_expr

3.40. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.
<suppressed ~15 debug messages>

yosys> opt_muxtree

3.41. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \axi_mm_a32_d128_packet_master_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

yosys> opt_reduce

3.42. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \axi_mm_a32_d128_packet_master_top.
Performed a total of 0 changes.

yosys> opt_merge

3.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_share

3.44. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.45. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.

yosys> opt_muxtree

3.48. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \axi_mm_a32_d128_packet_master_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

yosys> opt_reduce

3.49. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \axi_mm_a32_d128_packet_master_top.
Performed a total of 0 changes.

yosys> opt_merge

3.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_share

3.51. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.52. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..

yosys> opt_expr

3.54. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.
MAX OPT ITERATION = 3

yosys> wreduce -keepdc

3.55. Executing WREDUCE pass (reducing word size of cells).
Removed top 7 bits (of 8) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_transmit_iw.\ll_tx_cred_ii.$verific$sub_66$ll_tx_cred.sv:172$3951 ($sub).
Removed top 7 bits (of 8) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_transmit_iw.\ll_tx_cred_ii.$verific$add_73$ll_tx_cred.sv:179$3954 ($add).
Removed top 1 bits (of 2) from port A of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_transmit_iw.\syncfifo_ii.$verific$sub_37$syncfifo_reg.sv:155$5311 ($sub).
Removed top 1 bits (of 2) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_transmit_iw.\syncfifo_ii.$verific$sub_37$syncfifo_reg.sv:155$5311 ($sub).
Removed top 1 bits (of 2) from port Y of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_transmit_iw.\syncfifo_ii.$verific$sub_37$syncfifo_reg.sv:155$5311 ($sub).
Removed top 7 bits (of 8) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_transmit_iaw.\ll_tx_cred_ii.$verific$sub_66$ll_tx_cred.sv:172$3825 ($sub).
Removed top 7 bits (of 8) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_transmit_iaw.\ll_tx_cred_ii.$verific$add_73$ll_tx_cred.sv:179$3828 ($add).
Removed top 1 bits (of 2) from port A of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_transmit_iaw.\syncfifo_ii.$verific$sub_37$syncfifo_reg.sv:155$5467 ($sub).
Removed top 1 bits (of 2) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_transmit_iaw.\syncfifo_ii.$verific$sub_37$syncfifo_reg.sv:155$5467 ($sub).
Removed top 1 bits (of 2) from port Y of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_transmit_iaw.\syncfifo_ii.$verific$sub_37$syncfifo_reg.sv:155$5467 ($sub).
Removed top 7 bits (of 8) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_transmit_iar.\ll_tx_cred_ii.$verific$sub_66$ll_tx_cred.sv:172$3825 ($sub).
Removed top 7 bits (of 8) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_transmit_iar.\ll_tx_cred_ii.$verific$add_73$ll_tx_cred.sv:179$3828 ($add).
Removed top 1 bits (of 2) from port A of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_transmit_iar.\syncfifo_ii.$verific$sub_37$syncfifo_reg.sv:155$5467 ($sub).
Removed top 1 bits (of 2) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_transmit_iar.\syncfifo_ii.$verific$sub_37$syncfifo_reg.sv:155$5467 ($sub).
Removed top 1 bits (of 2) from port Y of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_transmit_iar.\syncfifo_ii.$verific$sub_37$syncfifo_reg.sv:155$5467 ($sub).
Removed top 1 bits (of 2) from port B of cell axi_mm_a32_d128_packet_master_top.$auto$opt_dff.cc:195:make_patterns_logic$6225 ($ne).
Removed top 1 bits (of 2) from port B of cell axi_mm_a32_d128_packet_master_top.$auto$opt_dff.cc:195:make_patterns_logic$6228 ($ne).
Removed top 1 bits (of 2) from port B of cell axi_mm_a32_d128_packet_master_top.$auto$opt_dff.cc:195:make_patterns_logic$6231 ($ne).
Removed top 7 bits (of 8) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_receive_ir.\ll_rx_ctrl_ii.$verific$equal_8$ll_rx_ctrl.sv:60$3186 ($eq).
Removed top 1 bits (of 9) from port A of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_receive_ir.\syncfifo_ii.$verific$sub_37$syncfifo_ram.sv:155$4245 ($sub).
Removed top 8 bits (of 9) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_receive_ir.\syncfifo_ii.$verific$sub_37$syncfifo_ram.sv:155$4245 ($sub).
Removed top 1 bits (of 9) from port Y of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_receive_ir.\syncfifo_ii.$verific$sub_37$syncfifo_ram.sv:155$4245 ($sub).
Removed top 6 bits (of 7) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_receive_ir.\syncfifo_ii.$verific$add_5$syncfifo_ram.sv:113$4223 ($add).
Removed top 7 bits (of 8) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_receive_ir.\syncfifo_ii.$verific$add_35$syncfifo_ram.sv:153$4243 ($add).
Removed top 6 bits (of 7) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_receive_ir.\syncfifo_ii.$verific$add_20$syncfifo_ram.sv:133$4234 ($add).
Removed top 127 bits (of 128) from port A of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_receive_ir.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$Decoder_135$syncfifo_mem1r1w.sv:107$4858 ($shl).
Removed top 3 bits (of 4) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_receive_ib.\ll_rx_ctrl_ii.$verific$equal_8$ll_rx_ctrl.sv:60$3146 ($eq).
Removed top 1 bits (of 5) from port A of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_receive_ib.\syncfifo_ii.$verific$sub_37$syncfifo_ram.sv:155$5091 ($sub).
Removed top 4 bits (of 5) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_receive_ib.\syncfifo_ii.$verific$sub_37$syncfifo_ram.sv:155$5091 ($sub).
Removed top 1 bits (of 5) from port Y of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_receive_ib.\syncfifo_ii.$verific$sub_37$syncfifo_ram.sv:155$5091 ($sub).
Removed top 2 bits (of 3) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_receive_ib.\syncfifo_ii.$verific$add_5$syncfifo_ram.sv:113$5069 ($add).
Removed top 3 bits (of 4) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_receive_ib.\syncfifo_ii.$verific$add_35$syncfifo_ram.sv:153$5089 ($add).
Removed top 2 bits (of 3) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_receive_ib.\syncfifo_ii.$verific$add_20$syncfifo_ram.sv:133$5080 ($add).
Removed top 7 bits (of 8) from port A of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_receive_ib.\syncfifo_ii.\syncfifo_mem1r1w_i.$verific$Decoder_15$syncfifo_mem1r1w.sv:107$5198 ($shl).
Removed top 15 bits (of 16) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_auto_sync_i.\level_delay_i_xvalue.$verific$add_10$level_delay.sv:60$2729 ($add).
Removed top 15 bits (of 16) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_auto_sync_i.\level_delay_i_yvalue.$verific$add_10$level_delay.sv:60$2729 ($add).
Removed top 15 bits (of 16) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\ll_auto_sync_i.\level_delay_i_zvalue.$verific$add_10$level_delay.sv:60$2729 ($add).
Removed top 23 bits (of 73) from mux cell axi_mm_a32_d128_packet_master_top.$flatten\axi_mm_a32_d128_packet_master_concat.$auto$bmuxmap.cc:60:execute$5676 ($mux).
Removed top 2 bits (of 3) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\axi_mm_a32_d128_packet_master_concat.$verific$equal_20$axi_mm_a32_d128_packet_master_concat.sv:115$2525 ($eq).
Removed top 1 bits (of 3) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\axi_mm_a32_d128_packet_master_concat.$verific$equal_36$axi_mm_a32_d128_packet_master_concat.sv:134$2534 ($eq).
Removed top 1 bits (of 3) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\axi_mm_a32_d128_packet_master_concat.$verific$equal_39$axi_mm_a32_d128_packet_master_concat.sv:135$2537 ($eq).
Removed top 3 bits (of 5) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\axi_mm_a32_d128_packet_master_concat.$verific$equal_4$axi_mm_a32_d128_packet_master_concat.sv:92$2512 ($eq).
Removed top 2 bits (of 5) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\axi_mm_a32_d128_packet_master_concat.$verific$equal_5$axi_mm_a32_d128_packet_master_concat.sv:93$2513 ($eq).
Removed top 1 bits (of 5) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\axi_mm_a32_d128_packet_master_concat.$verific$equal_6$axi_mm_a32_d128_packet_master_concat.sv:94$2514 ($eq).
Removed top 1 bits (of 2) from port B of cell axi_mm_a32_d128_packet_master_top.$flatten\axi_mm_a32_d128_packet_master_concat.$verific$equal_66$axi_mm_a32_d128_packet_master_concat.sv:172$2554 ($eq).
Removed top 10 bits (of 73) from FF cell axi_mm_a32_d128_packet_master_top.$flatten\axi_mm_a32_d128_packet_master_concat.$verific$rx_buffer_dly0_reg_reg$axi_mm_a32_d128_packet_master_concat.sv:190$2565 ($adff).
Removed top 1 bits (of 6) from port Y of cell axi_mm_a32_d128_packet_master_top.$flatten\axi_mm_a32_d128_packet_master_concat.\rrarb_itx.$verific$shift_left_3$rrarb.sv:88$4071 ($shl).
Removed top 1 bits (of 5) from wire axi_mm_a32_d128_packet_master_top.$flatten\ll_receive_ib.\syncfifo_ii.$verific$n113$5044.
Removed top 1 bits (of 9) from wire axi_mm_a32_d128_packet_master_top.$flatten\ll_receive_ir.\syncfifo_ii.$verific$n205$4198.
Removed top 1 bits (of 2) from wire axi_mm_a32_d128_packet_master_top.$flatten\ll_transmit_iar.\syncfifo_ii.$verific$n44$5430.
Removed top 1 bits (of 2) from wire axi_mm_a32_d128_packet_master_top.$flatten\ll_transmit_iaw.\syncfifo_ii.$verific$n44$5430.
Removed top 1 bits (of 2) from wire axi_mm_a32_d128_packet_master_top.$flatten\ll_transmit_iw.\syncfifo_ii.$verific$n44$5274.

yosys> peepopt

3.56. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.58. Executing BMUXMAP pass.

yosys> demuxmap

3.59. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.60. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module axi_mm_a32_d128_packet_master_top:
  creating $macc model for $flatten\ll_auto_sync_i.\level_delay_i_xvalue.$verific$add_10$level_delay.sv:60$2729 ($add).
  creating $macc model for $flatten\ll_auto_sync_i.\level_delay_i_yvalue.$verific$add_10$level_delay.sv:60$2729 ($add).
  creating $macc model for $flatten\ll_auto_sync_i.\level_delay_i_zvalue.$verific$add_10$level_delay.sv:60$2729 ($add).
  creating $macc model for $flatten\ll_receive_ib.\syncfifo_ii.$verific$add_20$syncfifo_ram.sv:133$5080 ($add).
  creating $macc model for $flatten\ll_receive_ib.\syncfifo_ii.$verific$add_35$syncfifo_ram.sv:153$5089 ($add).
  creating $macc model for $flatten\ll_receive_ib.\syncfifo_ii.$verific$add_5$syncfifo_ram.sv:113$5069 ($add).
  creating $macc model for $flatten\ll_receive_ib.\syncfifo_ii.$verific$sub_37$syncfifo_ram.sv:155$5091 ($sub).
  creating $macc model for $flatten\ll_receive_ir.\syncfifo_ii.$verific$add_20$syncfifo_ram.sv:133$4234 ($add).
  creating $macc model for $flatten\ll_receive_ir.\syncfifo_ii.$verific$add_35$syncfifo_ram.sv:153$4243 ($add).
  creating $macc model for $flatten\ll_receive_ir.\syncfifo_ii.$verific$add_5$syncfifo_ram.sv:113$4223 ($add).
  creating $macc model for $flatten\ll_receive_ir.\syncfifo_ii.$verific$sub_37$syncfifo_ram.sv:155$4245 ($sub).
  creating $macc model for $flatten\ll_transmit_iar.\ll_tx_cred_ii.$verific$add_73$ll_tx_cred.sv:179$3828 ($add).
  creating $macc model for $flatten\ll_transmit_iar.\ll_tx_cred_ii.$verific$sub_66$ll_tx_cred.sv:172$3825 ($sub).
  creating $macc model for $flatten\ll_transmit_iar.\syncfifo_ii.$verific$add_20$syncfifo_reg.sv:133$5455 ($add).
  creating $macc model for $flatten\ll_transmit_iar.\syncfifo_ii.$verific$add_35$syncfifo_reg.sv:153$5465 ($add).
  creating $macc model for $flatten\ll_transmit_iar.\syncfifo_ii.$verific$add_5$syncfifo_reg.sv:113$5443 ($add).
  creating $macc model for $flatten\ll_transmit_iar.\syncfifo_ii.$verific$sub_37$syncfifo_reg.sv:155$5467 ($sub).
  creating $macc model for $flatten\ll_transmit_iaw.\ll_tx_cred_ii.$verific$add_73$ll_tx_cred.sv:179$3828 ($add).
  creating $macc model for $flatten\ll_transmit_iaw.\ll_tx_cred_ii.$verific$sub_66$ll_tx_cred.sv:172$3825 ($sub).
  creating $macc model for $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$add_20$syncfifo_reg.sv:133$5455 ($add).
  creating $macc model for $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$add_35$syncfifo_reg.sv:153$5465 ($add).
  creating $macc model for $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$add_5$syncfifo_reg.sv:113$5443 ($add).
  creating $macc model for $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$sub_37$syncfifo_reg.sv:155$5467 ($sub).
  creating $macc model for $flatten\ll_transmit_iw.\ll_tx_cred_ii.$verific$add_73$ll_tx_cred.sv:179$3954 ($add).
  creating $macc model for $flatten\ll_transmit_iw.\ll_tx_cred_ii.$verific$sub_66$ll_tx_cred.sv:172$3951 ($sub).
  creating $macc model for $flatten\ll_transmit_iw.\syncfifo_ii.$verific$add_20$syncfifo_reg.sv:133$5299 ($add).
  creating $macc model for $flatten\ll_transmit_iw.\syncfifo_ii.$verific$add_35$syncfifo_reg.sv:153$5309 ($add).
  creating $macc model for $flatten\ll_transmit_iw.\syncfifo_ii.$verific$add_5$syncfifo_reg.sv:113$5287 ($add).
  creating $macc model for $flatten\ll_transmit_iw.\syncfifo_ii.$verific$sub_37$syncfifo_reg.sv:155$5311 ($sub).
  creating $alu model for $macc $flatten\ll_transmit_iw.\syncfifo_ii.$verific$sub_37$syncfifo_reg.sv:155$5311.
  creating $alu model for $macc $flatten\ll_transmit_iw.\syncfifo_ii.$verific$add_5$syncfifo_reg.sv:113$5287.
  creating $alu model for $macc $flatten\ll_transmit_iw.\syncfifo_ii.$verific$add_35$syncfifo_reg.sv:153$5309.
  creating $alu model for $macc $flatten\ll_transmit_iw.\syncfifo_ii.$verific$add_20$syncfifo_reg.sv:133$5299.
  creating $alu model for $macc $flatten\ll_transmit_iw.\ll_tx_cred_ii.$verific$sub_66$ll_tx_cred.sv:172$3951.
  creating $alu model for $macc $flatten\ll_transmit_iw.\ll_tx_cred_ii.$verific$add_73$ll_tx_cred.sv:179$3954.
  creating $alu model for $macc $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$sub_37$syncfifo_reg.sv:155$5467.
  creating $alu model for $macc $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$add_5$syncfifo_reg.sv:113$5443.
  creating $alu model for $macc $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$add_35$syncfifo_reg.sv:153$5465.
  creating $alu model for $macc $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$add_20$syncfifo_reg.sv:133$5455.
  creating $alu model for $macc $flatten\ll_transmit_iaw.\ll_tx_cred_ii.$verific$sub_66$ll_tx_cred.sv:172$3825.
  creating $alu model for $macc $flatten\ll_transmit_iaw.\ll_tx_cred_ii.$verific$add_73$ll_tx_cred.sv:179$3828.
  creating $alu model for $macc $flatten\ll_transmit_iar.\syncfifo_ii.$verific$sub_37$syncfifo_reg.sv:155$5467.
  creating $alu model for $macc $flatten\ll_transmit_iar.\syncfifo_ii.$verific$add_5$syncfifo_reg.sv:113$5443.
  creating $alu model for $macc $flatten\ll_transmit_iar.\syncfifo_ii.$verific$add_35$syncfifo_reg.sv:153$5465.
  creating $alu model for $macc $flatten\ll_transmit_iar.\syncfifo_ii.$verific$add_20$syncfifo_reg.sv:133$5455.
  creating $alu model for $macc $flatten\ll_transmit_iar.\ll_tx_cred_ii.$verific$sub_66$ll_tx_cred.sv:172$3825.
  creating $alu model for $macc $flatten\ll_transmit_iar.\ll_tx_cred_ii.$verific$add_73$ll_tx_cred.sv:179$3828.
  creating $alu model for $macc $flatten\ll_receive_ir.\syncfifo_ii.$verific$sub_37$syncfifo_ram.sv:155$4245.
  creating $alu model for $macc $flatten\ll_receive_ir.\syncfifo_ii.$verific$add_5$syncfifo_ram.sv:113$4223.
  creating $alu model for $macc $flatten\ll_receive_ir.\syncfifo_ii.$verific$add_35$syncfifo_ram.sv:153$4243.
  creating $alu model for $macc $flatten\ll_receive_ir.\syncfifo_ii.$verific$add_20$syncfifo_ram.sv:133$4234.
  creating $alu model for $macc $flatten\ll_receive_ib.\syncfifo_ii.$verific$sub_37$syncfifo_ram.sv:155$5091.
  creating $alu model for $macc $flatten\ll_receive_ib.\syncfifo_ii.$verific$add_5$syncfifo_ram.sv:113$5069.
  creating $alu model for $macc $flatten\ll_receive_ib.\syncfifo_ii.$verific$add_35$syncfifo_ram.sv:153$5089.
  creating $alu model for $macc $flatten\ll_receive_ib.\syncfifo_ii.$verific$add_20$syncfifo_ram.sv:133$5080.
  creating $alu model for $macc $flatten\ll_auto_sync_i.\level_delay_i_zvalue.$verific$add_10$level_delay.sv:60$2729.
  creating $alu model for $macc $flatten\ll_auto_sync_i.\level_delay_i_yvalue.$verific$add_10$level_delay.sv:60$2729.
  creating $alu model for $macc $flatten\ll_auto_sync_i.\level_delay_i_xvalue.$verific$add_10$level_delay.sv:60$2729.
  creating $alu cell for $flatten\ll_auto_sync_i.\level_delay_i_xvalue.$verific$add_10$level_delay.sv:60$2729: $auto$alumacc.cc:485:replace_alu$6239
  creating $alu cell for $flatten\ll_auto_sync_i.\level_delay_i_yvalue.$verific$add_10$level_delay.sv:60$2729: $auto$alumacc.cc:485:replace_alu$6242
  creating $alu cell for $flatten\ll_auto_sync_i.\level_delay_i_zvalue.$verific$add_10$level_delay.sv:60$2729: $auto$alumacc.cc:485:replace_alu$6245
  creating $alu cell for $flatten\ll_receive_ib.\syncfifo_ii.$verific$add_20$syncfifo_ram.sv:133$5080: $auto$alumacc.cc:485:replace_alu$6248
  creating $alu cell for $flatten\ll_receive_ib.\syncfifo_ii.$verific$add_35$syncfifo_ram.sv:153$5089: $auto$alumacc.cc:485:replace_alu$6251
  creating $alu cell for $flatten\ll_receive_ib.\syncfifo_ii.$verific$add_5$syncfifo_ram.sv:113$5069: $auto$alumacc.cc:485:replace_alu$6254
  creating $alu cell for $flatten\ll_receive_ib.\syncfifo_ii.$verific$sub_37$syncfifo_ram.sv:155$5091: $auto$alumacc.cc:485:replace_alu$6257
  creating $alu cell for $flatten\ll_receive_ir.\syncfifo_ii.$verific$add_20$syncfifo_ram.sv:133$4234: $auto$alumacc.cc:485:replace_alu$6260
  creating $alu cell for $flatten\ll_receive_ir.\syncfifo_ii.$verific$add_35$syncfifo_ram.sv:153$4243: $auto$alumacc.cc:485:replace_alu$6263
  creating $alu cell for $flatten\ll_receive_ir.\syncfifo_ii.$verific$add_5$syncfifo_ram.sv:113$4223: $auto$alumacc.cc:485:replace_alu$6266
  creating $alu cell for $flatten\ll_receive_ir.\syncfifo_ii.$verific$sub_37$syncfifo_ram.sv:155$4245: $auto$alumacc.cc:485:replace_alu$6269
  creating $alu cell for $flatten\ll_transmit_iar.\ll_tx_cred_ii.$verific$add_73$ll_tx_cred.sv:179$3828: $auto$alumacc.cc:485:replace_alu$6272
  creating $alu cell for $flatten\ll_transmit_iar.\ll_tx_cred_ii.$verific$sub_66$ll_tx_cred.sv:172$3825: $auto$alumacc.cc:485:replace_alu$6275
  creating $alu cell for $flatten\ll_transmit_iar.\syncfifo_ii.$verific$add_20$syncfifo_reg.sv:133$5455: $auto$alumacc.cc:485:replace_alu$6278
  creating $alu cell for $flatten\ll_transmit_iar.\syncfifo_ii.$verific$add_35$syncfifo_reg.sv:153$5465: $auto$alumacc.cc:485:replace_alu$6281
  creating $alu cell for $flatten\ll_transmit_iar.\syncfifo_ii.$verific$add_5$syncfifo_reg.sv:113$5443: $auto$alumacc.cc:485:replace_alu$6284
  creating $alu cell for $flatten\ll_transmit_iar.\syncfifo_ii.$verific$sub_37$syncfifo_reg.sv:155$5467: $auto$alumacc.cc:485:replace_alu$6287
  creating $alu cell for $flatten\ll_transmit_iaw.\ll_tx_cred_ii.$verific$add_73$ll_tx_cred.sv:179$3828: $auto$alumacc.cc:485:replace_alu$6290
  creating $alu cell for $flatten\ll_transmit_iaw.\ll_tx_cred_ii.$verific$sub_66$ll_tx_cred.sv:172$3825: $auto$alumacc.cc:485:replace_alu$6293
  creating $alu cell for $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$add_20$syncfifo_reg.sv:133$5455: $auto$alumacc.cc:485:replace_alu$6296
  creating $alu cell for $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$add_35$syncfifo_reg.sv:153$5465: $auto$alumacc.cc:485:replace_alu$6299
  creating $alu cell for $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$add_5$syncfifo_reg.sv:113$5443: $auto$alumacc.cc:485:replace_alu$6302
  creating $alu cell for $flatten\ll_transmit_iaw.\syncfifo_ii.$verific$sub_37$syncfifo_reg.sv:155$5467: $auto$alumacc.cc:485:replace_alu$6305
  creating $alu cell for $flatten\ll_transmit_iw.\ll_tx_cred_ii.$verific$add_73$ll_tx_cred.sv:179$3954: $auto$alumacc.cc:485:replace_alu$6308
  creating $alu cell for $flatten\ll_transmit_iw.\ll_tx_cred_ii.$verific$sub_66$ll_tx_cred.sv:172$3951: $auto$alumacc.cc:485:replace_alu$6311
  creating $alu cell for $flatten\ll_transmit_iw.\syncfifo_ii.$verific$add_20$syncfifo_reg.sv:133$5299: $auto$alumacc.cc:485:replace_alu$6314
  creating $alu cell for $flatten\ll_transmit_iw.\syncfifo_ii.$verific$add_35$syncfifo_reg.sv:153$5309: $auto$alumacc.cc:485:replace_alu$6317
  creating $alu cell for $flatten\ll_transmit_iw.\syncfifo_ii.$verific$add_5$syncfifo_reg.sv:113$5287: $auto$alumacc.cc:485:replace_alu$6320
  creating $alu cell for $flatten\ll_transmit_iw.\syncfifo_ii.$verific$sub_37$syncfifo_reg.sv:155$5311: $auto$alumacc.cc:485:replace_alu$6323
  created 29 $alu and 0 $macc cells.

yosys> opt_expr

3.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.

yosys> opt_merge -nomux

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \axi_mm_a32_d128_packet_master_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

yosys> opt_reduce

3.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \axi_mm_a32_d128_packet_master_top.
Performed a total of 0 changes.

yosys> opt_merge

3.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_share

3.66. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.67. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..

yosys> opt_expr

3.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.
MAX OPT ITERATION = 1

yosys> stat

3.70. Printing statistics.

=== axi_mm_a32_d128_packet_master_top ===

   Number of wires:               1239
   Number of wire bits:          43014
   Number of public wires:         708
   Number of public wire bits:   24114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                876
     $adff                          41
     $adffe                        169
     $alu                           29
     $and                          103
     $eq                            21
     $logic_not                      8
     $mux                          242
     $ne                             8
     $not                           55
     $or                            19
     $pmux                           1
     $reduce_and                   154
     $reduce_bool                   15
     $reduce_or                      5
     $shl                            3
     $xor                            3


yosys> memory -nomap

3.71. Executing MEMORY pass.

yosys> opt_mem

3.71.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.71.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.71.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.71.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.71.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.71.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..

yosys> memory_share

3.71.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.71.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.71.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..

yosys> memory_collect

3.71.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.72. Printing statistics.

=== axi_mm_a32_d128_packet_master_top ===

   Number of wires:               1239
   Number of wire bits:          43014
   Number of public wires:         708
   Number of public wire bits:   24114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                876
     $adff                          41
     $adffe                        169
     $alu                           29
     $and                          103
     $eq                            21
     $logic_not                      8
     $mux                          242
     $ne                             8
     $not                           55
     $or                            19
     $pmux                           1
     $reduce_and                   154
     $reduce_bool                   15
     $reduce_or                      5
     $shl                            3
     $xor                            3


yosys> muxpack

3.73. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~233 debug messages>

yosys> opt_clean

3.74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..

yosys> pmuxtree

3.75. Executing PMUXTREE pass.

yosys> muxpack

3.76. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting axi_mm_a32_d128_packet_master_top.$auto$pmuxtree.cc:65:recursive_mux_generator$6332 ... axi_mm_a32_d128_packet_master_top.$auto$pmuxtree.cc:65:recursive_mux_generator$6334 to a pmux with 2 cases.
Converted 2 (p)mux cells into 1 pmux cells.
<suppressed ~236 debug messages>

yosys> memory_map

3.77. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.78. Printing statistics.

=== axi_mm_a32_d128_packet_master_top ===

   Number of wires:               1246
   Number of wire bits:          43029
   Number of public wires:         708
   Number of public wire bits:   24114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                881
     $adff                          41
     $adffe                        169
     $alu                           29
     $and                          103
     $eq                            21
     $logic_not                      8
     $mux                          244
     $ne                             8
     $not                           56
     $or                            20
     $pmux                           1
     $reduce_and                   154
     $reduce_bool                   15
     $reduce_or                      6
     $shl                            3
     $xor                            3


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.79. Executing TECHMAP pass (map to technology primitives).

3.79.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.79.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.79.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:80: Warning: Range [-1:-1] select out of bounds on signal `\C': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\Y': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = $xor$/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88$6476_Y
    new assignment: { } = { }.
/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\AA': Setting 1 LSB bits to undef.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:80: Warning: Range [-1:-1] select out of bounds on signal `\C': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\Y': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = $xor$/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88$6902_Y
    new assignment: { } = { }.
/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\AA': Setting 1 LSB bits to undef.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using template $paramod$constmap:5090bc8fbcf3ae403956334bfa77f78b3de013ab$paramod$0b7ef1ec7ff4cd51af214180028bea8c50fdcd6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:8b8c5860b65ee4b3f416061bd8c6be63a52a02e3$paramod$5fe436953a613584dadde0251183e2003c5bb3ae\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~5327 debug messages>

yosys> stat

3.80. Printing statistics.

=== axi_mm_a32_d128_packet_master_top ===

   Number of wires:               2703
   Number of wire bits:          85230
   Number of public wires:         708
   Number of public wire bits:   24114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              38496
     $_AND_                        713
     $_DFFE_PN0P_                17653
     $_DFFE_PN1P_                    9
     $_DFF_PN0_                    320
     $_DFF_PN1_                      2
     $_MUX_                      18510
     $_NOT_                        242
     $_OR_                         521
     $_XOR_                        526


yosys> opt_expr

3.81. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.
<suppressed ~937 debug messages>

yosys> opt_merge -nomux

3.82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
<suppressed ~651 debug messages>
Removed a total of 217 cells.

yosys> opt_muxtree

3.83. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \axi_mm_a32_d128_packet_master_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.84. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \axi_mm_a32_d128_packet_master_top.
Performed a total of 0 changes.

yosys> opt_merge

3.85. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_share

3.86. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.87. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..
Removed 120 unused cells and 1399 unused wires.
<suppressed ~121 debug messages>

yosys> opt_expr

3.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.

yosys> opt_muxtree

3.90. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \axi_mm_a32_d128_packet_master_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.91. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \axi_mm_a32_d128_packet_master_top.
Performed a total of 0 changes.

yosys> opt_merge

3.92. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_share

3.93. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.94. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.95. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..

yosys> opt_expr

3.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.
<suppressed ~680 debug messages>

yosys> techmap -map +/techmap.v

3.98. Executing TECHMAP pass (map to technology primitives).

3.98.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.98.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.99. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.

yosys> opt_merge -nomux

3.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_muxtree

3.101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \axi_mm_a32_d128_packet_master_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.102. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \axi_mm_a32_d128_packet_master_top.
Performed a total of 0 changes.

yosys> opt_merge

3.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.104. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.106. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.
MAX OPT ITERATION = 1

yosys> abc -dff

3.107. Executing ABC pass (technology mapping using ABC).

3.107.1. Summary of detected clock domains:
  175 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6130, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6127, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6124, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6121, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6118, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6115, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6112, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6109, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6106, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6103, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6100, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6097, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6094, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6091, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6088, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=\ll_transmit_iar.txfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5770, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=\ll_transmit_iar.txfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  6 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5765, arst=!\rst_wr_n, srst={ }
  10 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5758, arst=!\rst_wr_n, srst={ }
  102 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5751, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5779, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=\ll_transmit_iaw.txfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  6 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5746, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=\ll_transmit_iaw.txfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  6 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5737, arst=!\rst_wr_n, srst={ }
  10 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5730, arst=!\rst_wr_n, srst={ }
  53 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5723, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=\ll_transmit_iw.txfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  6 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5718, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=\ll_transmit_iw.txfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  6 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5709, arst=!\rst_wr_n, srst={ }
  10 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5702, arst=!\rst_wr_n, srst={ }
  401 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5695, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5776, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5821, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5818, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5815, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5812, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5809, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5806, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5803, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5800, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5797, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5794, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5791, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5788, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5785, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5782, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5824, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5827, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5830, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5833, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5836, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5848, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5845, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5842, arst=!\rst_wr_n, srst={ }
  63 cells in clk=\clk_wr, en=$flatten\axi_mm_a32_d128_packet_master_concat.\rrarb_itx.$verific$n127$4042, arst=!\rst_wr_n, srst={ }
  103 cells in clk=\clk_wr, en=$auto$opt_dff.cc:194:make_patterns_logic$6227, arst=!\rst_wr_n, srst={ }
  103 cells in clk=\clk_wr, en=$auto$opt_dff.cc:194:make_patterns_logic$6230, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=\ll_auto_sync_i.rx_delayed_online, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5839, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5923, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5920, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5917, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5914, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5911, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5908, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5905, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5902, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5899, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5896, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5893, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5890, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5887, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5884, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5881, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5878, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5875, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5872, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5869, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5866, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5863, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5860, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5857, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5854, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5851, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5941, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5944, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5947, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5935, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5938, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5926, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5929, arst=!\rst_wr_n, srst={ }
  4 cells in clk=\clk_wr, en=\ll_receive_ib.rxfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  103 cells in clk=\clk_wr, en=$auto$opt_dff.cc:194:make_patterns_logic$6224, arst=!\rst_wr_n, srst={ }
  28 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6205, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=\ll_receive_ib.rxfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  6 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6219, arst=!\rst_wr_n, srst={ }
  13 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6212, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5932, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5992, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5989, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5986, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5983, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5980, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5977, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5974, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5971, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5968, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5965, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5962, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5959, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5956, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5953, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5950, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6085, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6082, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6079, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6076, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6073, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6007, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6010, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6013, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6016, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6019, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6022, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6025, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6028, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6031, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6034, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6037, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6040, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6043, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6046, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6049, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6052, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6055, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6058, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6061, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6064, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6067, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6070, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6004, arst=!\rst_wr_n, srst={ }
  6 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5690, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5995, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5998, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6001, arst=!\rst_wr_n, srst={ }
  4 cells in clk=\clk_wr, en=\ll_receive_ir.rxfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  13 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6177, arst=!\rst_wr_n, srst={ }
  70 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6158, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=\ll_receive_ir.rxfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  6 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6172, arst=!\rst_wr_n, srst={ }
  21 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6165, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$5773, arst=!\rst_wr_n, srst={ }
  9707 cells in clk=\clk_wr, en={ }, arst=!\rst_wr_n, srst={ }
  13 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6198, arst=!\rst_wr_n, srst={ }
  7 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6195, arst=!\rst_wr_n, srst={ }
  13 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6192, arst=!\rst_wr_n, srst={ }
  7 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6189, arst=!\rst_wr_n, srst={ }
  13 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6186, arst=!\rst_wr_n, srst={ }
  7 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6183, arst=!\rst_wr_n, srst={ }
  12 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6180, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6151, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6148, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6145, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6142, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6139, arst=!\rst_wr_n, srst={ }
  138 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6136, arst=!\rst_wr_n, srst={ }
  232 cells in clk=\clk_wr, en=$auto$opt_dff.cc:219:make_patterns_logic$6133, arst=!\rst_wr_n, srst={ }

3.107.2. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6130, asynchronously reset by !\rst_wr_n
Extracted 175 gates and 352 wires to a netlist network with 177 inputs and 136 outputs.

3.107.2.1. Executing ABC.

3.107.3. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6127, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.3.1. Executing ABC.

3.107.4. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6124, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.4.1. Executing ABC.

3.107.5. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6121, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.5.1. Executing ABC.

3.107.6. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6118, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.6.1. Executing ABC.

3.107.7. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6115, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.7.1. Executing ABC.

3.107.8. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6112, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.8.1. Executing ABC.

3.107.9. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6109, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.9.1. Executing ABC.

3.107.10. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6106, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.10.1. Executing ABC.

3.107.11. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6103, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.11.1. Executing ABC.

3.107.12. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6100, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.12.1. Executing ABC.

3.107.13. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6097, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.13.1. Executing ABC.

3.107.14. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6094, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.14.1. Executing ABC.

3.107.15. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6091, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.15.1. Executing ABC.

3.107.16. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6088, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.16.1. Executing ABC.

3.107.17. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \ll_transmit_iar.txfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.107.17.1. Executing ABC.

3.107.18. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5770, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.18.1. Executing ABC.

3.107.19. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \ll_transmit_iar.txfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.107.19.1. Executing ABC.

3.107.20. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5765, asynchronously reset by !\rst_wr_n
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.107.20.1. Executing ABC.

3.107.21. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5758, asynchronously reset by !\rst_wr_n
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 6 outputs.

3.107.21.1. Executing ABC.

3.107.22. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5751, asynchronously reset by !\rst_wr_n
Extracted 102 gates and 206 wires to a netlist network with 104 inputs and 52 outputs.

3.107.22.1. Executing ABC.

3.107.23. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5779, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.23.1. Executing ABC.

3.107.24. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \ll_transmit_iaw.txfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.107.24.1. Executing ABC.

3.107.25. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5746, asynchronously reset by !\rst_wr_n
Extracted 6 gates and 8 wires to a netlist network with 2 inputs and 3 outputs.

3.107.25.1. Executing ABC.

3.107.26. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \ll_transmit_iaw.txfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.107.26.1. Executing ABC.

3.107.27. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5737, asynchronously reset by !\rst_wr_n
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.107.27.1. Executing ABC.

3.107.28. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5730, asynchronously reset by !\rst_wr_n
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 6 outputs.

3.107.28.1. Executing ABC.

3.107.29. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5723, asynchronously reset by !\rst_wr_n
Extracted 53 gates and 107 wires to a netlist network with 54 inputs and 52 outputs.

3.107.29.1. Executing ABC.

3.107.30. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \ll_transmit_iw.txfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.107.30.1. Executing ABC.

3.107.31. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5718, asynchronously reset by !\rst_wr_n
Extracted 6 gates and 8 wires to a netlist network with 2 inputs and 3 outputs.

3.107.31.1. Executing ABC.

3.107.32. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \ll_transmit_iw.txfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.107.32.1. Executing ABC.

3.107.33. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5709, asynchronously reset by !\rst_wr_n
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.107.33.1. Executing ABC.

3.107.34. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5702, asynchronously reset by !\rst_wr_n
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 6 outputs.

3.107.34.1. Executing ABC.

3.107.35. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5695, asynchronously reset by !\rst_wr_n
Extracted 401 gates and 612 wires to a netlist network with 211 inputs and 79 outputs.

3.107.35.1. Executing ABC.

3.107.36. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5776, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.36.1. Executing ABC.

3.107.37. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5821, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.37.1. Executing ABC.

3.107.38. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5818, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.38.1. Executing ABC.

3.107.39. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5815, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.39.1. Executing ABC.

3.107.40. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5812, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.40.1. Executing ABC.

3.107.41. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5809, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.41.1. Executing ABC.

3.107.42. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5806, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.42.1. Executing ABC.

3.107.43. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5803, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.43.1. Executing ABC.

3.107.44. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5800, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.44.1. Executing ABC.

3.107.45. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5797, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.45.1. Executing ABC.

3.107.46. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5794, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.46.1. Executing ABC.

3.107.47. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5791, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.47.1. Executing ABC.

3.107.48. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5788, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.48.1. Executing ABC.

3.107.49. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5785, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.49.1. Executing ABC.

3.107.50. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5782, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.50.1. Executing ABC.

3.107.51. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5824, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.51.1. Executing ABC.

3.107.52. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5827, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.52.1. Executing ABC.

3.107.53. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5830, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.53.1. Executing ABC.

3.107.54. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5833, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.54.1. Executing ABC.

3.107.55. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5836, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.55.1. Executing ABC.

3.107.56. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5848, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.56.1. Executing ABC.

3.107.57. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5845, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.57.1. Executing ABC.

3.107.58. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5842, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.58.1. Executing ABC.

3.107.59. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $flatten\axi_mm_a32_d128_packet_master_concat.\rrarb_itx.$verific$n127$4042, asynchronously reset by !\rst_wr_n
Extracted 63 gates and 76 wires to a netlist network with 11 inputs and 8 outputs.

3.107.59.1. Executing ABC.

3.107.60. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:194:make_patterns_logic$6227, asynchronously reset by !\rst_wr_n
Extracted 103 gates and 120 wires to a netlist network with 17 inputs and 2 outputs.

3.107.60.1. Executing ABC.

3.107.61. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:194:make_patterns_logic$6230, asynchronously reset by !\rst_wr_n
Extracted 103 gates and 120 wires to a netlist network with 17 inputs and 2 outputs.

3.107.61.1. Executing ABC.

3.107.62. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \ll_auto_sync_i.rx_delayed_online, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 1 outputs.

3.107.62.1. Executing ABC.

3.107.63. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5839, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.63.1. Executing ABC.

3.107.64. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5923, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.64.1. Executing ABC.

3.107.65. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5920, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.65.1. Executing ABC.

3.107.66. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5917, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.66.1. Executing ABC.

3.107.67. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5914, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.67.1. Executing ABC.

3.107.68. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5911, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.68.1. Executing ABC.

3.107.69. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5908, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.69.1. Executing ABC.

3.107.70. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5905, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.70.1. Executing ABC.

3.107.71. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5902, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.71.1. Executing ABC.

3.107.72. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5899, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.72.1. Executing ABC.

3.107.73. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5896, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.73.1. Executing ABC.

3.107.74. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5893, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.74.1. Executing ABC.

3.107.75. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5890, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.75.1. Executing ABC.

3.107.76. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5887, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.76.1. Executing ABC.

3.107.77. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5884, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.77.1. Executing ABC.

3.107.78. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5881, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.78.1. Executing ABC.

3.107.79. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5878, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.79.1. Executing ABC.

3.107.80. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5875, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.80.1. Executing ABC.

3.107.81. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5872, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.81.1. Executing ABC.

3.107.82. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5869, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.82.1. Executing ABC.

3.107.83. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5866, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.83.1. Executing ABC.

3.107.84. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5863, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.84.1. Executing ABC.

3.107.85. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5860, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.85.1. Executing ABC.

3.107.86. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5857, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.86.1. Executing ABC.

3.107.87. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5854, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.87.1. Executing ABC.

3.107.88. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5851, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.88.1. Executing ABC.

3.107.89. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5941, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.89.1. Executing ABC.

3.107.90. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5944, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.90.1. Executing ABC.

3.107.91. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5947, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.91.1. Executing ABC.

3.107.92. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5935, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.92.1. Executing ABC.

3.107.93. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5938, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.93.1. Executing ABC.

3.107.94. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5926, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.94.1. Executing ABC.

3.107.95. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5929, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.95.1. Executing ABC.

3.107.96. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \ll_receive_ib.rxfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.107.96.1. Executing ABC.

3.107.97. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:194:make_patterns_logic$6224, asynchronously reset by !\rst_wr_n
Extracted 103 gates and 120 wires to a netlist network with 17 inputs and 2 outputs.

3.107.97.1. Executing ABC.

3.107.98. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6205, asynchronously reset by !\rst_wr_n
Extracted 28 gates and 31 wires to a netlist network with 3 inputs and 7 outputs.

3.107.98.1. Executing ABC.

3.107.99. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \ll_receive_ib.rxfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.107.99.1. Executing ABC.

3.107.100. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6219, asynchronously reset by !\rst_wr_n
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.107.100.1. Executing ABC.

3.107.101. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6212, asynchronously reset by !\rst_wr_n
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 5 outputs.

3.107.101.1. Executing ABC.

3.107.102. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5932, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.102.1. Executing ABC.

3.107.103. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5992, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.103.1. Executing ABC.

3.107.104. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5989, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.104.1. Executing ABC.

3.107.105. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5986, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.105.1. Executing ABC.

3.107.106. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5983, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.106.1. Executing ABC.

3.107.107. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5980, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.107.1. Executing ABC.

3.107.108. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5977, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.108.1. Executing ABC.

3.107.109. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5974, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.109.1. Executing ABC.

3.107.110. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5971, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.110.1. Executing ABC.

3.107.111. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5968, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.111.1. Executing ABC.

3.107.112. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5965, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.112.1. Executing ABC.

3.107.113. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5962, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.113.1. Executing ABC.

3.107.114. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5959, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.114.1. Executing ABC.

3.107.115. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5956, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.115.1. Executing ABC.

3.107.116. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5953, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.116.1. Executing ABC.

3.107.117. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5950, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.117.1. Executing ABC.

3.107.118. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6085, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.118.1. Executing ABC.

3.107.119. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6082, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.119.1. Executing ABC.

3.107.120. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6079, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.120.1. Executing ABC.

3.107.121. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6076, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.121.1. Executing ABC.

3.107.122. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6073, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.122.1. Executing ABC.

3.107.123. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6007, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.123.1. Executing ABC.

3.107.124. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6010, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.124.1. Executing ABC.

3.107.125. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6013, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.125.1. Executing ABC.

3.107.126. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6016, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.126.1. Executing ABC.

3.107.127. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6019, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.127.1. Executing ABC.

3.107.128. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6022, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.128.1. Executing ABC.

3.107.129. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6025, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.129.1. Executing ABC.

3.107.130. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6028, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.130.1. Executing ABC.

3.107.131. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6031, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.131.1. Executing ABC.

3.107.132. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6034, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.132.1. Executing ABC.

3.107.133. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6037, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.133.1. Executing ABC.

3.107.134. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6040, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.134.1. Executing ABC.

3.107.135. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6043, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.135.1. Executing ABC.

3.107.136. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6046, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.136.1. Executing ABC.

3.107.137. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6049, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.137.1. Executing ABC.

3.107.138. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6052, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.138.1. Executing ABC.

3.107.139. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6055, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.139.1. Executing ABC.

3.107.140. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6058, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.140.1. Executing ABC.

3.107.141. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6061, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.141.1. Executing ABC.

3.107.142. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6064, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.142.1. Executing ABC.

3.107.143. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6067, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.143.1. Executing ABC.

3.107.144. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6070, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.144.1. Executing ABC.

3.107.145. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6004, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.145.1. Executing ABC.

3.107.146. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5690, asynchronously reset by !\rst_wr_n
Extracted 6 gates and 8 wires to a netlist network with 2 inputs and 3 outputs.

3.107.146.1. Executing ABC.

3.107.147. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5995, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.147.1. Executing ABC.

3.107.148. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5998, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.148.1. Executing ABC.

3.107.149. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6001, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.149.1. Executing ABC.

3.107.150. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \ll_receive_ir.rxfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.107.150.1. Executing ABC.

3.107.151. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6177, asynchronously reset by !\rst_wr_n
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 7 outputs.

3.107.151.1. Executing ABC.

3.107.152. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6158, asynchronously reset by !\rst_wr_n
Extracted 70 gates and 73 wires to a netlist network with 3 inputs and 13 outputs.

3.107.152.1. Executing ABC.

3.107.153. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \ll_receive_ir.rxfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.107.153.1. Executing ABC.

3.107.154. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6172, asynchronously reset by !\rst_wr_n
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.107.154.1. Executing ABC.

3.107.155. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6165, asynchronously reset by !\rst_wr_n
Extracted 21 gates and 38 wires to a netlist network with 17 inputs and 5 outputs.

3.107.155.1. Executing ABC.

3.107.156. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5773, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.156.1. Executing ABC.

3.107.157. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, asynchronously reset by !\rst_wr_n
Extracted 9707 gates and 18546 wires to a netlist network with 8837 inputs and 420 outputs.

3.107.157.1. Executing ABC.

3.107.158. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6198, asynchronously reset by !\rst_wr_n
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 7 outputs.

3.107.158.1. Executing ABC.

3.107.159. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6195, asynchronously reset by !\rst_wr_n
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 7 outputs.

3.107.159.1. Executing ABC.

3.107.160. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6192, asynchronously reset by !\rst_wr_n
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 7 outputs.

3.107.160.1. Executing ABC.

3.107.161. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6189, asynchronously reset by !\rst_wr_n
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 7 outputs.

3.107.161.1. Executing ABC.

3.107.162. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6186, asynchronously reset by !\rst_wr_n
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 7 outputs.

3.107.162.1. Executing ABC.

3.107.163. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6183, asynchronously reset by !\rst_wr_n
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 7 outputs.

3.107.163.1. Executing ABC.

3.107.164. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6180, asynchronously reset by !\rst_wr_n
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 8 outputs.

3.107.164.1. Executing ABC.

3.107.165. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6151, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.165.1. Executing ABC.

3.107.166. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6148, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.166.1. Executing ABC.

3.107.167. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6145, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.167.1. Executing ABC.

3.107.168. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6142, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.107.168.1. Executing ABC.

3.107.169. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6139, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.107.169.1. Executing ABC.

3.107.170. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6136, asynchronously reset by !\rst_wr_n
Extracted 138 gates and 277 wires to a netlist network with 139 inputs and 137 outputs.

3.107.170.1. Executing ABC.

3.107.171. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6133, asynchronously reset by !\rst_wr_n
Extracted 232 gates and 466 wires to a netlist network with 234 inputs and 136 outputs.

3.107.171.1. Executing ABC.

yosys> abc -dff

3.108. Executing ABC pass (technology mapping using ABC).

3.108.1. Summary of detected clock domains:
  6 cells in clk=\clk_wr, en=$abc$97942$auto$opt_dff.cc:219:make_patterns_logic$6165, arst=!\rst_wr_n, srst={ }
  13 cells in clk=\clk_wr, en=$abc$116102$auto$opt_dff.cc:219:make_patterns_logic$6183, arst=!\rst_wr_n, srst={ }
  7 cells in clk=\clk_wr, en=$abc$116082$auto$opt_dff.cc:219:make_patterns_logic$6186, arst=!\rst_wr_n, srst={ }
  13 cells in clk=\clk_wr, en=$abc$116062$auto$opt_dff.cc:219:make_patterns_logic$6189, arst=!\rst_wr_n, srst={ }
  7 cells in clk=\clk_wr, en=$abc$116042$auto$opt_dff.cc:219:make_patterns_logic$6192, arst=!\rst_wr_n, srst={ }
  11 cells in clk=\clk_wr, en=$abc$116022$auto$opt_dff.cc:219:make_patterns_logic$6195, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$97929$ll_receive_ir.rxfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  28 cells in clk=\clk_wr, en=$abc$97934$auto$opt_dff.cc:219:make_patterns_logic$6172, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=$abc$96623$auto$opt_dff.cc:219:make_patterns_logic$5690, arst=!\rst_wr_n, srst={ }
  153 cells in clk=\clk_wr, en=$abc$116145$auto$opt_dff.cc:219:make_patterns_logic$6151, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=$abc$97850$ll_receive_ir.rxfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  9 cells in clk=\clk_wr, en=$abc$97856$auto$opt_dff.cc:219:make_patterns_logic$6177, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$95809$auto$opt_dff.cc:219:make_patterns_logic$6070, arst=!\rst_wr_n, srst={ }
  169 cells in clk=\clk_wr, en=$abc$95402$auto$opt_dff.cc:219:make_patterns_logic$6067, arst=!\rst_wr_n, srst={ }
  238 cells in clk=\clk_wr, en=$abc$94995$auto$opt_dff.cc:219:make_patterns_logic$6064, arst=!\rst_wr_n, srst={ }
  220 cells in clk=\clk_wr, en=$abc$91739$auto$opt_dff.cc:219:make_patterns_logic$6040, arst=!\rst_wr_n, srst={ }
  187 cells in clk=\clk_wr, en=$abc$92146$auto$opt_dff.cc:219:make_patterns_logic$6043, arst=!\rst_wr_n, srst={ }
  220 cells in clk=\clk_wr, en=$abc$92553$auto$opt_dff.cc:219:make_patterns_logic$6046, arst=!\rst_wr_n, srst={ }
  187 cells in clk=\clk_wr, en=$abc$92960$auto$opt_dff.cc:219:make_patterns_logic$6049, arst=!\rst_wr_n, srst={ }
  220 cells in clk=\clk_wr, en=$abc$93367$auto$opt_dff.cc:219:make_patterns_logic$6052, arst=!\rst_wr_n, srst={ }
  187 cells in clk=\clk_wr, en=$abc$93774$auto$opt_dff.cc:219:make_patterns_logic$6055, arst=!\rst_wr_n, srst={ }
  192 cells in clk=\clk_wr, en=$abc$94181$auto$opt_dff.cc:219:make_patterns_logic$6058, arst=!\rst_wr_n, srst={ }
  201 cells in clk=\clk_wr, en=$abc$90925$auto$opt_dff.cc:219:make_patterns_logic$6034, arst=!\rst_wr_n, srst={ }
  213 cells in clk=\clk_wr, en=$abc$90518$auto$opt_dff.cc:219:make_patterns_logic$6031, arst=!\rst_wr_n, srst={ }
  194 cells in clk=\clk_wr, en=$abc$90111$auto$opt_dff.cc:219:make_patterns_logic$6028, arst=!\rst_wr_n, srst={ }
  215 cells in clk=\clk_wr, en=$abc$89704$auto$opt_dff.cc:219:make_patterns_logic$6025, arst=!\rst_wr_n, srst={ }
  192 cells in clk=\clk_wr, en=$abc$89297$auto$opt_dff.cc:219:make_patterns_logic$6022, arst=!\rst_wr_n, srst={ }
  215 cells in clk=\clk_wr, en=$abc$88890$auto$opt_dff.cc:219:make_patterns_logic$6019, arst=!\rst_wr_n, srst={ }
  192 cells in clk=\clk_wr, en=$abc$88483$auto$opt_dff.cc:219:make_patterns_logic$6016, arst=!\rst_wr_n, srst={ }
  213 cells in clk=\clk_wr, en=$abc$88076$auto$opt_dff.cc:219:make_patterns_logic$6013, arst=!\rst_wr_n, srst={ }
  194 cells in clk=\clk_wr, en=$abc$87669$auto$opt_dff.cc:219:make_patterns_logic$6010, arst=!\rst_wr_n, srst={ }
  154 cells in clk=\clk_wr, en=$abc$87262$auto$opt_dff.cc:219:make_patterns_logic$6007, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$86855$auto$opt_dff.cc:219:make_patterns_logic$6073, arst=!\rst_wr_n, srst={ }
  209 cells in clk=\clk_wr, en=$abc$86448$auto$opt_dff.cc:219:make_patterns_logic$6076, arst=!\rst_wr_n, srst={ }
  198 cells in clk=\clk_wr, en=$abc$86041$auto$opt_dff.cc:219:make_patterns_logic$6079, arst=!\rst_wr_n, srst={ }
  209 cells in clk=\clk_wr, en=$abc$85634$auto$opt_dff.cc:219:make_patterns_logic$6082, arst=!\rst_wr_n, srst={ }
  198 cells in clk=\clk_wr, en=$abc$85227$auto$opt_dff.cc:219:make_patterns_logic$6085, arst=!\rst_wr_n, srst={ }
  9 cells in clk=\clk_wr, en=$abc$78701$auto$opt_dff.cc:219:make_patterns_logic$6212, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$78547$ll_receive_ib.rxfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  16 cells in clk=\clk_wr, en=$abc$78693$auto$opt_dff.cc:219:make_patterns_logic$6219, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=$abc$78688$ll_receive_ib.rxfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  19 cells in clk=\clk_wr, en=$abc$78664$auto$opt_dff.cc:219:make_patterns_logic$6205, arst=!\rst_wr_n, srst={ }
  222 cells in clk=\clk_wr, en=$abc$72035$auto$opt_dff.cc:219:make_patterns_logic$5875, arst=!\rst_wr_n, srst={ }
  185 cells in clk=\clk_wr, en=$abc$72442$auto$opt_dff.cc:219:make_patterns_logic$5872, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$72849$auto$opt_dff.cc:219:make_patterns_logic$5869, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$73256$auto$opt_dff.cc:219:make_patterns_logic$5866, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$73663$auto$opt_dff.cc:219:make_patterns_logic$5863, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$74070$auto$opt_dff.cc:219:make_patterns_logic$5860, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$74477$auto$opt_dff.cc:219:make_patterns_logic$5857, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$74884$auto$opt_dff.cc:219:make_patterns_logic$5854, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$75291$auto$opt_dff.cc:219:make_patterns_logic$5851, arst=!\rst_wr_n, srst={ }
  219 cells in clk=\clk_wr, en=$abc$75698$auto$opt_dff.cc:219:make_patterns_logic$5941, arst=!\rst_wr_n, srst={ }
  222 cells in clk=\clk_wr, en=$abc$76105$auto$opt_dff.cc:219:make_patterns_logic$5944, arst=!\rst_wr_n, srst={ }
  185 cells in clk=\clk_wr, en=$abc$76512$auto$opt_dff.cc:219:make_patterns_logic$5947, arst=!\rst_wr_n, srst={ }
  229 cells in clk=\clk_wr, en=$abc$76919$auto$opt_dff.cc:219:make_patterns_logic$5935, arst=!\rst_wr_n, srst={ }
  188 cells in clk=\clk_wr, en=$abc$77326$auto$opt_dff.cc:219:make_patterns_logic$5938, arst=!\rst_wr_n, srst={ }
  170 cells in clk=\clk_wr, en=$abc$77733$auto$opt_dff.cc:219:make_patterns_logic$5926, arst=!\rst_wr_n, srst={ }
  178 cells in clk=\clk_wr, en=$abc$78715$auto$opt_dff.cc:219:make_patterns_logic$5932, arst=!\rst_wr_n, srst={ }
  170 cells in clk=\clk_wr, en=$abc$79122$auto$opt_dff.cc:219:make_patterns_logic$5992, arst=!\rst_wr_n, srst={ }
  220 cells in clk=\clk_wr, en=$abc$79529$auto$opt_dff.cc:219:make_patterns_logic$5989, arst=!\rst_wr_n, srst={ }
  187 cells in clk=\clk_wr, en=$abc$79936$auto$opt_dff.cc:219:make_patterns_logic$5986, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$80343$auto$opt_dff.cc:219:make_patterns_logic$5983, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$80750$auto$opt_dff.cc:219:make_patterns_logic$5980, arst=!\rst_wr_n, srst={ }
  222 cells in clk=\clk_wr, en=$abc$81157$auto$opt_dff.cc:219:make_patterns_logic$5977, arst=!\rst_wr_n, srst={ }
  185 cells in clk=\clk_wr, en=$abc$81564$auto$opt_dff.cc:219:make_patterns_logic$5974, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$81971$auto$opt_dff.cc:219:make_patterns_logic$5971, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$82378$auto$opt_dff.cc:219:make_patterns_logic$5968, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$82785$auto$opt_dff.cc:219:make_patterns_logic$5965, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$83192$auto$opt_dff.cc:219:make_patterns_logic$5962, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$83599$auto$opt_dff.cc:219:make_patterns_logic$5959, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$84006$auto$opt_dff.cc:219:make_patterns_logic$5956, arst=!\rst_wr_n, srst={ }
  161 cells in clk=\clk_wr, en=$abc$117366$auto$opt_dff.cc:219:make_patterns_logic$6142, arst=!\rst_wr_n, srst={ }
  11 cells in clk=\clk_wr, en=$abc$116122$auto$opt_dff.cc:219:make_patterns_logic$6180, arst=!\rst_wr_n, srst={ }
  156 cells in clk=\clk_wr, en=$abc$97036$auto$opt_dff.cc:219:make_patterns_logic$5998, arst=!\rst_wr_n, srst={ }
  266 cells in clk=\clk_wr, en=$abc$84820$auto$opt_dff.cc:219:make_patterns_logic$5950, arst=!\rst_wr_n, srst={ }
  141 cells in clk=\clk_wr, en=$abc$84413$auto$opt_dff.cc:219:make_patterns_logic$5953, arst=!\rst_wr_n, srst={ }
  215 cells in clk=\clk_wr, en=$abc$94588$auto$opt_dff.cc:219:make_patterns_logic$6061, arst=!\rst_wr_n, srst={ }
  45 cells in clk=\clk_wr, en=$abc$97876$auto$opt_dff.cc:219:make_patterns_logic$6158, arst=!\rst_wr_n, srst={ }
  94 cells in clk=\clk_wr, en=$abc$78553$auto$opt_dff.cc:194:make_patterns_logic$6224, arst=!\rst_wr_n, srst={ }
  253 cells in clk=\clk_wr, en=$abc$96216$auto$opt_dff.cc:219:make_patterns_logic$6004, arst=!\rst_wr_n, srst={ }
  237 cells in clk=\clk_wr, en=$abc$96629$auto$opt_dff.cc:219:make_patterns_logic$5995, arst=!\rst_wr_n, srst={ }
  237 cells in clk=\clk_wr, en=$abc$78140$auto$opt_dff.cc:219:make_patterns_logic$5929, arst=!\rst_wr_n, srst={ }
  251 cells in clk=\clk_wr, en=$abc$97443$auto$opt_dff.cc:219:make_patterns_logic$6001, arst=!\rst_wr_n, srst={ }
  9 cells in clk=\clk_wr, en=$abc$116002$auto$opt_dff.cc:219:make_patterns_logic$6198, arst=!\rst_wr_n, srst={ }
  212 cells in clk=\clk_wr, en=$abc$97968$auto$opt_dff.cc:219:make_patterns_logic$5773, arst=!\rst_wr_n, srst={ }
  254 cells in clk=\clk_wr, en=$abc$116552$auto$opt_dff.cc:219:make_patterns_logic$6148, arst=!\rst_wr_n, srst={ }
  206 cells in clk=\clk_wr, en=$abc$91332$auto$opt_dff.cc:219:make_patterns_logic$6037, arst=!\rst_wr_n, srst={ }
  246 cells in clk=\clk_wr, en=$abc$116959$auto$opt_dff.cc:219:make_patterns_logic$6145, arst=!\rst_wr_n, srst={ }
  214 cells in clk=\clk_wr, en=$abc$117773$auto$opt_dff.cc:219:make_patterns_logic$6139, arst=!\rst_wr_n, srst={ }
  193 cells in clk=\clk_wr, en=$abc$118180$auto$opt_dff.cc:219:make_patterns_logic$6136, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$47576$auto$opt_dff.cc:219:make_patterns_logic$6130, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$47983$auto$opt_dff.cc:219:make_patterns_logic$6127, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$48390$auto$opt_dff.cc:219:make_patterns_logic$6124, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$48797$auto$opt_dff.cc:219:make_patterns_logic$6121, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$49204$auto$opt_dff.cc:219:make_patterns_logic$6118, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$49611$auto$opt_dff.cc:219:make_patterns_logic$6115, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$50018$auto$opt_dff.cc:219:make_patterns_logic$6112, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$50425$auto$opt_dff.cc:219:make_patterns_logic$6109, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$50832$auto$opt_dff.cc:219:make_patterns_logic$6106, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$51239$auto$opt_dff.cc:219:make_patterns_logic$6103, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$51646$auto$opt_dff.cc:219:make_patterns_logic$6100, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$52053$auto$opt_dff.cc:219:make_patterns_logic$6097, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$52460$auto$opt_dff.cc:219:make_patterns_logic$6094, arst=!\rst_wr_n, srst={ }
  269 cells in clk=\clk_wr, en=$abc$52867$auto$opt_dff.cc:219:make_patterns_logic$6091, arst=!\rst_wr_n, srst={ }
  138 cells in clk=\clk_wr, en=$abc$53274$auto$opt_dff.cc:219:make_patterns_logic$6088, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=$abc$53681$ll_transmit_iar.txfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$54094$ll_transmit_iar.txfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  10 cells in clk=\clk_wr, en=$abc$54099$auto$opt_dff.cc:219:make_patterns_logic$5765, arst=!\rst_wr_n, srst={ }
  9 cells in clk=\clk_wr, en=$abc$54107$auto$opt_dff.cc:219:make_patterns_logic$5758, arst=!\rst_wr_n, srst={ }
  195 cells in clk=\clk_wr, en=$abc$53687$auto$opt_dff.cc:219:make_patterns_logic$5770, arst=!\rst_wr_n, srst={ }
  88 cells in clk=\clk_wr, en=$abc$54118$auto$opt_dff.cc:219:make_patterns_logic$5751, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=$abc$54677$ll_transmit_iaw.txfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  6 cells in clk=\clk_wr, en=$abc$54683$auto$opt_dff.cc:219:make_patterns_logic$5746, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$54689$ll_transmit_iaw.txfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  10 cells in clk=\clk_wr, en=$abc$54694$auto$opt_dff.cc:219:make_patterns_logic$5737, arst=!\rst_wr_n, srst={ }
  9 cells in clk=\clk_wr, en=$abc$54702$auto$opt_dff.cc:219:make_patterns_logic$5730, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=$abc$54865$ll_transmit_iw.txfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  8 cells in clk=\clk_wr, en=$abc$54871$auto$opt_dff.cc:219:make_patterns_logic$5718, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$54877$ll_transmit_iw.txfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  11 cells in clk=\clk_wr, en=$abc$54882$auto$opt_dff.cc:219:make_patterns_logic$5709, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$54270$auto$opt_dff.cc:219:make_patterns_logic$5779, arst=!\rst_wr_n, srst={ }
  61 cells in clk=\clk_wr, en=$abc$54713$auto$opt_dff.cc:219:make_patterns_logic$5723, arst=!\rst_wr_n, srst={ }
  12 cells in clk=\clk_wr, en=$abc$54890$auto$opt_dff.cc:219:make_patterns_logic$5702, arst=!\rst_wr_n, srst={ }
  431 cells in clk=\clk_wr, en=$abc$54901$auto$opt_dff.cc:219:make_patterns_logic$5695, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$55486$auto$opt_dff.cc:219:make_patterns_logic$5776, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$55893$auto$opt_dff.cc:219:make_patterns_logic$5821, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$56300$auto$opt_dff.cc:219:make_patterns_logic$5818, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$56707$auto$opt_dff.cc:219:make_patterns_logic$5815, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$57114$auto$opt_dff.cc:219:make_patterns_logic$5812, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$57521$auto$opt_dff.cc:219:make_patterns_logic$5809, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$57928$auto$opt_dff.cc:219:make_patterns_logic$5806, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$58335$auto$opt_dff.cc:219:make_patterns_logic$5803, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$58742$auto$opt_dff.cc:219:make_patterns_logic$5800, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$59149$auto$opt_dff.cc:219:make_patterns_logic$5797, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$59556$auto$opt_dff.cc:219:make_patterns_logic$5794, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$59963$auto$opt_dff.cc:219:make_patterns_logic$5791, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$60370$auto$opt_dff.cc:219:make_patterns_logic$5788, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$60777$auto$opt_dff.cc:219:make_patterns_logic$5785, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$61184$auto$opt_dff.cc:219:make_patterns_logic$5782, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$61591$auto$opt_dff.cc:219:make_patterns_logic$5824, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$61998$auto$opt_dff.cc:219:make_patterns_logic$5827, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$62405$auto$opt_dff.cc:219:make_patterns_logic$5830, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$62812$auto$opt_dff.cc:219:make_patterns_logic$5833, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$63219$auto$opt_dff.cc:219:make_patterns_logic$5836, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$63626$auto$opt_dff.cc:219:make_patterns_logic$5848, arst=!\rst_wr_n, srst={ }
  149 cells in clk=\clk_wr, en=$abc$64033$auto$opt_dff.cc:219:make_patterns_logic$5845, arst=!\rst_wr_n, srst={ }
  36 cells in clk=\clk_wr, en=$abc$64847$flatten\axi_mm_a32_d128_packet_master_concat.\rrarb_itx.$verific$n127$4042, arst=!\rst_wr_n, srst={ }
  110 cells in clk=\clk_wr, en=$abc$64890$auto$opt_dff.cc:194:make_patterns_logic$6227, arst=!\rst_wr_n, srst={ }
  258 cells in clk=\clk_wr, en=$abc$64440$auto$opt_dff.cc:219:make_patterns_logic$5842, arst=!\rst_wr_n, srst={ }
  94 cells in clk=\clk_wr, en=$abc$65001$auto$opt_dff.cc:194:make_patterns_logic$6230, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$98375$ll_auto_sync_i.rx_delayed_online, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$65116$auto$opt_dff.cc:219:make_patterns_logic$5839, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$65523$auto$opt_dff.cc:219:make_patterns_logic$5923, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$65930$auto$opt_dff.cc:219:make_patterns_logic$5920, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$66337$auto$opt_dff.cc:219:make_patterns_logic$5917, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$66744$auto$opt_dff.cc:219:make_patterns_logic$5914, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$67151$auto$opt_dff.cc:219:make_patterns_logic$5911, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$67558$auto$opt_dff.cc:219:make_patterns_logic$5908, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$67965$auto$opt_dff.cc:219:make_patterns_logic$5905, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$68372$auto$opt_dff.cc:219:make_patterns_logic$5902, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$68779$auto$opt_dff.cc:219:make_patterns_logic$5899, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$69186$auto$opt_dff.cc:219:make_patterns_logic$5896, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$69593$auto$opt_dff.cc:219:make_patterns_logic$5893, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$70000$auto$opt_dff.cc:219:make_patterns_logic$5890, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$70407$auto$opt_dff.cc:219:make_patterns_logic$5887, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$70814$auto$opt_dff.cc:219:make_patterns_logic$5884, arst=!\rst_wr_n, srst={ }
  157 cells in clk=\clk_wr, en=$abc$71221$auto$opt_dff.cc:219:make_patterns_logic$5881, arst=!\rst_wr_n, srst={ }
  250 cells in clk=\clk_wr, en=$abc$71628$auto$opt_dff.cc:219:make_patterns_logic$5878, arst=!\rst_wr_n, srst={ }
  17346 cells in clk=\clk_wr, en={ }, arst=!\rst_wr_n, srst={ }
  138 cells in clk=\clk_wr, en=$abc$118589$auto$opt_dff.cc:219:make_patterns_logic$6133, arst=!\rst_wr_n, srst={ }

3.108.2. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$97942$auto$opt_dff.cc:219:make_patterns_logic$6165, asynchronously reset by !\rst_wr_n
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.108.2.1. Executing ABC.

3.108.3. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$116102$auto$opt_dff.cc:219:make_patterns_logic$6183, asynchronously reset by !\rst_wr_n
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 7 outputs.

3.108.3.1. Executing ABC.

3.108.4. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$116082$auto$opt_dff.cc:219:make_patterns_logic$6186, asynchronously reset by !\rst_wr_n
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 7 outputs.

3.108.4.1. Executing ABC.

3.108.5. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$116062$auto$opt_dff.cc:219:make_patterns_logic$6189, asynchronously reset by !\rst_wr_n
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 7 outputs.

3.108.5.1. Executing ABC.

3.108.6. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$116042$auto$opt_dff.cc:219:make_patterns_logic$6192, asynchronously reset by !\rst_wr_n
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 7 outputs.

3.108.6.1. Executing ABC.

3.108.7. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$116022$auto$opt_dff.cc:219:make_patterns_logic$6195, asynchronously reset by !\rst_wr_n
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 7 outputs.

3.108.7.1. Executing ABC.

3.108.8. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$97929$ll_receive_ir.rxfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.108.8.1. Executing ABC.

3.108.9. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$97934$auto$opt_dff.cc:219:make_patterns_logic$6172, asynchronously reset by !\rst_wr_n
Extracted 28 gates and 48 wires to a netlist network with 20 inputs and 4 outputs.

3.108.9.1. Executing ABC.

3.108.10. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$96623$auto$opt_dff.cc:219:make_patterns_logic$5690, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.108.10.1. Executing ABC.

3.108.11. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$116145$auto$opt_dff.cc:219:make_patterns_logic$6151, asynchronously reset by !\rst_wr_n
Extracted 153 gates and 308 wires to a netlist network with 155 inputs and 136 outputs.

3.108.11.1. Executing ABC.

3.108.12. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$97850$ll_receive_ir.rxfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.108.12.1. Executing ABC.

3.108.13. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$97856$auto$opt_dff.cc:219:make_patterns_logic$6177, asynchronously reset by !\rst_wr_n
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 7 outputs.

3.108.13.1. Executing ABC.

3.108.14. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$95809$auto$opt_dff.cc:219:make_patterns_logic$6070, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.14.1. Executing ABC.

3.108.15. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$95402$auto$opt_dff.cc:219:make_patterns_logic$6067, asynchronously reset by !\rst_wr_n
Extracted 169 gates and 340 wires to a netlist network with 171 inputs and 136 outputs.

3.108.15.1. Executing ABC.

3.108.16. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$94995$auto$opt_dff.cc:219:make_patterns_logic$6064, asynchronously reset by !\rst_wr_n
Extracted 238 gates and 478 wires to a netlist network with 240 inputs and 136 outputs.

3.108.16.1. Executing ABC.

3.108.17. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$91739$auto$opt_dff.cc:219:make_patterns_logic$6040, asynchronously reset by !\rst_wr_n
Extracted 220 gates and 442 wires to a netlist network with 222 inputs and 136 outputs.

3.108.17.1. Executing ABC.

3.108.18. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$92146$auto$opt_dff.cc:219:make_patterns_logic$6043, asynchronously reset by !\rst_wr_n
Extracted 187 gates and 376 wires to a netlist network with 189 inputs and 136 outputs.

3.108.18.1. Executing ABC.

3.108.19. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$92553$auto$opt_dff.cc:219:make_patterns_logic$6046, asynchronously reset by !\rst_wr_n
Extracted 220 gates and 442 wires to a netlist network with 222 inputs and 136 outputs.

3.108.19.1. Executing ABC.

3.108.20. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$92960$auto$opt_dff.cc:219:make_patterns_logic$6049, asynchronously reset by !\rst_wr_n
Extracted 187 gates and 376 wires to a netlist network with 189 inputs and 136 outputs.

3.108.20.1. Executing ABC.

3.108.21. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$93367$auto$opt_dff.cc:219:make_patterns_logic$6052, asynchronously reset by !\rst_wr_n
Extracted 220 gates and 442 wires to a netlist network with 222 inputs and 136 outputs.

3.108.21.1. Executing ABC.

3.108.22. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$93774$auto$opt_dff.cc:219:make_patterns_logic$6055, asynchronously reset by !\rst_wr_n
Extracted 187 gates and 376 wires to a netlist network with 189 inputs and 136 outputs.

3.108.22.1. Executing ABC.

3.108.23. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$94181$auto$opt_dff.cc:219:make_patterns_logic$6058, asynchronously reset by !\rst_wr_n
Extracted 192 gates and 386 wires to a netlist network with 194 inputs and 136 outputs.

3.108.23.1. Executing ABC.

3.108.24. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$90925$auto$opt_dff.cc:219:make_patterns_logic$6034, asynchronously reset by !\rst_wr_n
Extracted 201 gates and 404 wires to a netlist network with 203 inputs and 136 outputs.

3.108.24.1. Executing ABC.

3.108.25. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$90518$auto$opt_dff.cc:219:make_patterns_logic$6031, asynchronously reset by !\rst_wr_n
Extracted 213 gates and 428 wires to a netlist network with 215 inputs and 136 outputs.

3.108.25.1. Executing ABC.

3.108.26. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$90111$auto$opt_dff.cc:219:make_patterns_logic$6028, asynchronously reset by !\rst_wr_n
Extracted 194 gates and 390 wires to a netlist network with 196 inputs and 136 outputs.

3.108.26.1. Executing ABC.

3.108.27. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$89704$auto$opt_dff.cc:219:make_patterns_logic$6025, asynchronously reset by !\rst_wr_n
Extracted 215 gates and 432 wires to a netlist network with 217 inputs and 136 outputs.

3.108.27.1. Executing ABC.

3.108.28. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$89297$auto$opt_dff.cc:219:make_patterns_logic$6022, asynchronously reset by !\rst_wr_n
Extracted 192 gates and 386 wires to a netlist network with 194 inputs and 136 outputs.

3.108.28.1. Executing ABC.

3.108.29. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$88890$auto$opt_dff.cc:219:make_patterns_logic$6019, asynchronously reset by !\rst_wr_n
Extracted 215 gates and 432 wires to a netlist network with 217 inputs and 136 outputs.

3.108.29.1. Executing ABC.

3.108.30. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$88483$auto$opt_dff.cc:219:make_patterns_logic$6016, asynchronously reset by !\rst_wr_n
Extracted 192 gates and 386 wires to a netlist network with 194 inputs and 136 outputs.

3.108.30.1. Executing ABC.

3.108.31. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$88076$auto$opt_dff.cc:219:make_patterns_logic$6013, asynchronously reset by !\rst_wr_n
Extracted 213 gates and 428 wires to a netlist network with 215 inputs and 136 outputs.

3.108.31.1. Executing ABC.

3.108.32. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$87669$auto$opt_dff.cc:219:make_patterns_logic$6010, asynchronously reset by !\rst_wr_n
Extracted 194 gates and 390 wires to a netlist network with 196 inputs and 136 outputs.

3.108.32.1. Executing ABC.

3.108.33. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$87262$auto$opt_dff.cc:219:make_patterns_logic$6007, asynchronously reset by !\rst_wr_n
Extracted 154 gates and 310 wires to a netlist network with 156 inputs and 136 outputs.

3.108.33.1. Executing ABC.

3.108.34. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$86855$auto$opt_dff.cc:219:make_patterns_logic$6073, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.34.1. Executing ABC.

3.108.35. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$86448$auto$opt_dff.cc:219:make_patterns_logic$6076, asynchronously reset by !\rst_wr_n
Extracted 209 gates and 420 wires to a netlist network with 211 inputs and 136 outputs.

3.108.35.1. Executing ABC.

3.108.36. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$86041$auto$opt_dff.cc:219:make_patterns_logic$6079, asynchronously reset by !\rst_wr_n
Extracted 198 gates and 398 wires to a netlist network with 200 inputs and 136 outputs.

3.108.36.1. Executing ABC.

3.108.37. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$85634$auto$opt_dff.cc:219:make_patterns_logic$6082, asynchronously reset by !\rst_wr_n
Extracted 209 gates and 420 wires to a netlist network with 211 inputs and 136 outputs.

3.108.37.1. Executing ABC.

3.108.38. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$85227$auto$opt_dff.cc:219:make_patterns_logic$6085, asynchronously reset by !\rst_wr_n
Extracted 198 gates and 398 wires to a netlist network with 200 inputs and 136 outputs.

3.108.38.1. Executing ABC.

3.108.39. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$78701$auto$opt_dff.cc:219:make_patterns_logic$6212, asynchronously reset by !\rst_wr_n
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 3 outputs.

3.108.39.1. Executing ABC.

3.108.40. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$78547$ll_receive_ib.rxfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.108.40.1. Executing ABC.

3.108.41. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$78693$auto$opt_dff.cc:219:make_patterns_logic$6219, asynchronously reset by !\rst_wr_n
Extracted 16 gates and 26 wires to a netlist network with 10 inputs and 4 outputs.

3.108.41.1. Executing ABC.

3.108.42. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$78688$ll_receive_ib.rxfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.108.42.1. Executing ABC.

3.108.43. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$78664$auto$opt_dff.cc:219:make_patterns_logic$6205, asynchronously reset by !\rst_wr_n
Extracted 19 gates and 22 wires to a netlist network with 3 inputs and 7 outputs.

3.108.43.1. Executing ABC.

3.108.44. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$72035$auto$opt_dff.cc:219:make_patterns_logic$5875, asynchronously reset by !\rst_wr_n
Extracted 222 gates and 446 wires to a netlist network with 224 inputs and 136 outputs.

3.108.44.1. Executing ABC.

3.108.45. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$72442$auto$opt_dff.cc:219:make_patterns_logic$5872, asynchronously reset by !\rst_wr_n
Extracted 185 gates and 372 wires to a netlist network with 187 inputs and 136 outputs.

3.108.45.1. Executing ABC.

3.108.46. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$72849$auto$opt_dff.cc:219:make_patterns_logic$5869, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.108.46.1. Executing ABC.

3.108.47. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$73256$auto$opt_dff.cc:219:make_patterns_logic$5866, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.108.47.1. Executing ABC.

3.108.48. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$73663$auto$opt_dff.cc:219:make_patterns_logic$5863, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.108.48.1. Executing ABC.

3.108.49. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$74070$auto$opt_dff.cc:219:make_patterns_logic$5860, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.108.49.1. Executing ABC.

3.108.50. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$74477$auto$opt_dff.cc:219:make_patterns_logic$5857, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.108.50.1. Executing ABC.

3.108.51. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$74884$auto$opt_dff.cc:219:make_patterns_logic$5854, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.108.51.1. Executing ABC.

3.108.52. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$75291$auto$opt_dff.cc:219:make_patterns_logic$5851, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.52.1. Executing ABC.

3.108.53. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$75698$auto$opt_dff.cc:219:make_patterns_logic$5941, asynchronously reset by !\rst_wr_n
Extracted 219 gates and 440 wires to a netlist network with 221 inputs and 136 outputs.

3.108.53.1. Executing ABC.

3.108.54. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$76105$auto$opt_dff.cc:219:make_patterns_logic$5944, asynchronously reset by !\rst_wr_n
Extracted 222 gates and 446 wires to a netlist network with 224 inputs and 136 outputs.

3.108.54.1. Executing ABC.

3.108.55. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$76512$auto$opt_dff.cc:219:make_patterns_logic$5947, asynchronously reset by !\rst_wr_n
Extracted 185 gates and 372 wires to a netlist network with 187 inputs and 136 outputs.

3.108.55.1. Executing ABC.

3.108.56. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$76919$auto$opt_dff.cc:219:make_patterns_logic$5935, asynchronously reset by !\rst_wr_n
Extracted 229 gates and 460 wires to a netlist network with 231 inputs and 136 outputs.

3.108.56.1. Executing ABC.

3.108.57. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$77326$auto$opt_dff.cc:219:make_patterns_logic$5938, asynchronously reset by !\rst_wr_n
Extracted 188 gates and 378 wires to a netlist network with 190 inputs and 136 outputs.

3.108.57.1. Executing ABC.

3.108.58. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$77733$auto$opt_dff.cc:219:make_patterns_logic$5926, asynchronously reset by !\rst_wr_n
Extracted 170 gates and 342 wires to a netlist network with 172 inputs and 136 outputs.

3.108.58.1. Executing ABC.

3.108.59. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$78715$auto$opt_dff.cc:219:make_patterns_logic$5932, asynchronously reset by !\rst_wr_n
Extracted 178 gates and 358 wires to a netlist network with 180 inputs and 136 outputs.

3.108.59.1. Executing ABC.

3.108.60. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$79122$auto$opt_dff.cc:219:make_patterns_logic$5992, asynchronously reset by !\rst_wr_n
Extracted 170 gates and 342 wires to a netlist network with 172 inputs and 136 outputs.

3.108.60.1. Executing ABC.

3.108.61. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$79529$auto$opt_dff.cc:219:make_patterns_logic$5989, asynchronously reset by !\rst_wr_n
Extracted 220 gates and 442 wires to a netlist network with 222 inputs and 136 outputs.

3.108.61.1. Executing ABC.

3.108.62. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$79936$auto$opt_dff.cc:219:make_patterns_logic$5986, asynchronously reset by !\rst_wr_n
Extracted 187 gates and 376 wires to a netlist network with 189 inputs and 136 outputs.

3.108.62.1. Executing ABC.

3.108.63. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$80343$auto$opt_dff.cc:219:make_patterns_logic$5983, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.108.63.1. Executing ABC.

3.108.64. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$80750$auto$opt_dff.cc:219:make_patterns_logic$5980, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.108.64.1. Executing ABC.

3.108.65. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$81157$auto$opt_dff.cc:219:make_patterns_logic$5977, asynchronously reset by !\rst_wr_n
Extracted 222 gates and 446 wires to a netlist network with 224 inputs and 136 outputs.

3.108.65.1. Executing ABC.

3.108.66. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$81564$auto$opt_dff.cc:219:make_patterns_logic$5974, asynchronously reset by !\rst_wr_n
Extracted 185 gates and 372 wires to a netlist network with 187 inputs and 136 outputs.

3.108.66.1. Executing ABC.

3.108.67. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$81971$auto$opt_dff.cc:219:make_patterns_logic$5971, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.108.67.1. Executing ABC.

3.108.68. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$82378$auto$opt_dff.cc:219:make_patterns_logic$5968, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.108.68.1. Executing ABC.

3.108.69. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$82785$auto$opt_dff.cc:219:make_patterns_logic$5965, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.108.69.1. Executing ABC.

3.108.70. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$83192$auto$opt_dff.cc:219:make_patterns_logic$5962, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.108.70.1. Executing ABC.

3.108.71. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$83599$auto$opt_dff.cc:219:make_patterns_logic$5959, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.108.71.1. Executing ABC.

3.108.72. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$84006$auto$opt_dff.cc:219:make_patterns_logic$5956, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.108.72.1. Executing ABC.

3.108.73. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$117366$auto$opt_dff.cc:219:make_patterns_logic$6142, asynchronously reset by !\rst_wr_n
Extracted 161 gates and 324 wires to a netlist network with 163 inputs and 136 outputs.

3.108.73.1. Executing ABC.

3.108.74. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$116122$auto$opt_dff.cc:219:make_patterns_logic$6180, asynchronously reset by !\rst_wr_n
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 7 outputs.

3.108.74.1. Executing ABC.

3.108.75. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$97036$auto$opt_dff.cc:219:make_patterns_logic$5998, asynchronously reset by !\rst_wr_n
Extracted 156 gates and 314 wires to a netlist network with 158 inputs and 136 outputs.

3.108.75.1. Executing ABC.

3.108.76. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$84820$auto$opt_dff.cc:219:make_patterns_logic$5950, asynchronously reset by !\rst_wr_n
Extracted 266 gates and 534 wires to a netlist network with 268 inputs and 136 outputs.

3.108.76.1. Executing ABC.

3.108.77. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$84413$auto$opt_dff.cc:219:make_patterns_logic$5953, asynchronously reset by !\rst_wr_n
Extracted 141 gates and 284 wires to a netlist network with 143 inputs and 136 outputs.

3.108.77.1. Executing ABC.

3.108.78. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$94588$auto$opt_dff.cc:219:make_patterns_logic$6061, asynchronously reset by !\rst_wr_n
Extracted 215 gates and 432 wires to a netlist network with 217 inputs and 136 outputs.

3.108.78.1. Executing ABC.

3.108.79. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$97876$auto$opt_dff.cc:219:make_patterns_logic$6158, asynchronously reset by !\rst_wr_n
Extracted 45 gates and 47 wires to a netlist network with 2 inputs and 14 outputs.

3.108.79.1. Executing ABC.

3.108.80. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$78553$auto$opt_dff.cc:194:make_patterns_logic$6224, asynchronously reset by !\rst_wr_n
Extracted 94 gates and 112 wires to a netlist network with 18 inputs and 18 outputs.

3.108.80.1. Executing ABC.

3.108.81. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$96216$auto$opt_dff.cc:219:make_patterns_logic$6004, asynchronously reset by !\rst_wr_n
Extracted 253 gates and 508 wires to a netlist network with 255 inputs and 136 outputs.

3.108.81.1. Executing ABC.

3.108.82. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$96629$auto$opt_dff.cc:219:make_patterns_logic$5995, asynchronously reset by !\rst_wr_n
Extracted 237 gates and 476 wires to a netlist network with 239 inputs and 136 outputs.

3.108.82.1. Executing ABC.

3.108.83. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$78140$auto$opt_dff.cc:219:make_patterns_logic$5929, asynchronously reset by !\rst_wr_n
Extracted 237 gates and 476 wires to a netlist network with 239 inputs and 136 outputs.

3.108.83.1. Executing ABC.

3.108.84. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$97443$auto$opt_dff.cc:219:make_patterns_logic$6001, asynchronously reset by !\rst_wr_n
Extracted 251 gates and 504 wires to a netlist network with 253 inputs and 136 outputs.

3.108.84.1. Executing ABC.

3.108.85. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$116002$auto$opt_dff.cc:219:make_patterns_logic$6198, asynchronously reset by !\rst_wr_n
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 7 outputs.

3.108.85.1. Executing ABC.

3.108.86. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$97968$auto$opt_dff.cc:219:make_patterns_logic$5773, asynchronously reset by !\rst_wr_n
Extracted 212 gates and 426 wires to a netlist network with 214 inputs and 136 outputs.

3.108.86.1. Executing ABC.

3.108.87. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$116552$auto$opt_dff.cc:219:make_patterns_logic$6148, asynchronously reset by !\rst_wr_n
Extracted 254 gates and 510 wires to a netlist network with 256 inputs and 136 outputs.

3.108.87.1. Executing ABC.

3.108.88. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$91332$auto$opt_dff.cc:219:make_patterns_logic$6037, asynchronously reset by !\rst_wr_n
Extracted 206 gates and 414 wires to a netlist network with 208 inputs and 136 outputs.

3.108.88.1. Executing ABC.

3.108.89. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$116959$auto$opt_dff.cc:219:make_patterns_logic$6145, asynchronously reset by !\rst_wr_n
Extracted 246 gates and 494 wires to a netlist network with 248 inputs and 136 outputs.

3.108.89.1. Executing ABC.

3.108.90. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$117773$auto$opt_dff.cc:219:make_patterns_logic$6139, asynchronously reset by !\rst_wr_n
Extracted 214 gates and 430 wires to a netlist network with 216 inputs and 136 outputs.

3.108.90.1. Executing ABC.

3.108.91. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$118180$auto$opt_dff.cc:219:make_patterns_logic$6136, asynchronously reset by !\rst_wr_n
Extracted 193 gates and 388 wires to a netlist network with 195 inputs and 136 outputs.

3.108.91.1. Executing ABC.

3.108.92. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$47576$auto$opt_dff.cc:219:make_patterns_logic$6130, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.92.1. Executing ABC.

3.108.93. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$47983$auto$opt_dff.cc:219:make_patterns_logic$6127, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.93.1. Executing ABC.

3.108.94. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$48390$auto$opt_dff.cc:219:make_patterns_logic$6124, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.94.1. Executing ABC.

3.108.95. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$48797$auto$opt_dff.cc:219:make_patterns_logic$6121, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.95.1. Executing ABC.

3.108.96. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$49204$auto$opt_dff.cc:219:make_patterns_logic$6118, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.96.1. Executing ABC.

3.108.97. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$49611$auto$opt_dff.cc:219:make_patterns_logic$6115, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.97.1. Executing ABC.

3.108.98. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$50018$auto$opt_dff.cc:219:make_patterns_logic$6112, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.98.1. Executing ABC.

3.108.99. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$50425$auto$opt_dff.cc:219:make_patterns_logic$6109, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.99.1. Executing ABC.

3.108.100. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$50832$auto$opt_dff.cc:219:make_patterns_logic$6106, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.100.1. Executing ABC.

3.108.101. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$51239$auto$opt_dff.cc:219:make_patterns_logic$6103, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.101.1. Executing ABC.

3.108.102. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$51646$auto$opt_dff.cc:219:make_patterns_logic$6100, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.102.1. Executing ABC.

3.108.103. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$52053$auto$opt_dff.cc:219:make_patterns_logic$6097, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.103.1. Executing ABC.

3.108.104. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$52460$auto$opt_dff.cc:219:make_patterns_logic$6094, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.104.1. Executing ABC.

3.108.105. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$52867$auto$opt_dff.cc:219:make_patterns_logic$6091, asynchronously reset by !\rst_wr_n
Extracted 269 gates and 540 wires to a netlist network with 271 inputs and 136 outputs.

3.108.105.1. Executing ABC.

3.108.106. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$53274$auto$opt_dff.cc:219:make_patterns_logic$6088, asynchronously reset by !\rst_wr_n
Extracted 138 gates and 278 wires to a netlist network with 140 inputs and 136 outputs.

3.108.106.1. Executing ABC.

3.108.107. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$53681$ll_transmit_iar.txfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.108.107.1. Executing ABC.

3.108.108. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$54094$ll_transmit_iar.txfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.108.108.1. Executing ABC.

3.108.109. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$54099$auto$opt_dff.cc:219:make_patterns_logic$5765, asynchronously reset by !\rst_wr_n
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 4 outputs.

3.108.109.1. Executing ABC.

3.108.110. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$54107$auto$opt_dff.cc:219:make_patterns_logic$5758, asynchronously reset by !\rst_wr_n
Extracted 9 gates and 15 wires to a netlist network with 5 inputs and 4 outputs.

3.108.110.1. Executing ABC.

3.108.111. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$53687$auto$opt_dff.cc:219:make_patterns_logic$5770, asynchronously reset by !\rst_wr_n
Extracted 195 gates and 392 wires to a netlist network with 197 inputs and 136 outputs.

3.108.111.1. Executing ABC.

3.108.112. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$54118$auto$opt_dff.cc:219:make_patterns_logic$5751, asynchronously reset by !\rst_wr_n
Extracted 88 gates and 178 wires to a netlist network with 90 inputs and 50 outputs.

3.108.112.1. Executing ABC.

3.108.113. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$54677$ll_transmit_iaw.txfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.108.113.1. Executing ABC.

3.108.114. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$54683$auto$opt_dff.cc:219:make_patterns_logic$5746, asynchronously reset by !\rst_wr_n
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 4 outputs.

3.108.114.1. Executing ABC.

3.108.115. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$54689$ll_transmit_iaw.txfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.108.115.1. Executing ABC.

3.108.116. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$54694$auto$opt_dff.cc:219:make_patterns_logic$5737, asynchronously reset by !\rst_wr_n
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 4 outputs.

3.108.116.1. Executing ABC.

3.108.117. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$54702$auto$opt_dff.cc:219:make_patterns_logic$5730, asynchronously reset by !\rst_wr_n
Extracted 9 gates and 15 wires to a netlist network with 5 inputs and 4 outputs.

3.108.117.1. Executing ABC.

3.108.118. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$54865$ll_transmit_iw.txfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.108.118.1. Executing ABC.

3.108.119. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$54871$auto$opt_dff.cc:219:make_patterns_logic$5718, asynchronously reset by !\rst_wr_n
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 5 outputs.

3.108.119.1. Executing ABC.

3.108.120. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$54877$ll_transmit_iw.txfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.108.120.1. Executing ABC.

3.108.121. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$54882$auto$opt_dff.cc:219:make_patterns_logic$5709, asynchronously reset by !\rst_wr_n
Extracted 11 gates and 16 wires to a netlist network with 5 inputs and 5 outputs.

3.108.121.1. Executing ABC.

3.108.122. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$54270$auto$opt_dff.cc:219:make_patterns_logic$5779, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.122.1. Executing ABC.

3.108.123. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$54713$auto$opt_dff.cc:219:make_patterns_logic$5723, asynchronously reset by !\rst_wr_n
Extracted 61 gates and 124 wires to a netlist network with 63 inputs and 50 outputs.

3.108.123.1. Executing ABC.

3.108.124. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$54890$auto$opt_dff.cc:219:make_patterns_logic$5702, asynchronously reset by !\rst_wr_n
Extracted 12 gates and 19 wires to a netlist network with 6 inputs and 5 outputs.

3.108.124.1. Executing ABC.

3.108.125. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$54901$auto$opt_dff.cc:219:make_patterns_logic$5695, asynchronously reset by !\rst_wr_n
Extracted 431 gates and 641 wires to a netlist network with 210 inputs and 78 outputs.

3.108.125.1. Executing ABC.

3.108.126. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$55486$auto$opt_dff.cc:219:make_patterns_logic$5776, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.126.1. Executing ABC.

3.108.127. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$55893$auto$opt_dff.cc:219:make_patterns_logic$5821, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.127.1. Executing ABC.

3.108.128. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$56300$auto$opt_dff.cc:219:make_patterns_logic$5818, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.128.1. Executing ABC.

3.108.129. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$56707$auto$opt_dff.cc:219:make_patterns_logic$5815, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.129.1. Executing ABC.

3.108.130. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$57114$auto$opt_dff.cc:219:make_patterns_logic$5812, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.130.1. Executing ABC.

3.108.131. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$57521$auto$opt_dff.cc:219:make_patterns_logic$5809, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.131.1. Executing ABC.

3.108.132. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$57928$auto$opt_dff.cc:219:make_patterns_logic$5806, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.132.1. Executing ABC.

3.108.133. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$58335$auto$opt_dff.cc:219:make_patterns_logic$5803, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.133.1. Executing ABC.

3.108.134. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$58742$auto$opt_dff.cc:219:make_patterns_logic$5800, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.134.1. Executing ABC.

3.108.135. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$59149$auto$opt_dff.cc:219:make_patterns_logic$5797, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.135.1. Executing ABC.

3.108.136. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$59556$auto$opt_dff.cc:219:make_patterns_logic$5794, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.136.1. Executing ABC.

3.108.137. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$59963$auto$opt_dff.cc:219:make_patterns_logic$5791, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.137.1. Executing ABC.

3.108.138. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$60370$auto$opt_dff.cc:219:make_patterns_logic$5788, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.138.1. Executing ABC.

3.108.139. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$60777$auto$opt_dff.cc:219:make_patterns_logic$5785, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.139.1. Executing ABC.

3.108.140. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$61184$auto$opt_dff.cc:219:make_patterns_logic$5782, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.140.1. Executing ABC.

3.108.141. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$61591$auto$opt_dff.cc:219:make_patterns_logic$5824, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.141.1. Executing ABC.

3.108.142. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$61998$auto$opt_dff.cc:219:make_patterns_logic$5827, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.142.1. Executing ABC.

3.108.143. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$62405$auto$opt_dff.cc:219:make_patterns_logic$5830, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.143.1. Executing ABC.

3.108.144. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$62812$auto$opt_dff.cc:219:make_patterns_logic$5833, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.144.1. Executing ABC.

3.108.145. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$63219$auto$opt_dff.cc:219:make_patterns_logic$5836, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.145.1. Executing ABC.

3.108.146. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$63626$auto$opt_dff.cc:219:make_patterns_logic$5848, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.146.1. Executing ABC.

3.108.147. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$64033$auto$opt_dff.cc:219:make_patterns_logic$5845, asynchronously reset by !\rst_wr_n
Extracted 149 gates and 300 wires to a netlist network with 151 inputs and 136 outputs.

3.108.147.1. Executing ABC.

3.108.148. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$64847$flatten\axi_mm_a32_d128_packet_master_concat.\rrarb_itx.$verific$n127$4042, asynchronously reset by !\rst_wr_n
Extracted 36 gates and 46 wires to a netlist network with 10 inputs and 9 outputs.

3.108.148.1. Executing ABC.

3.108.149. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$64890$auto$opt_dff.cc:194:make_patterns_logic$6227, asynchronously reset by !\rst_wr_n
Extracted 110 gates and 127 wires to a netlist network with 17 inputs and 2 outputs.

3.108.149.1. Executing ABC.

3.108.150. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$64440$auto$opt_dff.cc:219:make_patterns_logic$5842, asynchronously reset by !\rst_wr_n
Extracted 258 gates and 518 wires to a netlist network with 260 inputs and 136 outputs.

3.108.150.1. Executing ABC.

3.108.151. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$65001$auto$opt_dff.cc:194:make_patterns_logic$6230, asynchronously reset by !\rst_wr_n
Extracted 94 gates and 112 wires to a netlist network with 18 inputs and 18 outputs.

3.108.151.1. Executing ABC.

3.108.152. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$98375$ll_auto_sync_i.rx_delayed_online, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 1 outputs.

3.108.152.1. Executing ABC.

3.108.153. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$65116$auto$opt_dff.cc:219:make_patterns_logic$5839, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.153.1. Executing ABC.

3.108.154. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$65523$auto$opt_dff.cc:219:make_patterns_logic$5923, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.154.1. Executing ABC.

3.108.155. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$65930$auto$opt_dff.cc:219:make_patterns_logic$5920, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.155.1. Executing ABC.

3.108.156. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$66337$auto$opt_dff.cc:219:make_patterns_logic$5917, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.156.1. Executing ABC.

3.108.157. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$66744$auto$opt_dff.cc:219:make_patterns_logic$5914, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.157.1. Executing ABC.

3.108.158. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$67151$auto$opt_dff.cc:219:make_patterns_logic$5911, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.158.1. Executing ABC.

3.108.159. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$67558$auto$opt_dff.cc:219:make_patterns_logic$5908, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.159.1. Executing ABC.

3.108.160. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$67965$auto$opt_dff.cc:219:make_patterns_logic$5905, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.160.1. Executing ABC.

3.108.161. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$68372$auto$opt_dff.cc:219:make_patterns_logic$5902, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.161.1. Executing ABC.

3.108.162. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$68779$auto$opt_dff.cc:219:make_patterns_logic$5899, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.162.1. Executing ABC.

3.108.163. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$69186$auto$opt_dff.cc:219:make_patterns_logic$5896, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.163.1. Executing ABC.

3.108.164. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$69593$auto$opt_dff.cc:219:make_patterns_logic$5893, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.164.1. Executing ABC.

3.108.165. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$70000$auto$opt_dff.cc:219:make_patterns_logic$5890, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.165.1. Executing ABC.

3.108.166. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$70407$auto$opt_dff.cc:219:make_patterns_logic$5887, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.108.166.1. Executing ABC.

3.108.167. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$70814$auto$opt_dff.cc:219:make_patterns_logic$5884, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.108.167.1. Executing ABC.

3.108.168. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$71221$auto$opt_dff.cc:219:make_patterns_logic$5881, asynchronously reset by !\rst_wr_n
Extracted 157 gates and 316 wires to a netlist network with 159 inputs and 136 outputs.

3.108.168.1. Executing ABC.

3.108.169. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$71628$auto$opt_dff.cc:219:make_patterns_logic$5878, asynchronously reset by !\rst_wr_n
Extracted 250 gates and 502 wires to a netlist network with 252 inputs and 136 outputs.

3.108.169.1. Executing ABC.

3.108.170. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, asynchronously reset by !\rst_wr_n
Extracted 17346 gates and 26224 wires to a netlist network with 8878 inputs and 419 outputs.

3.108.170.1. Executing ABC.

3.108.171. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$118589$auto$opt_dff.cc:219:make_patterns_logic$6133, asynchronously reset by !\rst_wr_n
Extracted 138 gates and 277 wires to a netlist network with 139 inputs and 137 outputs.

3.108.171.1. Executing ABC.

yosys> abc -dff

3.109. Executing ABC pass (technology mapping using ABC).

3.109.1. Summary of detected clock domains:
  7 cells in clk=\clk_wr, en=$abc$118996$abc$97942$auto$opt_dff.cc:219:make_patterns_logic$6165, arst=!\rst_wr_n, srst={ }
  13 cells in clk=\clk_wr, en=$abc$119003$abc$116102$auto$opt_dff.cc:219:make_patterns_logic$6183, arst=!\rst_wr_n, srst={ }
  7 cells in clk=\clk_wr, en=$abc$119023$abc$116082$auto$opt_dff.cc:219:make_patterns_logic$6186, arst=!\rst_wr_n, srst={ }
  13 cells in clk=\clk_wr, en=$abc$119043$abc$116062$auto$opt_dff.cc:219:make_patterns_logic$6189, arst=!\rst_wr_n, srst={ }
  7 cells in clk=\clk_wr, en=$abc$119063$abc$116042$auto$opt_dff.cc:219:make_patterns_logic$6192, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$119103$abc$97929$ll_receive_ir.rxfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  23 cells in clk=\clk_wr, en=$abc$119108$abc$97934$auto$opt_dff.cc:219:make_patterns_logic$6172, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=$abc$119132$abc$96623$auto$opt_dff.cc:219:make_patterns_logic$5690, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$119544$abc$97850$ll_receive_ir.rxfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  8 cells in clk=\clk_wr, en=$abc$119550$abc$97856$auto$opt_dff.cc:219:make_patterns_logic$6177, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$119570$abc$95809$auto$opt_dff.cc:219:make_patterns_logic$6070, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$119977$abc$95402$auto$opt_dff.cc:219:make_patterns_logic$6067, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$120384$abc$94995$auto$opt_dff.cc:219:make_patterns_logic$6064, arst=!\rst_wr_n, srst={ }
  220 cells in clk=\clk_wr, en=$abc$120791$abc$91739$auto$opt_dff.cc:219:make_patterns_logic$6040, arst=!\rst_wr_n, srst={ }
  187 cells in clk=\clk_wr, en=$abc$121198$abc$92146$auto$opt_dff.cc:219:make_patterns_logic$6043, arst=!\rst_wr_n, srst={ }
  220 cells in clk=\clk_wr, en=$abc$121605$abc$92553$auto$opt_dff.cc:219:make_patterns_logic$6046, arst=!\rst_wr_n, srst={ }
  187 cells in clk=\clk_wr, en=$abc$122012$abc$92960$auto$opt_dff.cc:219:make_patterns_logic$6049, arst=!\rst_wr_n, srst={ }
  220 cells in clk=\clk_wr, en=$abc$122419$abc$93367$auto$opt_dff.cc:219:make_patterns_logic$6052, arst=!\rst_wr_n, srst={ }
  187 cells in clk=\clk_wr, en=$abc$122826$abc$93774$auto$opt_dff.cc:219:make_patterns_logic$6055, arst=!\rst_wr_n, srst={ }
  188 cells in clk=\clk_wr, en=$abc$123233$abc$94181$auto$opt_dff.cc:219:make_patterns_logic$6058, arst=!\rst_wr_n, srst={ }
  160 cells in clk=\clk_wr, en=$abc$123640$abc$90925$auto$opt_dff.cc:219:make_patterns_logic$6034, arst=!\rst_wr_n, srst={ }
  213 cells in clk=\clk_wr, en=$abc$124047$abc$90518$auto$opt_dff.cc:219:make_patterns_logic$6031, arst=!\rst_wr_n, srst={ }
  194 cells in clk=\clk_wr, en=$abc$124454$abc$90111$auto$opt_dff.cc:219:make_patterns_logic$6028, arst=!\rst_wr_n, srst={ }
  215 cells in clk=\clk_wr, en=$abc$124861$abc$89704$auto$opt_dff.cc:219:make_patterns_logic$6025, arst=!\rst_wr_n, srst={ }
  192 cells in clk=\clk_wr, en=$abc$125268$abc$89297$auto$opt_dff.cc:219:make_patterns_logic$6022, arst=!\rst_wr_n, srst={ }
  215 cells in clk=\clk_wr, en=$abc$125675$abc$88890$auto$opt_dff.cc:219:make_patterns_logic$6019, arst=!\rst_wr_n, srst={ }
  192 cells in clk=\clk_wr, en=$abc$126082$abc$88483$auto$opt_dff.cc:219:make_patterns_logic$6016, arst=!\rst_wr_n, srst={ }
  213 cells in clk=\clk_wr, en=$abc$126489$abc$88076$auto$opt_dff.cc:219:make_patterns_logic$6013, arst=!\rst_wr_n, srst={ }
  194 cells in clk=\clk_wr, en=$abc$126896$abc$87669$auto$opt_dff.cc:219:make_patterns_logic$6010, arst=!\rst_wr_n, srst={ }
  170 cells in clk=\clk_wr, en=$abc$127303$abc$87262$auto$opt_dff.cc:219:make_patterns_logic$6007, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$127710$abc$86855$auto$opt_dff.cc:219:make_patterns_logic$6073, arst=!\rst_wr_n, srst={ }
  209 cells in clk=\clk_wr, en=$abc$128117$abc$86448$auto$opt_dff.cc:219:make_patterns_logic$6076, arst=!\rst_wr_n, srst={ }
  198 cells in clk=\clk_wr, en=$abc$128524$abc$86041$auto$opt_dff.cc:219:make_patterns_logic$6079, arst=!\rst_wr_n, srst={ }
  268 cells in clk=\clk_wr, en=$abc$128931$abc$85634$auto$opt_dff.cc:219:make_patterns_logic$6082, arst=!\rst_wr_n, srst={ }
  6 cells in clk=\clk_wr, en=$abc$129745$abc$78701$auto$opt_dff.cc:219:make_patterns_logic$6212, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$129755$abc$78547$ll_receive_ib.rxfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  11 cells in clk=\clk_wr, en=$abc$129760$abc$78693$auto$opt_dff.cc:219:make_patterns_logic$6219, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$129773$abc$78688$ll_receive_ib.rxfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  20 cells in clk=\clk_wr, en=$abc$129779$abc$78664$auto$opt_dff.cc:219:make_patterns_logic$6205, arst=!\rst_wr_n, srst={ }
  222 cells in clk=\clk_wr, en=$abc$129803$abc$72035$auto$opt_dff.cc:219:make_patterns_logic$5875, arst=!\rst_wr_n, srst={ }
  185 cells in clk=\clk_wr, en=$abc$130210$abc$72442$auto$opt_dff.cc:219:make_patterns_logic$5872, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$130617$abc$72849$auto$opt_dff.cc:219:make_patterns_logic$5869, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$131024$abc$73256$auto$opt_dff.cc:219:make_patterns_logic$5866, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$131431$abc$73663$auto$opt_dff.cc:219:make_patterns_logic$5863, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$131838$abc$74070$auto$opt_dff.cc:219:make_patterns_logic$5860, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$132245$abc$74477$auto$opt_dff.cc:219:make_patterns_logic$5857, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$132652$abc$74884$auto$opt_dff.cc:219:make_patterns_logic$5854, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$133059$abc$75291$auto$opt_dff.cc:219:make_patterns_logic$5851, arst=!\rst_wr_n, srst={ }
  219 cells in clk=\clk_wr, en=$abc$133466$abc$75698$auto$opt_dff.cc:219:make_patterns_logic$5941, arst=!\rst_wr_n, srst={ }
  222 cells in clk=\clk_wr, en=$abc$133873$abc$76105$auto$opt_dff.cc:219:make_patterns_logic$5944, arst=!\rst_wr_n, srst={ }
  185 cells in clk=\clk_wr, en=$abc$134280$abc$76512$auto$opt_dff.cc:219:make_patterns_logic$5947, arst=!\rst_wr_n, srst={ }
  229 cells in clk=\clk_wr, en=$abc$134687$abc$76919$auto$opt_dff.cc:219:make_patterns_logic$5935, arst=!\rst_wr_n, srst={ }
  188 cells in clk=\clk_wr, en=$abc$135094$abc$77326$auto$opt_dff.cc:219:make_patterns_logic$5938, arst=!\rst_wr_n, srst={ }
  152 cells in clk=\clk_wr, en=$abc$135501$abc$77733$auto$opt_dff.cc:219:make_patterns_logic$5926, arst=!\rst_wr_n, srst={ }
  178 cells in clk=\clk_wr, en=$abc$135908$abc$78715$auto$opt_dff.cc:219:make_patterns_logic$5932, arst=!\rst_wr_n, srst={ }
  175 cells in clk=\clk_wr, en=$abc$136315$abc$79122$auto$opt_dff.cc:219:make_patterns_logic$5992, arst=!\rst_wr_n, srst={ }
  222 cells in clk=\clk_wr, en=$abc$136722$abc$79529$auto$opt_dff.cc:219:make_patterns_logic$5989, arst=!\rst_wr_n, srst={ }
  185 cells in clk=\clk_wr, en=$abc$137129$abc$79936$auto$opt_dff.cc:219:make_patterns_logic$5986, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$137536$abc$80343$auto$opt_dff.cc:219:make_patterns_logic$5983, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$137943$abc$80750$auto$opt_dff.cc:219:make_patterns_logic$5980, arst=!\rst_wr_n, srst={ }
  222 cells in clk=\clk_wr, en=$abc$138350$abc$81157$auto$opt_dff.cc:219:make_patterns_logic$5977, arst=!\rst_wr_n, srst={ }
  185 cells in clk=\clk_wr, en=$abc$138757$abc$81564$auto$opt_dff.cc:219:make_patterns_logic$5974, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$139164$abc$81971$auto$opt_dff.cc:219:make_patterns_logic$5971, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$139571$abc$82378$auto$opt_dff.cc:219:make_patterns_logic$5968, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$139978$abc$82785$auto$opt_dff.cc:219:make_patterns_logic$5965, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$140385$abc$83192$auto$opt_dff.cc:219:make_patterns_logic$5962, arst=!\rst_wr_n, srst={ }
  234 cells in clk=\clk_wr, en=$abc$140792$abc$83599$auto$opt_dff.cc:219:make_patterns_logic$5959, arst=!\rst_wr_n, srst={ }
  173 cells in clk=\clk_wr, en=$abc$141199$abc$84006$auto$opt_dff.cc:219:make_patterns_logic$5956, arst=!\rst_wr_n, srst={ }
  12 cells in clk=\clk_wr, en=$abc$142013$abc$116122$auto$opt_dff.cc:219:make_patterns_logic$6180, arst=!\rst_wr_n, srst={ }
  139 cells in clk=\clk_wr, en=$abc$142033$abc$97036$auto$opt_dff.cc:219:make_patterns_logic$5998, arst=!\rst_wr_n, srst={ }
  143 cells in clk=\clk_wr, en=$abc$142440$abc$84820$auto$opt_dff.cc:219:make_patterns_logic$5950, arst=!\rst_wr_n, srst={ }
  264 cells in clk=\clk_wr, en=$abc$142847$abc$84413$auto$opt_dff.cc:219:make_patterns_logic$5953, arst=!\rst_wr_n, srst={ }
  139 cells in clk=\clk_wr, en=$abc$129338$abc$85227$auto$opt_dff.cc:219:make_patterns_logic$6085, arst=!\rst_wr_n, srst={ }
  12 cells in clk=\clk_wr, en=$abc$119083$abc$116022$auto$opt_dff.cc:219:make_patterns_logic$6195, arst=!\rst_wr_n, srst={ }
  258 cells in clk=\clk_wr, en=$abc$119137$abc$116145$auto$opt_dff.cc:219:make_patterns_logic$6151, arst=!\rst_wr_n, srst={ }
  45 cells in clk=\clk_wr, en=$abc$143661$abc$97876$auto$opt_dff.cc:219:make_patterns_logic$6158, arst=!\rst_wr_n, srst={ }
  109 cells in clk=\clk_wr, en=$abc$143716$abc$78553$auto$opt_dff.cc:194:make_patterns_logic$6224, arst=!\rst_wr_n, srst={ }
  237 cells in clk=\clk_wr, en=$abc$143810$abc$96216$auto$opt_dff.cc:219:make_patterns_logic$6004, arst=!\rst_wr_n, srst={ }
  232 cells in clk=\clk_wr, en=$abc$144217$abc$96629$auto$opt_dff.cc:219:make_patterns_logic$5995, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$141606$abc$117366$auto$opt_dff.cc:219:make_patterns_logic$6142, arst=!\rst_wr_n, srst={ }
  255 cells in clk=\clk_wr, en=$abc$144624$abc$78140$auto$opt_dff.cc:219:make_patterns_logic$5929, arst=!\rst_wr_n, srst={ }
  268 cells in clk=\clk_wr, en=$abc$145031$abc$97443$auto$opt_dff.cc:219:make_patterns_logic$6001, arst=!\rst_wr_n, srst={ }
  8 cells in clk=\clk_wr, en=$abc$145438$abc$116002$auto$opt_dff.cc:219:make_patterns_logic$6198, arst=!\rst_wr_n, srst={ }
  267 cells in clk=\clk_wr, en=$abc$145458$abc$97968$auto$opt_dff.cc:219:make_patterns_logic$5773, arst=!\rst_wr_n, srst={ }
  149 cells in clk=\clk_wr, en=$abc$145865$abc$116552$auto$opt_dff.cc:219:make_patterns_logic$6148, arst=!\rst_wr_n, srst={ }
  247 cells in clk=\clk_wr, en=$abc$146272$abc$91332$auto$opt_dff.cc:219:make_patterns_logic$6037, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$146679$abc$116959$auto$opt_dff.cc:219:make_patterns_logic$6145, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$147086$abc$117773$auto$opt_dff.cc:219:make_patterns_logic$6139, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$147493$abc$118180$auto$opt_dff.cc:219:make_patterns_logic$6136, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$147900$abc$47576$auto$opt_dff.cc:219:make_patterns_logic$6130, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$148307$abc$47983$auto$opt_dff.cc:219:make_patterns_logic$6127, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$148714$abc$48390$auto$opt_dff.cc:219:make_patterns_logic$6124, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$149121$abc$48797$auto$opt_dff.cc:219:make_patterns_logic$6121, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$149528$abc$49204$auto$opt_dff.cc:219:make_patterns_logic$6118, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$149935$abc$49611$auto$opt_dff.cc:219:make_patterns_logic$6115, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$150342$abc$50018$auto$opt_dff.cc:219:make_patterns_logic$6112, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$150749$abc$50425$auto$opt_dff.cc:219:make_patterns_logic$6109, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$151156$abc$50832$auto$opt_dff.cc:219:make_patterns_logic$6106, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$151563$abc$51239$auto$opt_dff.cc:219:make_patterns_logic$6103, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$151970$abc$51646$auto$opt_dff.cc:219:make_patterns_logic$6100, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$152377$abc$52053$auto$opt_dff.cc:219:make_patterns_logic$6097, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$152784$abc$52460$auto$opt_dff.cc:219:make_patterns_logic$6094, arst=!\rst_wr_n, srst={ }
  208 cells in clk=\clk_wr, en=$abc$153191$abc$52867$auto$opt_dff.cc:219:make_patterns_logic$6091, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$154005$abc$53681$ll_transmit_iar.txfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$154011$abc$54094$ll_transmit_iar.txfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  5 cells in clk=\clk_wr, en=$abc$154016$abc$54099$auto$opt_dff.cc:219:make_patterns_logic$5765, arst=!\rst_wr_n, srst={ }
  219 cells in clk=\clk_wr, en=$abc$143254$abc$94588$auto$opt_dff.cc:219:make_patterns_logic$6061, arst=!\rst_wr_n, srst={ }
  177 cells in clk=\clk_wr, en=$abc$171930$abc$71628$auto$opt_dff.cc:219:make_patterns_logic$5878, arst=!\rst_wr_n, srst={ }
  199 cells in clk=\clk_wr, en=$abc$153598$abc$53274$auto$opt_dff.cc:219:make_patterns_logic$6088, arst=!\rst_wr_n, srst={ }
  9 cells in clk=\clk_wr, en=$abc$154024$abc$54107$auto$opt_dff.cc:219:make_patterns_logic$5758, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$154589$abc$54677$ll_transmit_iaw.txfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=$abc$154595$abc$54683$auto$opt_dff.cc:219:make_patterns_logic$5746, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$154603$abc$54689$ll_transmit_iaw.txfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  140 cells in clk=\clk_wr, en=$abc$154033$abc$53687$auto$opt_dff.cc:219:make_patterns_logic$5770, arst=!\rst_wr_n, srst={ }
  5 cells in clk=\clk_wr, en=$abc$154608$abc$54694$auto$opt_dff.cc:219:make_patterns_logic$5737, arst=!\rst_wr_n, srst={ }
  9 cells in clk=\clk_wr, en=$abc$154616$abc$54702$auto$opt_dff.cc:219:make_patterns_logic$5730, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$154625$abc$54865$ll_transmit_iw.txfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=$abc$154631$abc$54871$auto$opt_dff.cc:219:make_patterns_logic$5718, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$154641$abc$54877$ll_transmit_iw.txfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  5 cells in clk=\clk_wr, en=$abc$154646$abc$54882$auto$opt_dff.cc:219:make_patterns_logic$5709, arst=!\rst_wr_n, srst={ }
  93 cells in clk=\clk_wr, en=$abc$154440$abc$54118$auto$opt_dff.cc:219:make_patterns_logic$5751, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$154656$abc$54270$auto$opt_dff.cc:219:make_patterns_logic$5779, arst=!\rst_wr_n, srst={ }
  56 cells in clk=\clk_wr, en=$abc$155063$abc$54713$auto$opt_dff.cc:219:make_patterns_logic$5723, arst=!\rst_wr_n, srst={ }
  9 cells in clk=\clk_wr, en=$abc$155212$abc$54890$auto$opt_dff.cc:219:make_patterns_logic$5702, arst=!\rst_wr_n, srst={ }
  429 cells in clk=\clk_wr, en=$abc$155223$abc$54901$auto$opt_dff.cc:219:make_patterns_logic$5695, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$155804$abc$55486$auto$opt_dff.cc:219:make_patterns_logic$5776, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$156211$abc$55893$auto$opt_dff.cc:219:make_patterns_logic$5821, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$156618$abc$56300$auto$opt_dff.cc:219:make_patterns_logic$5818, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$157025$abc$56707$auto$opt_dff.cc:219:make_patterns_logic$5815, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$157432$abc$57114$auto$opt_dff.cc:219:make_patterns_logic$5812, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$157839$abc$57521$auto$opt_dff.cc:219:make_patterns_logic$5809, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$158246$abc$57928$auto$opt_dff.cc:219:make_patterns_logic$5806, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$158653$abc$58335$auto$opt_dff.cc:219:make_patterns_logic$5803, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$159060$abc$58742$auto$opt_dff.cc:219:make_patterns_logic$5800, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$159467$abc$59149$auto$opt_dff.cc:219:make_patterns_logic$5797, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$159874$abc$59556$auto$opt_dff.cc:219:make_patterns_logic$5794, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$160281$abc$59963$auto$opt_dff.cc:219:make_patterns_logic$5791, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$160688$abc$60370$auto$opt_dff.cc:219:make_patterns_logic$5788, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$161095$abc$60777$auto$opt_dff.cc:219:make_patterns_logic$5785, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$161502$abc$61184$auto$opt_dff.cc:219:make_patterns_logic$5782, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$161909$abc$61591$auto$opt_dff.cc:219:make_patterns_logic$5824, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$162316$abc$61998$auto$opt_dff.cc:219:make_patterns_logic$5827, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$162723$abc$62405$auto$opt_dff.cc:219:make_patterns_logic$5830, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$163130$abc$62812$auto$opt_dff.cc:219:make_patterns_logic$5833, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$163537$abc$63219$auto$opt_dff.cc:219:make_patterns_logic$5836, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$163944$abc$63626$auto$opt_dff.cc:219:make_patterns_logic$5848, arst=!\rst_wr_n, srst={ }
  40 cells in clk=\clk_wr, en=$abc$164758$abc$64847$flatten\axi_mm_a32_d128_packet_master_concat.\rrarb_itx.$verific$n127$4042, arst=!\rst_wr_n, srst={ }
  116 cells in clk=\clk_wr, en=$abc$164796$abc$64890$auto$opt_dff.cc:194:make_patterns_logic$6227, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$164351$abc$64033$auto$opt_dff.cc:219:make_patterns_logic$5845, arst=!\rst_wr_n, srst={ }
  230 cells in clk=\clk_wr, en=$abc$171523$abc$71221$auto$opt_dff.cc:219:make_patterns_logic$5881, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$164913$abc$64440$auto$opt_dff.cc:219:make_patterns_logic$5842, arst=!\rst_wr_n, srst={ }
  109 cells in clk=\clk_wr, en=$abc$165320$abc$65001$auto$opt_dff.cc:194:make_patterns_logic$6230, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$172337$abc$98375$ll_auto_sync_i.rx_delayed_online, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$165418$abc$65116$auto$opt_dff.cc:219:make_patterns_logic$5839, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$165825$abc$65523$auto$opt_dff.cc:219:make_patterns_logic$5923, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$166232$abc$65930$auto$opt_dff.cc:219:make_patterns_logic$5920, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$166639$abc$66337$auto$opt_dff.cc:219:make_patterns_logic$5917, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$167046$abc$66744$auto$opt_dff.cc:219:make_patterns_logic$5914, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$167453$abc$67151$auto$opt_dff.cc:219:make_patterns_logic$5911, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$167860$abc$67558$auto$opt_dff.cc:219:make_patterns_logic$5908, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$168267$abc$67965$auto$opt_dff.cc:219:make_patterns_logic$5905, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$168674$abc$68372$auto$opt_dff.cc:219:make_patterns_logic$5902, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$169081$abc$68779$auto$opt_dff.cc:219:make_patterns_logic$5899, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$169488$abc$69186$auto$opt_dff.cc:219:make_patterns_logic$5896, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$169895$abc$69593$auto$opt_dff.cc:219:make_patterns_logic$5893, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$170302$abc$70000$auto$opt_dff.cc:219:make_patterns_logic$5890, arst=!\rst_wr_n, srst={ }
  255 cells in clk=\clk_wr, en=$abc$170709$abc$70407$auto$opt_dff.cc:219:make_patterns_logic$5887, arst=!\rst_wr_n, srst={ }
  152 cells in clk=\clk_wr, en=$abc$171116$abc$70814$auto$opt_dff.cc:219:make_patterns_logic$5884, arst=!\rst_wr_n, srst={ }
  16994 cells in clk=\clk_wr, en={ }, arst=!\rst_wr_n, srst={ }
  138 cells in clk=\clk_wr, en=$abc$189641$abc$118589$auto$opt_dff.cc:219:make_patterns_logic$6133, arst=!\rst_wr_n, srst={ }

3.109.2. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$118996$abc$97942$auto$opt_dff.cc:219:make_patterns_logic$6165, asynchronously reset by !\rst_wr_n
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 3 outputs.

3.109.2.1. Executing ABC.

3.109.3. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$119003$abc$116102$auto$opt_dff.cc:219:make_patterns_logic$6183, asynchronously reset by !\rst_wr_n
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 7 outputs.

3.109.3.1. Executing ABC.

3.109.4. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$119023$abc$116082$auto$opt_dff.cc:219:make_patterns_logic$6186, asynchronously reset by !\rst_wr_n
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 7 outputs.

3.109.4.1. Executing ABC.

3.109.5. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$119043$abc$116062$auto$opt_dff.cc:219:make_patterns_logic$6189, asynchronously reset by !\rst_wr_n
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 7 outputs.

3.109.5.1. Executing ABC.

3.109.6. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$119063$abc$116042$auto$opt_dff.cc:219:make_patterns_logic$6192, asynchronously reset by !\rst_wr_n
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 7 outputs.

3.109.6.1. Executing ABC.

3.109.7. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$119103$abc$97929$ll_receive_ir.rxfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.109.7.1. Executing ABC.

3.109.8. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$119108$abc$97934$auto$opt_dff.cc:219:make_patterns_logic$6172, asynchronously reset by !\rst_wr_n
Extracted 23 gates and 44 wires to a netlist network with 21 inputs and 4 outputs.

3.109.8.1. Executing ABC.

3.109.9. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$119132$abc$96623$auto$opt_dff.cc:219:make_patterns_logic$5690, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.109.9.1. Executing ABC.

3.109.10. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$119544$abc$97850$ll_receive_ir.rxfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.109.10.1. Executing ABC.

3.109.11. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$119550$abc$97856$auto$opt_dff.cc:219:make_patterns_logic$6177, asynchronously reset by !\rst_wr_n
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 7 outputs.

3.109.11.1. Executing ABC.

3.109.12. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$119570$abc$95809$auto$opt_dff.cc:219:make_patterns_logic$6070, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.12.1. Executing ABC.

3.109.13. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$119977$abc$95402$auto$opt_dff.cc:219:make_patterns_logic$6067, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.13.1. Executing ABC.

3.109.14. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$120384$abc$94995$auto$opt_dff.cc:219:make_patterns_logic$6064, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.14.1. Executing ABC.

3.109.15. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$120791$abc$91739$auto$opt_dff.cc:219:make_patterns_logic$6040, asynchronously reset by !\rst_wr_n
Extracted 220 gates and 442 wires to a netlist network with 222 inputs and 136 outputs.

3.109.15.1. Executing ABC.

3.109.16. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$121198$abc$92146$auto$opt_dff.cc:219:make_patterns_logic$6043, asynchronously reset by !\rst_wr_n
Extracted 187 gates and 376 wires to a netlist network with 189 inputs and 136 outputs.

3.109.16.1. Executing ABC.

3.109.17. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$121605$abc$92553$auto$opt_dff.cc:219:make_patterns_logic$6046, asynchronously reset by !\rst_wr_n
Extracted 220 gates and 442 wires to a netlist network with 222 inputs and 136 outputs.

3.109.17.1. Executing ABC.

3.109.18. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$122012$abc$92960$auto$opt_dff.cc:219:make_patterns_logic$6049, asynchronously reset by !\rst_wr_n
Extracted 187 gates and 376 wires to a netlist network with 189 inputs and 136 outputs.

3.109.18.1. Executing ABC.

3.109.19. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$122419$abc$93367$auto$opt_dff.cc:219:make_patterns_logic$6052, asynchronously reset by !\rst_wr_n
Extracted 220 gates and 442 wires to a netlist network with 222 inputs and 136 outputs.

3.109.19.1. Executing ABC.

3.109.20. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$122826$abc$93774$auto$opt_dff.cc:219:make_patterns_logic$6055, asynchronously reset by !\rst_wr_n
Extracted 187 gates and 376 wires to a netlist network with 189 inputs and 136 outputs.

3.109.20.1. Executing ABC.

3.109.21. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$123233$abc$94181$auto$opt_dff.cc:219:make_patterns_logic$6058, asynchronously reset by !\rst_wr_n
Extracted 188 gates and 378 wires to a netlist network with 190 inputs and 136 outputs.

3.109.21.1. Executing ABC.

3.109.22. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$123640$abc$90925$auto$opt_dff.cc:219:make_patterns_logic$6034, asynchronously reset by !\rst_wr_n
Extracted 160 gates and 322 wires to a netlist network with 162 inputs and 136 outputs.

3.109.22.1. Executing ABC.

3.109.23. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$124047$abc$90518$auto$opt_dff.cc:219:make_patterns_logic$6031, asynchronously reset by !\rst_wr_n
Extracted 213 gates and 428 wires to a netlist network with 215 inputs and 136 outputs.

3.109.23.1. Executing ABC.

3.109.24. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$124454$abc$90111$auto$opt_dff.cc:219:make_patterns_logic$6028, asynchronously reset by !\rst_wr_n
Extracted 194 gates and 390 wires to a netlist network with 196 inputs and 136 outputs.

3.109.24.1. Executing ABC.

3.109.25. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$124861$abc$89704$auto$opt_dff.cc:219:make_patterns_logic$6025, asynchronously reset by !\rst_wr_n
Extracted 215 gates and 432 wires to a netlist network with 217 inputs and 136 outputs.

3.109.25.1. Executing ABC.

3.109.26. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$125268$abc$89297$auto$opt_dff.cc:219:make_patterns_logic$6022, asynchronously reset by !\rst_wr_n
Extracted 192 gates and 386 wires to a netlist network with 194 inputs and 136 outputs.

3.109.26.1. Executing ABC.

3.109.27. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$125675$abc$88890$auto$opt_dff.cc:219:make_patterns_logic$6019, asynchronously reset by !\rst_wr_n
Extracted 215 gates and 432 wires to a netlist network with 217 inputs and 136 outputs.

3.109.27.1. Executing ABC.

3.109.28. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$126082$abc$88483$auto$opt_dff.cc:219:make_patterns_logic$6016, asynchronously reset by !\rst_wr_n
Extracted 192 gates and 386 wires to a netlist network with 194 inputs and 136 outputs.

3.109.28.1. Executing ABC.

3.109.29. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$126489$abc$88076$auto$opt_dff.cc:219:make_patterns_logic$6013, asynchronously reset by !\rst_wr_n
Extracted 213 gates and 428 wires to a netlist network with 215 inputs and 136 outputs.

3.109.29.1. Executing ABC.

3.109.30. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$126896$abc$87669$auto$opt_dff.cc:219:make_patterns_logic$6010, asynchronously reset by !\rst_wr_n
Extracted 194 gates and 390 wires to a netlist network with 196 inputs and 136 outputs.

3.109.30.1. Executing ABC.

3.109.31. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$127303$abc$87262$auto$opt_dff.cc:219:make_patterns_logic$6007, asynchronously reset by !\rst_wr_n
Extracted 170 gates and 342 wires to a netlist network with 172 inputs and 136 outputs.

3.109.31.1. Executing ABC.

3.109.32. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$127710$abc$86855$auto$opt_dff.cc:219:make_patterns_logic$6073, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.32.1. Executing ABC.

3.109.33. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$128117$abc$86448$auto$opt_dff.cc:219:make_patterns_logic$6076, asynchronously reset by !\rst_wr_n
Extracted 209 gates and 420 wires to a netlist network with 211 inputs and 136 outputs.

3.109.33.1. Executing ABC.

3.109.34. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$128524$abc$86041$auto$opt_dff.cc:219:make_patterns_logic$6079, asynchronously reset by !\rst_wr_n
Extracted 198 gates and 398 wires to a netlist network with 200 inputs and 136 outputs.

3.109.34.1. Executing ABC.

3.109.35. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$128931$abc$85634$auto$opt_dff.cc:219:make_patterns_logic$6082, asynchronously reset by !\rst_wr_n
Extracted 268 gates and 538 wires to a netlist network with 270 inputs and 136 outputs.

3.109.35.1. Executing ABC.

3.109.36. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$129745$abc$78701$auto$opt_dff.cc:219:make_patterns_logic$6212, asynchronously reset by !\rst_wr_n
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.109.36.1. Executing ABC.

3.109.37. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$129755$abc$78547$ll_receive_ib.rxfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.109.37.1. Executing ABC.

3.109.38. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$129760$abc$78693$auto$opt_dff.cc:219:make_patterns_logic$6219, asynchronously reset by !\rst_wr_n
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 4 outputs.

3.109.38.1. Executing ABC.

3.109.39. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$129773$abc$78688$ll_receive_ib.rxfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.109.39.1. Executing ABC.

3.109.40. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$129779$abc$78664$auto$opt_dff.cc:219:make_patterns_logic$6205, asynchronously reset by !\rst_wr_n
Extracted 20 gates and 22 wires to a netlist network with 2 inputs and 8 outputs.

3.109.40.1. Executing ABC.

3.109.41. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$129803$abc$72035$auto$opt_dff.cc:219:make_patterns_logic$5875, asynchronously reset by !\rst_wr_n
Extracted 222 gates and 446 wires to a netlist network with 224 inputs and 136 outputs.

3.109.41.1. Executing ABC.

3.109.42. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$130210$abc$72442$auto$opt_dff.cc:219:make_patterns_logic$5872, asynchronously reset by !\rst_wr_n
Extracted 185 gates and 372 wires to a netlist network with 187 inputs and 136 outputs.

3.109.42.1. Executing ABC.

3.109.43. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$130617$abc$72849$auto$opt_dff.cc:219:make_patterns_logic$5869, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.109.43.1. Executing ABC.

3.109.44. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$131024$abc$73256$auto$opt_dff.cc:219:make_patterns_logic$5866, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.109.44.1. Executing ABC.

3.109.45. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$131431$abc$73663$auto$opt_dff.cc:219:make_patterns_logic$5863, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.109.45.1. Executing ABC.

3.109.46. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$131838$abc$74070$auto$opt_dff.cc:219:make_patterns_logic$5860, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.109.46.1. Executing ABC.

3.109.47. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$132245$abc$74477$auto$opt_dff.cc:219:make_patterns_logic$5857, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.109.47.1. Executing ABC.

3.109.48. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$132652$abc$74884$auto$opt_dff.cc:219:make_patterns_logic$5854, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.109.48.1. Executing ABC.

3.109.49. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$133059$abc$75291$auto$opt_dff.cc:219:make_patterns_logic$5851, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.49.1. Executing ABC.

3.109.50. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$133466$abc$75698$auto$opt_dff.cc:219:make_patterns_logic$5941, asynchronously reset by !\rst_wr_n
Extracted 219 gates and 440 wires to a netlist network with 221 inputs and 136 outputs.

3.109.50.1. Executing ABC.

3.109.51. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$133873$abc$76105$auto$opt_dff.cc:219:make_patterns_logic$5944, asynchronously reset by !\rst_wr_n
Extracted 222 gates and 446 wires to a netlist network with 224 inputs and 136 outputs.

3.109.51.1. Executing ABC.

3.109.52. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$134280$abc$76512$auto$opt_dff.cc:219:make_patterns_logic$5947, asynchronously reset by !\rst_wr_n
Extracted 185 gates and 372 wires to a netlist network with 187 inputs and 136 outputs.

3.109.52.1. Executing ABC.

3.109.53. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$134687$abc$76919$auto$opt_dff.cc:219:make_patterns_logic$5935, asynchronously reset by !\rst_wr_n
Extracted 229 gates and 460 wires to a netlist network with 231 inputs and 136 outputs.

3.109.53.1. Executing ABC.

3.109.54. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$135094$abc$77326$auto$opt_dff.cc:219:make_patterns_logic$5938, asynchronously reset by !\rst_wr_n
Extracted 188 gates and 378 wires to a netlist network with 190 inputs and 136 outputs.

3.109.54.1. Executing ABC.

3.109.55. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$135501$abc$77733$auto$opt_dff.cc:219:make_patterns_logic$5926, asynchronously reset by !\rst_wr_n
Extracted 152 gates and 306 wires to a netlist network with 154 inputs and 136 outputs.

3.109.55.1. Executing ABC.

3.109.56. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$135908$abc$78715$auto$opt_dff.cc:219:make_patterns_logic$5932, asynchronously reset by !\rst_wr_n
Extracted 178 gates and 358 wires to a netlist network with 180 inputs and 136 outputs.

3.109.56.1. Executing ABC.

3.109.57. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$136315$abc$79122$auto$opt_dff.cc:219:make_patterns_logic$5992, asynchronously reset by !\rst_wr_n
Extracted 175 gates and 352 wires to a netlist network with 177 inputs and 136 outputs.

3.109.57.1. Executing ABC.

3.109.58. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$136722$abc$79529$auto$opt_dff.cc:219:make_patterns_logic$5989, asynchronously reset by !\rst_wr_n
Extracted 222 gates and 446 wires to a netlist network with 224 inputs and 136 outputs.

3.109.58.1. Executing ABC.

3.109.59. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$137129$abc$79936$auto$opt_dff.cc:219:make_patterns_logic$5986, asynchronously reset by !\rst_wr_n
Extracted 185 gates and 372 wires to a netlist network with 187 inputs and 136 outputs.

3.109.59.1. Executing ABC.

3.109.60. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$137536$abc$80343$auto$opt_dff.cc:219:make_patterns_logic$5983, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.109.60.1. Executing ABC.

3.109.61. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$137943$abc$80750$auto$opt_dff.cc:219:make_patterns_logic$5980, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.109.61.1. Executing ABC.

3.109.62. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$138350$abc$81157$auto$opt_dff.cc:219:make_patterns_logic$5977, asynchronously reset by !\rst_wr_n
Extracted 222 gates and 446 wires to a netlist network with 224 inputs and 136 outputs.

3.109.62.1. Executing ABC.

3.109.63. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$138757$abc$81564$auto$opt_dff.cc:219:make_patterns_logic$5974, asynchronously reset by !\rst_wr_n
Extracted 185 gates and 372 wires to a netlist network with 187 inputs and 136 outputs.

3.109.63.1. Executing ABC.

3.109.64. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$139164$abc$81971$auto$opt_dff.cc:219:make_patterns_logic$5971, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.109.64.1. Executing ABC.

3.109.65. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$139571$abc$82378$auto$opt_dff.cc:219:make_patterns_logic$5968, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.109.65.1. Executing ABC.

3.109.66. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$139978$abc$82785$auto$opt_dff.cc:219:make_patterns_logic$5965, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.109.66.1. Executing ABC.

3.109.67. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$140385$abc$83192$auto$opt_dff.cc:219:make_patterns_logic$5962, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.109.67.1. Executing ABC.

3.109.68. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$140792$abc$83599$auto$opt_dff.cc:219:make_patterns_logic$5959, asynchronously reset by !\rst_wr_n
Extracted 234 gates and 470 wires to a netlist network with 236 inputs and 136 outputs.

3.109.68.1. Executing ABC.

3.109.69. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$141199$abc$84006$auto$opt_dff.cc:219:make_patterns_logic$5956, asynchronously reset by !\rst_wr_n
Extracted 173 gates and 348 wires to a netlist network with 175 inputs and 136 outputs.

3.109.69.1. Executing ABC.

3.109.70. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$142013$abc$116122$auto$opt_dff.cc:219:make_patterns_logic$6180, asynchronously reset by !\rst_wr_n
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 7 outputs.

3.109.70.1. Executing ABC.

3.109.71. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$142033$abc$97036$auto$opt_dff.cc:219:make_patterns_logic$5998, asynchronously reset by !\rst_wr_n
Extracted 139 gates and 280 wires to a netlist network with 141 inputs and 136 outputs.

3.109.71.1. Executing ABC.

3.109.72. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$142440$abc$84820$auto$opt_dff.cc:219:make_patterns_logic$5950, asynchronously reset by !\rst_wr_n
Extracted 143 gates and 288 wires to a netlist network with 145 inputs and 136 outputs.

3.109.72.1. Executing ABC.

3.109.73. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$142847$abc$84413$auto$opt_dff.cc:219:make_patterns_logic$5953, asynchronously reset by !\rst_wr_n
Extracted 264 gates and 530 wires to a netlist network with 266 inputs and 136 outputs.

3.109.73.1. Executing ABC.

3.109.74. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$129338$abc$85227$auto$opt_dff.cc:219:make_patterns_logic$6085, asynchronously reset by !\rst_wr_n
Extracted 139 gates and 280 wires to a netlist network with 141 inputs and 136 outputs.

3.109.74.1. Executing ABC.

3.109.75. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$119083$abc$116022$auto$opt_dff.cc:219:make_patterns_logic$6195, asynchronously reset by !\rst_wr_n
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 7 outputs.

3.109.75.1. Executing ABC.

3.109.76. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$119137$abc$116145$auto$opt_dff.cc:219:make_patterns_logic$6151, asynchronously reset by !\rst_wr_n
Extracted 258 gates and 518 wires to a netlist network with 260 inputs and 136 outputs.

3.109.76.1. Executing ABC.

3.109.77. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$143661$abc$97876$auto$opt_dff.cc:219:make_patterns_logic$6158, asynchronously reset by !\rst_wr_n
Extracted 45 gates and 47 wires to a netlist network with 2 inputs and 13 outputs.

3.109.77.1. Executing ABC.

3.109.78. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$143716$abc$78553$auto$opt_dff.cc:194:make_patterns_logic$6224, asynchronously reset by !\rst_wr_n
Extracted 109 gates and 126 wires to a netlist network with 17 inputs and 2 outputs.

3.109.78.1. Executing ABC.

3.109.79. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$143810$abc$96216$auto$opt_dff.cc:219:make_patterns_logic$6004, asynchronously reset by !\rst_wr_n
Extracted 237 gates and 476 wires to a netlist network with 239 inputs and 136 outputs.

3.109.79.1. Executing ABC.

3.109.80. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$144217$abc$96629$auto$opt_dff.cc:219:make_patterns_logic$5995, asynchronously reset by !\rst_wr_n
Extracted 232 gates and 466 wires to a netlist network with 234 inputs and 136 outputs.

3.109.80.1. Executing ABC.

3.109.81. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$141606$abc$117366$auto$opt_dff.cc:219:make_patterns_logic$6142, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.81.1. Executing ABC.

3.109.82. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$144624$abc$78140$auto$opt_dff.cc:219:make_patterns_logic$5929, asynchronously reset by !\rst_wr_n
Extracted 255 gates and 512 wires to a netlist network with 257 inputs and 136 outputs.

3.109.82.1. Executing ABC.

3.109.83. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$145031$abc$97443$auto$opt_dff.cc:219:make_patterns_logic$6001, asynchronously reset by !\rst_wr_n
Extracted 268 gates and 538 wires to a netlist network with 270 inputs and 136 outputs.

3.109.83.1. Executing ABC.

3.109.84. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$145438$abc$116002$auto$opt_dff.cc:219:make_patterns_logic$6198, asynchronously reset by !\rst_wr_n
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 7 outputs.

3.109.84.1. Executing ABC.

3.109.85. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$145458$abc$97968$auto$opt_dff.cc:219:make_patterns_logic$5773, asynchronously reset by !\rst_wr_n
Extracted 267 gates and 536 wires to a netlist network with 269 inputs and 136 outputs.

3.109.85.1. Executing ABC.

3.109.86. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$145865$abc$116552$auto$opt_dff.cc:219:make_patterns_logic$6148, asynchronously reset by !\rst_wr_n
Extracted 149 gates and 300 wires to a netlist network with 151 inputs and 136 outputs.

3.109.86.1. Executing ABC.

3.109.87. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$146272$abc$91332$auto$opt_dff.cc:219:make_patterns_logic$6037, asynchronously reset by !\rst_wr_n
Extracted 247 gates and 496 wires to a netlist network with 249 inputs and 136 outputs.

3.109.87.1. Executing ABC.

3.109.88. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$146679$abc$116959$auto$opt_dff.cc:219:make_patterns_logic$6145, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.88.1. Executing ABC.

3.109.89. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$147086$abc$117773$auto$opt_dff.cc:219:make_patterns_logic$6139, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.89.1. Executing ABC.

3.109.90. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$147493$abc$118180$auto$opt_dff.cc:219:make_patterns_logic$6136, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.90.1. Executing ABC.

3.109.91. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$147900$abc$47576$auto$opt_dff.cc:219:make_patterns_logic$6130, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.91.1. Executing ABC.

3.109.92. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$148307$abc$47983$auto$opt_dff.cc:219:make_patterns_logic$6127, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.92.1. Executing ABC.

3.109.93. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$148714$abc$48390$auto$opt_dff.cc:219:make_patterns_logic$6124, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.93.1. Executing ABC.

3.109.94. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$149121$abc$48797$auto$opt_dff.cc:219:make_patterns_logic$6121, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.94.1. Executing ABC.

3.109.95. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$149528$abc$49204$auto$opt_dff.cc:219:make_patterns_logic$6118, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.95.1. Executing ABC.

3.109.96. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$149935$abc$49611$auto$opt_dff.cc:219:make_patterns_logic$6115, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.96.1. Executing ABC.

3.109.97. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$150342$abc$50018$auto$opt_dff.cc:219:make_patterns_logic$6112, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.97.1. Executing ABC.

3.109.98. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$150749$abc$50425$auto$opt_dff.cc:219:make_patterns_logic$6109, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.98.1. Executing ABC.

3.109.99. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$151156$abc$50832$auto$opt_dff.cc:219:make_patterns_logic$6106, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.99.1. Executing ABC.

3.109.100. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$151563$abc$51239$auto$opt_dff.cc:219:make_patterns_logic$6103, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.100.1. Executing ABC.

3.109.101. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$151970$abc$51646$auto$opt_dff.cc:219:make_patterns_logic$6100, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.101.1. Executing ABC.

3.109.102. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$152377$abc$52053$auto$opt_dff.cc:219:make_patterns_logic$6097, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.102.1. Executing ABC.

3.109.103. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$152784$abc$52460$auto$opt_dff.cc:219:make_patterns_logic$6094, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.103.1. Executing ABC.

3.109.104. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$153191$abc$52867$auto$opt_dff.cc:219:make_patterns_logic$6091, asynchronously reset by !\rst_wr_n
Extracted 208 gates and 418 wires to a netlist network with 210 inputs and 136 outputs.

3.109.104.1. Executing ABC.

3.109.105. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$154005$abc$53681$ll_transmit_iar.txfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.109.105.1. Executing ABC.

3.109.106. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$154011$abc$54094$ll_transmit_iar.txfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.109.106.1. Executing ABC.

3.109.107. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$154016$abc$54099$auto$opt_dff.cc:219:make_patterns_logic$5765, asynchronously reset by !\rst_wr_n
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.109.107.1. Executing ABC.

3.109.108. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$143254$abc$94588$auto$opt_dff.cc:219:make_patterns_logic$6061, asynchronously reset by !\rst_wr_n
Extracted 219 gates and 440 wires to a netlist network with 221 inputs and 136 outputs.

3.109.108.1. Executing ABC.

3.109.109. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$171930$abc$71628$auto$opt_dff.cc:219:make_patterns_logic$5878, asynchronously reset by !\rst_wr_n
Extracted 177 gates and 356 wires to a netlist network with 179 inputs and 136 outputs.

3.109.109.1. Executing ABC.

3.109.110. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$153598$abc$53274$auto$opt_dff.cc:219:make_patterns_logic$6088, asynchronously reset by !\rst_wr_n
Extracted 199 gates and 400 wires to a netlist network with 201 inputs and 136 outputs.

3.109.110.1. Executing ABC.

3.109.111. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$154024$abc$54107$auto$opt_dff.cc:219:make_patterns_logic$5758, asynchronously reset by !\rst_wr_n
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 4 outputs.

3.109.111.1. Executing ABC.

3.109.112. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$154589$abc$54677$ll_transmit_iaw.txfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.109.112.1. Executing ABC.

3.109.113. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$154595$abc$54683$auto$opt_dff.cc:219:make_patterns_logic$5746, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.109.113.1. Executing ABC.

3.109.114. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$154603$abc$54689$ll_transmit_iaw.txfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.109.114.1. Executing ABC.

3.109.115. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$154033$abc$53687$auto$opt_dff.cc:219:make_patterns_logic$5770, asynchronously reset by !\rst_wr_n
Extracted 140 gates and 282 wires to a netlist network with 142 inputs and 136 outputs.

3.109.115.1. Executing ABC.

3.109.116. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$154608$abc$54694$auto$opt_dff.cc:219:make_patterns_logic$5737, asynchronously reset by !\rst_wr_n
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.109.116.1. Executing ABC.

3.109.117. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$154616$abc$54702$auto$opt_dff.cc:219:make_patterns_logic$5730, asynchronously reset by !\rst_wr_n
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 4 outputs.

3.109.117.1. Executing ABC.

3.109.118. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$154625$abc$54865$ll_transmit_iw.txfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.109.118.1. Executing ABC.

3.109.119. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$154631$abc$54871$auto$opt_dff.cc:219:make_patterns_logic$5718, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.109.119.1. Executing ABC.

3.109.120. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$154641$abc$54877$ll_transmit_iw.txfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.109.120.1. Executing ABC.

3.109.121. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$154646$abc$54882$auto$opt_dff.cc:219:make_patterns_logic$5709, asynchronously reset by !\rst_wr_n
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.109.121.1. Executing ABC.

3.109.122. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$154440$abc$54118$auto$opt_dff.cc:219:make_patterns_logic$5751, asynchronously reset by !\rst_wr_n
Extracted 93 gates and 188 wires to a netlist network with 95 inputs and 50 outputs.

3.109.122.1. Executing ABC.

3.109.123. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$154656$abc$54270$auto$opt_dff.cc:219:make_patterns_logic$5779, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.123.1. Executing ABC.

3.109.124. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$155063$abc$54713$auto$opt_dff.cc:219:make_patterns_logic$5723, asynchronously reset by !\rst_wr_n
Extracted 56 gates and 114 wires to a netlist network with 58 inputs and 50 outputs.

3.109.124.1. Executing ABC.

3.109.125. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$155212$abc$54890$auto$opt_dff.cc:219:make_patterns_logic$5702, asynchronously reset by !\rst_wr_n
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 4 outputs.

3.109.125.1. Executing ABC.

3.109.126. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$155223$abc$54901$auto$opt_dff.cc:219:make_patterns_logic$5695, asynchronously reset by !\rst_wr_n
Extracted 429 gates and 639 wires to a netlist network with 210 inputs and 79 outputs.

3.109.126.1. Executing ABC.

3.109.127. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$155804$abc$55486$auto$opt_dff.cc:219:make_patterns_logic$5776, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.127.1. Executing ABC.

3.109.128. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$156211$abc$55893$auto$opt_dff.cc:219:make_patterns_logic$5821, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.128.1. Executing ABC.

3.109.129. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$156618$abc$56300$auto$opt_dff.cc:219:make_patterns_logic$5818, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.129.1. Executing ABC.

3.109.130. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$157025$abc$56707$auto$opt_dff.cc:219:make_patterns_logic$5815, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.130.1. Executing ABC.

3.109.131. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$157432$abc$57114$auto$opt_dff.cc:219:make_patterns_logic$5812, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.131.1. Executing ABC.

3.109.132. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$157839$abc$57521$auto$opt_dff.cc:219:make_patterns_logic$5809, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.132.1. Executing ABC.

3.109.133. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$158246$abc$57928$auto$opt_dff.cc:219:make_patterns_logic$5806, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.133.1. Executing ABC.

3.109.134. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$158653$abc$58335$auto$opt_dff.cc:219:make_patterns_logic$5803, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.134.1. Executing ABC.

3.109.135. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$159060$abc$58742$auto$opt_dff.cc:219:make_patterns_logic$5800, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.135.1. Executing ABC.

3.109.136. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$159467$abc$59149$auto$opt_dff.cc:219:make_patterns_logic$5797, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.136.1. Executing ABC.

3.109.137. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$159874$abc$59556$auto$opt_dff.cc:219:make_patterns_logic$5794, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.137.1. Executing ABC.

3.109.138. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$160281$abc$59963$auto$opt_dff.cc:219:make_patterns_logic$5791, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.138.1. Executing ABC.

3.109.139. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$160688$abc$60370$auto$opt_dff.cc:219:make_patterns_logic$5788, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.139.1. Executing ABC.

3.109.140. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$161095$abc$60777$auto$opt_dff.cc:219:make_patterns_logic$5785, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.140.1. Executing ABC.

3.109.141. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$161502$abc$61184$auto$opt_dff.cc:219:make_patterns_logic$5782, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.141.1. Executing ABC.

3.109.142. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$161909$abc$61591$auto$opt_dff.cc:219:make_patterns_logic$5824, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.142.1. Executing ABC.

3.109.143. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$162316$abc$61998$auto$opt_dff.cc:219:make_patterns_logic$5827, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.143.1. Executing ABC.

3.109.144. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$162723$abc$62405$auto$opt_dff.cc:219:make_patterns_logic$5830, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.144.1. Executing ABC.

3.109.145. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$163130$abc$62812$auto$opt_dff.cc:219:make_patterns_logic$5833, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.145.1. Executing ABC.

3.109.146. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$163537$abc$63219$auto$opt_dff.cc:219:make_patterns_logic$5836, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.146.1. Executing ABC.

3.109.147. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$163944$abc$63626$auto$opt_dff.cc:219:make_patterns_logic$5848, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.147.1. Executing ABC.

3.109.148. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$164758$abc$64847$flatten\axi_mm_a32_d128_packet_master_concat.\rrarb_itx.$verific$n127$4042, asynchronously reset by !\rst_wr_n
Extracted 40 gates and 50 wires to a netlist network with 10 inputs and 10 outputs.

3.109.148.1. Executing ABC.

3.109.149. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$164796$abc$64890$auto$opt_dff.cc:194:make_patterns_logic$6227, asynchronously reset by !\rst_wr_n
Extracted 116 gates and 133 wires to a netlist network with 17 inputs and 2 outputs.

3.109.149.1. Executing ABC.

3.109.150. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$164351$abc$64033$auto$opt_dff.cc:219:make_patterns_logic$5845, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.150.1. Executing ABC.

3.109.151. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$171523$abc$71221$auto$opt_dff.cc:219:make_patterns_logic$5881, asynchronously reset by !\rst_wr_n
Extracted 230 gates and 462 wires to a netlist network with 232 inputs and 136 outputs.

3.109.151.1. Executing ABC.

3.109.152. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$164913$abc$64440$auto$opt_dff.cc:219:make_patterns_logic$5842, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.152.1. Executing ABC.

3.109.153. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$165320$abc$65001$auto$opt_dff.cc:194:make_patterns_logic$6230, asynchronously reset by !\rst_wr_n
Extracted 109 gates and 126 wires to a netlist network with 17 inputs and 2 outputs.

3.109.153.1. Executing ABC.

3.109.154. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$172337$abc$98375$ll_auto_sync_i.rx_delayed_online, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 1 outputs.

3.109.154.1. Executing ABC.

3.109.155. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$165418$abc$65116$auto$opt_dff.cc:219:make_patterns_logic$5839, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.155.1. Executing ABC.

3.109.156. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$165825$abc$65523$auto$opt_dff.cc:219:make_patterns_logic$5923, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.156.1. Executing ABC.

3.109.157. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$166232$abc$65930$auto$opt_dff.cc:219:make_patterns_logic$5920, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.157.1. Executing ABC.

3.109.158. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$166639$abc$66337$auto$opt_dff.cc:219:make_patterns_logic$5917, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.158.1. Executing ABC.

3.109.159. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$167046$abc$66744$auto$opt_dff.cc:219:make_patterns_logic$5914, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.159.1. Executing ABC.

3.109.160. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$167453$abc$67151$auto$opt_dff.cc:219:make_patterns_logic$5911, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.160.1. Executing ABC.

3.109.161. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$167860$abc$67558$auto$opt_dff.cc:219:make_patterns_logic$5908, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.161.1. Executing ABC.

3.109.162. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$168267$abc$67965$auto$opt_dff.cc:219:make_patterns_logic$5905, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.162.1. Executing ABC.

3.109.163. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$168674$abc$68372$auto$opt_dff.cc:219:make_patterns_logic$5902, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.163.1. Executing ABC.

3.109.164. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$169081$abc$68779$auto$opt_dff.cc:219:make_patterns_logic$5899, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.164.1. Executing ABC.

3.109.165. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$169488$abc$69186$auto$opt_dff.cc:219:make_patterns_logic$5896, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.165.1. Executing ABC.

3.109.166. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$169895$abc$69593$auto$opt_dff.cc:219:make_patterns_logic$5893, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.109.166.1. Executing ABC.

3.109.167. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$170302$abc$70000$auto$opt_dff.cc:219:make_patterns_logic$5890, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.109.167.1. Executing ABC.

3.109.168. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$170709$abc$70407$auto$opt_dff.cc:219:make_patterns_logic$5887, asynchronously reset by !\rst_wr_n
Extracted 255 gates and 512 wires to a netlist network with 257 inputs and 136 outputs.

3.109.168.1. Executing ABC.

3.109.169. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$171116$abc$70814$auto$opt_dff.cc:219:make_patterns_logic$5884, asynchronously reset by !\rst_wr_n
Extracted 152 gates and 306 wires to a netlist network with 154 inputs and 136 outputs.

3.109.169.1. Executing ABC.

3.109.170. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, asynchronously reset by !\rst_wr_n
Extracted 16994 gates and 25842 wires to a netlist network with 8848 inputs and 424 outputs.

3.109.170.1. Executing ABC.

3.109.171. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$189641$abc$118589$auto$opt_dff.cc:219:make_patterns_logic$6133, asynchronously reset by !\rst_wr_n
Extracted 138 gates and 277 wires to a netlist network with 139 inputs and 137 outputs.

3.109.171.1. Executing ABC.

yosys> abc -dff

3.110. Executing ABC pass (technology mapping using ABC).

3.110.1. Summary of detected clock domains:
  5 cells in clk=\clk_wr, en=$abc$190050$abc$118996$abc$97942$auto$opt_dff.cc:219:make_patterns_logic$6165, arst=!\rst_wr_n, srst={ }
  13 cells in clk=\clk_wr, en=$abc$190057$abc$119003$abc$116102$auto$opt_dff.cc:219:make_patterns_logic$6183, arst=!\rst_wr_n, srst={ }
  7 cells in clk=\clk_wr, en=$abc$190077$abc$119023$abc$116082$auto$opt_dff.cc:219:make_patterns_logic$6186, arst=!\rst_wr_n, srst={ }
  13 cells in clk=\clk_wr, en=$abc$190097$abc$119043$abc$116062$auto$opt_dff.cc:219:make_patterns_logic$6189, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$190137$abc$119103$abc$97929$ll_receive_ir.rxfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  24 cells in clk=\clk_wr, en=$abc$190142$abc$119108$abc$97934$auto$opt_dff.cc:219:make_patterns_logic$6172, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=$abc$190166$abc$119132$abc$96623$auto$opt_dff.cc:219:make_patterns_logic$5690, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$190171$abc$119544$abc$97850$ll_receive_ir.rxfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  13 cells in clk=\clk_wr, en=$abc$190176$abc$119550$abc$97856$auto$opt_dff.cc:219:make_patterns_logic$6177, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$190196$abc$119570$abc$95809$auto$opt_dff.cc:219:make_patterns_logic$6070, arst=!\rst_wr_n, srst={ }
  169 cells in clk=\clk_wr, en=$abc$190603$abc$119977$abc$95402$auto$opt_dff.cc:219:make_patterns_logic$6067, arst=!\rst_wr_n, srst={ }
  238 cells in clk=\clk_wr, en=$abc$191010$abc$120384$abc$94995$auto$opt_dff.cc:219:make_patterns_logic$6064, arst=!\rst_wr_n, srst={ }
  220 cells in clk=\clk_wr, en=$abc$191417$abc$120791$abc$91739$auto$opt_dff.cc:219:make_patterns_logic$6040, arst=!\rst_wr_n, srst={ }
  187 cells in clk=\clk_wr, en=$abc$191824$abc$121198$abc$92146$auto$opt_dff.cc:219:make_patterns_logic$6043, arst=!\rst_wr_n, srst={ }
  220 cells in clk=\clk_wr, en=$abc$192231$abc$121605$abc$92553$auto$opt_dff.cc:219:make_patterns_logic$6046, arst=!\rst_wr_n, srst={ }
  187 cells in clk=\clk_wr, en=$abc$192638$abc$122012$abc$92960$auto$opt_dff.cc:219:make_patterns_logic$6049, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$193045$abc$122419$abc$93367$auto$opt_dff.cc:219:make_patterns_logic$6052, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$193452$abc$122826$abc$93774$auto$opt_dff.cc:219:make_patterns_logic$6055, arst=!\rst_wr_n, srst={ }
  258 cells in clk=\clk_wr, en=$abc$193859$abc$123233$abc$94181$auto$opt_dff.cc:219:make_patterns_logic$6058, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$194266$abc$123640$abc$90925$auto$opt_dff.cc:219:make_patterns_logic$6034, arst=!\rst_wr_n, srst={ }
  213 cells in clk=\clk_wr, en=$abc$194673$abc$124047$abc$90518$auto$opt_dff.cc:219:make_patterns_logic$6031, arst=!\rst_wr_n, srst={ }
  194 cells in clk=\clk_wr, en=$abc$195080$abc$124454$abc$90111$auto$opt_dff.cc:219:make_patterns_logic$6028, arst=!\rst_wr_n, srst={ }
  215 cells in clk=\clk_wr, en=$abc$195487$abc$124861$abc$89704$auto$opt_dff.cc:219:make_patterns_logic$6025, arst=!\rst_wr_n, srst={ }
  192 cells in clk=\clk_wr, en=$abc$195894$abc$125268$abc$89297$auto$opt_dff.cc:219:make_patterns_logic$6022, arst=!\rst_wr_n, srst={ }
  215 cells in clk=\clk_wr, en=$abc$196301$abc$125675$abc$88890$auto$opt_dff.cc:219:make_patterns_logic$6019, arst=!\rst_wr_n, srst={ }
  192 cells in clk=\clk_wr, en=$abc$196708$abc$126082$abc$88483$auto$opt_dff.cc:219:make_patterns_logic$6016, arst=!\rst_wr_n, srst={ }
  213 cells in clk=\clk_wr, en=$abc$197115$abc$126489$abc$88076$auto$opt_dff.cc:219:make_patterns_logic$6013, arst=!\rst_wr_n, srst={ }
  194 cells in clk=\clk_wr, en=$abc$197522$abc$126896$abc$87669$auto$opt_dff.cc:219:make_patterns_logic$6010, arst=!\rst_wr_n, srst={ }
  198 cells in clk=\clk_wr, en=$abc$197929$abc$127303$abc$87262$auto$opt_dff.cc:219:make_patterns_logic$6007, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$198336$abc$127710$abc$86855$auto$opt_dff.cc:219:make_patterns_logic$6073, arst=!\rst_wr_n, srst={ }
  209 cells in clk=\clk_wr, en=$abc$198743$abc$128117$abc$86448$auto$opt_dff.cc:219:make_patterns_logic$6076, arst=!\rst_wr_n, srst={ }
  198 cells in clk=\clk_wr, en=$abc$199150$abc$128524$abc$86041$auto$opt_dff.cc:219:make_patterns_logic$6079, arst=!\rst_wr_n, srst={ }
  7 cells in clk=\clk_wr, en=$abc$199964$abc$129745$abc$78701$auto$opt_dff.cc:219:make_patterns_logic$6212, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$199971$abc$129755$abc$78547$ll_receive_ib.rxfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  12 cells in clk=\clk_wr, en=$abc$199976$abc$129760$abc$78693$auto$opt_dff.cc:219:make_patterns_logic$6219, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$199989$abc$129773$abc$78688$ll_receive_ib.rxfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  19 cells in clk=\clk_wr, en=$abc$199994$abc$129779$abc$78664$auto$opt_dff.cc:219:make_patterns_logic$6205, arst=!\rst_wr_n, srst={ }
  222 cells in clk=\clk_wr, en=$abc$200018$abc$129803$abc$72035$auto$opt_dff.cc:219:make_patterns_logic$5875, arst=!\rst_wr_n, srst={ }
  185 cells in clk=\clk_wr, en=$abc$200425$abc$130210$abc$72442$auto$opt_dff.cc:219:make_patterns_logic$5872, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$200832$abc$130617$abc$72849$auto$opt_dff.cc:219:make_patterns_logic$5869, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$201239$abc$131024$abc$73256$auto$opt_dff.cc:219:make_patterns_logic$5866, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$201646$abc$131431$abc$73663$auto$opt_dff.cc:219:make_patterns_logic$5863, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$202053$abc$131838$abc$74070$auto$opt_dff.cc:219:make_patterns_logic$5860, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$202460$abc$132245$abc$74477$auto$opt_dff.cc:219:make_patterns_logic$5857, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$202867$abc$132652$abc$74884$auto$opt_dff.cc:219:make_patterns_logic$5854, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$203274$abc$133059$abc$75291$auto$opt_dff.cc:219:make_patterns_logic$5851, arst=!\rst_wr_n, srst={ }
  219 cells in clk=\clk_wr, en=$abc$203681$abc$133466$abc$75698$auto$opt_dff.cc:219:make_patterns_logic$5941, arst=!\rst_wr_n, srst={ }
  222 cells in clk=\clk_wr, en=$abc$204088$abc$133873$abc$76105$auto$opt_dff.cc:219:make_patterns_logic$5944, arst=!\rst_wr_n, srst={ }
  185 cells in clk=\clk_wr, en=$abc$204495$abc$134280$abc$76512$auto$opt_dff.cc:219:make_patterns_logic$5947, arst=!\rst_wr_n, srst={ }
  229 cells in clk=\clk_wr, en=$abc$204902$abc$134687$abc$76919$auto$opt_dff.cc:219:make_patterns_logic$5935, arst=!\rst_wr_n, srst={ }
  188 cells in clk=\clk_wr, en=$abc$205309$abc$135094$abc$77326$auto$opt_dff.cc:219:make_patterns_logic$5938, arst=!\rst_wr_n, srst={ }
  140 cells in clk=\clk_wr, en=$abc$205716$abc$135501$abc$77733$auto$opt_dff.cc:219:make_patterns_logic$5926, arst=!\rst_wr_n, srst={ }
  178 cells in clk=\clk_wr, en=$abc$206123$abc$135908$abc$78715$auto$opt_dff.cc:219:make_patterns_logic$5932, arst=!\rst_wr_n, srst={ }
  141 cells in clk=\clk_wr, en=$abc$206530$abc$136315$abc$79122$auto$opt_dff.cc:219:make_patterns_logic$5992, arst=!\rst_wr_n, srst={ }
  223 cells in clk=\clk_wr, en=$abc$206937$abc$136722$abc$79529$auto$opt_dff.cc:219:make_patterns_logic$5989, arst=!\rst_wr_n, srst={ }
  184 cells in clk=\clk_wr, en=$abc$207344$abc$137129$abc$79936$auto$opt_dff.cc:219:make_patterns_logic$5986, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$207751$abc$137536$abc$80343$auto$opt_dff.cc:219:make_patterns_logic$5983, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$208158$abc$137943$abc$80750$auto$opt_dff.cc:219:make_patterns_logic$5980, arst=!\rst_wr_n, srst={ }
  222 cells in clk=\clk_wr, en=$abc$208565$abc$138350$abc$81157$auto$opt_dff.cc:219:make_patterns_logic$5977, arst=!\rst_wr_n, srst={ }
  185 cells in clk=\clk_wr, en=$abc$208972$abc$138757$abc$81564$auto$opt_dff.cc:219:make_patterns_logic$5974, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$209379$abc$139164$abc$81971$auto$opt_dff.cc:219:make_patterns_logic$5971, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$209786$abc$139571$abc$82378$auto$opt_dff.cc:219:make_patterns_logic$5968, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$210193$abc$139978$abc$82785$auto$opt_dff.cc:219:make_patterns_logic$5965, arst=!\rst_wr_n, srst={ }
  181 cells in clk=\clk_wr, en=$abc$210600$abc$140385$abc$83192$auto$opt_dff.cc:219:make_patterns_logic$5962, arst=!\rst_wr_n, srst={ }
  174 cells in clk=\clk_wr, en=$abc$211007$abc$140792$abc$83599$auto$opt_dff.cc:219:make_patterns_logic$5959, arst=!\rst_wr_n, srst={ }
  143 cells in clk=\clk_wr, en=$abc$199557$abc$128931$abc$85634$auto$opt_dff.cc:219:make_patterns_logic$6082, arst=!\rst_wr_n, srst={ }
  233 cells in clk=\clk_wr, en=$abc$211414$abc$141199$abc$84006$auto$opt_dff.cc:219:make_patterns_logic$5956, arst=!\rst_wr_n, srst={ }
  265 cells in clk=\clk_wr, en=$abc$243007$abc$171116$abc$70814$auto$opt_dff.cc:219:make_patterns_logic$5884, arst=!\rst_wr_n, srst={ }
  7 cells in clk=\clk_wr, en=$abc$211821$abc$142013$abc$116122$auto$opt_dff.cc:219:make_patterns_logic$6180, arst=!\rst_wr_n, srst={ }
  147 cells in clk=\clk_wr, en=$abc$211841$abc$142033$abc$97036$auto$opt_dff.cc:219:make_patterns_logic$5998, arst=!\rst_wr_n, srst={ }
  261 cells in clk=\clk_wr, en=$abc$212248$abc$142440$abc$84820$auto$opt_dff.cc:219:make_patterns_logic$5950, arst=!\rst_wr_n, srst={ }
  146 cells in clk=\clk_wr, en=$abc$212655$abc$142847$abc$84413$auto$opt_dff.cc:219:make_patterns_logic$5953, arst=!\rst_wr_n, srst={ }
  264 cells in clk=\clk_wr, en=$abc$213062$abc$129338$abc$85227$auto$opt_dff.cc:219:make_patterns_logic$6085, arst=!\rst_wr_n, srst={ }
  7 cells in clk=\clk_wr, en=$abc$190117$abc$119063$abc$116042$auto$opt_dff.cc:219:make_patterns_logic$6192, arst=!\rst_wr_n, srst={ }
  13 cells in clk=\clk_wr, en=$abc$213469$abc$119083$abc$116022$auto$opt_dff.cc:219:make_patterns_logic$6195, arst=!\rst_wr_n, srst={ }
  46 cells in clk=\clk_wr, en=$abc$213896$abc$143661$abc$97876$auto$opt_dff.cc:219:make_patterns_logic$6158, arst=!\rst_wr_n, srst={ }
  95 cells in clk=\clk_wr, en=$abc$213950$abc$143716$abc$78553$auto$opt_dff.cc:194:make_patterns_logic$6224, arst=!\rst_wr_n, srst={ }
  209 cells in clk=\clk_wr, en=$abc$214063$abc$143810$abc$96216$auto$opt_dff.cc:219:make_patterns_logic$6004, arst=!\rst_wr_n, srst={ }
  266 cells in clk=\clk_wr, en=$abc$214470$abc$144217$abc$96629$auto$opt_dff.cc:219:make_patterns_logic$5995, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$214877$abc$141606$abc$117366$auto$opt_dff.cc:219:make_patterns_logic$6142, arst=!\rst_wr_n, srst={ }
  267 cells in clk=\clk_wr, en=$abc$215284$abc$144624$abc$78140$auto$opt_dff.cc:219:make_patterns_logic$5929, arst=!\rst_wr_n, srst={ }
  260 cells in clk=\clk_wr, en=$abc$215691$abc$145031$abc$97443$auto$opt_dff.cc:219:make_patterns_logic$6001, arst=!\rst_wr_n, srst={ }
  10 cells in clk=\clk_wr, en=$abc$216098$abc$145438$abc$116002$auto$opt_dff.cc:219:make_patterns_logic$6198, arst=!\rst_wr_n, srst={ }
  257 cells in clk=\clk_wr, en=$abc$216118$abc$145458$abc$97968$auto$opt_dff.cc:219:make_patterns_logic$5773, arst=!\rst_wr_n, srst={ }
  222 cells in clk=\clk_wr, en=$abc$216525$abc$145865$abc$116552$auto$opt_dff.cc:219:make_patterns_logic$6148, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$216932$abc$146272$abc$91332$auto$opt_dff.cc:219:make_patterns_logic$6037, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$217339$abc$146679$abc$116959$auto$opt_dff.cc:219:make_patterns_logic$6145, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$217746$abc$147086$abc$117773$auto$opt_dff.cc:219:make_patterns_logic$6139, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$218153$abc$147493$abc$118180$auto$opt_dff.cc:219:make_patterns_logic$6136, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$218560$abc$147900$abc$47576$auto$opt_dff.cc:219:make_patterns_logic$6130, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$218967$abc$148307$abc$47983$auto$opt_dff.cc:219:make_patterns_logic$6127, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$219374$abc$148714$abc$48390$auto$opt_dff.cc:219:make_patterns_logic$6124, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$219781$abc$149121$abc$48797$auto$opt_dff.cc:219:make_patterns_logic$6121, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$220188$abc$149528$abc$49204$auto$opt_dff.cc:219:make_patterns_logic$6118, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$220595$abc$149935$abc$49611$auto$opt_dff.cc:219:make_patterns_logic$6115, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$221002$abc$150342$abc$50018$auto$opt_dff.cc:219:make_patterns_logic$6112, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$221409$abc$150749$abc$50425$auto$opt_dff.cc:219:make_patterns_logic$6109, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$221816$abc$151156$abc$50832$auto$opt_dff.cc:219:make_patterns_logic$6106, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$222223$abc$151563$abc$51239$auto$opt_dff.cc:219:make_patterns_logic$6103, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$222630$abc$151970$abc$51646$auto$opt_dff.cc:219:make_patterns_logic$6100, arst=!\rst_wr_n, srst={ }
  269 cells in clk=\clk_wr, en=$abc$223037$abc$152377$abc$52053$auto$opt_dff.cc:219:make_patterns_logic$6097, arst=!\rst_wr_n, srst={ }
  138 cells in clk=\clk_wr, en=$abc$223444$abc$152784$abc$52460$auto$opt_dff.cc:219:make_patterns_logic$6094, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$224258$abc$154005$abc$53681$ll_transmit_iar.txfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  269 cells in clk=\clk_wr, en=$abc$223851$abc$153191$abc$52867$auto$opt_dff.cc:219:make_patterns_logic$6091, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$224263$abc$154011$abc$54094$ll_transmit_iar.txfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  6 cells in clk=\clk_wr, en=$abc$224268$abc$154016$abc$54099$auto$opt_dff.cc:219:make_patterns_logic$5765, arst=!\rst_wr_n, srst={ }
  149 cells in clk=\clk_wr, en=$abc$224275$abc$143254$abc$94588$auto$opt_dff.cc:219:make_patterns_logic$6061, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$224682$abc$171930$abc$71628$auto$opt_dff.cc:219:make_patterns_logic$5878, arst=!\rst_wr_n, srst={ }
  7 cells in clk=\clk_wr, en=$abc$225496$abc$154024$abc$54107$auto$opt_dff.cc:219:make_patterns_logic$5758, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$225504$abc$154589$abc$54677$ll_transmit_iaw.txfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=$abc$225509$abc$154595$abc$54683$auto$opt_dff.cc:219:make_patterns_logic$5746, arst=!\rst_wr_n, srst={ }
  138 cells in clk=\clk_wr, en=$abc$225089$abc$153598$abc$53274$auto$opt_dff.cc:219:make_patterns_logic$6088, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$225514$abc$154603$abc$54689$ll_transmit_iaw.txfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  6 cells in clk=\clk_wr, en=$abc$225926$abc$154608$abc$54694$auto$opt_dff.cc:219:make_patterns_logic$5737, arst=!\rst_wr_n, srst={ }
  7 cells in clk=\clk_wr, en=$abc$225933$abc$154616$abc$54702$auto$opt_dff.cc:219:make_patterns_logic$5730, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$225941$abc$154625$abc$54865$ll_transmit_iw.txfifo_i_overflow_pulse, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=$abc$225946$abc$154631$abc$54871$auto$opt_dff.cc:219:make_patterns_logic$5718, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=$abc$225951$abc$154641$abc$54877$ll_transmit_iw.txfifo_i_underflow_pulse, arst=!\rst_wr_n, srst={ }
  6 cells in clk=\clk_wr, en=$abc$225956$abc$154646$abc$54882$auto$opt_dff.cc:219:make_patterns_logic$5709, arst=!\rst_wr_n, srst={ }
  102 cells in clk=\clk_wr, en=$abc$225963$abc$154440$abc$54118$auto$opt_dff.cc:219:make_patterns_logic$5751, arst=!\rst_wr_n, srst={ }
  150 cells in clk=\clk_wr, en=$abc$225519$abc$154033$abc$53687$auto$opt_dff.cc:219:make_patterns_logic$5770, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$226112$abc$154656$abc$54270$auto$opt_dff.cc:219:make_patterns_logic$5779, arst=!\rst_wr_n, srst={ }
  54 cells in clk=\clk_wr, en=$abc$226519$abc$155063$abc$54713$auto$opt_dff.cc:219:make_patterns_logic$5723, arst=!\rst_wr_n, srst={ }
  9 cells in clk=\clk_wr, en=$abc$226668$abc$155212$abc$54890$auto$opt_dff.cc:219:make_patterns_logic$5702, arst=!\rst_wr_n, srst={ }
  440 cells in clk=\clk_wr, en=$abc$226676$abc$155223$abc$54901$auto$opt_dff.cc:219:make_patterns_logic$5695, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$227270$abc$155804$abc$55486$auto$opt_dff.cc:219:make_patterns_logic$5776, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$227677$abc$156211$abc$55893$auto$opt_dff.cc:219:make_patterns_logic$5821, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$228084$abc$156618$abc$56300$auto$opt_dff.cc:219:make_patterns_logic$5818, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$228491$abc$157025$abc$56707$auto$opt_dff.cc:219:make_patterns_logic$5815, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$228898$abc$157432$abc$57114$auto$opt_dff.cc:219:make_patterns_logic$5812, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$229305$abc$157839$abc$57521$auto$opt_dff.cc:219:make_patterns_logic$5809, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$229712$abc$158246$abc$57928$auto$opt_dff.cc:219:make_patterns_logic$5806, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$230119$abc$158653$abc$58335$auto$opt_dff.cc:219:make_patterns_logic$5803, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$230526$abc$159060$abc$58742$auto$opt_dff.cc:219:make_patterns_logic$5800, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$230933$abc$159467$abc$59149$auto$opt_dff.cc:219:make_patterns_logic$5797, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$231340$abc$159874$abc$59556$auto$opt_dff.cc:219:make_patterns_logic$5794, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$231747$abc$160281$abc$59963$auto$opt_dff.cc:219:make_patterns_logic$5791, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$232154$abc$160688$abc$60370$auto$opt_dff.cc:219:make_patterns_logic$5788, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$232561$abc$161095$abc$60777$auto$opt_dff.cc:219:make_patterns_logic$5785, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$232968$abc$161502$abc$61184$auto$opt_dff.cc:219:make_patterns_logic$5782, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$233375$abc$161909$abc$61591$auto$opt_dff.cc:219:make_patterns_logic$5824, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$233782$abc$162316$abc$61998$auto$opt_dff.cc:219:make_patterns_logic$5827, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$234189$abc$162723$abc$62405$auto$opt_dff.cc:219:make_patterns_logic$5830, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$234596$abc$163130$abc$62812$auto$opt_dff.cc:219:make_patterns_logic$5833, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$235003$abc$163537$abc$63219$auto$opt_dff.cc:219:make_patterns_logic$5836, arst=!\rst_wr_n, srst={ }
  34 cells in clk=\clk_wr, en=$abc$235817$abc$164758$abc$64847$flatten\axi_mm_a32_d128_packet_master_concat.\rrarb_itx.$verific$n127$4042, arst=!\rst_wr_n, srst={ }
  97 cells in clk=\clk_wr, en=$abc$235854$abc$164796$abc$64890$auto$opt_dff.cc:194:make_patterns_logic$6227, arst=!\rst_wr_n, srst={ }
  226 cells in clk=\clk_wr, en=$abc$235410$abc$163944$abc$63626$auto$opt_dff.cc:219:make_patterns_logic$5848, arst=!\rst_wr_n, srst={ }
  185 cells in clk=\clk_wr, en=$abc$213489$abc$119137$abc$116145$auto$opt_dff.cc:219:make_patterns_logic$6151, arst=!\rst_wr_n, srst={ }
  265 cells in clk=\clk_wr, en=$abc$235971$abc$164351$abc$64033$auto$opt_dff.cc:219:make_patterns_logic$5845, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$236378$abc$171523$abc$71221$auto$opt_dff.cc:219:make_patterns_logic$5881, arst=!\rst_wr_n, srst={ }
  95 cells in clk=\clk_wr, en=$abc$237192$abc$165320$abc$65001$auto$opt_dff.cc:194:make_patterns_logic$6230, arst=!\rst_wr_n, srst={ }
  18 cells in clk=\clk_wr, en=$abc$243414$abc$172337$abc$98375$ll_auto_sync_i.rx_delayed_online, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$237309$abc$165418$abc$65116$auto$opt_dff.cc:219:make_patterns_logic$5839, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$237716$abc$165825$abc$65523$auto$opt_dff.cc:219:make_patterns_logic$5923, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$238123$abc$166232$abc$65930$auto$opt_dff.cc:219:make_patterns_logic$5920, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$238530$abc$166639$abc$66337$auto$opt_dff.cc:219:make_patterns_logic$5917, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$238937$abc$167046$abc$66744$auto$opt_dff.cc:219:make_patterns_logic$5914, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$239344$abc$167453$abc$67151$auto$opt_dff.cc:219:make_patterns_logic$5911, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$239751$abc$167860$abc$67558$auto$opt_dff.cc:219:make_patterns_logic$5908, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$240158$abc$168267$abc$67965$auto$opt_dff.cc:219:make_patterns_logic$5905, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$240565$abc$168674$abc$68372$auto$opt_dff.cc:219:make_patterns_logic$5902, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$240972$abc$169081$abc$68779$auto$opt_dff.cc:219:make_patterns_logic$5899, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$241379$abc$169488$abc$69186$auto$opt_dff.cc:219:make_patterns_logic$5896, arst=!\rst_wr_n, srst={ }
  271 cells in clk=\clk_wr, en=$abc$241786$abc$169895$abc$69593$auto$opt_dff.cc:219:make_patterns_logic$5893, arst=!\rst_wr_n, srst={ }
  136 cells in clk=\clk_wr, en=$abc$242193$abc$170302$abc$70000$auto$opt_dff.cc:219:make_patterns_logic$5890, arst=!\rst_wr_n, srst={ }
  142 cells in clk=\clk_wr, en=$abc$242600$abc$170709$abc$70407$auto$opt_dff.cc:219:make_patterns_logic$5887, arst=!\rst_wr_n, srst={ }
  142 cells in clk=\clk_wr, en=$abc$236785$abc$164913$abc$64440$auto$opt_dff.cc:219:make_patterns_logic$5842, arst=!\rst_wr_n, srst={ }
  17235 cells in clk=\clk_wr, en={ }, arst=!\rst_wr_n, srst={ }
  138 cells in clk=\clk_wr, en=$abc$260920$abc$189641$abc$118589$auto$opt_dff.cc:219:make_patterns_logic$6133, arst=!\rst_wr_n, srst={ }

3.110.2. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$190050$abc$118996$abc$97942$auto$opt_dff.cc:219:make_patterns_logic$6165, asynchronously reset by !\rst_wr_n
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.110.2.1. Executing ABC.

3.110.3. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$190057$abc$119003$abc$116102$auto$opt_dff.cc:219:make_patterns_logic$6183, asynchronously reset by !\rst_wr_n
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 7 outputs.

3.110.3.1. Executing ABC.

3.110.4. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$190077$abc$119023$abc$116082$auto$opt_dff.cc:219:make_patterns_logic$6186, asynchronously reset by !\rst_wr_n
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 7 outputs.

3.110.4.1. Executing ABC.

3.110.5. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$190097$abc$119043$abc$116062$auto$opt_dff.cc:219:make_patterns_logic$6189, asynchronously reset by !\rst_wr_n
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 7 outputs.

3.110.5.1. Executing ABC.

3.110.6. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$190137$abc$119103$abc$97929$ll_receive_ir.rxfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.110.6.1. Executing ABC.

3.110.7. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$190142$abc$119108$abc$97934$auto$opt_dff.cc:219:make_patterns_logic$6172, asynchronously reset by !\rst_wr_n
Extracted 24 gates and 44 wires to a netlist network with 20 inputs and 5 outputs.

3.110.7.1. Executing ABC.

3.110.8. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$190166$abc$119132$abc$96623$auto$opt_dff.cc:219:make_patterns_logic$5690, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.110.8.1. Executing ABC.

3.110.9. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$190171$abc$119544$abc$97850$ll_receive_ir.rxfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.110.9.1. Executing ABC.

3.110.10. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$190176$abc$119550$abc$97856$auto$opt_dff.cc:219:make_patterns_logic$6177, asynchronously reset by !\rst_wr_n
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 7 outputs.

3.110.10.1. Executing ABC.

3.110.11. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$190196$abc$119570$abc$95809$auto$opt_dff.cc:219:make_patterns_logic$6070, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.11.1. Executing ABC.

3.110.12. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$190603$abc$119977$abc$95402$auto$opt_dff.cc:219:make_patterns_logic$6067, asynchronously reset by !\rst_wr_n
Extracted 169 gates and 340 wires to a netlist network with 171 inputs and 136 outputs.

3.110.12.1. Executing ABC.

3.110.13. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$191010$abc$120384$abc$94995$auto$opt_dff.cc:219:make_patterns_logic$6064, asynchronously reset by !\rst_wr_n
Extracted 238 gates and 478 wires to a netlist network with 240 inputs and 136 outputs.

3.110.13.1. Executing ABC.

3.110.14. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$191417$abc$120791$abc$91739$auto$opt_dff.cc:219:make_patterns_logic$6040, asynchronously reset by !\rst_wr_n
Extracted 220 gates and 442 wires to a netlist network with 222 inputs and 136 outputs.

3.110.14.1. Executing ABC.

3.110.15. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$191824$abc$121198$abc$92146$auto$opt_dff.cc:219:make_patterns_logic$6043, asynchronously reset by !\rst_wr_n
Extracted 187 gates and 376 wires to a netlist network with 189 inputs and 136 outputs.

3.110.15.1. Executing ABC.

3.110.16. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$192231$abc$121605$abc$92553$auto$opt_dff.cc:219:make_patterns_logic$6046, asynchronously reset by !\rst_wr_n
Extracted 220 gates and 442 wires to a netlist network with 222 inputs and 136 outputs.

3.110.16.1. Executing ABC.

3.110.17. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$192638$abc$122012$abc$92960$auto$opt_dff.cc:219:make_patterns_logic$6049, asynchronously reset by !\rst_wr_n
Extracted 187 gates and 376 wires to a netlist network with 189 inputs and 136 outputs.

3.110.17.1. Executing ABC.

3.110.18. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$193045$abc$122419$abc$93367$auto$opt_dff.cc:219:make_patterns_logic$6052, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.18.1. Executing ABC.

3.110.19. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$193452$abc$122826$abc$93774$auto$opt_dff.cc:219:make_patterns_logic$6055, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.19.1. Executing ABC.

3.110.20. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$193859$abc$123233$abc$94181$auto$opt_dff.cc:219:make_patterns_logic$6058, asynchronously reset by !\rst_wr_n
Extracted 258 gates and 518 wires to a netlist network with 260 inputs and 136 outputs.

3.110.20.1. Executing ABC.

3.110.21. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$194266$abc$123640$abc$90925$auto$opt_dff.cc:219:make_patterns_logic$6034, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.21.1. Executing ABC.

3.110.22. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$194673$abc$124047$abc$90518$auto$opt_dff.cc:219:make_patterns_logic$6031, asynchronously reset by !\rst_wr_n
Extracted 213 gates and 428 wires to a netlist network with 215 inputs and 136 outputs.

3.110.22.1. Executing ABC.

3.110.23. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$195080$abc$124454$abc$90111$auto$opt_dff.cc:219:make_patterns_logic$6028, asynchronously reset by !\rst_wr_n
Extracted 194 gates and 390 wires to a netlist network with 196 inputs and 136 outputs.

3.110.23.1. Executing ABC.

3.110.24. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$195487$abc$124861$abc$89704$auto$opt_dff.cc:219:make_patterns_logic$6025, asynchronously reset by !\rst_wr_n
Extracted 215 gates and 432 wires to a netlist network with 217 inputs and 136 outputs.

3.110.24.1. Executing ABC.

3.110.25. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$195894$abc$125268$abc$89297$auto$opt_dff.cc:219:make_patterns_logic$6022, asynchronously reset by !\rst_wr_n
Extracted 192 gates and 386 wires to a netlist network with 194 inputs and 136 outputs.

3.110.25.1. Executing ABC.

3.110.26. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$196301$abc$125675$abc$88890$auto$opt_dff.cc:219:make_patterns_logic$6019, asynchronously reset by !\rst_wr_n
Extracted 215 gates and 432 wires to a netlist network with 217 inputs and 136 outputs.

3.110.26.1. Executing ABC.

3.110.27. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$196708$abc$126082$abc$88483$auto$opt_dff.cc:219:make_patterns_logic$6016, asynchronously reset by !\rst_wr_n
Extracted 192 gates and 386 wires to a netlist network with 194 inputs and 136 outputs.

3.110.27.1. Executing ABC.

3.110.28. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$197115$abc$126489$abc$88076$auto$opt_dff.cc:219:make_patterns_logic$6013, asynchronously reset by !\rst_wr_n
Extracted 213 gates and 428 wires to a netlist network with 215 inputs and 136 outputs.

3.110.28.1. Executing ABC.

3.110.29. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$197522$abc$126896$abc$87669$auto$opt_dff.cc:219:make_patterns_logic$6010, asynchronously reset by !\rst_wr_n
Extracted 194 gates and 390 wires to a netlist network with 196 inputs and 136 outputs.

3.110.29.1. Executing ABC.

3.110.30. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$197929$abc$127303$abc$87262$auto$opt_dff.cc:219:make_patterns_logic$6007, asynchronously reset by !\rst_wr_n
Extracted 198 gates and 398 wires to a netlist network with 200 inputs and 136 outputs.

3.110.30.1. Executing ABC.

3.110.31. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$198336$abc$127710$abc$86855$auto$opt_dff.cc:219:make_patterns_logic$6073, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.31.1. Executing ABC.

3.110.32. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$198743$abc$128117$abc$86448$auto$opt_dff.cc:219:make_patterns_logic$6076, asynchronously reset by !\rst_wr_n
Extracted 209 gates and 420 wires to a netlist network with 211 inputs and 136 outputs.

3.110.32.1. Executing ABC.

3.110.33. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$199150$abc$128524$abc$86041$auto$opt_dff.cc:219:make_patterns_logic$6079, asynchronously reset by !\rst_wr_n
Extracted 198 gates and 398 wires to a netlist network with 200 inputs and 136 outputs.

3.110.33.1. Executing ABC.

3.110.34. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$199964$abc$129745$abc$78701$auto$opt_dff.cc:219:make_patterns_logic$6212, asynchronously reset by !\rst_wr_n
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 3 outputs.

3.110.34.1. Executing ABC.

3.110.35. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$199971$abc$129755$abc$78547$ll_receive_ib.rxfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.110.35.1. Executing ABC.

3.110.36. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$199976$abc$129760$abc$78693$auto$opt_dff.cc:219:make_patterns_logic$6219, asynchronously reset by !\rst_wr_n
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 4 outputs.

3.110.36.1. Executing ABC.

3.110.37. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$199989$abc$129773$abc$78688$ll_receive_ib.rxfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.110.37.1. Executing ABC.

3.110.38. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$199994$abc$129779$abc$78664$auto$opt_dff.cc:219:make_patterns_logic$6205, asynchronously reset by !\rst_wr_n
Extracted 19 gates and 22 wires to a netlist network with 3 inputs and 8 outputs.

3.110.38.1. Executing ABC.

3.110.39. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$200018$abc$129803$abc$72035$auto$opt_dff.cc:219:make_patterns_logic$5875, asynchronously reset by !\rst_wr_n
Extracted 222 gates and 446 wires to a netlist network with 224 inputs and 136 outputs.

3.110.39.1. Executing ABC.

3.110.40. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$200425$abc$130210$abc$72442$auto$opt_dff.cc:219:make_patterns_logic$5872, asynchronously reset by !\rst_wr_n
Extracted 185 gates and 372 wires to a netlist network with 187 inputs and 136 outputs.

3.110.40.1. Executing ABC.

3.110.41. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$200832$abc$130617$abc$72849$auto$opt_dff.cc:219:make_patterns_logic$5869, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.110.41.1. Executing ABC.

3.110.42. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$201239$abc$131024$abc$73256$auto$opt_dff.cc:219:make_patterns_logic$5866, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.110.42.1. Executing ABC.

3.110.43. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$201646$abc$131431$abc$73663$auto$opt_dff.cc:219:make_patterns_logic$5863, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.110.43.1. Executing ABC.

3.110.44. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$202053$abc$131838$abc$74070$auto$opt_dff.cc:219:make_patterns_logic$5860, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.110.44.1. Executing ABC.

3.110.45. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$202460$abc$132245$abc$74477$auto$opt_dff.cc:219:make_patterns_logic$5857, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.110.45.1. Executing ABC.

3.110.46. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$202867$abc$132652$abc$74884$auto$opt_dff.cc:219:make_patterns_logic$5854, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.110.46.1. Executing ABC.

3.110.47. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$203274$abc$133059$abc$75291$auto$opt_dff.cc:219:make_patterns_logic$5851, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.110.47.1. Executing ABC.

3.110.48. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$203681$abc$133466$abc$75698$auto$opt_dff.cc:219:make_patterns_logic$5941, asynchronously reset by !\rst_wr_n
Extracted 219 gates and 440 wires to a netlist network with 221 inputs and 136 outputs.

3.110.48.1. Executing ABC.

3.110.49. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$204088$abc$133873$abc$76105$auto$opt_dff.cc:219:make_patterns_logic$5944, asynchronously reset by !\rst_wr_n
Extracted 222 gates and 446 wires to a netlist network with 224 inputs and 136 outputs.

3.110.49.1. Executing ABC.

3.110.50. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$204495$abc$134280$abc$76512$auto$opt_dff.cc:219:make_patterns_logic$5947, asynchronously reset by !\rst_wr_n
Extracted 185 gates and 372 wires to a netlist network with 187 inputs and 136 outputs.

3.110.50.1. Executing ABC.

3.110.51. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$204902$abc$134687$abc$76919$auto$opt_dff.cc:219:make_patterns_logic$5935, asynchronously reset by !\rst_wr_n
Extracted 229 gates and 460 wires to a netlist network with 231 inputs and 136 outputs.

3.110.51.1. Executing ABC.

3.110.52. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$205309$abc$135094$abc$77326$auto$opt_dff.cc:219:make_patterns_logic$5938, asynchronously reset by !\rst_wr_n
Extracted 188 gates and 378 wires to a netlist network with 190 inputs and 136 outputs.

3.110.52.1. Executing ABC.

3.110.53. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$205716$abc$135501$abc$77733$auto$opt_dff.cc:219:make_patterns_logic$5926, asynchronously reset by !\rst_wr_n
Extracted 140 gates and 282 wires to a netlist network with 142 inputs and 136 outputs.

3.110.53.1. Executing ABC.

3.110.54. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$206123$abc$135908$abc$78715$auto$opt_dff.cc:219:make_patterns_logic$5932, asynchronously reset by !\rst_wr_n
Extracted 178 gates and 358 wires to a netlist network with 180 inputs and 136 outputs.

3.110.54.1. Executing ABC.

3.110.55. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$206530$abc$136315$abc$79122$auto$opt_dff.cc:219:make_patterns_logic$5992, asynchronously reset by !\rst_wr_n
Extracted 141 gates and 284 wires to a netlist network with 143 inputs and 136 outputs.

3.110.55.1. Executing ABC.

3.110.56. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$206937$abc$136722$abc$79529$auto$opt_dff.cc:219:make_patterns_logic$5989, asynchronously reset by !\rst_wr_n
Extracted 223 gates and 448 wires to a netlist network with 225 inputs and 136 outputs.

3.110.56.1. Executing ABC.

3.110.57. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$207344$abc$137129$abc$79936$auto$opt_dff.cc:219:make_patterns_logic$5986, asynchronously reset by !\rst_wr_n
Extracted 184 gates and 370 wires to a netlist network with 186 inputs and 136 outputs.

3.110.57.1. Executing ABC.

3.110.58. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$207751$abc$137536$abc$80343$auto$opt_dff.cc:219:make_patterns_logic$5983, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.110.58.1. Executing ABC.

3.110.59. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$208158$abc$137943$abc$80750$auto$opt_dff.cc:219:make_patterns_logic$5980, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.110.59.1. Executing ABC.

3.110.60. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$208565$abc$138350$abc$81157$auto$opt_dff.cc:219:make_patterns_logic$5977, asynchronously reset by !\rst_wr_n
Extracted 222 gates and 446 wires to a netlist network with 224 inputs and 136 outputs.

3.110.60.1. Executing ABC.

3.110.61. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$208972$abc$138757$abc$81564$auto$opt_dff.cc:219:make_patterns_logic$5974, asynchronously reset by !\rst_wr_n
Extracted 185 gates and 372 wires to a netlist network with 187 inputs and 136 outputs.

3.110.61.1. Executing ABC.

3.110.62. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$209379$abc$139164$abc$81971$auto$opt_dff.cc:219:make_patterns_logic$5971, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.110.62.1. Executing ABC.

3.110.63. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$209786$abc$139571$abc$82378$auto$opt_dff.cc:219:make_patterns_logic$5968, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.110.63.1. Executing ABC.

3.110.64. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$210193$abc$139978$abc$82785$auto$opt_dff.cc:219:make_patterns_logic$5965, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.110.64.1. Executing ABC.

3.110.65. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$210600$abc$140385$abc$83192$auto$opt_dff.cc:219:make_patterns_logic$5962, asynchronously reset by !\rst_wr_n
Extracted 181 gates and 364 wires to a netlist network with 183 inputs and 136 outputs.

3.110.65.1. Executing ABC.

3.110.66. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$211007$abc$140792$abc$83599$auto$opt_dff.cc:219:make_patterns_logic$5959, asynchronously reset by !\rst_wr_n
Extracted 174 gates and 350 wires to a netlist network with 176 inputs and 136 outputs.

3.110.66.1. Executing ABC.

3.110.67. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$199557$abc$128931$abc$85634$auto$opt_dff.cc:219:make_patterns_logic$6082, asynchronously reset by !\rst_wr_n
Extracted 143 gates and 288 wires to a netlist network with 145 inputs and 136 outputs.

3.110.67.1. Executing ABC.

3.110.68. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$211414$abc$141199$abc$84006$auto$opt_dff.cc:219:make_patterns_logic$5956, asynchronously reset by !\rst_wr_n
Extracted 233 gates and 468 wires to a netlist network with 235 inputs and 136 outputs.

3.110.68.1. Executing ABC.

3.110.69. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$243007$abc$171116$abc$70814$auto$opt_dff.cc:219:make_patterns_logic$5884, asynchronously reset by !\rst_wr_n
Extracted 265 gates and 532 wires to a netlist network with 267 inputs and 136 outputs.

3.110.69.1. Executing ABC.

3.110.70. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$211821$abc$142013$abc$116122$auto$opt_dff.cc:219:make_patterns_logic$6180, asynchronously reset by !\rst_wr_n
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 7 outputs.

3.110.70.1. Executing ABC.

3.110.71. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$211841$abc$142033$abc$97036$auto$opt_dff.cc:219:make_patterns_logic$5998, asynchronously reset by !\rst_wr_n
Extracted 147 gates and 296 wires to a netlist network with 149 inputs and 136 outputs.

3.110.71.1. Executing ABC.

3.110.72. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$212248$abc$142440$abc$84820$auto$opt_dff.cc:219:make_patterns_logic$5950, asynchronously reset by !\rst_wr_n
Extracted 261 gates and 524 wires to a netlist network with 263 inputs and 136 outputs.

3.110.72.1. Executing ABC.

3.110.73. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$212655$abc$142847$abc$84413$auto$opt_dff.cc:219:make_patterns_logic$5953, asynchronously reset by !\rst_wr_n
Extracted 146 gates and 294 wires to a netlist network with 148 inputs and 136 outputs.

3.110.73.1. Executing ABC.

3.110.74. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$213062$abc$129338$abc$85227$auto$opt_dff.cc:219:make_patterns_logic$6085, asynchronously reset by !\rst_wr_n
Extracted 264 gates and 530 wires to a netlist network with 266 inputs and 136 outputs.

3.110.74.1. Executing ABC.

3.110.75. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$190117$abc$119063$abc$116042$auto$opt_dff.cc:219:make_patterns_logic$6192, asynchronously reset by !\rst_wr_n
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 7 outputs.

3.110.75.1. Executing ABC.

3.110.76. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$213469$abc$119083$abc$116022$auto$opt_dff.cc:219:make_patterns_logic$6195, asynchronously reset by !\rst_wr_n
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 7 outputs.

3.110.76.1. Executing ABC.

3.110.77. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$213896$abc$143661$abc$97876$auto$opt_dff.cc:219:make_patterns_logic$6158, asynchronously reset by !\rst_wr_n
Extracted 46 gates and 49 wires to a netlist network with 3 inputs and 14 outputs.

3.110.77.1. Executing ABC.

3.110.78. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$213950$abc$143716$abc$78553$auto$opt_dff.cc:194:make_patterns_logic$6224, asynchronously reset by !\rst_wr_n
Extracted 95 gates and 113 wires to a netlist network with 18 inputs and 19 outputs.

3.110.78.1. Executing ABC.

3.110.79. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$214063$abc$143810$abc$96216$auto$opt_dff.cc:219:make_patterns_logic$6004, asynchronously reset by !\rst_wr_n
Extracted 209 gates and 420 wires to a netlist network with 211 inputs and 136 outputs.

3.110.79.1. Executing ABC.

3.110.80. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$214470$abc$144217$abc$96629$auto$opt_dff.cc:219:make_patterns_logic$5995, asynchronously reset by !\rst_wr_n
Extracted 266 gates and 534 wires to a netlist network with 268 inputs and 136 outputs.

3.110.80.1. Executing ABC.

3.110.81. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$214877$abc$141606$abc$117366$auto$opt_dff.cc:219:make_patterns_logic$6142, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.81.1. Executing ABC.

3.110.82. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$215284$abc$144624$abc$78140$auto$opt_dff.cc:219:make_patterns_logic$5929, asynchronously reset by !\rst_wr_n
Extracted 267 gates and 536 wires to a netlist network with 269 inputs and 136 outputs.

3.110.82.1. Executing ABC.

3.110.83. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$215691$abc$145031$abc$97443$auto$opt_dff.cc:219:make_patterns_logic$6001, asynchronously reset by !\rst_wr_n
Extracted 260 gates and 522 wires to a netlist network with 262 inputs and 136 outputs.

3.110.83.1. Executing ABC.

3.110.84. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$216098$abc$145438$abc$116002$auto$opt_dff.cc:219:make_patterns_logic$6198, asynchronously reset by !\rst_wr_n
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 8 outputs.

3.110.84.1. Executing ABC.

3.110.85. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$216118$abc$145458$abc$97968$auto$opt_dff.cc:219:make_patterns_logic$5773, asynchronously reset by !\rst_wr_n
Extracted 257 gates and 516 wires to a netlist network with 259 inputs and 136 outputs.

3.110.85.1. Executing ABC.

3.110.86. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$216525$abc$145865$abc$116552$auto$opt_dff.cc:219:make_patterns_logic$6148, asynchronously reset by !\rst_wr_n
Extracted 222 gates and 446 wires to a netlist network with 224 inputs and 136 outputs.

3.110.86.1. Executing ABC.

3.110.87. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$216932$abc$146272$abc$91332$auto$opt_dff.cc:219:make_patterns_logic$6037, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.87.1. Executing ABC.

3.110.88. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$217339$abc$146679$abc$116959$auto$opt_dff.cc:219:make_patterns_logic$6145, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.88.1. Executing ABC.

3.110.89. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$217746$abc$147086$abc$117773$auto$opt_dff.cc:219:make_patterns_logic$6139, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.89.1. Executing ABC.

3.110.90. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$218153$abc$147493$abc$118180$auto$opt_dff.cc:219:make_patterns_logic$6136, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.90.1. Executing ABC.

3.110.91. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$218560$abc$147900$abc$47576$auto$opt_dff.cc:219:make_patterns_logic$6130, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.91.1. Executing ABC.

3.110.92. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$218967$abc$148307$abc$47983$auto$opt_dff.cc:219:make_patterns_logic$6127, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.92.1. Executing ABC.

3.110.93. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$219374$abc$148714$abc$48390$auto$opt_dff.cc:219:make_patterns_logic$6124, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.93.1. Executing ABC.

3.110.94. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$219781$abc$149121$abc$48797$auto$opt_dff.cc:219:make_patterns_logic$6121, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.94.1. Executing ABC.

3.110.95. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$220188$abc$149528$abc$49204$auto$opt_dff.cc:219:make_patterns_logic$6118, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.95.1. Executing ABC.

3.110.96. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$220595$abc$149935$abc$49611$auto$opt_dff.cc:219:make_patterns_logic$6115, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.96.1. Executing ABC.

3.110.97. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$221002$abc$150342$abc$50018$auto$opt_dff.cc:219:make_patterns_logic$6112, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.97.1. Executing ABC.

3.110.98. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$221409$abc$150749$abc$50425$auto$opt_dff.cc:219:make_patterns_logic$6109, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.98.1. Executing ABC.

3.110.99. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$221816$abc$151156$abc$50832$auto$opt_dff.cc:219:make_patterns_logic$6106, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.99.1. Executing ABC.

3.110.100. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$222223$abc$151563$abc$51239$auto$opt_dff.cc:219:make_patterns_logic$6103, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.100.1. Executing ABC.

3.110.101. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$222630$abc$151970$abc$51646$auto$opt_dff.cc:219:make_patterns_logic$6100, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.101.1. Executing ABC.

3.110.102. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$223037$abc$152377$abc$52053$auto$opt_dff.cc:219:make_patterns_logic$6097, asynchronously reset by !\rst_wr_n
Extracted 269 gates and 540 wires to a netlist network with 271 inputs and 136 outputs.

3.110.102.1. Executing ABC.

3.110.103. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$223444$abc$152784$abc$52460$auto$opt_dff.cc:219:make_patterns_logic$6094, asynchronously reset by !\rst_wr_n
Extracted 138 gates and 278 wires to a netlist network with 140 inputs and 136 outputs.

3.110.103.1. Executing ABC.

3.110.104. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$224258$abc$154005$abc$53681$ll_transmit_iar.txfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.110.104.1. Executing ABC.

3.110.105. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$223851$abc$153191$abc$52867$auto$opt_dff.cc:219:make_patterns_logic$6091, asynchronously reset by !\rst_wr_n
Extracted 269 gates and 540 wires to a netlist network with 271 inputs and 136 outputs.

3.110.105.1. Executing ABC.

3.110.106. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$224263$abc$154011$abc$54094$ll_transmit_iar.txfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.110.106.1. Executing ABC.

3.110.107. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$224268$abc$154016$abc$54099$auto$opt_dff.cc:219:make_patterns_logic$5765, asynchronously reset by !\rst_wr_n
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.110.107.1. Executing ABC.

3.110.108. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$224275$abc$143254$abc$94588$auto$opt_dff.cc:219:make_patterns_logic$6061, asynchronously reset by !\rst_wr_n
Extracted 149 gates and 300 wires to a netlist network with 151 inputs and 136 outputs.

3.110.108.1. Executing ABC.

3.110.109. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$224682$abc$171930$abc$71628$auto$opt_dff.cc:219:make_patterns_logic$5878, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.109.1. Executing ABC.

3.110.110. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$225496$abc$154024$abc$54107$auto$opt_dff.cc:219:make_patterns_logic$5758, asynchronously reset by !\rst_wr_n
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 4 outputs.

3.110.110.1. Executing ABC.

3.110.111. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$225504$abc$154589$abc$54677$ll_transmit_iaw.txfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.110.111.1. Executing ABC.

3.110.112. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$225509$abc$154595$abc$54683$auto$opt_dff.cc:219:make_patterns_logic$5746, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.110.112.1. Executing ABC.

3.110.113. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$225089$abc$153598$abc$53274$auto$opt_dff.cc:219:make_patterns_logic$6088, asynchronously reset by !\rst_wr_n
Extracted 138 gates and 278 wires to a netlist network with 140 inputs and 136 outputs.

3.110.113.1. Executing ABC.

3.110.114. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$225514$abc$154603$abc$54689$ll_transmit_iaw.txfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.110.114.1. Executing ABC.

3.110.115. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$225926$abc$154608$abc$54694$auto$opt_dff.cc:219:make_patterns_logic$5737, asynchronously reset by !\rst_wr_n
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.110.115.1. Executing ABC.

3.110.116. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$225933$abc$154616$abc$54702$auto$opt_dff.cc:219:make_patterns_logic$5730, asynchronously reset by !\rst_wr_n
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 4 outputs.

3.110.116.1. Executing ABC.

3.110.117. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$225941$abc$154625$abc$54865$ll_transmit_iw.txfifo_i_overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.110.117.1. Executing ABC.

3.110.118. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$225946$abc$154631$abc$54871$auto$opt_dff.cc:219:make_patterns_logic$5718, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.110.118.1. Executing ABC.

3.110.119. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$225951$abc$154641$abc$54877$ll_transmit_iw.txfifo_i_underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.110.119.1. Executing ABC.

3.110.120. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$225956$abc$154646$abc$54882$auto$opt_dff.cc:219:make_patterns_logic$5709, asynchronously reset by !\rst_wr_n
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.110.120.1. Executing ABC.

3.110.121. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$225963$abc$154440$abc$54118$auto$opt_dff.cc:219:make_patterns_logic$5751, asynchronously reset by !\rst_wr_n
Extracted 102 gates and 205 wires to a netlist network with 103 inputs and 53 outputs.

3.110.121.1. Executing ABC.

3.110.122. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$225519$abc$154033$abc$53687$auto$opt_dff.cc:219:make_patterns_logic$5770, asynchronously reset by !\rst_wr_n
Extracted 150 gates and 302 wires to a netlist network with 152 inputs and 136 outputs.

3.110.122.1. Executing ABC.

3.110.123. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$226112$abc$154656$abc$54270$auto$opt_dff.cc:219:make_patterns_logic$5779, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.123.1. Executing ABC.

3.110.124. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$226519$abc$155063$abc$54713$auto$opt_dff.cc:219:make_patterns_logic$5723, asynchronously reset by !\rst_wr_n
Extracted 54 gates and 110 wires to a netlist network with 56 inputs and 52 outputs.

3.110.124.1. Executing ABC.

3.110.125. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$226668$abc$155212$abc$54890$auto$opt_dff.cc:219:make_patterns_logic$5702, asynchronously reset by !\rst_wr_n
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 5 outputs.

3.110.125.1. Executing ABC.

3.110.126. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$226676$abc$155223$abc$54901$auto$opt_dff.cc:219:make_patterns_logic$5695, asynchronously reset by !\rst_wr_n
Extracted 440 gates and 656 wires to a netlist network with 216 inputs and 83 outputs.

3.110.126.1. Executing ABC.

3.110.127. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$227270$abc$155804$abc$55486$auto$opt_dff.cc:219:make_patterns_logic$5776, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.127.1. Executing ABC.

3.110.128. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$227677$abc$156211$abc$55893$auto$opt_dff.cc:219:make_patterns_logic$5821, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.128.1. Executing ABC.

3.110.129. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$228084$abc$156618$abc$56300$auto$opt_dff.cc:219:make_patterns_logic$5818, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.129.1. Executing ABC.

3.110.130. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$228491$abc$157025$abc$56707$auto$opt_dff.cc:219:make_patterns_logic$5815, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.130.1. Executing ABC.

3.110.131. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$228898$abc$157432$abc$57114$auto$opt_dff.cc:219:make_patterns_logic$5812, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.131.1. Executing ABC.

3.110.132. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$229305$abc$157839$abc$57521$auto$opt_dff.cc:219:make_patterns_logic$5809, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.132.1. Executing ABC.

3.110.133. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$229712$abc$158246$abc$57928$auto$opt_dff.cc:219:make_patterns_logic$5806, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.133.1. Executing ABC.

3.110.134. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$230119$abc$158653$abc$58335$auto$opt_dff.cc:219:make_patterns_logic$5803, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.134.1. Executing ABC.

3.110.135. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$230526$abc$159060$abc$58742$auto$opt_dff.cc:219:make_patterns_logic$5800, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.135.1. Executing ABC.

3.110.136. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$230933$abc$159467$abc$59149$auto$opt_dff.cc:219:make_patterns_logic$5797, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.136.1. Executing ABC.

3.110.137. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$231340$abc$159874$abc$59556$auto$opt_dff.cc:219:make_patterns_logic$5794, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.137.1. Executing ABC.

3.110.138. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$231747$abc$160281$abc$59963$auto$opt_dff.cc:219:make_patterns_logic$5791, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.138.1. Executing ABC.

3.110.139. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$232154$abc$160688$abc$60370$auto$opt_dff.cc:219:make_patterns_logic$5788, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.139.1. Executing ABC.

3.110.140. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$232561$abc$161095$abc$60777$auto$opt_dff.cc:219:make_patterns_logic$5785, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.140.1. Executing ABC.

3.110.141. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$232968$abc$161502$abc$61184$auto$opt_dff.cc:219:make_patterns_logic$5782, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.141.1. Executing ABC.

3.110.142. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$233375$abc$161909$abc$61591$auto$opt_dff.cc:219:make_patterns_logic$5824, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.142.1. Executing ABC.

3.110.143. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$233782$abc$162316$abc$61998$auto$opt_dff.cc:219:make_patterns_logic$5827, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.143.1. Executing ABC.

3.110.144. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$234189$abc$162723$abc$62405$auto$opt_dff.cc:219:make_patterns_logic$5830, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.144.1. Executing ABC.

3.110.145. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$234596$abc$163130$abc$62812$auto$opt_dff.cc:219:make_patterns_logic$5833, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.145.1. Executing ABC.

3.110.146. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$235003$abc$163537$abc$63219$auto$opt_dff.cc:219:make_patterns_logic$5836, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.146.1. Executing ABC.

3.110.147. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$235817$abc$164758$abc$64847$flatten\axi_mm_a32_d128_packet_master_concat.\rrarb_itx.$verific$n127$4042, asynchronously reset by !\rst_wr_n
Extracted 34 gates and 43 wires to a netlist network with 9 inputs and 8 outputs.

3.110.147.1. Executing ABC.

3.110.148. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$235854$abc$164796$abc$64890$auto$opt_dff.cc:194:make_patterns_logic$6227, asynchronously reset by !\rst_wr_n
Extracted 97 gates and 115 wires to a netlist network with 18 inputs and 21 outputs.

3.110.148.1. Executing ABC.

3.110.149. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$235410$abc$163944$abc$63626$auto$opt_dff.cc:219:make_patterns_logic$5848, asynchronously reset by !\rst_wr_n
Extracted 226 gates and 454 wires to a netlist network with 228 inputs and 136 outputs.

3.110.149.1. Executing ABC.

3.110.150. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$213489$abc$119137$abc$116145$auto$opt_dff.cc:219:make_patterns_logic$6151, asynchronously reset by !\rst_wr_n
Extracted 185 gates and 372 wires to a netlist network with 187 inputs and 136 outputs.

3.110.150.1. Executing ABC.

3.110.151. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$235971$abc$164351$abc$64033$auto$opt_dff.cc:219:make_patterns_logic$5845, asynchronously reset by !\rst_wr_n
Extracted 265 gates and 532 wires to a netlist network with 267 inputs and 136 outputs.

3.110.151.1. Executing ABC.

3.110.152. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$236378$abc$171523$abc$71221$auto$opt_dff.cc:219:make_patterns_logic$5881, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.152.1. Executing ABC.

3.110.153. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$237192$abc$165320$abc$65001$auto$opt_dff.cc:194:make_patterns_logic$6230, asynchronously reset by !\rst_wr_n
Extracted 95 gates and 113 wires to a netlist network with 18 inputs and 19 outputs.

3.110.153.1. Executing ABC.

3.110.154. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$243414$abc$172337$abc$98375$ll_auto_sync_i.rx_delayed_online, asynchronously reset by !\rst_wr_n
Extracted 18 gates and 37 wires to a netlist network with 18 inputs and 2 outputs.

3.110.154.1. Executing ABC.

3.110.155. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$237309$abc$165418$abc$65116$auto$opt_dff.cc:219:make_patterns_logic$5839, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.155.1. Executing ABC.

3.110.156. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$237716$abc$165825$abc$65523$auto$opt_dff.cc:219:make_patterns_logic$5923, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.156.1. Executing ABC.

3.110.157. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$238123$abc$166232$abc$65930$auto$opt_dff.cc:219:make_patterns_logic$5920, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.157.1. Executing ABC.

3.110.158. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$238530$abc$166639$abc$66337$auto$opt_dff.cc:219:make_patterns_logic$5917, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.158.1. Executing ABC.

3.110.159. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$238937$abc$167046$abc$66744$auto$opt_dff.cc:219:make_patterns_logic$5914, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.159.1. Executing ABC.

3.110.160. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$239344$abc$167453$abc$67151$auto$opt_dff.cc:219:make_patterns_logic$5911, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.160.1. Executing ABC.

3.110.161. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$239751$abc$167860$abc$67558$auto$opt_dff.cc:219:make_patterns_logic$5908, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.161.1. Executing ABC.

3.110.162. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$240158$abc$168267$abc$67965$auto$opt_dff.cc:219:make_patterns_logic$5905, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.162.1. Executing ABC.

3.110.163. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$240565$abc$168674$abc$68372$auto$opt_dff.cc:219:make_patterns_logic$5902, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.163.1. Executing ABC.

3.110.164. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$240972$abc$169081$abc$68779$auto$opt_dff.cc:219:make_patterns_logic$5899, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.164.1. Executing ABC.

3.110.165. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$241379$abc$169488$abc$69186$auto$opt_dff.cc:219:make_patterns_logic$5896, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.165.1. Executing ABC.

3.110.166. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$241786$abc$169895$abc$69593$auto$opt_dff.cc:219:make_patterns_logic$5893, asynchronously reset by !\rst_wr_n
Extracted 271 gates and 544 wires to a netlist network with 273 inputs and 136 outputs.

3.110.166.1. Executing ABC.

3.110.167. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$242193$abc$170302$abc$70000$auto$opt_dff.cc:219:make_patterns_logic$5890, asynchronously reset by !\rst_wr_n
Extracted 136 gates and 273 wires to a netlist network with 137 inputs and 136 outputs.

3.110.167.1. Executing ABC.

3.110.168. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$242600$abc$170709$abc$70407$auto$opt_dff.cc:219:make_patterns_logic$5887, asynchronously reset by !\rst_wr_n
Extracted 142 gates and 286 wires to a netlist network with 144 inputs and 136 outputs.

3.110.168.1. Executing ABC.

3.110.169. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$236785$abc$164913$abc$64440$auto$opt_dff.cc:219:make_patterns_logic$5842, asynchronously reset by !\rst_wr_n
Extracted 142 gates and 286 wires to a netlist network with 144 inputs and 136 outputs.

3.110.169.1. Executing ABC.

3.110.170. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, asynchronously reset by !\rst_wr_n
Extracted 17235 gates and 26121 wires to a netlist network with 8886 inputs and 423 outputs.

3.110.170.1. Executing ABC.

3.110.171. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$260920$abc$189641$abc$118589$auto$opt_dff.cc:219:make_patterns_logic$6133, asynchronously reset by !\rst_wr_n
Extracted 138 gates and 277 wires to a netlist network with 139 inputs and 137 outputs.

3.110.171.1. Executing ABC.

yosys> opt_ffinv

3.111. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.112. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.
<suppressed ~920 debug messages>

yosys> opt_merge -nomux

3.113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

yosys> opt_muxtree

3.114. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \axi_mm_a32_d128_packet_master_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.115. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \axi_mm_a32_d128_packet_master_top.
Performed a total of 0 changes.

yosys> opt_merge

3.116. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_share

3.117. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.118. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $abc$314659$auto$blifparse.cc:362:parse_blif$314903 ($_DFF_PN0_) from module axi_mm_a32_d128_packet_master_top.
Setting constant 0-bit at position 0 on $abc$314659$auto$blifparse.cc:362:parse_blif$314906 ($_DFF_PN0_) from module axi_mm_a32_d128_packet_master_top.
Setting constant 0-bit at position 0 on $abc$314659$auto$blifparse.cc:362:parse_blif$314907 ($_DFF_PN0_) from module axi_mm_a32_d128_packet_master_top.

yosys> opt_clean

3.119. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..
Removed 3 unused cells and 389349 unused wires.
<suppressed ~167 debug messages>

yosys> opt_expr

3.120. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.
<suppressed ~15 debug messages>

yosys> opt_muxtree

3.121. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \axi_mm_a32_d128_packet_master_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.122. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \axi_mm_a32_d128_packet_master_top.
Performed a total of 0 changes.

yosys> opt_merge

3.123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_share

3.124. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.125. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.126. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..
Removed 3 unused cells and 18 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.127. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.

yosys> opt_muxtree

3.128. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \axi_mm_a32_d128_packet_master_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.129. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \axi_mm_a32_d128_packet_master_top.
Performed a total of 0 changes.

yosys> opt_merge

3.130. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_share

3.131. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.132. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.133. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..

yosys> opt_expr

3.134. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.
MAX OPT ITERATION = 3

yosys> bmuxmap

3.135. Executing BMUXMAP pass.

yosys> demuxmap

3.136. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_rrVRbp/abc_tmp_1.scr

3.137. Executing ABC pass (technology mapping using ABC).

3.137.1. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Extracted 26010 gates and 43841 wires to a netlist network with 17830 inputs and 558 outputs.

3.137.1.1. Executing ABC.
DE:   #PIs = 17830  #Luts =  8112  Max Lvl =  12  Avg Lvl =   7.98  [   2.31 sec. at Pass 0]
DE:   #PIs = 17830  #Luts =  7477  Max Lvl =  11  Avg Lvl =   7.39  [  90.65 sec. at Pass 1]
DE:   #PIs = 17830  #Luts =  7353  Max Lvl =  11  Avg Lvl =   6.52  [  20.10 sec. at Pass 2]
DE:   #PIs = 17830  #Luts =  7238  Max Lvl =  11  Avg Lvl =   6.58  [  20.79 sec. at Pass 3]
DE:   #PIs = 17830  #Luts =  7150  Max Lvl =  11  Avg Lvl =   6.62  [  13.12 sec. at Pass 4]
DE:   #PIs = 17830  #Luts =  7103  Max Lvl =  11  Avg Lvl =   6.56  [  23.51 sec. at Pass 5]
DE:   #PIs = 17830  #Luts =  7023  Max Lvl =  11  Avg Lvl =   6.56  [  16.45 sec. at Pass 6]
DE:   #PIs = 17830  #Luts =  6988  Max Lvl =  11  Avg Lvl =   6.91  [  23.28 sec. at Pass 7]
DE:   #PIs = 17830  #Luts =  6978  Max Lvl =  11  Avg Lvl =   6.90  [  17.30 sec. at Pass 8]
DE:   #PIs = 17830  #Luts =  6978  Max Lvl =  11  Avg Lvl =   6.90  [  20.45 sec. at Pass 9]
DE:   #PIs = 17830  #Luts =  6964  Max Lvl =  11  Avg Lvl =   7.06  [   2.46 sec. at Pass 10]

yosys> opt_expr

3.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.

yosys> opt_merge -nomux

3.139. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

yosys> opt_muxtree

3.140. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \axi_mm_a32_d128_packet_master_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.141. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \axi_mm_a32_d128_packet_master_top.
Performed a total of 0 changes.

yosys> opt_merge

3.142. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_share

3.143. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.144. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $abc$270840$auto$blifparse.cc:362:parse_blif$270841 ($_DFFE_PN0P_) from module axi_mm_a32_d128_packet_master_top (removing D path).
Setting constant 0-bit at position 0 on $abc$270840$auto$blifparse.cc:362:parse_blif$270841 ($_DLATCH_N_) from module axi_mm_a32_d128_packet_master_top.

yosys> opt_clean

3.145. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..
Removed 0 unused cells and 43769 unused wires.
<suppressed ~75 debug messages>

yosys> opt_expr

3.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.

yosys> opt_muxtree

3.147. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \axi_mm_a32_d128_packet_master_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.148. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \axi_mm_a32_d128_packet_master_top.
Performed a total of 0 changes.

yosys> opt_merge

3.149. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_share

3.150. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.151. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.152. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..

yosys> opt_expr

3.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.
MAX OPT ITERATION = 2

yosys> opt_ffinv

3.154. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 4 inverters.

yosys> stat

3.155. Printing statistics.

=== axi_mm_a32_d128_packet_master_top ===

   Number of wires:              19946
   Number of wire bits:          33381
   Number of public wires:         471
   Number of public wire bits:   13906
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              24902
     $_DFFE_PN0P_                17653
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                    296
     $_DFF_PN1_                      3
     $lut                         6949


yosys> shregmap -minlen 8 -maxlen 20

3.156. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.157. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.158. Printing statistics.

=== axi_mm_a32_d128_packet_master_top ===

   Number of wires:              19946
   Number of wire bits:          33381
   Number of public wires:         471
   Number of public wire bits:   13906
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              24902
     $_DFFE_PN0P_                17653
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                    296
     $_DFF_PN1_                      3
     $lut                         6949


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.159. Executing TECHMAP pass (map to technology primitives).

3.159.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.159.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.159.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
No more expansions possible.
<suppressed ~25038 debug messages>

yosys> opt_expr -mux_undef

3.160. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.
<suppressed ~238373 debug messages>

yosys> simplemap

3.161. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.

yosys> opt_merge

3.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
<suppressed ~208188 debug messages>
Removed a total of 69396 cells.

yosys> opt_dff -nodffe -nosdff

3.164. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.165. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..
Removed 3 unused cells and 101785 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.
<suppressed ~26387 debug messages>

yosys> opt_merge -nomux

3.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \axi_mm_a32_d128_packet_master_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.169. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \axi_mm_a32_d128_packet_master_top.
Performed a total of 0 changes.

yosys> opt_merge

3.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_share

3.171. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.172. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.173. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..
Removed 0 unused cells and 399 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_rrVRbp/abc_tmp_2.scr

3.175. Executing ABC pass (technology mapping using ABC).

3.175.1. Extracting gate netlist of module `\axi_mm_a32_d128_packet_master_top' to `<abc-temp-dir>/input.blif'..
Extracted 39024 gates and 56856 wires to a netlist network with 17830 inputs and 539 outputs.

3.175.1.1. Executing ABC.
DE:   #PIs = 17830  #Luts =  6930  Max Lvl =  11  Avg Lvl =   7.14  [   1.13 sec. at Pass 0]
DE:   #PIs = 17830  #Luts =  6930  Max Lvl =  11  Avg Lvl =   7.14  [  46.98 sec. at Pass 1]
DE:   #PIs = 17830  #Luts =  6930  Max Lvl =  11  Avg Lvl =   7.14  [  11.61 sec. at Pass 2]
DE:   #PIs = 17830  #Luts =  6930  Max Lvl =  11  Avg Lvl =   7.14  [  15.74 sec. at Pass 3]
DE:   #PIs = 17830  #Luts =  6930  Max Lvl =  11  Avg Lvl =   7.14  [  14.52 sec. at Pass 4]
DE:   #PIs = 17830  #Luts =  6930  Max Lvl =  11  Avg Lvl =   7.14  [  18.69 sec. at Pass 5]
DE:   #PIs = 17830  #Luts =  6930  Max Lvl =  11  Avg Lvl =   7.14  [   2.87 sec. at Pass 6]

yosys> opt_expr

3.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.

yosys> opt_merge -nomux

3.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.178. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \axi_mm_a32_d128_packet_master_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.179. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \axi_mm_a32_d128_packet_master_top.
Performed a total of 0 changes.

yosys> opt_merge

3.180. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\axi_mm_a32_d128_packet_master_top'.
Removed a total of 0 cells.

yosys> opt_share

3.181. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.182. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.183. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..
Removed 0 unused cells and 50805 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module axi_mm_a32_d128_packet_master_top.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.185. Executing HIERARCHY pass (managing design hierarchy).

3.185.1. Analyzing design hierarchy..
Top module:  \axi_mm_a32_d128_packet_master_top

3.185.2. Analyzing design hierarchy..
Top module:  \axi_mm_a32_d128_packet_master_top
Removed 0 unused modules.

yosys> stat

3.186. Printing statistics.

=== axi_mm_a32_d128_packet_master_top ===

   Number of wires:              19927
   Number of wire bits:          33362
   Number of public wires:         471
   Number of public wire bits:   13906
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              24883
     $lut                         6930
     dffsre                      17953


yosys> opt_clean -purge

3.187. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \axi_mm_a32_d128_packet_master_top..
Removed 0 unused cells and 343 unused wires.
<suppressed ~343 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.188. Executing Verilog backend.
Dumping module `\axi_mm_a32_d128_packet_master_top'.

Warnings: 27 unique messages, 39 total
End of script. Logfile hash: b033af3ffb, CPU: user 360.64s system 10.90s, MEM: 915.08 MB peak
Yosys 0.18+10 (git sha1 a3cbfccc4, gcc 9.4.0 -fPIC -Os)
Time spent: 92% 6x abc (2389 sec), 1% 48x opt_expr (48 sec), ...
real 861.98
user 2366.08
sys 208.71
