{
  "module_name": "rt2500usb.h",
  "hash_id": "43fac136cabeaa315341465944219d16aedaaba9da920d9b61e6222945ab3425",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ralink/rt2x00/rt2500usb.h",
  "human_readable_source": " \n \n\n \n\n#ifndef RT2500USB_H\n#define RT2500USB_H\n\n \n#define RF2522\t\t\t\t0x0000\n#define RF2523\t\t\t\t0x0001\n#define RF2524\t\t\t\t0x0002\n#define RF2525\t\t\t\t0x0003\n#define RF2525E\t\t\t\t0x0005\n#define RF5222\t\t\t\t0x0010\n\n \n#define RT2570_VERSION_B\t\t2\n#define RT2570_VERSION_C\t\t3\n#define RT2570_VERSION_D\t\t4\n\n \n#define DEFAULT_RSSI_OFFSET\t\t120\n\n \n#define CSR_REG_BASE\t\t\t0x0400\n#define CSR_REG_SIZE\t\t\t0x0100\n#define EEPROM_BASE\t\t\t0x0000\n#define EEPROM_SIZE\t\t\t0x006e\n#define BBP_BASE\t\t\t0x0000\n#define BBP_SIZE\t\t\t0x0060\n#define RF_BASE\t\t\t\t0x0004\n#define RF_SIZE\t\t\t\t0x0010\n\n \n#define NUM_TX_QUEUES\t\t\t2\n\n \n\n \n#define MAC_CSR0\t\t\t0x0400\n\n \n#define MAC_CSR1\t\t\t0x0402\n#define MAC_CSR1_SOFT_RESET\t\tFIELD16(0x00000001)\n#define MAC_CSR1_BBP_RESET\t\tFIELD16(0x00000002)\n#define MAC_CSR1_HOST_READY\t\tFIELD16(0x00000004)\n\n \n#define MAC_CSR2\t\t\t0x0404\n#define MAC_CSR2_BYTE0\t\t\tFIELD16(0x00ff)\n#define MAC_CSR2_BYTE1\t\t\tFIELD16(0xff00)\n\n \n#define MAC_CSR3\t\t\t0x0406\n#define MAC_CSR3_BYTE2\t\t\tFIELD16(0x00ff)\n#define MAC_CSR3_BYTE3\t\t\tFIELD16(0xff00)\n\n \n#define MAC_CSR4\t\t\t0X0408\n#define MAC_CSR4_BYTE4\t\t\tFIELD16(0x00ff)\n#define MAC_CSR4_BYTE5\t\t\tFIELD16(0xff00)\n\n \n#define MAC_CSR5\t\t\t0x040a\n#define MAC_CSR5_BYTE0\t\t\tFIELD16(0x00ff)\n#define MAC_CSR5_BYTE1\t\t\tFIELD16(0xff00)\n\n \n#define MAC_CSR6\t\t\t0x040c\n#define MAC_CSR6_BYTE2\t\t\tFIELD16(0x00ff)\n#define MAC_CSR6_BYTE3\t\t\tFIELD16(0xff00)\n\n \n#define MAC_CSR7\t\t\t0x040e\n#define MAC_CSR7_BYTE4\t\t\tFIELD16(0x00ff)\n#define MAC_CSR7_BYTE5\t\t\tFIELD16(0xff00)\n\n \n#define MAC_CSR8\t\t\t0x0410\n#define MAC_CSR8_MAX_FRAME_UNIT\t\tFIELD16(0x0fff)\n\n \n#define MAC_CSR9\t\t\t0x0412\n#define MAC_CSR10\t\t\t0x0414\n#define MAC_CSR11\t\t\t0x0416\n#define MAC_CSR12\t\t\t0x0418\n#define MAC_CSR13\t\t\t0x041a\n#define MAC_CSR14\t\t\t0x041c\n#define MAC_CSR15\t\t\t0x041e\n#define MAC_CSR16\t\t\t0x0420\n\n \n#define MAC_CSR17\t\t\t0x0422\n#define MAC_CSR17_SET_STATE\t\tFIELD16(0x0001)\n#define MAC_CSR17_BBP_DESIRE_STATE\tFIELD16(0x0006)\n#define MAC_CSR17_RF_DESIRE_STATE\tFIELD16(0x0018)\n#define MAC_CSR17_BBP_CURR_STATE\tFIELD16(0x0060)\n#define MAC_CSR17_RF_CURR_STATE\t\tFIELD16(0x0180)\n#define MAC_CSR17_PUT_TO_SLEEP\t\tFIELD16(0x0200)\n\n \n#define MAC_CSR18\t\t\t0x0424\n#define MAC_CSR18_DELAY_AFTER_BEACON\tFIELD16(0x00ff)\n#define MAC_CSR18_BEACONS_BEFORE_WAKEUP\tFIELD16(0x7f00)\n#define MAC_CSR18_AUTO_WAKE\t\tFIELD16(0x8000)\n\n \n#define MAC_CSR19\t\t\t0x0426\n#define MAC_CSR19_VAL0\t\t\tFIELD16(0x0001)\n#define MAC_CSR19_VAL1\t\t\tFIELD16(0x0002)\n#define MAC_CSR19_VAL2\t\t\tFIELD16(0x0004)\n#define MAC_CSR19_VAL3\t\t\tFIELD16(0x0008)\n#define MAC_CSR19_VAL4\t\t\tFIELD16(0x0010)\n#define MAC_CSR19_VAL5\t\t\tFIELD16(0x0020)\n#define MAC_CSR19_VAL6\t\t\tFIELD16(0x0040)\n#define MAC_CSR19_VAL7\t\t\tFIELD16(0x0080)\n#define MAC_CSR19_DIR0\t\t\tFIELD16(0x0100)\n#define MAC_CSR19_DIR1\t\t\tFIELD16(0x0200)\n#define MAC_CSR19_DIR2\t\t\tFIELD16(0x0400)\n#define MAC_CSR19_DIR3\t\t\tFIELD16(0x0800)\n#define MAC_CSR19_DIR4\t\t\tFIELD16(0x1000)\n#define MAC_CSR19_DIR5\t\t\tFIELD16(0x2000)\n#define MAC_CSR19_DIR6\t\t\tFIELD16(0x4000)\n#define MAC_CSR19_DIR7\t\t\tFIELD16(0x8000)\n\n \n#define MAC_CSR20\t\t\t0x0428\n#define MAC_CSR20_ACTIVITY\t\tFIELD16(0x0001)\n#define MAC_CSR20_LINK\t\t\tFIELD16(0x0002)\n#define MAC_CSR20_ACTIVITY_POLARITY\tFIELD16(0x0004)\n\n \n#define MAC_CSR21\t\t\t0x042a\n#define MAC_CSR21_ON_PERIOD\t\tFIELD16(0x00ff)\n#define MAC_CSR21_OFF_PERIOD\t\tFIELD16(0xff00)\n\n \n#define MAC_CSR22\t\t\t0x042c\n\n \n\n \n#define TXRX_CSR0\t\t\t0x0440\n#define TXRX_CSR0_ALGORITHM\t\tFIELD16(0x0007)\n#define TXRX_CSR0_IV_OFFSET\t\tFIELD16(0x01f8)\n#define TXRX_CSR0_KEY_ID\t\tFIELD16(0x1e00)\n\n \n#define TXRX_CSR1\t\t\t0x0442\n#define TXRX_CSR1_ACK_TIMEOUT\t\tFIELD16(0x00ff)\n#define TXRX_CSR1_TSF_OFFSET\t\tFIELD16(0x7f00)\n#define TXRX_CSR1_AUTO_SEQUENCE\t\tFIELD16(0x8000)\n\n \n#define TXRX_CSR2\t\t\t0x0444\n#define\tTXRX_CSR2_DISABLE_RX\t\tFIELD16(0x0001)\n#define TXRX_CSR2_DROP_CRC\t\tFIELD16(0x0002)\n#define TXRX_CSR2_DROP_PHYSICAL\t\tFIELD16(0x0004)\n#define TXRX_CSR2_DROP_CONTROL\t\tFIELD16(0x0008)\n#define TXRX_CSR2_DROP_NOT_TO_ME\tFIELD16(0x0010)\n#define TXRX_CSR2_DROP_TODS\t\tFIELD16(0x0020)\n#define TXRX_CSR2_DROP_VERSION_ERROR\tFIELD16(0x0040)\n#define TXRX_CSR2_DROP_MULTICAST\tFIELD16(0x0200)\n#define TXRX_CSR2_DROP_BROADCAST\tFIELD16(0x0400)\n\n \n#define TXRX_CSR3\t\t\t0x0446\n#define TXRX_CSR4\t\t\t0x0448\n\n \n#define TXRX_CSR5\t\t\t0x044a\n#define TXRX_CSR5_BBP_ID0\t\tFIELD16(0x007f)\n#define TXRX_CSR5_BBP_ID0_VALID\t\tFIELD16(0x0080)\n#define TXRX_CSR5_BBP_ID1\t\tFIELD16(0x7f00)\n#define TXRX_CSR5_BBP_ID1_VALID\t\tFIELD16(0x8000)\n\n \n#define TXRX_CSR6\t\t\t0x044c\n#define TXRX_CSR6_BBP_ID0\t\tFIELD16(0x007f)\n#define TXRX_CSR6_BBP_ID0_VALID\t\tFIELD16(0x0080)\n#define TXRX_CSR6_BBP_ID1\t\tFIELD16(0x7f00)\n#define TXRX_CSR6_BBP_ID1_VALID\t\tFIELD16(0x8000)\n\n \n#define TXRX_CSR7\t\t\t0x044e\n#define TXRX_CSR7_BBP_ID0\t\tFIELD16(0x007f)\n#define TXRX_CSR7_BBP_ID0_VALID\t\tFIELD16(0x0080)\n#define TXRX_CSR7_BBP_ID1\t\tFIELD16(0x7f00)\n#define TXRX_CSR7_BBP_ID1_VALID\t\tFIELD16(0x8000)\n\n \n#define TXRX_CSR8\t\t\t0x0450\n#define TXRX_CSR8_BBP_ID0\t\tFIELD16(0x007f)\n#define TXRX_CSR8_BBP_ID0_VALID\t\tFIELD16(0x0080)\n#define TXRX_CSR8_BBP_ID1\t\tFIELD16(0x7f00)\n#define TXRX_CSR8_BBP_ID1_VALID\t\tFIELD16(0x8000)\n\n \n#define TXRX_CSR9\t\t\t0x0452\n\n \n#define TXRX_CSR10\t\t\t0x0454\n#define TXRX_CSR10_AUTORESPOND_PREAMBLE FIELD16(0x0004)\n\n \n#define TXRX_CSR11\t\t\t0x0456\n\n \n#define TXRX_CSR12\t\t\t0x0458\n#define TXRX_CSR13\t\t\t0x045a\n#define TXRX_CSR14\t\t\t0x045c\n#define TXRX_CSR15\t\t\t0x045e\n#define TXRX_CSR16\t\t\t0x0460\n#define TXRX_CSR17\t\t\t0x0462\n\n \n#define TXRX_CSR18\t\t\t0x0464\n#define TXRX_CSR18_OFFSET\t\tFIELD16(0x000f)\n#define TXRX_CSR18_INTERVAL\t\tFIELD16(0xfff0)\n\n \n#define TXRX_CSR19\t\t\t0x0466\n#define TXRX_CSR19_TSF_COUNT\t\tFIELD16(0x0001)\n#define TXRX_CSR19_TSF_SYNC\t\tFIELD16(0x0006)\n#define TXRX_CSR19_TBCN\t\t\tFIELD16(0x0008)\n#define TXRX_CSR19_BEACON_GEN\t\tFIELD16(0x0010)\n\n \n#define TXRX_CSR20\t\t\t0x0468\n#define TXRX_CSR20_OFFSET\t\tFIELD16(0x1fff)\n#define TXRX_CSR20_BCN_EXPECT_WINDOW\tFIELD16(0xe000)\n\n \n#define TXRX_CSR21\t\t\t0x046a\n\n \n\n \n#define SEC_CSR0\t\t\t0x0480\n#define SEC_CSR1\t\t\t0x0482\n#define SEC_CSR2\t\t\t0x0484\n#define SEC_CSR3\t\t\t0x0486\n#define SEC_CSR4\t\t\t0x0488\n#define SEC_CSR5\t\t\t0x048a\n#define SEC_CSR6\t\t\t0x048c\n#define SEC_CSR7\t\t\t0x048e\n\n \n#define SEC_CSR8\t\t\t0x0490\n#define SEC_CSR9\t\t\t0x0492\n#define SEC_CSR10\t\t\t0x0494\n#define SEC_CSR11\t\t\t0x0496\n#define SEC_CSR12\t\t\t0x0498\n#define SEC_CSR13\t\t\t0x049a\n#define SEC_CSR14\t\t\t0x049c\n#define SEC_CSR15\t\t\t0x049e\n\n \n#define SEC_CSR16\t\t\t0x04a0\n#define SEC_CSR17\t\t\t0x04a2\n#define SEC_CSR18\t\t\t0X04A4\n#define SEC_CSR19\t\t\t0x04a6\n#define SEC_CSR20\t\t\t0x04a8\n#define SEC_CSR21\t\t\t0x04aa\n#define SEC_CSR22\t\t\t0x04ac\n#define SEC_CSR23\t\t\t0x04ae\n\n \n#define SEC_CSR24\t\t\t0x04b0\n#define SEC_CSR25\t\t\t0x04b2\n#define SEC_CSR26\t\t\t0x04b4\n#define SEC_CSR27\t\t\t0x04b6\n#define SEC_CSR28\t\t\t0x04b8\n#define SEC_CSR29\t\t\t0x04ba\n#define SEC_CSR30\t\t\t0x04bc\n#define SEC_CSR31\t\t\t0x04be\n\n#define KEY_ENTRY(__idx) \\\n\t( SEC_CSR0 + ((__idx) * 16) )\n\n \n\n \n#define PHY_CSR0\t\t\t0x04c0\n\n \n#define PHY_CSR1\t\t\t0x04c2\n\n \n\n \n#define PHY_CSR2\t\t\t0x04c4\n#define PHY_CSR2_LNA\t\t\tFIELD16(0x0002)\n#define PHY_CSR2_LNA_MODE\t\tFIELD16(0x3000)\n\n \n#define PHY_CSR3\t\t\t0x04c6\n\n \n#define PHY_CSR4\t\t\t0x04c8\n#define PHY_CSR4_LOW_RF_LE\t\tFIELD16(0x0001)\n\n \n#define PHY_CSR5\t\t\t0x04ca\n#define PHY_CSR5_CCK\t\t\tFIELD16(0x0003)\n#define PHY_CSR5_CCK_FLIP\t\tFIELD16(0x0004)\n\n \n#define PHY_CSR6\t\t\t0x04cc\n#define PHY_CSR6_OFDM\t\t\tFIELD16(0x0003)\n#define PHY_CSR6_OFDM_FLIP\t\tFIELD16(0x0004)\n\n \n#define PHY_CSR7\t\t\t0x04ce\n#define PHY_CSR7_DATA\t\t\tFIELD16(0x00ff)\n#define PHY_CSR7_REG_ID\t\t\tFIELD16(0x7f00)\n#define PHY_CSR7_READ_CONTROL\t\tFIELD16(0x8000)\n\n \n#define PHY_CSR8\t\t\t0x04d0\n#define PHY_CSR8_BUSY\t\t\tFIELD16(0x0001)\n\n \n#define PHY_CSR9\t\t\t0x04d2\n#define PHY_CSR9_RF_VALUE\t\tFIELD16(0xffff)\n\n \n#define PHY_CSR10\t\t\t0x04d4\n#define PHY_CSR10_RF_VALUE\t\tFIELD16(0x00ff)\n#define PHY_CSR10_RF_NUMBER_OF_BITS\tFIELD16(0x1f00)\n#define PHY_CSR10_RF_IF_SELECT\t\tFIELD16(0x2000)\n#define PHY_CSR10_RF_PLL_LD\t\tFIELD16(0x4000)\n#define PHY_CSR10_RF_BUSY\t\tFIELD16(0x8000)\n\n \n#define STA_CSR0\t\t\t0x04e0\n#define STA_CSR0_FCS_ERROR\t\tFIELD16(0xffff)\n\n \n#define STA_CSR1\t\t\t0x04e2\n\n \n#define STA_CSR2\t\t\t0x04e4\n\n \n#define STA_CSR3\t\t\t0x04e6\n#define STA_CSR3_FALSE_CCA_ERROR\tFIELD16(0xffff)\n\n \n#define STA_CSR4\t\t\t0x04e8\n\n \n#define STA_CSR5\t\t\t0x04ea\n\n \n#define STA_CSR6\t\t\t0x04ec\n#define STA_CSR7\t\t\t0x04ee\n#define STA_CSR8\t\t\t0x04f0\n#define STA_CSR9\t\t\t0x04f2\n#define STA_CSR10\t\t\t0x04f4\n\n \n\n \n#define BBP_R2_TX_ANTENNA\t\tFIELD8(0x03)\n#define BBP_R2_TX_IQ_FLIP\t\tFIELD8(0x04)\n\n \n#define BBP_R14_RX_ANTENNA\t\tFIELD8(0x03)\n#define BBP_R14_RX_IQ_FLIP\t\tFIELD8(0x04)\n\n \n\n \n#define RF1_TUNER\t\t\tFIELD32(0x00020000)\n\n \n#define RF3_TUNER\t\t\tFIELD32(0x00000100)\n#define RF3_TXPOWER\t\t\tFIELD32(0x00003e00)\n\n \n\n \n#define EEPROM_MAC_ADDR_0\t\t0x0002\n#define EEPROM_MAC_ADDR_BYTE0\t\tFIELD16(0x00ff)\n#define EEPROM_MAC_ADDR_BYTE1\t\tFIELD16(0xff00)\n#define EEPROM_MAC_ADDR1\t\t0x0003\n#define EEPROM_MAC_ADDR_BYTE2\t\tFIELD16(0x00ff)\n#define EEPROM_MAC_ADDR_BYTE3\t\tFIELD16(0xff00)\n#define EEPROM_MAC_ADDR_2\t\t0x0004\n#define EEPROM_MAC_ADDR_BYTE4\t\tFIELD16(0x00ff)\n#define EEPROM_MAC_ADDR_BYTE5\t\tFIELD16(0xff00)\n\n \n#define EEPROM_ANTENNA\t\t\t0x000b\n#define EEPROM_ANTENNA_NUM\t\tFIELD16(0x0003)\n#define EEPROM_ANTENNA_TX_DEFAULT\tFIELD16(0x000c)\n#define EEPROM_ANTENNA_RX_DEFAULT\tFIELD16(0x0030)\n#define EEPROM_ANTENNA_LED_MODE\t\tFIELD16(0x01c0)\n#define EEPROM_ANTENNA_DYN_TXAGC\tFIELD16(0x0200)\n#define EEPROM_ANTENNA_HARDWARE_RADIO\tFIELD16(0x0400)\n#define EEPROM_ANTENNA_RF_TYPE\t\tFIELD16(0xf800)\n\n \n#define EEPROM_NIC\t\t\t0x000c\n#define EEPROM_NIC_CARDBUS_ACCEL\tFIELD16(0x0001)\n#define EEPROM_NIC_DYN_BBP_TUNE\t\tFIELD16(0x0002)\n#define EEPROM_NIC_CCK_TX_POWER\t\tFIELD16(0x000c)\n\n \n#define EEPROM_GEOGRAPHY\t\t0x000d\n#define EEPROM_GEOGRAPHY_GEO\t\tFIELD16(0x0f00)\n\n \n#define EEPROM_BBP_START\t\t0x000e\n#define EEPROM_BBP_SIZE\t\t\t16\n#define EEPROM_BBP_VALUE\t\tFIELD16(0x00ff)\n#define EEPROM_BBP_REG_ID\t\tFIELD16(0xff00)\n\n \n#define EEPROM_TXPOWER_START\t\t0x001e\n#define EEPROM_TXPOWER_SIZE\t\t7\n#define EEPROM_TXPOWER_1\t\tFIELD16(0x00ff)\n#define EEPROM_TXPOWER_2\t\tFIELD16(0xff00)\n\n \n#define EEPROM_BBPTUNE\t\t\t0x0030\n#define EEPROM_BBPTUNE_THRESHOLD\tFIELD16(0x00ff)\n\n \n#define EEPROM_BBPTUNE_R24\t\t0x0031\n#define EEPROM_BBPTUNE_R24_LOW\t\tFIELD16(0x00ff)\n#define EEPROM_BBPTUNE_R24_HIGH\t\tFIELD16(0xff00)\n\n \n#define EEPROM_BBPTUNE_R25\t\t0x0032\n#define EEPROM_BBPTUNE_R25_LOW\t\tFIELD16(0x00ff)\n#define EEPROM_BBPTUNE_R25_HIGH\t\tFIELD16(0xff00)\n\n \n#define EEPROM_BBPTUNE_R61\t\t0x0033\n#define EEPROM_BBPTUNE_R61_LOW\t\tFIELD16(0x00ff)\n#define EEPROM_BBPTUNE_R61_HIGH\t\tFIELD16(0xff00)\n\n \n#define EEPROM_BBPTUNE_VGC\t\t0x0034\n#define EEPROM_BBPTUNE_VGCUPPER\t\tFIELD16(0x00ff)\n#define EEPROM_BBPTUNE_VGCLOWER\t\tFIELD16(0xff00)\n\n \n#define EEPROM_BBPTUNE_R17\t\t0x0035\n#define EEPROM_BBPTUNE_R17_LOW\t\tFIELD16(0x00ff)\n#define EEPROM_BBPTUNE_R17_HIGH\t\tFIELD16(0xff00)\n\n \n#define EEPROM_CALIBRATE_OFFSET\t\t0x0036\n#define EEPROM_CALIBRATE_OFFSET_RSSI\tFIELD16(0x00ff)\n\n \n#define TXD_DESC_SIZE\t\t\t( 5 * sizeof(__le32) )\n#define RXD_DESC_SIZE\t\t\t( 4 * sizeof(__le32) )\n\n \n\n \n#define TXD_W0_PACKET_ID\t\tFIELD32(0x0000000f)\n#define TXD_W0_RETRY_LIMIT\t\tFIELD32(0x000000f0)\n#define TXD_W0_MORE_FRAG\t\tFIELD32(0x00000100)\n#define TXD_W0_ACK\t\t\tFIELD32(0x00000200)\n#define TXD_W0_TIMESTAMP\t\tFIELD32(0x00000400)\n#define TXD_W0_OFDM\t\t\tFIELD32(0x00000800)\n#define TXD_W0_NEW_SEQ\t\t\tFIELD32(0x00001000)\n#define TXD_W0_IFS\t\t\tFIELD32(0x00006000)\n#define TXD_W0_DATABYTE_COUNT\t\tFIELD32(0x0fff0000)\n#define TXD_W0_CIPHER\t\t\tFIELD32(0x20000000)\n#define TXD_W0_KEY_ID\t\t\tFIELD32(0xc0000000)\n\n \n#define TXD_W1_IV_OFFSET\t\tFIELD32(0x0000003f)\n#define TXD_W1_AIFS\t\t\tFIELD32(0x000000c0)\n#define TXD_W1_CWMIN\t\t\tFIELD32(0x00000f00)\n#define TXD_W1_CWMAX\t\t\tFIELD32(0x0000f000)\n\n \n#define TXD_W2_PLCP_SIGNAL\t\tFIELD32(0x000000ff)\n#define TXD_W2_PLCP_SERVICE\t\tFIELD32(0x0000ff00)\n#define TXD_W2_PLCP_LENGTH_LOW\t\tFIELD32(0x00ff0000)\n#define TXD_W2_PLCP_LENGTH_HIGH\t\tFIELD32(0xff000000)\n\n \n#define TXD_W3_IV\t\t\tFIELD32(0xffffffff)\n\n \n#define TXD_W4_EIV\t\t\tFIELD32(0xffffffff)\n\n \n\n \n#define RXD_W0_UNICAST_TO_ME\t\tFIELD32(0x00000002)\n#define RXD_W0_MULTICAST\t\tFIELD32(0x00000004)\n#define RXD_W0_BROADCAST\t\tFIELD32(0x00000008)\n#define RXD_W0_MY_BSS\t\t\tFIELD32(0x00000010)\n#define RXD_W0_CRC_ERROR\t\tFIELD32(0x00000020)\n#define RXD_W0_OFDM\t\t\tFIELD32(0x00000040)\n#define RXD_W0_PHYSICAL_ERROR\t\tFIELD32(0x00000080)\n#define RXD_W0_CIPHER\t\t\tFIELD32(0x00000100)\n#define RXD_W0_CIPHER_ERROR\t\tFIELD32(0x00000200)\n#define RXD_W0_DATABYTE_COUNT\t\tFIELD32(0x0fff0000)\n\n \n#define RXD_W1_RSSI\t\t\tFIELD32(0x000000ff)\n#define RXD_W1_SIGNAL\t\t\tFIELD32(0x0000ff00)\n\n \n#define RXD_W2_IV\t\t\tFIELD32(0xffffffff)\n\n \n#define RXD_W3_EIV\t\t\tFIELD32(0xffffffff)\n\n \n#define MIN_TXPOWER\t0\n#define MAX_TXPOWER\t31\n#define DEFAULT_TXPOWER\t24\n\n#define TXPOWER_FROM_DEV(__txpower) \\\n\t(((u8)(__txpower)) > MAX_TXPOWER) ? DEFAULT_TXPOWER : (__txpower)\n\n#define TXPOWER_TO_DEV(__txpower) \\\n\tclamp_t(u8, __txpower, MIN_TXPOWER, MAX_TXPOWER)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}