
*** Running vivado
    with args -log Core199_verification.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Core199_verification.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Core199_verification.tcl -notrace
Command: synth_design -top Core199_verification -part xcvu9p-flgb2104-2-e
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.srcs/sources_1/ip/interlaken_0/interlaken_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.srcs/sources_1/ip/interlaken_0/interlaken_0.xci

INFO: [IP_Flow 19-5177] IP interlaken_0 will be generated with higher license level.
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17375 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.695 ; gain = 0.000 ; free physical = 2561 ; free virtual = 6373
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Core199_verification' [/home/leover/Desktop/Core1990_Verification/sources/test/Core1990_verification.vhd:30]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/leover/Desktop/Core1990_Verification/sources/test/Core1990_verification.vhd:289]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/leover/Desktop/Core1990_Verification/sources/test/Core1990_verification.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/leover/Desktop/Core1990_Verification/sources/test/Core1990_verification.vhd:309]
INFO: [Synth 8-3491] module 'clk_40MHz' declared at '/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.runs/synth_1/.Xil/Vivado-17239-leover-Vostro-460/realtime/clk_40MHz_stub.vhdl:5' bound to instance 'System_Clock' of component 'clk_40MHz' [/home/leover/Desktop/Core1990_Verification/sources/test/Core1990_verification.vhd:315]
INFO: [Synth 8-638] synthesizing module 'clk_40MHz' [/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.runs/synth_1/.Xil/Vivado-17239-leover-Vostro-460/realtime/clk_40MHz_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'interlaken_interface' [/home/leover/Desktop/Core1990_Verification/sources/interlaken_interface.vhd:69]
	Parameter BurstMax bound to: 256 - type: integer 
	Parameter BurstShort bound to: 64 - type: integer 
	Parameter PacketLength bound to: 2028 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'Transceiver_10g_64b67b_i' of component 'Transceiver_10g_64b67b' [/home/leover/Desktop/Core1990_Verification/sources/interlaken_interface.vhd:188]
INFO: [Synth 8-638] synthesizing module 'Interlaken_Transmitter' [/home/leover/Desktop/Core1990_Verification/sources/transmitter/interlaken_transmitter.vhd:39]
	Parameter BurstMax bound to: 256 - type: integer 
	Parameter BurstShort bound to: 64 - type: integer 
	Parameter PacketLength bound to: 2028 - type: integer 
INFO: [Synth 8-3491] module 'TX_FIFO' declared at '/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.runs/synth_1/.Xil/Vivado-17239-leover-Vostro-460/realtime/TX_FIFO_stub.vhdl:5' bound to instance 'FIFO_Transmitter' of component 'TX_FIFO' [/home/leover/Desktop/Core1990_Verification/sources/transmitter/interlaken_transmitter.vhd:95]
INFO: [Synth 8-638] synthesizing module 'TX_FIFO' [/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.runs/synth_1/.Xil/Vivado-17239-leover-Vostro-460/realtime/TX_FIFO_stub.vhdl:25]
INFO: [Synth 8-638] synthesizing module 'Burst_Framer' [/home/leover/Desktop/Core1990_Verification/sources/transmitter/framing_burst.vhd:37]
	Parameter BurstMax bound to: 256 - type: integer 
	Parameter BurstShort bound to: 64 - type: integer 
	Parameter Nbits bound to: 64 - type: integer 
	Parameter CRC_Width bound to: 32 - type: integer 
	Parameter G_Poly bound to: 32'b00011110110111000110111101000001 
	Parameter G_InitVal bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'CRC_24' declared at '/home/leover/Desktop/Core1990_Verification/sources/crc/crc-24.vhd:13' bound to instance 'CRC_24_Encoding' of component 'CRC_24' [/home/leover/Desktop/Core1990_Verification/sources/transmitter/framing_burst.vhd:87]
INFO: [Synth 8-638] synthesizing module 'CRC_24' [/home/leover/Desktop/Core1990_Verification/sources/crc/crc-24.vhd:29]
	Parameter Nbits bound to: 64 - type: integer 
	Parameter CRC_Width bound to: 32 - type: integer 
	Parameter G_Poly bound to: 517762881 - type: integer 
	Parameter G_InitVal bound to: -1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element Reg2_reg was removed.  [/home/leover/Desktop/Core1990_Verification/sources/crc/crc-24.vhd:93]
INFO: [Synth 8-4471] merging register 'Reg_s_reg[31:0]' into 'Reg_reg[31:0]' [/home/leover/Desktop/Core1990_Verification/sources/crc/crc-24.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element Reg_s_reg was removed.  [/home/leover/Desktop/Core1990_Verification/sources/crc/crc-24.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'CRC_24' (1#1) [/home/leover/Desktop/Core1990_Verification/sources/crc/crc-24.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element Gearboxready_P1_reg was removed.  [/home/leover/Desktop/Core1990_Verification/sources/transmitter/framing_burst.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element CRC24_RST_P1_reg was removed.  [/home/leover/Desktop/Core1990_Verification/sources/transmitter/framing_burst.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'Burst_Framer' (2#1) [/home/leover/Desktop/Core1990_Verification/sources/transmitter/framing_burst.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Meta_Framer' [/home/leover/Desktop/Core1990_Verification/sources/transmitter/framing_meta.vhd:30]
	Parameter PacketLength bound to: 2028 - type: integer 
	Parameter Nbits bound to: 64 - type: integer 
	Parameter CRC_Width bound to: 32 - type: integer 
	Parameter G_Poly bound to: 32'b00011110110111000110111101000001 
	Parameter G_InitVal bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'CRC_32' declared at '/home/leover/Desktop/Core1990_Verification/sources/crc/crc-32.vhd:16' bound to instance 'CRC_32_Encoding' of component 'CRC_32' [/home/leover/Desktop/Core1990_Verification/sources/transmitter/framing_meta.vhd:76]
INFO: [Synth 8-638] synthesizing module 'CRC_32' [/home/leover/Desktop/Core1990_Verification/sources/crc/crc-32.vhd:32]
	Parameter Nbits bound to: 64 - type: integer 
	Parameter CRC_Width bound to: 32 - type: integer 
	Parameter G_Poly bound to: 517762881 - type: integer 
	Parameter G_InitVal bound to: -1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element Reg2_reg was removed.  [/home/leover/Desktop/Core1990_Verification/sources/crc/crc-32.vhd:96]
INFO: [Synth 8-4471] merging register 'Reg_s_reg[31:0]' into 'Reg_reg[31:0]' [/home/leover/Desktop/Core1990_Verification/sources/crc/crc-32.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element Reg_s_reg was removed.  [/home/leover/Desktop/Core1990_Verification/sources/crc/crc-32.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'CRC_32' (3#1) [/home/leover/Desktop/Core1990_Verification/sources/crc/crc-32.vhd:32]
INFO: [Synth 8-226] default block is never used [/home/leover/Desktop/Core1990_Verification/sources/transmitter/framing_meta.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Meta_Framer' (4#1) [/home/leover/Desktop/Core1990_Verification/sources/transmitter/framing_meta.vhd:30]
INFO: [Synth 8-638] synthesizing module 'Scrambler' [/home/leover/Desktop/Core1990_Verification/sources/transmitter/scrambler.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Scrambler' (5#1) [/home/leover/Desktop/Core1990_Verification/sources/transmitter/scrambler.vhd:23]
INFO: [Synth 8-638] synthesizing module 'Encoder' [/home/leover/Desktop/Core1990_Verification/sources/transmitter/encoder.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element Disparity_Data_reg was removed.  [/home/leover/Desktop/Core1990_Verification/sources/transmitter/encoder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Encoder' (6#1) [/home/leover/Desktop/Core1990_Verification/sources/transmitter/encoder.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Interlaken_Transmitter' (7#1) [/home/leover/Desktop/Core1990_Verification/sources/transmitter/interlaken_transmitter.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Interlaken_Receiver' [/home/leover/Desktop/Core1990_Verification/sources/receiver/interlaken_receiver.vhd:46]
	Parameter PacketLength bound to: 2028 - type: integer 
INFO: [Synth 8-3491] module 'RX_FIFO' declared at '/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.runs/synth_1/.Xil/Vivado-17239-leover-Vostro-460/realtime/RX_FIFO_stub.vhdl:5' bound to instance 'FIFO_Receiver' of component 'RX_FIFO' [/home/leover/Desktop/Core1990_Verification/sources/receiver/interlaken_receiver.vhd:104]
INFO: [Synth 8-638] synthesizing module 'RX_FIFO' [/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.runs/synth_1/.Xil/Vivado-17239-leover-Vostro-460/realtime/RX_FIFO_stub.vhdl:25]
INFO: [Synth 8-638] synthesizing module 'Burst_Deframer' [/home/leover/Desktop/Core1990_Verification/sources/receiver/deframing_burst.vhd:22]
	Parameter Nbits bound to: 64 - type: integer 
	Parameter CRC_Width bound to: 32 - type: integer 
	Parameter G_Poly bound to: 32'b00011110110111000110111101000001 
	Parameter G_InitVal bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'CRC_24' declared at '/home/leover/Desktop/Core1990_Verification/sources/crc/crc-24.vhd:13' bound to instance 'CRC_24_Encoding' of component 'CRC_24' [/home/leover/Desktop/Core1990_Verification/sources/receiver/deframing_burst.vhd:65]
INFO: [Synth 8-226] default block is never used [/home/leover/Desktop/Core1990_Verification/sources/receiver/deframing_burst.vhd:204]
WARNING: [Synth 8-6014] Unused sequential element Channel_reg was removed.  [/home/leover/Desktop/Core1990_Verification/sources/receiver/deframing_burst.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'Burst_Deframer' (8#1) [/home/leover/Desktop/Core1990_Verification/sources/receiver/deframing_burst.vhd:22]
INFO: [Synth 8-638] synthesizing module 'Meta_Deframer' [/home/leover/Desktop/Core1990_Verification/sources/receiver/deframing_meta.vhd:23]
	Parameter Nbits bound to: 64 - type: integer 
	Parameter CRC_Width bound to: 32 - type: integer 
	Parameter G_Poly bound to: 32'b00011110110111000110111101000001 
	Parameter G_InitVal bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'CRC_32' declared at '/home/leover/Desktop/Core1990_Verification/sources/crc/crc-32.vhd:16' bound to instance 'CRC_32_Encoding' of component 'CRC_32' [/home/leover/Desktop/Core1990_Verification/sources/receiver/deframing_meta.vhd:63]
INFO: [Synth 8-226] default block is never used [/home/leover/Desktop/Core1990_Verification/sources/receiver/deframing_meta.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element Data_P3_reg was removed.  [/home/leover/Desktop/Core1990_Verification/sources/receiver/deframing_meta.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element Data_P2_reg was removed.  [/home/leover/Desktop/Core1990_Verification/sources/receiver/deframing_meta.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element Data_P1_reg was removed.  [/home/leover/Desktop/Core1990_Verification/sources/receiver/deframing_meta.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element CRC32_Good_reg was removed.  [/home/leover/Desktop/Core1990_Verification/sources/receiver/deframing_meta.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element HealthLane_reg was removed.  [/home/leover/Desktop/Core1990_Verification/sources/receiver/deframing_meta.vhd:238]
WARNING: [Synth 8-6014] Unused sequential element HealthInterface_reg was removed.  [/home/leover/Desktop/Core1990_Verification/sources/receiver/deframing_meta.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'Meta_Deframer' (9#1) [/home/leover/Desktop/Core1990_Verification/sources/receiver/deframing_meta.vhd:23]
INFO: [Synth 8-638] synthesizing module 'Descrambler' [/home/leover/Desktop/Core1990_Verification/sources/receiver/descrambler.vhd:31]
	Parameter PacketLength bound to: 2028 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ScramblerSyncMismatch_reg was removed.  [/home/leover/Desktop/Core1990_Verification/sources/receiver/descrambler.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'Descrambler' (10#1) [/home/leover/Desktop/Core1990_Verification/sources/receiver/descrambler.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Decoder' [/home/leover/Desktop/Core1990_Verification/sources/receiver/decoder.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element Sync_TransitionCounter_reg was removed.  [/home/leover/Desktop/Core1990_Verification/sources/receiver/decoder.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element Data_Header_reg was removed.  [/home/leover/Desktop/Core1990_Verification/sources/receiver/decoder.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (11#1) [/home/leover/Desktop/Core1990_Verification/sources/receiver/decoder.vhd:22]
WARNING: [Synth 8-3848] Net RX_Channel in module/entity Interlaken_Receiver does not have driver. [/home/leover/Desktop/Core1990_Verification/sources/receiver/interlaken_receiver.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Interlaken_Receiver' (12#1) [/home/leover/Desktop/Core1990_Verification/sources/receiver/interlaken_receiver.vhd:46]
WARNING: [Synth 8-3848] Net RX_FlowControl in module/entity interlaken_interface does not have driver. [/home/leover/Desktop/Core1990_Verification/sources/interlaken_interface.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'interlaken_interface' (13#1) [/home/leover/Desktop/Core1990_Verification/sources/interlaken_interface.vhd:69]
INFO: [Synth 8-638] synthesizing module 'data_generator' [/home/leover/Desktop/Core1990_Verification/sources/test/data_generator.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'data_generator' (14#1) [/home/leover/Desktop/Core1990_Verification/sources/test/data_generator.vhd:21]
INFO: [Synth 8-3491] module 'interlaken_0' declared at '/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.runs/synth_1/.Xil/Vivado-17239-leover-Vostro-460/realtime/interlaken_0_stub.vhdl:5' bound to instance 'interlaken_instance' of component 'interlaken_0' [/home/leover/Desktop/Core1990_Verification/sources/test/Core1990_verification.vhd:398]
INFO: [Synth 8-638] synthesizing module 'interlaken_0' [/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.runs/synth_1/.Xil/Vivado-17239-leover-Vostro-460/realtime/interlaken_0_stub.vhdl:140]
WARNING: [Synth 8-3848] Net TX_FlowControl in module/entity Core199_verification does not have driver. [/home/leover/Desktop/Core1990_Verification/sources/test/Core1990_verification.vhd:187]
WARNING: [Synth 8-3848] Net RX_FIFO_Read in module/entity Core199_verification does not have driver. [/home/leover/Desktop/Core1990_Verification/sources/test/Core1990_verification.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'Core199_verification' (15#1) [/home/leover/Desktop/Core1990_Verification/sources/test/Core1990_verification.vhd:30]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[7]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[6]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[5]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[4]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[3]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[2]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[1]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[0]
WARNING: [Synth 8-3331] design Scrambler has unconnected port Scrambler_En
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[7]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[6]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[5]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[4]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[3]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[2]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[1]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[0]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[15]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[14]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[13]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[12]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[11]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[10]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[9]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[8]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[7]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[6]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[5]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[4]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[3]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[2]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[1]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port FIFO_data[4]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port FIFO_data[3]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port FIFO_data[2]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port FIFO_data[1]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port FIFO_data[0]
WARNING: [Synth 8-3331] design Interlaken_Transmitter has unconnected port TX_Startseq
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[15]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[14]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[13]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[12]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[11]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[10]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[9]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[8]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[7]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[6]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[5]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[4]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[3]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[2]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[1]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port RX_FlowControl[0]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[15]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[14]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[13]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[12]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[11]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[10]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[9]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[8]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[7]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[6]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[5]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[4]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[3]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[2]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[1]
WARNING: [Synth 8-3331] design interlaken_interface has unconnected port TX_FlowControl[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1485.695 ; gain = 14.000 ; free physical = 2436 ; free virtual = 6249
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin interface:RX_FIFO_Read to constant 0 [/home/leover/Desktop/Core1990_Verification/sources/test/Core1990_verification.vhd:329]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1485.695 ; gain = 14.000 ; free physical = 2424 ; free virtual = 6237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1485.695 ; gain = 14.000 ; free physical = 2424 ; free virtual = 6237
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.srcs/sources_1/ip/interlaken_0/interlaken_0/interlaken_0_in_context.xdc] for cell 'interlaken_instance'
Finished Parsing XDC File [/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.srcs/sources_1/ip/interlaken_0/interlaken_0/interlaken_0_in_context.xdc] for cell 'interlaken_instance'
Parsing XDC File [/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.srcs/sources_1/ip/RX_FIFO/RX_FIFO/RX_FIFO_in_context.xdc] for cell 'interface/Interlaken_RX/FIFO_Receiver'
Finished Parsing XDC File [/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.srcs/sources_1/ip/RX_FIFO/RX_FIFO/RX_FIFO_in_context.xdc] for cell 'interface/Interlaken_RX/FIFO_Receiver'
Parsing XDC File [/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.srcs/sources_1/ip/TX_FIFO/TX_FIFO/TX_FIFO_in_context.xdc] for cell 'interface/Interlaken_TX/FIFO_Transmitter'
Finished Parsing XDC File [/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.srcs/sources_1/ip/TX_FIFO/TX_FIFO/TX_FIFO_in_context.xdc] for cell 'interface/Interlaken_TX/FIFO_Transmitter'
Parsing XDC File [/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.srcs/sources_1/ip/clk_40MHz/clk_40MHz/clk_40MHz_in_context.xdc] for cell 'System_Clock'
Finished Parsing XDC File [/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.srcs/sources_1/ip/clk_40MHz/clk_40MHz/clk_40MHz_in_context.xdc] for cell 'System_Clock'
Parsing XDC File [/home/leover/Desktop/Core1990_Verification/constraints/Core1990_Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'USER_CLK_IN_P'. [/home/leover/Desktop/Core1990_Verification/constraints/Core1990_Constraints.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'USER_CLK_IN_P'. [/home/leover/Desktop/Core1990_Verification/constraints/Core1990_Constraints.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'USER_SMA_CLK_OUT_P'. [/home/leover/Desktop/Core1990_Verification/constraints/Core1990_Constraints.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'USER_SMA_CLK_OUT_P'. [/home/leover/Desktop/Core1990_Verification/constraints/Core1990_Constraints.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'GTREFCLK_IN_P'. [/home/leover/Desktop/Core1990_Verification/constraints/Core1990_Constraints.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'System_Clock_In_P'. [/home/leover/Desktop/Core1990_Verification/constraints/Core1990_Constraints.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'System_Clock_In_P'. [/home/leover/Desktop/Core1990_Verification/constraints/Core1990_Constraints.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'RX_In_P'. [/home/leover/Desktop/Core1990_Verification/constraints/Core1990_Constraints.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'TX_Out_P'. [/home/leover/Desktop/Core1990_Verification/constraints/Core1990_Constraints.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'Valid_out'. [/home/leover/Desktop/Core1990_Verification/constraints/Core1990_Constraints.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'Valid_out'. [/home/leover/Desktop/Core1990_Verification/constraints/Core1990_Constraints.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'Lock_Out'. [/home/leover/Desktop/Core1990_Verification/constraints/Core1990_Constraints.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'Lock_Out'. [/home/leover/Desktop/Core1990_Verification/constraints/Core1990_Constraints.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'GTREFCLK_IN_P'. [/home/leover/Desktop/Core1990_Verification/constraints/Core1990_Constraints.xdc:42]
Finished Parsing XDC File [/home/leover/Desktop/Core1990_Verification/constraints/Core1990_Constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/leover/Desktop/Core1990_Verification/constraints/Core1990_Constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Core199_verification_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/leover/Desktop/Core1990_Verification/constraints/Core1990_Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Core199_verification_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Core199_verification_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2502.820 ; gain = 0.000 ; free physical = 134 ; free virtual = 3403
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'interface/Interlaken_RX/FIFO_Receiver' at clock pin 'rd_clk' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'interface/Interlaken_TX/FIFO_Transmitter' at clock pin 'wr_clk' is different from the actual clock period '6.667', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 2502.820 ; gain = 1031.125 ; free physical = 175 ; free virtual = 3196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flgb2104-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 2502.820 ; gain = 1031.125 ; free physical = 175 ; free virtual = 3196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for interlaken_instance. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for interface/Interlaken_RX/FIFO_Receiver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for interface/Interlaken_TX/FIFO_Transmitter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_Clock. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 2502.820 ; gain = 1031.125 ; free physical = 177 ; free virtual = 3198
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pres_state_reg' in module 'Burst_Framer'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pres_state_reg' in module 'Meta_Framer'
INFO: [Synth 8-5544] ROM "Data_Valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIFO_read" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Data_Control_Meta" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Data_P1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CRC32_En" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Data_P2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Data_P3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Data_valid_framed" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Data_Out_reg[66:0]' into 'Data_Temp_reg[66:0]' [/home/leover/Desktop/Core1990_Verification/sources/transmitter/encoder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element Data_Out_reg was removed.  [/home/leover/Desktop/Core1990_Verification/sources/transmitter/encoder.vhd:33]
INFO: [Synth 8-5544] ROM "CRC24_Rst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pres_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Diagnostic_Error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'pres_state_reg' in module 'Descrambler'
INFO: [Synth 8-5544] ROM "Data_P1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Error_StateMismatch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Error_BadSync" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Lock" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Data_Valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pres_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pres_state_reg' in module 'Decoder'
INFO: [Synth 8-5546] ROM "Bitslip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Sync_Error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bitslip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Sync_Error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sop" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    data |                              001 |                              001
                 eop_set |                              010 |                              100
                eop_full |                              011 |                              101
               eop_empty |                              100 |                              110
                    fill |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pres_state_reg' using encoding 'sequential' in module 'Burst_Framer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   scram |                              001 |                              001
                    skip |                              010 |                              010
                    data |                              011 |                              011
                      p1 |                              100 |                              100
                      p2 |                              101 |                              101
                      p3 |                              110 |                              110
                    diag |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pres_state_reg' using encoding 'sequential' in module 'Meta_Framer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                    sync |                              010 |                               01
                  locked |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pres_state_reg' using encoding 'one-hot' in module 'Descrambler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    sync |                               01 |                               01
                  locked |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pres_state_reg' using encoding 'sequential' in module 'Decoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 2502.820 ; gain = 1031.125 ; free physical = 138 ; free virtual = 2803
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  63 Input     32 Bit       Adders := 1     
	  62 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	  67 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 636   
	   2 Input      1 Bit         XORs := 195   
+---Registers : 
	               69 Bit    Registers := 1     
	               67 Bit    Registers := 8     
	               66 Bit    Registers := 3     
	               64 Bit    Registers := 24    
	               58 Bit    Registers := 2     
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 80    
+---Muxes : 
	   2 Input     67 Bit        Muxes := 4     
	   3 Input     67 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 17    
	   6 Input     64 Bit        Muxes := 2     
	   8 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 4     
	   2 Input     58 Bit        Muxes := 3     
	   3 Input     58 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 528   
	  67 Input     32 Bit        Muxes := 1     
	   8 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 60    
	   6 Input      1 Bit        Muxes := 15    
	   8 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 39    
	  67 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CRC_24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 159   
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 130   
	   2 Input      1 Bit        Muxes := 2     
Module Burst_Framer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   6 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 15    
Module CRC_32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 159   
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 130   
	   2 Input      1 Bit        Muxes := 2     
Module Meta_Framer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 7     
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   8 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 12    
Module Scrambler 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     58 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module Encoder 
Detailed RTL Component Info : 
+---Adders : 
	  63 Input     32 Bit       Adders := 1     
	  62 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               67 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
Module Interlaken_Transmitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Burst_Deframer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               69 Bit    Registers := 1     
	               66 Bit    Registers := 3     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module Meta_Deframer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module Descrambler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 3     
	               58 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input     64 Bit        Muxes := 3     
	   2 Input     58 Bit        Muxes := 1     
	   3 Input     58 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 22    
Module Decoder 
Detailed RTL Component Info : 
+---Adders : 
	  67 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 66    
+---Registers : 
	               67 Bit    Registers := 7     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   3 Input     67 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 3     
	   3 Input     64 Bit        Muxes := 1     
	  67 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	  67 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 16    
Module Interlaken_Receiver 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module interlaken_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module data_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Sync_Error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "generate_data/sop" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[7]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[6]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[5]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[4]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[3]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[2]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[1]
WARNING: [Synth 8-3331] design Interlaken_Receiver has unconnected port RX_Channel[0]
WARNING: [Synth 8-3331] design Scrambler has unconnected port Scrambler_En
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[7]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[6]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[5]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[4]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[3]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[2]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[1]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_Channel[0]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[15]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[14]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[13]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[12]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[11]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[10]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[9]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[8]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[7]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[6]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[5]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[4]
WARNING: [Synth 8-3331] design Burst_Framer has unconnected port TX_FlowControl[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (Framing_Burst/Byte_Counter_reg[2]) is unused and will be removed from module Interlaken_Transmitter.
WARNING: [Synth 8-3332] Sequential element (Framing_Burst/Byte_Counter_reg[1]) is unused and will be removed from module Interlaken_Transmitter.
WARNING: [Synth 8-3332] Sequential element (Framing_Burst/Byte_Counter_reg[0]) is unused and will be removed from module Interlaken_Transmitter.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[65]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[62]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[61]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[60]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[59]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[58]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[57]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[56]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[55]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[54]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[53]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[52]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[51]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[50]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[49]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[48]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[47]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[46]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[45]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[44]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[43]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[42]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[41]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[40]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[39]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[38]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[37]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[36]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[35]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[34]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[33]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[32]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[31]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[30]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[29]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[28]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[27]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[26]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[25]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[24]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[23]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[22]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[21]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[20]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[19]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[18]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[17]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[16]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[15]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[14]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[13]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[12]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[11]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[10]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[9]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[8]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[7]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[6]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[5]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[4]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[3]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[2]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[1]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P1_reg[0]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[65]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[64]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[63]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[62]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[61]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[60]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[59]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[58]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[57]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[56]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[55]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[54]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[53]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[52]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[51]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[50]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[49]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[48]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[47]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[46]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[45]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[44]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[43]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[42]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[41]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[40]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[39]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[38]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[37]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[36]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[35]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[34]) is unused and will be removed from module Interlaken_Receiver.
WARNING: [Synth 8-3332] Sequential element (Deframing_Burst/Data_P2_reg[33]) is unused and will be removed from module Interlaken_Receiver.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:02:00 . Memory (MB): peak = 2575.805 ; gain = 1104.109 ; free physical = 477 ; free virtual = 2409
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'interlaken_instance/gt_refclk_out' to pin 'interlaken_instance/bbstub_gt_refclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'interlaken_instance/gt_rxusrclk2' to pin 'interlaken_instance/bbstub_gt_rxusrclk2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'interlaken_instance/gt_txusrclk2' to pin 'interlaken_instance/bbstub_gt_txusrclk2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'System_Clock/clk_out1' to pin 'System_Clock/bbstub_clk_out1/O'
WARNING: [Synth 8-3321] Hierarchical source pin 'System_Clock/clk_in1_p' does not fanout to anything for constraint at line 2 of /home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.srcs/sources_1/ip/clk_40MHz/clk_40MHz/clk_40MHz_in_context.xdc. [/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.srcs/sources_1/ip/clk_40MHz/clk_40MHz/clk_40MHz_in_context.xdc:2]
INFO: [Synth 8-5578] Moved timing constraint from pin 'System_Clock/clk_out2' to pin 'System_Clock/bbstub_clk_out2/O'
WARNING: [Synth 8-3321] Hierarchical source pin 'System_Clock/clk_in1_p' does not fanout to anything for constraint at line 3 of /home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.srcs/sources_1/ip/clk_40MHz/clk_40MHz/clk_40MHz_in_context.xdc. [/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.srcs/sources_1/ip/clk_40MHz/clk_40MHz/clk_40MHz_in_context.xdc:3]
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:51 . Memory (MB): peak = 2764.766 ; gain = 1293.070 ; free physical = 3188 ; free virtual = 5474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:51 . Memory (MB): peak = 2764.766 ; gain = 1293.070 ; free physical = 3187 ; free virtual = 5474
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:02:53 . Memory (MB): peak = 2842.203 ; gain = 1370.508 ; free physical = 3176 ; free virtual = 5464
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:02:54 . Memory (MB): peak = 2842.203 ; gain = 1370.508 ; free physical = 3177 ; free virtual = 5466
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:02:54 . Memory (MB): peak = 2842.203 ; gain = 1370.508 ; free physical = 3174 ; free virtual = 5464
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:01 ; elapsed = 00:02:54 . Memory (MB): peak = 2842.203 ; gain = 1370.508 ; free physical = 3173 ; free virtual = 5463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:01 ; elapsed = 00:02:54 . Memory (MB): peak = 2842.203 ; gain = 1370.508 ; free physical = 3173 ; free virtual = 5463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:02:54 . Memory (MB): peak = 2842.203 ; gain = 1370.508 ; free physical = 3173 ; free virtual = 5464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:01 ; elapsed = 00:02:54 . Memory (MB): peak = 2842.203 ; gain = 1370.508 ; free physical = 3173 ; free virtual = 5464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Core199_verification | interface/Interlaken_RX/Decoder/Data_Valid_P3_reg           | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|Core199_verification | interface/Interlaken_TX/Framing_Meta/Data_Control_Burst_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Core199_verification | interface/Interlaken_TX/Scrambling/Data_Valid_Out_reg       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |clk_40MHz              |         1|
|2     |interlaken_0           |         1|
|3     |Transceiver_10g_64b67b |         1|
|4     |RX_FIFO                |         1|
|5     |TX_FIFO                |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |RX_FIFO_bbox_3                |     1|
|2     |TX_FIFO_bbox_2                |     1|
|3     |Transceiver_10g_64b67b_bbox_1 |     1|
|4     |clk_40MHz_bbox_0              |     1|
|5     |interlaken_0_bbox_4           |     1|
|6     |CARRY8                        |    24|
|7     |LUT1                          |    22|
|8     |LUT2                          |   424|
|9     |LUT3                          |   470|
|10    |LUT4                          |   497|
|11    |LUT5                          |   360|
|12    |LUT6                          |   822|
|13    |MUXF7                         |     8|
|14    |SRL16E                        |     3|
|15    |FDCE                          |   868|
|16    |FDPE                          |   388|
|17    |FDRE                          |  1112|
|18    |FDSE                          |   116|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------------------+-----------------------+------+
|      |Instance                |Module                 |Cells |
+------+------------------------+-----------------------+------+
|1     |top                     |                       |  6206|
|2     |  generate_data         |data_generator         |   103|
|3     |  interface             |interlaken_interface   |  5302|
|4     |    Interlaken_RX       |Interlaken_Receiver    |  2372|
|5     |      Decoder           |Decoder                |  1389|
|6     |      Deframing_Burst   |Burst_Deframer         |   219|
|7     |      Deframing_Meta    |Meta_Deframer          |   131|
|8     |      Descrambler       |Descrambler            |   547|
|9     |    Interlaken_TX       |Interlaken_Transmitter |  2785|
|10    |      Encoding          |Encoder                |   122|
|11    |      Framing_Burst     |Burst_Framer           |   986|
|12    |        CRC_24_Encoding |CRC_24                 |   486|
|13    |      Framing_Meta      |Meta_Framer            |  1168|
|14    |        CRC_32_Encoding |CRC_32                 |   485|
|15    |      Scrambling        |Scrambler              |   422|
+------+------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:02:54 . Memory (MB): peak = 2842.203 ; gain = 1370.508 ; free physical = 3173 ; free virtual = 5464
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 587 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:35 ; elapsed = 00:02:13 . Memory (MB): peak = 2842.203 ; gain = 353.383 ; free physical = 3201 ; free virtual = 5491
Synthesis Optimization Complete : Time (s): cpu = 00:02:01 ; elapsed = 00:02:55 . Memory (MB): peak = 2842.211 ; gain = 1370.508 ; free physical = 3209 ; free virtual = 5501
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 247 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:03:01 . Memory (MB): peak = 2888.531 ; gain = 1448.758 ; free physical = 3155 ; free virtual = 5471
INFO: [Common 17-1381] The checkpoint '/home/leover/Desktop/Core1990_Verification/projects/core1990_interlaken_verification/core1990_interlaken_verification.runs/synth_1/Core199_verification.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Core199_verification_utilization_synth.rpt -pb Core199_verification_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2912.543 ; gain = 0.000 ; free physical = 3162 ; free virtual = 5494
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 16:04:09 2019...
