R2_input_inc
{
  STRUCT inc_spec_WLSR2_input
  {
      int tx_wlsr;
      int ty_wlsr;
      string port_name_wlsr;
      string port_name_con;
      string device_name_con;
      int tx_con;
      int ty_con;
  };

  STRUCT inc_spec_WLSR2_input inc_WLSR2_input_spec[] = 
  {
//tx_wlsr   ty    port_name_wlsr  port_name_con         device_name_con    tx_con  ty_con

// For PLL OUT PAD
                                                                                         
{47,    140,    "CLK_PLL_EXT_IN[0]",       "TIEHI",            "WLSR2_TILE",    47,    140},   
{47,    140,    "CLK_PLL_EXT_IN[1]",       "CLK_OUT_EXT",      "PLL_100H_TILE",      47,    136},   
{47,    109,    "CLK_PLL_EXT_IN[0]",       "CLK_OUT_EXT",      "PLL_100H_TILE",      47,    110},   
{47,    109,    "CLK_PLL_EXT_IN[1]",       "CLK_OUT_EXT",      "PLL_100H_TILE",      47,    105},   
{47,    78,     "CLK_PLL_EXT_IN[0]",       "CLK_OUT_EXT",      "PLL_100H_TILE",      47,    79},    
{47,    78,     "CLK_PLL_EXT_IN[1]",       "CLK_OUT_EXT",      "PLL_100H_TILE",      47,    74},    
{47,    47,     "CLK_PLL_EXT_IN[0]",       "CLK_OUT_EXT",      "PLL_100H_TILE",      47,    48},    
{47,    47,     "CLK_PLL_EXT_IN[1]",       "CLK_OUT_EXT",      "PLL_100H_TILE",      47,    43},    
{47,    16,     "CLK_PLL_EXT_IN[0]",       "CLK_OUT_EXT",      "PLL_100H_TILE",      47,    17},    
{47,    16,     "CLK_PLL_EXT_IN[1]",       "TIEHI",            "WLSR2_TILE",    47,    16},    

// For IO CLK TB

{47,    140,    "CLK_PLL_IN[0]",           "CLK_OUT_5MUX1",    "PLL_100H_TILE",      47,    136},   
{47,    140,    "CLK_PLL_IN[1]",           "CLK_OUT0_WL",      "PLL_100H_TILE",      47,    136},   
{47,    109,    "CLK_PLL_IN[0]",           "TIEHI",            "WLSR2_TILE",    47,    109},   
{47,    109,    "CLK_PLL_IN[1]",           "TIEHI",            "WLSR2_TILE",    47,    109},   
{47,    78,     "CLK_PLL_IN[0]",           "TIEHI",            "WLSR2_TILE",    47,    78},    
{47,    78,     "CLK_PLL_IN[1]",           "TIEHI",            "WLSR2_TILE",    47,    78},    
{47,    47,     "CLK_PLL_IN[0]",           "TIEHI",            "WLSR2_TILE",    47,    47},    
{47,    47,     "CLK_PLL_IN[1]",           "TIEHI",            "WLSR2_TILE",    47,    47},    
{47,    16,     "CLK_PLL_IN[0]",           "CLK_OUT_5MUX1",    "PLL_100H_TILE",      47,    17},    
{47,    16,     "CLK_PLL_IN[1]",           "CLK_OUT0_WL",      "PLL_100H_TILE",      47,    17},    

// For IO CLK LR

{47,    140,    "CLK_PLL1_ARB_DADJ_IN",    "CLK_OUT_5MUX1",    "PLL_100H_TILE",      47,    110},   
{47,    140,    "CLK_PLL0_ARB_LOC_IN",     "CLK_OUT_5MUX1",    "PLL_100H_TILE",      47,    136},   
{47,    140,    "CLK_PLL1_ARB_LOC_IN",     "TIEHI",            "WLSR2_TILE",    47,    140},   
{47,    140,    "CLK_PLL0_ARB_UADJ_IN",    "TIEHI",            "WLSR2_TILE",    47,    140},   
{47,    140,    "CLK_PLL1_0_DADJ_IN",      "CLK_OUT0_WL",      "PLL_100H_TILE",      47,    110},   
{47,    140,    "CLK_PLL0_0_LOC_IN",       "CLK_OUT0_WL",      "PLL_100H_TILE",      47,    136},   
{47,    140,    "CLK_PLL1_0_LOC_IN",       "TIEHI",            "WLSR2_TILE",    47,    140},   
{47,    140,    "CLK_PLL0_0_UADJ_IN",      "TIEHI",            "WLSR2_TILE",    47,    140},   
                                                                                               
{47,    109,    "CLK_PLL1_ARB_DADJ_IN",    "CLK_OUT_5MUX1",    "PLL_100H_TILE",      47,    79},    
{47,    109,    "CLK_PLL0_ARB_LOC_IN",     "CLK_OUT_5MUX1",    "PLL_100H_TILE",      47,    105},   
{47,    109,    "CLK_PLL1_ARB_LOC_IN",     "CLK_OUT_5MUX1",    "PLL_100H_TILE",      47,    110},   
{47,    109,    "CLK_PLL0_ARB_UADJ_IN",    "CLK_OUT_5MUX1",    "PLL_100H_TILE",      47,    136},   
{47,    109,    "CLK_PLL1_0_DADJ_IN",      "CLK_OUT0_WL",      "PLL_100H_TILE",      47,    79},    
{47,    109,    "CLK_PLL0_0_LOC_IN",       "CLK_OUT0_WL",      "PLL_100H_TILE",      47,    105},   
{47,    109,    "CLK_PLL1_0_LOC_IN",       "CLK_OUT0_WL",      "PLL_100H_TILE",      47,    110},   
{47,    109,    "CLK_PLL0_0_UADJ_IN",      "CLK_OUT0_WL",      "PLL_100H_TILE",      47,    136},   
                                                                                               
{47,    78,     "CLK_PLL1_ARB_DADJ_IN",    "CLK_OUT_5MUX1",    "PLL_100H_TILE",      47,    48},    
{47,    78,     "CLK_PLL0_ARB_LOC_IN",     "CLK_OUT_5MUX1",    "PLL_100H_TILE",      47,    74},    
{47,    78,     "CLK_PLL1_ARB_LOC_IN",     "CLK_OUT_5MUX1",    "PLL_100H_TILE",      47,    79},    
{47,    78,     "CLK_PLL0_ARB_UADJ_IN",    "CLK_OUT_5MUX1",    "PLL_100H_TILE",      47,    105},   
{47,    78,     "CLK_PLL1_0_DADJ_IN",      "CLK_OUT0_WL",      "PLL_100H_TILE",      47,    48},    
{47,    78,     "CLK_PLL0_0_LOC_IN",       "CLK_OUT0_WL",      "PLL_100H_TILE",      47,    74},    
{47,    78,     "CLK_PLL1_0_LOC_IN",       "CLK_OUT0_WL",      "PLL_100H_TILE",      47,    79},    
{47,    78,     "CLK_PLL0_0_UADJ_IN",      "CLK_OUT0_WL",      "PLL_100H_TILE",      47,    105},   
                                                                                               
{47,    47,     "CLK_PLL1_ARB_DADJ_IN",    "CLK_OUT_5MUX1",    "PLL_100H_TILE",      47,    17},    
{47,    47,     "CLK_PLL0_ARB_LOC_IN",     "CLK_OUT_5MUX1",    "PLL_100H_TILE",      47,    43},    
{47,    47,     "CLK_PLL1_ARB_LOC_IN",     "CLK_OUT_5MUX1",    "PLL_100H_TILE",      47,    48},    
{47,    47,     "CLK_PLL0_ARB_UADJ_IN",    "CLK_OUT_5MUX1",    "PLL_100H_TILE",      47,    74},    
{47,    47,     "CLK_PLL1_0_DADJ_IN",      "CLK_OUT0_WL",      "PLL_100H_TILE",      47,    17},    
{47,    47,     "CLK_PLL0_0_LOC_IN",       "CLK_OUT0_WL",      "PLL_100H_TILE",      47,    43},    
{47,    47,     "CLK_PLL1_0_LOC_IN",       "CLK_OUT0_WL",      "PLL_100H_TILE",      47,    48},    
{47,    47,     "CLK_PLL0_0_UADJ_IN",      "CLK_OUT0_WL",      "PLL_100H_TILE",      47,    74},    
                                                                                               
{47,    16,     "CLK_PLL1_ARB_DADJ_IN",    "TIEHI",            "WLSR2_TILE",    47,    16},    
{47,    16,     "CLK_PLL0_ARB_LOC_IN",     "TIEHI",            "WLSR2_TILE",    47,    16},    
{47,    16,     "CLK_PLL1_ARB_LOC_IN",     "CLK_OUT_5MUX1",    "PLL_100H_TILE",      47,    17},    
{47,    16,     "CLK_PLL0_ARB_UADJ_IN",    "CLK_OUT_5MUX1",    "PLL_100H_TILE",      47,    43},    
{47,    16,     "CLK_PLL1_0_DADJ_IN",      "TIEHI",            "WLSR2_TILE",    47,    16},    
{47,    16,     "CLK_PLL0_0_LOC_IN",       "TIEHI",            "WLSR2_TILE",    47,    16},    
{47,    16,     "CLK_PLL1_0_LOC_IN",       "CLK_OUT0_WL",      "PLL_100H_TILE",      47,    17},    
{47,    16,     "CLK_PLL0_0_UADJ_IN",      "CLK_OUT0_WL",      "PLL_100H_TILE",      47,    43},    
             
// Floating
                                                                                  
{47,    140,    "CLKG_IN",                 "TIEHI",            "WLSR2_TILE",    47,    140},   
{47,    109,    "CLKG_IN",                 "TIEHI",            "WLSR2_TILE",    47,    109},   
{47,    47,     "CLKG_IN",                 "TIEHI",            "WLSR2_TILE",    47,    47},    
{47,    16,     "CLKG_IN",                 "TIEHI",            "WLSR2_TILE",    47,    16},

// For GLOGOL CLK

{47,    140,    "CLK_USCM[29]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[28]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[27]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[26]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[25]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[24]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[23]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[22]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[21]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[20]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[19]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[18]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[17]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[16]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[15]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[14]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[13]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[12]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[11]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[10]",    "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[9]",     "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[8]",     "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[7]",     "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[6]",     "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[5]",     "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[4]",     "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[3]",     "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[2]",     "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[1]",     "TIEHI",             "WLSR2_TILE",      47,    140},   
{47,    140,    "CLK_USCM[0]",     "TIEHI",             "WLSR2_TILE",      47,    140},   
                                                                                          
{47,    109,     "CLK_USCM[29]",    "CLK_USCM_T[14]",             "USCM_TILE",      24,    99},    
{47,    109,     "CLK_USCM[28]",    "CLK_USCM_T[13]",             "USCM_TILE",      24,    99},    
{47,    109,     "CLK_USCM[27]",    "CLK_USCM_T[12]",             "USCM_TILE",      24,    99},    
{47,    109,     "CLK_USCM[26]",    "CLK_USCM_T[11]",             "USCM_TILE",      24,    99},    
{47,    109,     "CLK_USCM[25]",    "CLK_USCM_T[10]",             "USCM_TILE",      24,    99},    
{47,    109,     "CLK_USCM[24]",    "CLK_USCM_T[9]",             "USCM_TILE",      24,    99},    
{47,    109,     "CLK_USCM[23]",    "CLK_USCM_T[8]",             "USCM_TILE",      24,    99},    
{47,    109,     "CLK_USCM[22]",    "CLK_USCM_T[7]",             "USCM_TILE",      24,    99},    
{47,    109,     "CLK_USCM[21]",    "CLK_USCM_T[6]",             "USCM_TILE",      24,    99},    
{47,    109,     "CLK_USCM[20]",    "CLK_USCM_T[5]",             "USCM_TILE",      24,    99},    
{47,    109,     "CLK_USCM[19]",    "CLK_USCM_T[4]",             "USCM_TILE",      24,    99},    
{47,    109,     "CLK_USCM[18]",    "CLK_USCM_T[3]",             "USCM_TILE",      24,    99},    
{47,    109,     "CLK_USCM[17]",    "CLK_USCM_T[2]",             "USCM_TILE",      24,    99},    
{47,    109,     "CLK_USCM[16]",    "CLK_USCM_T[1]",             "USCM_TILE",      24,    99},    
{47,    109,     "CLK_USCM[15]",    "CLK_USCM_T[0]",             "USCM_TILE",      24,    99},    
{47,    109,     "CLK_USCM[14]",    "CLK_USCM_T[14]",             "USCM_TILE",      24,    89},    
{47,    109,     "CLK_USCM[13]",    "CLK_USCM_T[13]",             "USCM_TILE",      24,    89},    
{47,    109,     "CLK_USCM[12]",    "CLK_USCM_T[12]",             "USCM_TILE",      24,    89},    
{47,    109,     "CLK_USCM[11]",    "CLK_USCM_T[11]",             "USCM_TILE",      24,    89},    
{47,    109,     "CLK_USCM[10]",    "CLK_USCM_T[10]",             "USCM_TILE",      24,    89},    
{47,    109,     "CLK_USCM[9]",    "CLK_USCM_T[9]",             "USCM_TILE",      24,    89},    
{47,    109,     "CLK_USCM[8]",    "CLK_USCM_T[8]",             "USCM_TILE",      24,    89},    
{47,    109,     "CLK_USCM[7]",    "CLK_USCM_T[7]",             "USCM_TILE",      24,    89},    
{47,    109,     "CLK_USCM[6]",    "CLK_USCM_T[6]",             "USCM_TILE",      24,    89},    
{47,    109,     "CLK_USCM[5]",    "CLK_USCM_T[5]",             "USCM_TILE",      24,    89},    
{47,    109,     "CLK_USCM[4]",    "CLK_USCM_T[4]",             "USCM_TILE",      24,    89},    
{47,    109,     "CLK_USCM[3]",    "CLK_USCM_T[3]",             "USCM_TILE",      24,    89},    
{47,    109,     "CLK_USCM[2]",    "CLK_USCM_T[2]",             "USCM_TILE",      24,    89},    
{47,    109,     "CLK_USCM[1]",    "CLK_USCM_T[1]",             "USCM_TILE",      24,    89},    
{47,    109,     "CLK_USCM[0]",    "CLK_USCM_T[0]",             "USCM_TILE",      24,    89},

{47,    78,     "CLK_USCM[29]",    "CLK_USCM_B[14]",             "USCM_TILE",      24,    99},    
{47,    78,     "CLK_USCM[28]",    "CLK_USCM_B[13]",             "USCM_TILE",      24,    99},    
{47,    78,     "CLK_USCM[27]",    "CLK_USCM_B[12]",             "USCM_TILE",      24,    99},    
{47,    78,     "CLK_USCM[26]",    "CLK_USCM_B[11]",             "USCM_TILE",      24,    99},    
{47,    78,     "CLK_USCM[25]",    "CLK_USCM_B[10]",             "USCM_TILE",      24,    99},    
{47,    78,     "CLK_USCM[24]",    "CLK_USCM_B[9]",             "USCM_TILE",      24,    99},    
{47,    78,     "CLK_USCM[23]",    "CLK_USCM_B[8]",             "USCM_TILE",      24,    99},    
{47,    78,     "CLK_USCM[22]",    "CLK_USCM_B[7]",             "USCM_TILE",      24,    99},    
{47,    78,     "CLK_USCM[21]",    "CLK_USCM_B[6]",             "USCM_TILE",      24,    99},    
{47,    78,     "CLK_USCM[20]",    "CLK_USCM_B[5]",             "USCM_TILE",      24,    99},    
{47,    78,     "CLK_USCM[19]",    "CLK_USCM_B[4]",             "USCM_TILE",      24,    99},    
{47,    78,     "CLK_USCM[18]",    "CLK_USCM_B[3]",             "USCM_TILE",      24,    99},    
{47,    78,     "CLK_USCM[17]",    "CLK_USCM_B[2]",             "USCM_TILE",      24,    99},    
{47,    78,     "CLK_USCM[16]",    "CLK_USCM_B[1]",             "USCM_TILE",      24,    99},    
{47,    78,     "CLK_USCM[15]",    "CLK_USCM_B[0]",             "USCM_TILE",      24,    99},    
{47,    78,     "CLK_USCM[14]",    "CLK_USCM_B[14]",             "USCM_TILE",      24,    89},    
{47,    78,     "CLK_USCM[13]",    "CLK_USCM_B[13]",             "USCM_TILE",      24,    89},    
{47,    78,     "CLK_USCM[12]",    "CLK_USCM_B[12]",             "USCM_TILE",      24,    89},    
{47,    78,     "CLK_USCM[11]",    "CLK_USCM_B[11]",             "USCM_TILE",      24,    89},    
{47,    78,     "CLK_USCM[10]",    "CLK_USCM_B[10]",             "USCM_TILE",      24,    89},    
{47,    78,     "CLK_USCM[9]",    "CLK_USCM_B[9]",             "USCM_TILE",      24,    89},    
{47,    78,     "CLK_USCM[8]",    "CLK_USCM_B[8]",             "USCM_TILE",      24,    89},    
{47,    78,     "CLK_USCM[7]",    "CLK_USCM_B[7]",             "USCM_TILE",      24,    89},    
{47,    78,     "CLK_USCM[6]",    "CLK_USCM_B[6]",             "USCM_TILE",      24,    89},    
{47,    78,     "CLK_USCM[5]",    "CLK_USCM_B[5]",             "USCM_TILE",      24,    89},    
{47,    78,     "CLK_USCM[4]",    "CLK_USCM_B[4]",             "USCM_TILE",      24,    89},    
{47,    78,     "CLK_USCM[3]",    "CLK_USCM_B[3]",             "USCM_TILE",      24,    89},    
{47,    78,     "CLK_USCM[2]",    "CLK_USCM_B[2]",             "USCM_TILE",      24,    89},    
{47,    78,     "CLK_USCM[1]",    "CLK_USCM_B[1]",             "USCM_TILE",      24,    89},    
{47,    78,     "CLK_USCM[0]",    "CLK_USCM_B[0]",             "USCM_TILE",      24,    89},

{47,    47,     "CLK_USCM",        "CLK_USCM_OUT",    "RLYBUFS_TILE",    48,    157},   
                                                                                          
{47,    16,     "CLK_USCM[29]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[28]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[27]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[26]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[25]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[24]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[23]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[22]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[21]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[20]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[19]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[18]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[17]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[16]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[15]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[14]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[13]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[12]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[11]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[10]",    "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[9]",     "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[8]",     "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[7]",     "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[6]",     "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[5]",     "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[4]",     "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[3]",     "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[2]",     "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[1]",     "TIEHI",             "WLSR2_TILE",      47,    16},    
{47,    16,     "CLK_USCM[0]",     "TIEHI",             "WLSR2_TILE",      47,    16}

   };
};
