// Seed: 907327096
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input tri id_2,
    output supply1 id_3
);
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd96
) (
    input wire _id_0,
    input supply1 id_1,
    output wor id_2
);
  logic id_4[{  -1 'b0 ,  1  ==  id_0  } : 1];
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wire id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output tri id_4,
    output tri0 id_5,
    output supply0 id_6,
    output tri id_7,
    input wire id_8,
    input wor id_9,
    input wand id_10,
    output uwire id_11,
    input uwire id_12,
    output tri1 id_13,
    input wand id_14,
    output wor id_15,
    input supply1 id_16,
    input uwire id_17
    , id_19
);
  wire id_20;
  module_0 modCall_1 (
      id_14,
      id_1,
      id_0,
      id_4
  );
  assign modCall_1.id_2 = 0;
  assign id_13 = -1;
endmodule
