

================================================================
== Vivado HLS Report for 'Wrapped_MLP'
================================================================
* Date:           Thu Dec 17 22:11:19 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        project_mlp
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.201|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  547559|  547559|  547559|  547559|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------+-------+--------+--------+--------+--------+---------+
        |                |       |     Latency     |     Interval    | Pipeline|
        |    Instance    | Module|   min  |   max  |   min  |   max  |   Type  |
        +----------------+-------+--------+--------+--------+--------+---------+
        |grp_MLP_fu_113  |MLP    |  546773|  546773|  546773|  546773|   none  |
        +----------------+-------+--------+--------+--------+--------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  784|  784|         1|          -|          -|   784|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     44|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |      114|     34|    5881|   9541|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    108|    -|
|Register         |        -|      -|      84|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      116|     34|    5965|   9693|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       26|      9|       4|     13|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+------+------+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+-------------------------------+---------+-------+------+------+
    |grp_MLP_fu_113                   |MLP                            |      114|     34|  5837|  9485|
    |Wrapped_MLP_CONTROL_BUS_s_axi_U  |Wrapped_MLP_CONTROL_BUS_s_axi  |        0|      0|    44|    56|
    +---------------------------------+-------------------------------+---------+-------+------+------+
    |Total                            |                               |      114|     34|  5881|  9541|
    +---------------------------------+-------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------+--------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------+---------+---+----+------+-----+------+-------------+
    |pixels_U  |Wrapped_MLP_pixels  |        2|  0|   0|   784|   32|     1|        25088|
    +----------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                    |        2|  0|   0|   784|   32|     1|        25088|
    +----------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_136_p2                         |     +    |      0|  0|  17|          10|           1|
    |INPUT_STREAM_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2                       |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |exitcond_fu_130_p2                    |   icmp   |      0|  0|  13|          10|           9|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0|  44|          25|          14|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TDATA_blk_n        |   9|          2|    1|          2|
    |INPUT_STREAM_data_V_0_data_out  |   9|          2|   32|         64|
    |INPUT_STREAM_data_V_0_state     |  15|          3|    2|          6|
    |INPUT_STREAM_dest_V_0_state     |  15|          3|    2|          6|
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |i_reg_102                       |   9|          2|   10|         20|
    |pixels_address0                 |  15|          3|   10|         30|
    |pixels_ce0                      |  15|          3|    1|          3|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 108|         22|   59|        135|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |INPUT_STREAM_data_V_0_payload_A  |  32|   0|   32|          0|
    |INPUT_STREAM_data_V_0_payload_B  |  32|   0|   32|          0|
    |INPUT_STREAM_data_V_0_sel_rd     |   1|   0|    1|          0|
    |INPUT_STREAM_data_V_0_sel_wr     |   1|   0|    1|          0|
    |INPUT_STREAM_data_V_0_state      |   2|   0|    2|          0|
    |INPUT_STREAM_dest_V_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |grp_MLP_fu_113_ap_start_reg      |   1|   0|    1|          0|
    |i_reg_102                        |  10|   0|   10|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  84|   0|   84|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |     CONTROL_BUS     | return value |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |     CONTROL_BUS     | return value |
|s_axi_CONTROL_BUS_AWADDR   |  in |    5|    s_axi   |     CONTROL_BUS     | return value |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |     CONTROL_BUS     | return value |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |     CONTROL_BUS     | return value |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |     CONTROL_BUS     | return value |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |     CONTROL_BUS     | return value |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |     CONTROL_BUS     | return value |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |     CONTROL_BUS     | return value |
|s_axi_CONTROL_BUS_ARADDR   |  in |    5|    s_axi   |     CONTROL_BUS     | return value |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |     CONTROL_BUS     | return value |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |     CONTROL_BUS     | return value |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |     CONTROL_BUS     | return value |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |     CONTROL_BUS     | return value |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |     CONTROL_BUS     | return value |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |     CONTROL_BUS     | return value |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |     CONTROL_BUS     | return value |
|ap_clk                     |  in |    1| ap_ctrl_hs |     Wrapped_MLP     | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |     Wrapped_MLP     | return value |
|interrupt                  | out |    1| ap_ctrl_hs |     Wrapped_MLP     | return value |
|INPUT_STREAM_TDATA         |  in |   32|    axis    | INPUT_STREAM_data_V |    pointer   |
|INPUT_STREAM_TVALID        |  in |    1|    axis    | INPUT_STREAM_dest_V |    pointer   |
|INPUT_STREAM_TREADY        | out |    1|    axis    | INPUT_STREAM_dest_V |    pointer   |
|INPUT_STREAM_TDEST         |  in |    5|    axis    | INPUT_STREAM_dest_V |    pointer   |
|INPUT_STREAM_TKEEP         |  in |    4|    axis    | INPUT_STREAM_keep_V |    pointer   |
|INPUT_STREAM_TSTRB         |  in |    4|    axis    | INPUT_STREAM_strb_V |    pointer   |
|INPUT_STREAM_TUSER         |  in |    4|    axis    | INPUT_STREAM_user_V |    pointer   |
|INPUT_STREAM_TLAST         |  in |    1|    axis    | INPUT_STREAM_last_V |    pointer   |
|INPUT_STREAM_TID           |  in |    5|    axis    |  INPUT_STREAM_id_V  |    pointer   |
+---------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond)
	2  / (!exitcond)
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_data_V), !map !29"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_keep_V), !map !35"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_strb_V), !map !39"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_user_V), !map !43"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_last_V), !map !47"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_id_V), !map !51"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_dest_V), !map !55"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 0) nounwind, !map !59"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Wrapped_MLP_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.35ns)   --->   "%pixels = alloca [784 x float], align 16" [../../mlp_hw_bueno/src/top_function.cpp:64]   --->   Operation 13 'alloca' 'pixels' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../mlp_hw_bueno/src/top_function.cpp:58]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [../../mlp_hw_bueno/src/top_function.cpp:59]   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.75ns)   --->   "br label %1" [../../mlp_hw_bueno/src/top_function.cpp:66]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 17 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.85ns)   --->   "%exitcond = icmp eq i10 %i, -240" [../../mlp_hw_bueno/src/top_function.cpp:66]   --->   Operation 18 'icmp' 'exitcond' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.93ns)   --->   "%i_1 = add i10 %i, 1" [../../mlp_hw_bueno/src/top_function.cpp:66]   --->   Operation 20 'add' 'i_1' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [../../mlp_hw_bueno/src/top_function.cpp:66]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i to i64" [../../mlp_hw_bueno/src/top_function.cpp:67]   --->   Operation 22 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_34 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)"   --->   Operation 23 'read' 'empty_34' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%INPUT_STREAM_data_V_s = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_34, 0"   --->   Operation 24 'extractvalue' 'INPUT_STREAM_data_V_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret = bitcast i32 %INPUT_STREAM_data_V_s to float" [../../mlp_hw_bueno/src/mlp.h:34->../../mlp_hw_bueno/src/top_function.cpp:67]   --->   Operation 25 'bitcast' 'ret' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%pixels_addr = getelementptr inbounds [784 x float]* %pixels, i64 0, i64 %tmp_s" [../../mlp_hw_bueno/src/top_function.cpp:67]   --->   Operation 26 'getelementptr' 'pixels_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.35ns)   --->   "store float %ret, float* %pixels_addr, align 4" [../../mlp_hw_bueno/src/top_function.cpp:67]   --->   Operation 27 'store' <Predicate = (!exitcond)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br label %1" [../../mlp_hw_bueno/src/top_function.cpp:66]   --->   Operation 28 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.00ns)   --->   "%tmp = call fastcc zeroext i8 @MLP([784 x float]* %pixels)" [../../mlp_hw_bueno/src/top_function.cpp:69]   --->   Operation 29 'call' 'tmp' <Predicate = (exitcond)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.81>
ST_3 : Operation 30 [1/2] (2.81ns)   --->   "%tmp = call fastcc zeroext i8 @MLP([784 x float]* %pixels)" [../../mlp_hw_bueno/src/top_function.cpp:69]   --->   Operation 30 'call' 'tmp' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "ret i8 %tmp" [../../mlp_hw_bueno/src/top_function.cpp:70]   --->   Operation 31 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_STREAM_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ WeightHidden1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ BiasesHidden1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ WeightHidden2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ BiasesHidden2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ WeightOut]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ BiasesOut]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4            (specbitsmap      ) [ 0000]
StgValue_5            (specbitsmap      ) [ 0000]
StgValue_6            (specbitsmap      ) [ 0000]
StgValue_7            (specbitsmap      ) [ 0000]
StgValue_8            (specbitsmap      ) [ 0000]
StgValue_9            (specbitsmap      ) [ 0000]
StgValue_10           (specbitsmap      ) [ 0000]
StgValue_11           (specbitsmap      ) [ 0000]
StgValue_12           (spectopmodule    ) [ 0000]
pixels                (alloca           ) [ 0011]
StgValue_14           (specinterface    ) [ 0000]
StgValue_15           (specinterface    ) [ 0000]
StgValue_16           (br               ) [ 0110]
i                     (phi              ) [ 0010]
exitcond              (icmp             ) [ 0010]
empty                 (speclooptripcount) [ 0000]
i_1                   (add              ) [ 0110]
StgValue_21           (br               ) [ 0000]
tmp_s                 (zext             ) [ 0000]
empty_34              (read             ) [ 0000]
INPUT_STREAM_data_V_s (extractvalue     ) [ 0000]
ret                   (bitcast          ) [ 0000]
pixels_addr           (getelementptr    ) [ 0000]
StgValue_27           (store            ) [ 0000]
StgValue_28           (br               ) [ 0110]
tmp                   (call             ) [ 0000]
StgValue_31           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_STREAM_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_STREAM_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_STREAM_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_STREAM_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_STREAM_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_STREAM_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_STREAM_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="WeightHidden1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WeightHidden1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="BiasesHidden1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BiasesHidden1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="WeightHidden2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WeightHidden2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="BiasesHidden2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BiasesHidden2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="WeightOut">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WeightOut"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="BiasesOut">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BiasesOut"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Wrapped_MLP_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MLP"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="pixels_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixels/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="empty_34_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="55" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="0" index="3" bw="4" slack="0"/>
<pin id="77" dir="0" index="4" bw="4" slack="0"/>
<pin id="78" dir="0" index="5" bw="1" slack="0"/>
<pin id="79" dir="0" index="6" bw="5" slack="0"/>
<pin id="80" dir="0" index="7" bw="5" slack="0"/>
<pin id="81" dir="1" index="8" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_34/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="pixels_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="10" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixels_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="StgValue_27_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_27/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="i_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="1"/>
<pin id="104" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_MLP_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="0" index="3" bw="32" slack="0"/>
<pin id="118" dir="0" index="4" bw="32" slack="0"/>
<pin id="119" dir="0" index="5" bw="32" slack="0"/>
<pin id="120" dir="0" index="6" bw="32" slack="0"/>
<pin id="121" dir="0" index="7" bw="32" slack="0"/>
<pin id="122" dir="1" index="8" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="exitcond_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="10" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_s_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="INPUT_STREAM_data_V_s_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="55" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="INPUT_STREAM_data_V_s/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="ret_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="i_1_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="82"><net_src comp="62" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="72" pin=5"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="72" pin=6"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="72" pin=7"/></net>

<net id="95"><net_src comp="64" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="90" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="52" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="123"><net_src comp="66" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="113" pin=4"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="113" pin=5"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="113" pin=6"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="113" pin=7"/></net>

<net id="134"><net_src comp="106" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="106" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="60" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="106" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="150"><net_src comp="72" pin="8"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="162"><net_src comp="136" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="106" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Wrapped_MLP : INPUT_STREAM_data_V | {2 }
	Port: Wrapped_MLP : INPUT_STREAM_keep_V | {2 }
	Port: Wrapped_MLP : INPUT_STREAM_strb_V | {2 }
	Port: Wrapped_MLP : INPUT_STREAM_user_V | {2 }
	Port: Wrapped_MLP : INPUT_STREAM_last_V | {2 }
	Port: Wrapped_MLP : INPUT_STREAM_id_V | {2 }
	Port: Wrapped_MLP : INPUT_STREAM_dest_V | {2 }
	Port: Wrapped_MLP : WeightHidden1 | {2 3 }
	Port: Wrapped_MLP : BiasesHidden1 | {2 3 }
	Port: Wrapped_MLP : WeightHidden2 | {2 3 }
	Port: Wrapped_MLP : BiasesHidden2 | {2 3 }
	Port: Wrapped_MLP : WeightOut | {2 3 }
	Port: Wrapped_MLP : BiasesOut | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_21 : 2
		tmp_s : 1
		ret : 1
		pixels_addr : 2
		StgValue_27 : 2
	State 3
		StgValue_31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   call   |        grp_MLP_fu_113        |    2    |    34   |  18.538 |   5981  |   8600  |
|----------|------------------------------|---------|---------|---------|---------|---------|
|    add   |          i_1_fu_136          |    0    |    0    |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   icmp   |        exitcond_fu_130       |    0    |    0    |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   read   |      empty_34_read_fu_72     |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   zext   |         tmp_s_fu_142         |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|extractvalue| INPUT_STREAM_data_V_s_fu_147 |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   Total  |                              |    2    |    34   |  18.538 |   5981  |   8630  |
|----------|------------------------------|---------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|BiasesHidden1|    1   |    0   |    0   |
|BiasesHidden2|    1   |    0   |    0   |
|  BiasesOut  |    0   |   32   |    5   |
|WeightHidden1|   91   |    0   |    0   |
|WeightHidden2|   15   |    0   |    0   |
|  WeightOut  |    4   |    0   |    0   |
|    pixels   |    2   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |   114  |   32   |    5   |
+-------------+--------+--------+--------+

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_1_reg_159|   10   |
| i_reg_102 |   10   |
+-----------+--------+
|   Total   |   20   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   34   |   18   |  5981  |  8630  |
|   Memory  |   114  |    -   |    -   |   32   |    5   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   20   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   116  |   34   |   18   |  6033  |  8635  |
+-----------+--------+--------+--------+--------+--------+
