
F_version1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081c4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009c8  08008354  08008354  00018354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d1c  08008d1c  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08008d1c  08008d1c  00018d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d24  08008d24  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d24  08008d24  00018d24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d28  08008d28  00018d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08008d2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000afdc  20000078  08008da4  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000b054  08008da4  0002b054  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a2e0  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000332a  00000000  00000000  0003a388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001398  00000000  00000000  0003d6b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001248  00000000  00000000  0003ea50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002914b  00000000  00000000  0003fc98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015252  00000000  00000000  00068de3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fa89b  00000000  00000000  0007e035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c8  00000000  00000000  001788d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e4c  00000000  00000000  00178998  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000000fa  00000000  00000000  0017e7e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800833c 	.word	0x0800833c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	0800833c 	.word	0x0800833c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_d2f>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a64:	bf24      	itt	cs
 8000a66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a6e:	d90d      	bls.n	8000a8c <__aeabi_d2f+0x30>
 8000a70:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a7c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a84:	bf08      	it	eq
 8000a86:	f020 0001 	biceq.w	r0, r0, #1
 8000a8a:	4770      	bx	lr
 8000a8c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a90:	d121      	bne.n	8000ad6 <__aeabi_d2f+0x7a>
 8000a92:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a96:	bfbc      	itt	lt
 8000a98:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a9c:	4770      	bxlt	lr
 8000a9e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aa6:	f1c2 0218 	rsb	r2, r2, #24
 8000aaa:	f1c2 0c20 	rsb	ip, r2, #32
 8000aae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	f040 0001 	orrne.w	r0, r0, #1
 8000abc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac8:	ea40 000c 	orr.w	r0, r0, ip
 8000acc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad4:	e7cc      	b.n	8000a70 <__aeabi_d2f+0x14>
 8000ad6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ada:	d107      	bne.n	8000aec <__aeabi_d2f+0x90>
 8000adc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae0:	bf1e      	ittt	ne
 8000ae2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ae6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aea:	4770      	bxne	lr
 8000aec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000af4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_uldivmod>:
 8000afc:	b953      	cbnz	r3, 8000b14 <__aeabi_uldivmod+0x18>
 8000afe:	b94a      	cbnz	r2, 8000b14 <__aeabi_uldivmod+0x18>
 8000b00:	2900      	cmp	r1, #0
 8000b02:	bf08      	it	eq
 8000b04:	2800      	cmpeq	r0, #0
 8000b06:	bf1c      	itt	ne
 8000b08:	f04f 31ff 	movne.w	r1, #4294967295
 8000b0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b10:	f000 b96e 	b.w	8000df0 <__aeabi_idiv0>
 8000b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1c:	f000 f806 	bl	8000b2c <__udivmoddi4>
 8000b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b28:	b004      	add	sp, #16
 8000b2a:	4770      	bx	lr

08000b2c <__udivmoddi4>:
 8000b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b30:	9d08      	ldr	r5, [sp, #32]
 8000b32:	4604      	mov	r4, r0
 8000b34:	468c      	mov	ip, r1
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	f040 8083 	bne.w	8000c42 <__udivmoddi4+0x116>
 8000b3c:	428a      	cmp	r2, r1
 8000b3e:	4617      	mov	r7, r2
 8000b40:	d947      	bls.n	8000bd2 <__udivmoddi4+0xa6>
 8000b42:	fab2 f282 	clz	r2, r2
 8000b46:	b142      	cbz	r2, 8000b5a <__udivmoddi4+0x2e>
 8000b48:	f1c2 0020 	rsb	r0, r2, #32
 8000b4c:	fa24 f000 	lsr.w	r0, r4, r0
 8000b50:	4091      	lsls	r1, r2
 8000b52:	4097      	lsls	r7, r2
 8000b54:	ea40 0c01 	orr.w	ip, r0, r1
 8000b58:	4094      	lsls	r4, r2
 8000b5a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b5e:	0c23      	lsrs	r3, r4, #16
 8000b60:	fbbc f6f8 	udiv	r6, ip, r8
 8000b64:	fa1f fe87 	uxth.w	lr, r7
 8000b68:	fb08 c116 	mls	r1, r8, r6, ip
 8000b6c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b70:	fb06 f10e 	mul.w	r1, r6, lr
 8000b74:	4299      	cmp	r1, r3
 8000b76:	d909      	bls.n	8000b8c <__udivmoddi4+0x60>
 8000b78:	18fb      	adds	r3, r7, r3
 8000b7a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b7e:	f080 8119 	bcs.w	8000db4 <__udivmoddi4+0x288>
 8000b82:	4299      	cmp	r1, r3
 8000b84:	f240 8116 	bls.w	8000db4 <__udivmoddi4+0x288>
 8000b88:	3e02      	subs	r6, #2
 8000b8a:	443b      	add	r3, r7
 8000b8c:	1a5b      	subs	r3, r3, r1
 8000b8e:	b2a4      	uxth	r4, r4
 8000b90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b94:	fb08 3310 	mls	r3, r8, r0, r3
 8000b98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b9c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ba0:	45a6      	cmp	lr, r4
 8000ba2:	d909      	bls.n	8000bb8 <__udivmoddi4+0x8c>
 8000ba4:	193c      	adds	r4, r7, r4
 8000ba6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000baa:	f080 8105 	bcs.w	8000db8 <__udivmoddi4+0x28c>
 8000bae:	45a6      	cmp	lr, r4
 8000bb0:	f240 8102 	bls.w	8000db8 <__udivmoddi4+0x28c>
 8000bb4:	3802      	subs	r0, #2
 8000bb6:	443c      	add	r4, r7
 8000bb8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bbc:	eba4 040e 	sub.w	r4, r4, lr
 8000bc0:	2600      	movs	r6, #0
 8000bc2:	b11d      	cbz	r5, 8000bcc <__udivmoddi4+0xa0>
 8000bc4:	40d4      	lsrs	r4, r2
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	e9c5 4300 	strd	r4, r3, [r5]
 8000bcc:	4631      	mov	r1, r6
 8000bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd2:	b902      	cbnz	r2, 8000bd6 <__udivmoddi4+0xaa>
 8000bd4:	deff      	udf	#255	; 0xff
 8000bd6:	fab2 f282 	clz	r2, r2
 8000bda:	2a00      	cmp	r2, #0
 8000bdc:	d150      	bne.n	8000c80 <__udivmoddi4+0x154>
 8000bde:	1bcb      	subs	r3, r1, r7
 8000be0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000be4:	fa1f f887 	uxth.w	r8, r7
 8000be8:	2601      	movs	r6, #1
 8000bea:	fbb3 fcfe 	udiv	ip, r3, lr
 8000bee:	0c21      	lsrs	r1, r4, #16
 8000bf0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000bf4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bf8:	fb08 f30c 	mul.w	r3, r8, ip
 8000bfc:	428b      	cmp	r3, r1
 8000bfe:	d907      	bls.n	8000c10 <__udivmoddi4+0xe4>
 8000c00:	1879      	adds	r1, r7, r1
 8000c02:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c06:	d202      	bcs.n	8000c0e <__udivmoddi4+0xe2>
 8000c08:	428b      	cmp	r3, r1
 8000c0a:	f200 80e9 	bhi.w	8000de0 <__udivmoddi4+0x2b4>
 8000c0e:	4684      	mov	ip, r0
 8000c10:	1ac9      	subs	r1, r1, r3
 8000c12:	b2a3      	uxth	r3, r4
 8000c14:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c18:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c1c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c20:	fb08 f800 	mul.w	r8, r8, r0
 8000c24:	45a0      	cmp	r8, r4
 8000c26:	d907      	bls.n	8000c38 <__udivmoddi4+0x10c>
 8000c28:	193c      	adds	r4, r7, r4
 8000c2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c2e:	d202      	bcs.n	8000c36 <__udivmoddi4+0x10a>
 8000c30:	45a0      	cmp	r8, r4
 8000c32:	f200 80d9 	bhi.w	8000de8 <__udivmoddi4+0x2bc>
 8000c36:	4618      	mov	r0, r3
 8000c38:	eba4 0408 	sub.w	r4, r4, r8
 8000c3c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c40:	e7bf      	b.n	8000bc2 <__udivmoddi4+0x96>
 8000c42:	428b      	cmp	r3, r1
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0x12e>
 8000c46:	2d00      	cmp	r5, #0
 8000c48:	f000 80b1 	beq.w	8000dae <__udivmoddi4+0x282>
 8000c4c:	2600      	movs	r6, #0
 8000c4e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c52:	4630      	mov	r0, r6
 8000c54:	4631      	mov	r1, r6
 8000c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5a:	fab3 f683 	clz	r6, r3
 8000c5e:	2e00      	cmp	r6, #0
 8000c60:	d14a      	bne.n	8000cf8 <__udivmoddi4+0x1cc>
 8000c62:	428b      	cmp	r3, r1
 8000c64:	d302      	bcc.n	8000c6c <__udivmoddi4+0x140>
 8000c66:	4282      	cmp	r2, r0
 8000c68:	f200 80b8 	bhi.w	8000ddc <__udivmoddi4+0x2b0>
 8000c6c:	1a84      	subs	r4, r0, r2
 8000c6e:	eb61 0103 	sbc.w	r1, r1, r3
 8000c72:	2001      	movs	r0, #1
 8000c74:	468c      	mov	ip, r1
 8000c76:	2d00      	cmp	r5, #0
 8000c78:	d0a8      	beq.n	8000bcc <__udivmoddi4+0xa0>
 8000c7a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c7e:	e7a5      	b.n	8000bcc <__udivmoddi4+0xa0>
 8000c80:	f1c2 0320 	rsb	r3, r2, #32
 8000c84:	fa20 f603 	lsr.w	r6, r0, r3
 8000c88:	4097      	lsls	r7, r2
 8000c8a:	fa01 f002 	lsl.w	r0, r1, r2
 8000c8e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c92:	40d9      	lsrs	r1, r3
 8000c94:	4330      	orrs	r0, r6
 8000c96:	0c03      	lsrs	r3, r0, #16
 8000c98:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c9c:	fa1f f887 	uxth.w	r8, r7
 8000ca0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ca4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ca8:	fb06 f108 	mul.w	r1, r6, r8
 8000cac:	4299      	cmp	r1, r3
 8000cae:	fa04 f402 	lsl.w	r4, r4, r2
 8000cb2:	d909      	bls.n	8000cc8 <__udivmoddi4+0x19c>
 8000cb4:	18fb      	adds	r3, r7, r3
 8000cb6:	f106 3cff 	add.w	ip, r6, #4294967295
 8000cba:	f080 808d 	bcs.w	8000dd8 <__udivmoddi4+0x2ac>
 8000cbe:	4299      	cmp	r1, r3
 8000cc0:	f240 808a 	bls.w	8000dd8 <__udivmoddi4+0x2ac>
 8000cc4:	3e02      	subs	r6, #2
 8000cc6:	443b      	add	r3, r7
 8000cc8:	1a5b      	subs	r3, r3, r1
 8000cca:	b281      	uxth	r1, r0
 8000ccc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cd0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cd4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cd8:	fb00 f308 	mul.w	r3, r0, r8
 8000cdc:	428b      	cmp	r3, r1
 8000cde:	d907      	bls.n	8000cf0 <__udivmoddi4+0x1c4>
 8000ce0:	1879      	adds	r1, r7, r1
 8000ce2:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ce6:	d273      	bcs.n	8000dd0 <__udivmoddi4+0x2a4>
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d971      	bls.n	8000dd0 <__udivmoddi4+0x2a4>
 8000cec:	3802      	subs	r0, #2
 8000cee:	4439      	add	r1, r7
 8000cf0:	1acb      	subs	r3, r1, r3
 8000cf2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000cf6:	e778      	b.n	8000bea <__udivmoddi4+0xbe>
 8000cf8:	f1c6 0c20 	rsb	ip, r6, #32
 8000cfc:	fa03 f406 	lsl.w	r4, r3, r6
 8000d00:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d04:	431c      	orrs	r4, r3
 8000d06:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d0a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d0e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d12:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d16:	431f      	orrs	r7, r3
 8000d18:	0c3b      	lsrs	r3, r7, #16
 8000d1a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d1e:	fa1f f884 	uxth.w	r8, r4
 8000d22:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d26:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d2a:	fb09 fa08 	mul.w	sl, r9, r8
 8000d2e:	458a      	cmp	sl, r1
 8000d30:	fa02 f206 	lsl.w	r2, r2, r6
 8000d34:	fa00 f306 	lsl.w	r3, r0, r6
 8000d38:	d908      	bls.n	8000d4c <__udivmoddi4+0x220>
 8000d3a:	1861      	adds	r1, r4, r1
 8000d3c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d40:	d248      	bcs.n	8000dd4 <__udivmoddi4+0x2a8>
 8000d42:	458a      	cmp	sl, r1
 8000d44:	d946      	bls.n	8000dd4 <__udivmoddi4+0x2a8>
 8000d46:	f1a9 0902 	sub.w	r9, r9, #2
 8000d4a:	4421      	add	r1, r4
 8000d4c:	eba1 010a 	sub.w	r1, r1, sl
 8000d50:	b2bf      	uxth	r7, r7
 8000d52:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d56:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d5a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d5e:	fb00 f808 	mul.w	r8, r0, r8
 8000d62:	45b8      	cmp	r8, r7
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0x24a>
 8000d66:	19e7      	adds	r7, r4, r7
 8000d68:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d6c:	d22e      	bcs.n	8000dcc <__udivmoddi4+0x2a0>
 8000d6e:	45b8      	cmp	r8, r7
 8000d70:	d92c      	bls.n	8000dcc <__udivmoddi4+0x2a0>
 8000d72:	3802      	subs	r0, #2
 8000d74:	4427      	add	r7, r4
 8000d76:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d7a:	eba7 0708 	sub.w	r7, r7, r8
 8000d7e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d82:	454f      	cmp	r7, r9
 8000d84:	46c6      	mov	lr, r8
 8000d86:	4649      	mov	r1, r9
 8000d88:	d31a      	bcc.n	8000dc0 <__udivmoddi4+0x294>
 8000d8a:	d017      	beq.n	8000dbc <__udivmoddi4+0x290>
 8000d8c:	b15d      	cbz	r5, 8000da6 <__udivmoddi4+0x27a>
 8000d8e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d92:	eb67 0701 	sbc.w	r7, r7, r1
 8000d96:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d9a:	40f2      	lsrs	r2, r6
 8000d9c:	ea4c 0202 	orr.w	r2, ip, r2
 8000da0:	40f7      	lsrs	r7, r6
 8000da2:	e9c5 2700 	strd	r2, r7, [r5]
 8000da6:	2600      	movs	r6, #0
 8000da8:	4631      	mov	r1, r6
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	462e      	mov	r6, r5
 8000db0:	4628      	mov	r0, r5
 8000db2:	e70b      	b.n	8000bcc <__udivmoddi4+0xa0>
 8000db4:	4606      	mov	r6, r0
 8000db6:	e6e9      	b.n	8000b8c <__udivmoddi4+0x60>
 8000db8:	4618      	mov	r0, r3
 8000dba:	e6fd      	b.n	8000bb8 <__udivmoddi4+0x8c>
 8000dbc:	4543      	cmp	r3, r8
 8000dbe:	d2e5      	bcs.n	8000d8c <__udivmoddi4+0x260>
 8000dc0:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dc4:	eb69 0104 	sbc.w	r1, r9, r4
 8000dc8:	3801      	subs	r0, #1
 8000dca:	e7df      	b.n	8000d8c <__udivmoddi4+0x260>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	e7d2      	b.n	8000d76 <__udivmoddi4+0x24a>
 8000dd0:	4660      	mov	r0, ip
 8000dd2:	e78d      	b.n	8000cf0 <__udivmoddi4+0x1c4>
 8000dd4:	4681      	mov	r9, r0
 8000dd6:	e7b9      	b.n	8000d4c <__udivmoddi4+0x220>
 8000dd8:	4666      	mov	r6, ip
 8000dda:	e775      	b.n	8000cc8 <__udivmoddi4+0x19c>
 8000ddc:	4630      	mov	r0, r6
 8000dde:	e74a      	b.n	8000c76 <__udivmoddi4+0x14a>
 8000de0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000de4:	4439      	add	r1, r7
 8000de6:	e713      	b.n	8000c10 <__udivmoddi4+0xe4>
 8000de8:	3802      	subs	r0, #2
 8000dea:	443c      	add	r4, r7
 8000dec:	e724      	b.n	8000c38 <__udivmoddi4+0x10c>
 8000dee:	bf00      	nop

08000df0 <__aeabi_idiv0>:
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	0000      	movs	r0, r0
	...

08000df8 <get_C6>:



//Tone 1 C6 1046.5 Hz
	uint8_t C6[42];
void get_C6(){
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
	for(int i = 0; i < 42; i++){
 8000dfe:	2300      	movs	r3, #0
 8000e00:	607b      	str	r3, [r7, #4]
 8000e02:	e043      	b.n	8000e8c <get_C6+0x94>
		C6[i] =  0.33*(1 + arm_sin_f32(2*pi*i/42))*256;
 8000e04:	6878      	ldr	r0, [r7, #4]
 8000e06:	f7ff fb8d 	bl	8000524 <__aeabi_i2d>
 8000e0a:	a32a      	add	r3, pc, #168	; (adr r3, 8000eb4 <get_C6+0xbc>)
 8000e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e10:	f7ff fbf2 	bl	80005f8 <__aeabi_dmul>
 8000e14:	4602      	mov	r2, r0
 8000e16:	460b      	mov	r3, r1
 8000e18:	4610      	mov	r0, r2
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	f04f 0200 	mov.w	r2, #0
 8000e20:	4b21      	ldr	r3, [pc, #132]	; (8000ea8 <get_C6+0xb0>)
 8000e22:	f7ff fd13 	bl	800084c <__aeabi_ddiv>
 8000e26:	4602      	mov	r2, r0
 8000e28:	460b      	mov	r3, r1
 8000e2a:	4610      	mov	r0, r2
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	f7ff fe15 	bl	8000a5c <__aeabi_d2f>
 8000e32:	4603      	mov	r3, r0
 8000e34:	ee00 3a10 	vmov	s0, r3
 8000e38:	f006 f824 	bl	8006e84 <arm_sin_f32>
 8000e3c:	eef0 7a40 	vmov.f32	s15, s0
 8000e40:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000e44:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000e48:	ee17 0a90 	vmov	r0, s15
 8000e4c:	f7ff fb7c 	bl	8000548 <__aeabi_f2d>
 8000e50:	a313      	add	r3, pc, #76	; (adr r3, 8000ea0 <get_C6+0xa8>)
 8000e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e56:	f7ff fbcf 	bl	80005f8 <__aeabi_dmul>
 8000e5a:	4602      	mov	r2, r0
 8000e5c:	460b      	mov	r3, r1
 8000e5e:	4610      	mov	r0, r2
 8000e60:	4619      	mov	r1, r3
 8000e62:	f04f 0200 	mov.w	r2, #0
 8000e66:	4b11      	ldr	r3, [pc, #68]	; (8000eac <get_C6+0xb4>)
 8000e68:	f7ff fbc6 	bl	80005f8 <__aeabi_dmul>
 8000e6c:	4602      	mov	r2, r0
 8000e6e:	460b      	mov	r3, r1
 8000e70:	4610      	mov	r0, r2
 8000e72:	4619      	mov	r1, r3
 8000e74:	f7ff fdd2 	bl	8000a1c <__aeabi_d2uiz>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	b2d9      	uxtb	r1, r3
 8000e7c:	4a0c      	ldr	r2, [pc, #48]	; (8000eb0 <get_C6+0xb8>)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	4413      	add	r3, r2
 8000e82:	460a      	mov	r2, r1
 8000e84:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 42; i++){
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	3301      	adds	r3, #1
 8000e8a:	607b      	str	r3, [r7, #4]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2b29      	cmp	r3, #41	; 0x29
 8000e90:	ddb8      	ble.n	8000e04 <get_C6+0xc>
	}
}
 8000e92:	bf00      	nop
 8000e94:	bf00      	nop
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	f3af 8000 	nop.w
 8000ea0:	51eb851f 	.word	0x51eb851f
 8000ea4:	3fd51eb8 	.word	0x3fd51eb8
 8000ea8:	40450000 	.word	0x40450000
 8000eac:	40700000 	.word	0x40700000
 8000eb0:	2000ae38 	.word	0x2000ae38
 8000eb4:	53c8d4f1 	.word	0x53c8d4f1
 8000eb8:	401921fb 	.word	0x401921fb
 8000ebc:	00000000 	.word	0x00000000

08000ec0 <get_E6>:

//Tone 2 E6 1318.5 Hz
	uint8_t E6[34];
void get_E6(){
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
	for(int i = 0; i < 34; i++){
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	607b      	str	r3, [r7, #4]
 8000eca:	e043      	b.n	8000f54 <get_E6+0x94>
		E6[i] =  0.33*(1 + arm_sin_f32(2*pi*i/34))*256;
 8000ecc:	6878      	ldr	r0, [r7, #4]
 8000ece:	f7ff fb29 	bl	8000524 <__aeabi_i2d>
 8000ed2:	a32a      	add	r3, pc, #168	; (adr r3, 8000f7c <get_E6+0xbc>)
 8000ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ed8:	f7ff fb8e 	bl	80005f8 <__aeabi_dmul>
 8000edc:	4602      	mov	r2, r0
 8000ede:	460b      	mov	r3, r1
 8000ee0:	4610      	mov	r0, r2
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	f04f 0200 	mov.w	r2, #0
 8000ee8:	4b21      	ldr	r3, [pc, #132]	; (8000f70 <get_E6+0xb0>)
 8000eea:	f7ff fcaf 	bl	800084c <__aeabi_ddiv>
 8000eee:	4602      	mov	r2, r0
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	4610      	mov	r0, r2
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	f7ff fdb1 	bl	8000a5c <__aeabi_d2f>
 8000efa:	4603      	mov	r3, r0
 8000efc:	ee00 3a10 	vmov	s0, r3
 8000f00:	f005 ffc0 	bl	8006e84 <arm_sin_f32>
 8000f04:	eef0 7a40 	vmov.f32	s15, s0
 8000f08:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000f0c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f10:	ee17 0a90 	vmov	r0, s15
 8000f14:	f7ff fb18 	bl	8000548 <__aeabi_f2d>
 8000f18:	a313      	add	r3, pc, #76	; (adr r3, 8000f68 <get_E6+0xa8>)
 8000f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f1e:	f7ff fb6b 	bl	80005f8 <__aeabi_dmul>
 8000f22:	4602      	mov	r2, r0
 8000f24:	460b      	mov	r3, r1
 8000f26:	4610      	mov	r0, r2
 8000f28:	4619      	mov	r1, r3
 8000f2a:	f04f 0200 	mov.w	r2, #0
 8000f2e:	4b11      	ldr	r3, [pc, #68]	; (8000f74 <get_E6+0xb4>)
 8000f30:	f7ff fb62 	bl	80005f8 <__aeabi_dmul>
 8000f34:	4602      	mov	r2, r0
 8000f36:	460b      	mov	r3, r1
 8000f38:	4610      	mov	r0, r2
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	f7ff fd6e 	bl	8000a1c <__aeabi_d2uiz>
 8000f40:	4603      	mov	r3, r0
 8000f42:	b2d9      	uxtb	r1, r3
 8000f44:	4a0c      	ldr	r2, [pc, #48]	; (8000f78 <get_E6+0xb8>)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4413      	add	r3, r2
 8000f4a:	460a      	mov	r2, r1
 8000f4c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 34; i++){
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	3301      	adds	r3, #1
 8000f52:	607b      	str	r3, [r7, #4]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2b21      	cmp	r3, #33	; 0x21
 8000f58:	ddb8      	ble.n	8000ecc <get_E6+0xc>
	}
}
 8000f5a:	bf00      	nop
 8000f5c:	bf00      	nop
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	f3af 8000 	nop.w
 8000f68:	51eb851f 	.word	0x51eb851f
 8000f6c:	3fd51eb8 	.word	0x3fd51eb8
 8000f70:	40410000 	.word	0x40410000
 8000f74:	40700000 	.word	0x40700000
 8000f78:	2000ad84 	.word	0x2000ad84
 8000f7c:	53c8d4f1 	.word	0x53c8d4f1
 8000f80:	401921fb 	.word	0x401921fb
 8000f84:	00000000 	.word	0x00000000

08000f88 <get_G6>:

//Tone 3 G6 1568.0 Hz
	uint8_t G6[28];
void get_G6(){
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
	for(int i = 0; i < 28; i++){
 8000f8e:	2300      	movs	r3, #0
 8000f90:	607b      	str	r3, [r7, #4]
 8000f92:	e043      	b.n	800101c <get_G6+0x94>
		G6[i] =  0.33*(1 + arm_sin_f32(2*pi*i/28))*256;
 8000f94:	6878      	ldr	r0, [r7, #4]
 8000f96:	f7ff fac5 	bl	8000524 <__aeabi_i2d>
 8000f9a:	a32a      	add	r3, pc, #168	; (adr r3, 8001044 <get_G6+0xbc>)
 8000f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fa0:	f7ff fb2a 	bl	80005f8 <__aeabi_dmul>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	4610      	mov	r0, r2
 8000faa:	4619      	mov	r1, r3
 8000fac:	f04f 0200 	mov.w	r2, #0
 8000fb0:	4b21      	ldr	r3, [pc, #132]	; (8001038 <get_G6+0xb0>)
 8000fb2:	f7ff fc4b 	bl	800084c <__aeabi_ddiv>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	460b      	mov	r3, r1
 8000fba:	4610      	mov	r0, r2
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	f7ff fd4d 	bl	8000a5c <__aeabi_d2f>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	ee00 3a10 	vmov	s0, r3
 8000fc8:	f005 ff5c 	bl	8006e84 <arm_sin_f32>
 8000fcc:	eef0 7a40 	vmov.f32	s15, s0
 8000fd0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000fd4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000fd8:	ee17 0a90 	vmov	r0, s15
 8000fdc:	f7ff fab4 	bl	8000548 <__aeabi_f2d>
 8000fe0:	a313      	add	r3, pc, #76	; (adr r3, 8001030 <get_G6+0xa8>)
 8000fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fe6:	f7ff fb07 	bl	80005f8 <__aeabi_dmul>
 8000fea:	4602      	mov	r2, r0
 8000fec:	460b      	mov	r3, r1
 8000fee:	4610      	mov	r0, r2
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	f04f 0200 	mov.w	r2, #0
 8000ff6:	4b11      	ldr	r3, [pc, #68]	; (800103c <get_G6+0xb4>)
 8000ff8:	f7ff fafe 	bl	80005f8 <__aeabi_dmul>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	460b      	mov	r3, r1
 8001000:	4610      	mov	r0, r2
 8001002:	4619      	mov	r1, r3
 8001004:	f7ff fd0a 	bl	8000a1c <__aeabi_d2uiz>
 8001008:	4603      	mov	r3, r0
 800100a:	b2d9      	uxtb	r1, r3
 800100c:	4a0c      	ldr	r2, [pc, #48]	; (8001040 <get_G6+0xb8>)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4413      	add	r3, r2
 8001012:	460a      	mov	r2, r1
 8001014:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 28; i++){
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	3301      	adds	r3, #1
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2b1b      	cmp	r3, #27
 8001020:	ddb8      	ble.n	8000f94 <get_G6+0xc>
	}
}
 8001022:	bf00      	nop
 8001024:	bf00      	nop
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	f3af 8000 	nop.w
 8001030:	51eb851f 	.word	0x51eb851f
 8001034:	3fd51eb8 	.word	0x3fd51eb8
 8001038:	403c0000 	.word	0x403c0000
 800103c:	40700000 	.word	0x40700000
 8001040:	2000aee8 	.word	0x2000aee8
 8001044:	53c8d4f1 	.word	0x53c8d4f1
 8001048:	401921fb 	.word	0x401921fb
 800104c:	00000000 	.word	0x00000000

08001050 <get_A6>:

//Tone 4 A6 1760.0 Hz

	uint8_t A6[25];
void get_A6(){
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
	for(int i = 0; i < 25; i++){
 8001056:	2300      	movs	r3, #0
 8001058:	607b      	str	r3, [r7, #4]
 800105a:	e043      	b.n	80010e4 <get_A6+0x94>
		A6[i] =  0.33*(1 + arm_sin_f32(2*pi*i/25))*256;
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f7ff fa61 	bl	8000524 <__aeabi_i2d>
 8001062:	a32a      	add	r3, pc, #168	; (adr r3, 800110c <get_A6+0xbc>)
 8001064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001068:	f7ff fac6 	bl	80005f8 <__aeabi_dmul>
 800106c:	4602      	mov	r2, r0
 800106e:	460b      	mov	r3, r1
 8001070:	4610      	mov	r0, r2
 8001072:	4619      	mov	r1, r3
 8001074:	f04f 0200 	mov.w	r2, #0
 8001078:	4b21      	ldr	r3, [pc, #132]	; (8001100 <get_A6+0xb0>)
 800107a:	f7ff fbe7 	bl	800084c <__aeabi_ddiv>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	4610      	mov	r0, r2
 8001084:	4619      	mov	r1, r3
 8001086:	f7ff fce9 	bl	8000a5c <__aeabi_d2f>
 800108a:	4603      	mov	r3, r0
 800108c:	ee00 3a10 	vmov	s0, r3
 8001090:	f005 fef8 	bl	8006e84 <arm_sin_f32>
 8001094:	eef0 7a40 	vmov.f32	s15, s0
 8001098:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800109c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80010a0:	ee17 0a90 	vmov	r0, s15
 80010a4:	f7ff fa50 	bl	8000548 <__aeabi_f2d>
 80010a8:	a313      	add	r3, pc, #76	; (adr r3, 80010f8 <get_A6+0xa8>)
 80010aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ae:	f7ff faa3 	bl	80005f8 <__aeabi_dmul>
 80010b2:	4602      	mov	r2, r0
 80010b4:	460b      	mov	r3, r1
 80010b6:	4610      	mov	r0, r2
 80010b8:	4619      	mov	r1, r3
 80010ba:	f04f 0200 	mov.w	r2, #0
 80010be:	4b11      	ldr	r3, [pc, #68]	; (8001104 <get_A6+0xb4>)
 80010c0:	f7ff fa9a 	bl	80005f8 <__aeabi_dmul>
 80010c4:	4602      	mov	r2, r0
 80010c6:	460b      	mov	r3, r1
 80010c8:	4610      	mov	r0, r2
 80010ca:	4619      	mov	r1, r3
 80010cc:	f7ff fca6 	bl	8000a1c <__aeabi_d2uiz>
 80010d0:	4603      	mov	r3, r0
 80010d2:	b2d9      	uxtb	r1, r3
 80010d4:	4a0c      	ldr	r2, [pc, #48]	; (8001108 <get_A6+0xb8>)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4413      	add	r3, r2
 80010da:	460a      	mov	r2, r1
 80010dc:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 25; i++){
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	3301      	adds	r3, #1
 80010e2:	607b      	str	r3, [r7, #4]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2b18      	cmp	r3, #24
 80010e8:	ddb8      	ble.n	800105c <get_A6+0xc>
	}
}
 80010ea:	bf00      	nop
 80010ec:	bf00      	nop
 80010ee:	3708      	adds	r7, #8
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	f3af 8000 	nop.w
 80010f8:	51eb851f 	.word	0x51eb851f
 80010fc:	3fd51eb8 	.word	0x3fd51eb8
 8001100:	40390000 	.word	0x40390000
 8001104:	40700000 	.word	0x40700000
 8001108:	2000af94 	.word	0x2000af94
 800110c:	53c8d4f1 	.word	0x53c8d4f1
 8001110:	401921fb 	.word	0x401921fb
 8001114:	00000000 	.word	0x00000000

08001118 <get_B6>:

//Tone 5 B6 1975.53 Hz
	uint8_t B6[22];
void get_B6(){
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
	for(int i = 0; i < 22; i++){
 800111e:	2300      	movs	r3, #0
 8001120:	607b      	str	r3, [r7, #4]
 8001122:	e043      	b.n	80011ac <get_B6+0x94>
		B6[i] =  0.33*(1 + arm_sin_f32(2*pi*i/22))*256;
 8001124:	6878      	ldr	r0, [r7, #4]
 8001126:	f7ff f9fd 	bl	8000524 <__aeabi_i2d>
 800112a:	a32a      	add	r3, pc, #168	; (adr r3, 80011d4 <get_B6+0xbc>)
 800112c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001130:	f7ff fa62 	bl	80005f8 <__aeabi_dmul>
 8001134:	4602      	mov	r2, r0
 8001136:	460b      	mov	r3, r1
 8001138:	4610      	mov	r0, r2
 800113a:	4619      	mov	r1, r3
 800113c:	f04f 0200 	mov.w	r2, #0
 8001140:	4b21      	ldr	r3, [pc, #132]	; (80011c8 <get_B6+0xb0>)
 8001142:	f7ff fb83 	bl	800084c <__aeabi_ddiv>
 8001146:	4602      	mov	r2, r0
 8001148:	460b      	mov	r3, r1
 800114a:	4610      	mov	r0, r2
 800114c:	4619      	mov	r1, r3
 800114e:	f7ff fc85 	bl	8000a5c <__aeabi_d2f>
 8001152:	4603      	mov	r3, r0
 8001154:	ee00 3a10 	vmov	s0, r3
 8001158:	f005 fe94 	bl	8006e84 <arm_sin_f32>
 800115c:	eef0 7a40 	vmov.f32	s15, s0
 8001160:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001164:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001168:	ee17 0a90 	vmov	r0, s15
 800116c:	f7ff f9ec 	bl	8000548 <__aeabi_f2d>
 8001170:	a313      	add	r3, pc, #76	; (adr r3, 80011c0 <get_B6+0xa8>)
 8001172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001176:	f7ff fa3f 	bl	80005f8 <__aeabi_dmul>
 800117a:	4602      	mov	r2, r0
 800117c:	460b      	mov	r3, r1
 800117e:	4610      	mov	r0, r2
 8001180:	4619      	mov	r1, r3
 8001182:	f04f 0200 	mov.w	r2, #0
 8001186:	4b11      	ldr	r3, [pc, #68]	; (80011cc <get_B6+0xb4>)
 8001188:	f7ff fa36 	bl	80005f8 <__aeabi_dmul>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4610      	mov	r0, r2
 8001192:	4619      	mov	r1, r3
 8001194:	f7ff fc42 	bl	8000a1c <__aeabi_d2uiz>
 8001198:	4603      	mov	r3, r0
 800119a:	b2d9      	uxtb	r1, r3
 800119c:	4a0c      	ldr	r2, [pc, #48]	; (80011d0 <get_B6+0xb8>)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4413      	add	r3, r2
 80011a2:	460a      	mov	r2, r1
 80011a4:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 22; i++){
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	3301      	adds	r3, #1
 80011aa:	607b      	str	r3, [r7, #4]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2b15      	cmp	r3, #21
 80011b0:	ddb8      	ble.n	8001124 <get_B6+0xc>
	}
}
 80011b2:	bf00      	nop
 80011b4:	bf00      	nop
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	f3af 8000 	nop.w
 80011c0:	51eb851f 	.word	0x51eb851f
 80011c4:	3fd51eb8 	.word	0x3fd51eb8
 80011c8:	40360000 	.word	0x40360000
 80011cc:	40700000 	.word	0x40700000
 80011d0:	2000ada8 	.word	0x2000ada8
 80011d4:	53c8d4f1 	.word	0x53c8d4f1
 80011d8:	401921fb 	.word	0x401921fb
 80011dc:	00000000 	.word	0x00000000

080011e0 <get_B5>:

//Tone 6 B5 987.78 Hz
	uint8_t B5[45];
void get_B5(){
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
	for(int i = 0; i < 45; i++){
 80011e6:	2300      	movs	r3, #0
 80011e8:	607b      	str	r3, [r7, #4]
 80011ea:	e043      	b.n	8001274 <get_B5+0x94>
		B5[i] =  0.33*(1 + arm_sin_f32(2*pi*i/45))*256;
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f7ff f999 	bl	8000524 <__aeabi_i2d>
 80011f2:	a32a      	add	r3, pc, #168	; (adr r3, 800129c <get_B5+0xbc>)
 80011f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f8:	f7ff f9fe 	bl	80005f8 <__aeabi_dmul>
 80011fc:	4602      	mov	r2, r0
 80011fe:	460b      	mov	r3, r1
 8001200:	4610      	mov	r0, r2
 8001202:	4619      	mov	r1, r3
 8001204:	f04f 0200 	mov.w	r2, #0
 8001208:	4b21      	ldr	r3, [pc, #132]	; (8001290 <get_B5+0xb0>)
 800120a:	f7ff fb1f 	bl	800084c <__aeabi_ddiv>
 800120e:	4602      	mov	r2, r0
 8001210:	460b      	mov	r3, r1
 8001212:	4610      	mov	r0, r2
 8001214:	4619      	mov	r1, r3
 8001216:	f7ff fc21 	bl	8000a5c <__aeabi_d2f>
 800121a:	4603      	mov	r3, r0
 800121c:	ee00 3a10 	vmov	s0, r3
 8001220:	f005 fe30 	bl	8006e84 <arm_sin_f32>
 8001224:	eef0 7a40 	vmov.f32	s15, s0
 8001228:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800122c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001230:	ee17 0a90 	vmov	r0, s15
 8001234:	f7ff f988 	bl	8000548 <__aeabi_f2d>
 8001238:	a313      	add	r3, pc, #76	; (adr r3, 8001288 <get_B5+0xa8>)
 800123a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800123e:	f7ff f9db 	bl	80005f8 <__aeabi_dmul>
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	4610      	mov	r0, r2
 8001248:	4619      	mov	r1, r3
 800124a:	f04f 0200 	mov.w	r2, #0
 800124e:	4b11      	ldr	r3, [pc, #68]	; (8001294 <get_B5+0xb4>)
 8001250:	f7ff f9d2 	bl	80005f8 <__aeabi_dmul>
 8001254:	4602      	mov	r2, r0
 8001256:	460b      	mov	r3, r1
 8001258:	4610      	mov	r0, r2
 800125a:	4619      	mov	r1, r3
 800125c:	f7ff fbde 	bl	8000a1c <__aeabi_d2uiz>
 8001260:	4603      	mov	r3, r0
 8001262:	b2d9      	uxtb	r1, r3
 8001264:	4a0c      	ldr	r2, [pc, #48]	; (8001298 <get_B5+0xb8>)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4413      	add	r3, r2
 800126a:	460a      	mov	r2, r1
 800126c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 45; i++){
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	3301      	adds	r3, #1
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2b2c      	cmp	r3, #44	; 0x2c
 8001278:	ddb8      	ble.n	80011ec <get_B5+0xc>
	}
}
 800127a:	bf00      	nop
 800127c:	bf00      	nop
 800127e:	3708      	adds	r7, #8
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	f3af 8000 	nop.w
 8001288:	51eb851f 	.word	0x51eb851f
 800128c:	3fd51eb8 	.word	0x3fd51eb8
 8001290:	40468000 	.word	0x40468000
 8001294:	40700000 	.word	0x40700000
 8001298:	2000ae08 	.word	0x2000ae08
 800129c:	53c8d4f1 	.word	0x53c8d4f1
 80012a0:	401921fb 	.word	0x401921fb

080012a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b08c      	sub	sp, #48	; 0x30
 80012a8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012aa:	f001 fb46 	bl	800293a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ae:	f000 f9a7 	bl	8001600 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012b2:	f000 faeb 	bl	800188c <MX_GPIO_Init>
  MX_DMA_Init();
 80012b6:	f000 facb 	bl	8001850 <MX_DMA_Init>
  MX_DAC1_Init();
 80012ba:	f000 f9f3 	bl	80016a4 <MX_DAC1_Init>
  MX_QUADSPI_Init();
 80012be:	f000 fa23 	bl	8001708 <MX_QUADSPI_Init>
  MX_TIM2_Init();
 80012c2:	f000 fa47 	bl	8001754 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80012c6:	f000 fa93 	bl	80017f0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  BSP_QSPI_Init();
 80012ca:	f000 fbfd 	bl	8001ac8 <BSP_QSPI_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 80012ce:	48b4      	ldr	r0, [pc, #720]	; (80015a0 <main+0x2fc>)
 80012d0:	f004 fcac 	bl	8005c2c <HAL_TIM_Base_Start_IT>




  get_B5();
 80012d4:	f7ff ff84 	bl	80011e0 <get_B5>
  get_C6();
 80012d8:	f7ff fd8e 	bl	8000df8 <get_C6>
  get_E6();
 80012dc:	f7ff fdf0 	bl	8000ec0 <get_E6>
  get_G6();
 80012e0:	f7ff fe52 	bl	8000f88 <get_G6>
  get_A6();
 80012e4:	f7ff feb4 	bl	8001050 <get_A6>
  get_B6();
 80012e8:	f7ff ff16 	bl	8001118 <get_B6>
  uint32_t addr = 0x000000;
 80012ec:	2300      	movs	r3, #0
 80012ee:	607b      	str	r3, [r7, #4]
  for(int i = 0; i < 3; i++){
 80012f0:	2300      	movs	r3, #0
 80012f2:	627b      	str	r3, [r7, #36]	; 0x24
 80012f4:	e00f      	b.n	8001316 <main+0x72>
	  if(BSP_QSPI_Erase_Block(addr + i * 0x010000) != QSPI_OK){
 80012f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f8:	041b      	lsls	r3, r3, #16
 80012fa:	461a      	mov	r2, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	4413      	add	r3, r2
 8001300:	4618      	mov	r0, r3
 8001302:	f000 fd11 	bl	8001d28 <BSP_QSPI_Erase_Block>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <main+0x6c>
		  Error_Handler();
 800130c:	f000 fbd4 	bl	8001ab8 <Error_Handler>
  for(int i = 0; i < 3; i++){
 8001310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001312:	3301      	adds	r3, #1
 8001314:	627b      	str	r3, [r7, #36]	; 0x24
 8001316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001318:	2b02      	cmp	r3, #2
 800131a:	ddec      	ble.n	80012f6 <main+0x52>
	  }
  }

  uint32_t tone_addr = 0x000000;
 800131c:	2300      	movs	r3, #0
 800131e:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 490; i++){
 8001320:	2300      	movs	r3, #0
 8001322:	61fb      	str	r3, [r7, #28]
 8001324:	e00f      	b.n	8001346 <main+0xa2>
	  if(BSP_QSPI_Write((uint8_t *)B5, tone_addr, 45) != QSPI_OK){
 8001326:	222d      	movs	r2, #45	; 0x2d
 8001328:	6a39      	ldr	r1, [r7, #32]
 800132a:	489e      	ldr	r0, [pc, #632]	; (80015a4 <main+0x300>)
 800132c:	f000 fc7e 	bl	8001c2c <BSP_QSPI_Write>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <main+0x96>
		  Error_Handler();
 8001336:	f000 fbbf 	bl	8001ab8 <Error_Handler>
	  }
	  tone_addr += 45;
 800133a:	6a3b      	ldr	r3, [r7, #32]
 800133c:	332d      	adds	r3, #45	; 0x2d
 800133e:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 490; i++){
 8001340:	69fb      	ldr	r3, [r7, #28]
 8001342:	3301      	adds	r3, #1
 8001344:	61fb      	str	r3, [r7, #28]
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	f5b3 7ff5 	cmp.w	r3, #490	; 0x1ea
 800134c:	dbeb      	blt.n	8001326 <main+0x82>
  }
  for(int i = 0; i < 525; i++){
 800134e:	2300      	movs	r3, #0
 8001350:	61bb      	str	r3, [r7, #24]
 8001352:	e00f      	b.n	8001374 <main+0xd0>
	  if(BSP_QSPI_Write((uint8_t *)C6, tone_addr, 42) != QSPI_OK){
 8001354:	222a      	movs	r2, #42	; 0x2a
 8001356:	6a39      	ldr	r1, [r7, #32]
 8001358:	4893      	ldr	r0, [pc, #588]	; (80015a8 <main+0x304>)
 800135a:	f000 fc67 	bl	8001c2c <BSP_QSPI_Write>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <main+0xc4>
		  Error_Handler();
 8001364:	f000 fba8 	bl	8001ab8 <Error_Handler>
	  }
	  tone_addr += 42;
 8001368:	6a3b      	ldr	r3, [r7, #32]
 800136a:	332a      	adds	r3, #42	; 0x2a
 800136c:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 525; i++){
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	3301      	adds	r3, #1
 8001372:	61bb      	str	r3, [r7, #24]
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 800137a:	ddeb      	ble.n	8001354 <main+0xb0>
  }
  for(int i = 0; i < 648; i++){
 800137c:	2300      	movs	r3, #0
 800137e:	617b      	str	r3, [r7, #20]
 8001380:	e00f      	b.n	80013a2 <main+0xfe>
	  if(BSP_QSPI_Write((uint8_t *)E6, tone_addr, 34) != QSPI_OK){
 8001382:	2222      	movs	r2, #34	; 0x22
 8001384:	6a39      	ldr	r1, [r7, #32]
 8001386:	4889      	ldr	r0, [pc, #548]	; (80015ac <main+0x308>)
 8001388:	f000 fc50 	bl	8001c2c <BSP_QSPI_Write>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <main+0xf2>
		  Error_Handler();
 8001392:	f000 fb91 	bl	8001ab8 <Error_Handler>
	  }
	  tone_addr += 34;
 8001396:	6a3b      	ldr	r3, [r7, #32]
 8001398:	3322      	adds	r3, #34	; 0x22
 800139a:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 648; i++){
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	3301      	adds	r3, #1
 80013a0:	617b      	str	r3, [r7, #20]
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	f5b3 7f22 	cmp.w	r3, #648	; 0x288
 80013a8:	dbeb      	blt.n	8001382 <main+0xde>
  }
  tone_addr = 0x010266;
 80013aa:	4b81      	ldr	r3, [pc, #516]	; (80015b0 <main+0x30c>)
 80013ac:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 787; i++){
 80013ae:	2300      	movs	r3, #0
 80013b0:	613b      	str	r3, [r7, #16]
 80013b2:	e00f      	b.n	80013d4 <main+0x130>
	  if(BSP_QSPI_Write((uint8_t *)G6, tone_addr, 28) != QSPI_OK){
 80013b4:	221c      	movs	r2, #28
 80013b6:	6a39      	ldr	r1, [r7, #32]
 80013b8:	487e      	ldr	r0, [pc, #504]	; (80015b4 <main+0x310>)
 80013ba:	f000 fc37 	bl	8001c2c <BSP_QSPI_Write>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <main+0x124>
		  Error_Handler();
 80013c4:	f000 fb78 	bl	8001ab8 <Error_Handler>
	  }
	  tone_addr += 28;
 80013c8:	6a3b      	ldr	r3, [r7, #32]
 80013ca:	331c      	adds	r3, #28
 80013cc:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 787; i++){
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	3301      	adds	r3, #1
 80013d2:	613b      	str	r3, [r7, #16]
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	f240 3212 	movw	r2, #786	; 0x312
 80013da:	4293      	cmp	r3, r2
 80013dc:	ddea      	ble.n	80013b4 <main+0x110>
  }
  tone_addr = 0x015888;
 80013de:	4b76      	ldr	r3, [pc, #472]	; (80015b8 <main+0x314>)
 80013e0:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 882; i++){
 80013e2:	2300      	movs	r3, #0
 80013e4:	60fb      	str	r3, [r7, #12]
 80013e6:	e00f      	b.n	8001408 <main+0x164>
	  if(BSP_QSPI_Write((uint8_t *)A6, tone_addr, 25) != QSPI_OK){
 80013e8:	2219      	movs	r2, #25
 80013ea:	6a39      	ldr	r1, [r7, #32]
 80013ec:	4873      	ldr	r0, [pc, #460]	; (80015bc <main+0x318>)
 80013ee:	f000 fc1d 	bl	8001c2c <BSP_QSPI_Write>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <main+0x158>
		  Error_Handler();
 80013f8:	f000 fb5e 	bl	8001ab8 <Error_Handler>
	  }
	  tone_addr += 25;
 80013fc:	6a3b      	ldr	r3, [r7, #32]
 80013fe:	3319      	adds	r3, #25
 8001400:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 882; i++){
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	3301      	adds	r3, #1
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	f240 3271 	movw	r2, #881	; 0x371
 800140e:	4293      	cmp	r3, r2
 8001410:	ddea      	ble.n	80013e8 <main+0x144>
  }
  for(int i = 0; i < 1002; i++){
 8001412:	2300      	movs	r3, #0
 8001414:	60bb      	str	r3, [r7, #8]
 8001416:	e00f      	b.n	8001438 <main+0x194>
	  if(BSP_QSPI_Write((uint8_t *)B6, tone_addr, 22) != QSPI_OK){
 8001418:	2216      	movs	r2, #22
 800141a:	6a39      	ldr	r1, [r7, #32]
 800141c:	4868      	ldr	r0, [pc, #416]	; (80015c0 <main+0x31c>)
 800141e:	f000 fc05 	bl	8001c2c <BSP_QSPI_Write>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <main+0x188>
		  Error_Handler();
 8001428:	f000 fb46 	bl	8001ab8 <Error_Handler>
	  }
	  tone_addr += 22;
 800142c:	6a3b      	ldr	r3, [r7, #32]
 800142e:	3316      	adds	r3, #22
 8001430:	623b      	str	r3, [r7, #32]
  for(int i = 0; i < 1002; i++){
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	3301      	adds	r3, #1
 8001436:	60bb      	str	r3, [r7, #8]
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	f240 32e9 	movw	r2, #1001	; 0x3e9
 800143e:	4293      	cmp	r3, r2
 8001440:	ddea      	ble.n	8001418 <main+0x174>
  }

  //Read the data
  if(BSP_QSPI_Read((uint8_t *)play, 0x00000000, 22050) != QSPI_OK){
 8001442:	f245 6222 	movw	r2, #22050	; 0x5622
 8001446:	2100      	movs	r1, #0
 8001448:	485e      	ldr	r0, [pc, #376]	; (80015c4 <main+0x320>)
 800144a:	f000 fba9 	bl	8001ba0 <BSP_QSPI_Read>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <main+0x1b4>
	  Error_Handler();
 8001454:	f000 fb30 	bl	8001ab8 <Error_Handler>
  }

  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, play, 22050, DAC_ALIGN_8B_R);
 8001458:	2308      	movs	r3, #8
 800145a:	9300      	str	r3, [sp, #0]
 800145c:	f245 6322 	movw	r3, #22050	; 0x5622
 8001460:	4a58      	ldr	r2, [pc, #352]	; (80015c4 <main+0x320>)
 8001462:	2100      	movs	r1, #0
 8001464:	4858      	ldr	r0, [pc, #352]	; (80015c8 <main+0x324>)
 8001466:	f001 fbc9 	bl	8002bfc <HAL_DAC_Start_DMA>

    /* USER CODE BEGIN 3 */



	  int GPIO_PinState = 0;//When you press the button, status is 0
 800146a:	2300      	movs	r3, #0
 800146c:	603b      	str	r3, [r7, #0]
	  GPIO_PinState =  HAL_GPIO_ReadPin (Button_GPIO_Port, Button_Pin);
 800146e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001472:	4856      	ldr	r0, [pc, #344]	; (80015cc <main+0x328>)
 8001474:	f002 fb1a 	bl	8003aac <HAL_GPIO_ReadPin>
 8001478:	4603      	mov	r3, r0
 800147a:	603b      	str	r3, [r7, #0]
	  if(GPIO_PinState==1){
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	2b01      	cmp	r3, #1
 8001480:	d0f3      	beq.n	800146a <main+0x1c6>
		  //HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
	  }
	  else
	  {

		  if(HAL_GPIO_ReadPin (LED_GPIO_Port, LED_Pin)){
 8001482:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001486:	4852      	ldr	r0, [pc, #328]	; (80015d0 <main+0x32c>)
 8001488:	f002 fb10 	bl	8003aac <HAL_GPIO_ReadPin>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d066      	beq.n	8001560 <main+0x2bc>
			  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8001492:	2200      	movs	r2, #0
 8001494:	2108      	movs	r1, #8
 8001496:	484f      	ldr	r0, [pc, #316]	; (80015d4 <main+0x330>)
 8001498:	f002 fb20 	bl	8003adc <HAL_GPIO_WritePin>
			  if(BSP_QSPI_Read((uint8_t *)play, 0x01AEAA, 22050) != QSPI_OK){
 800149c:	f245 6222 	movw	r2, #22050	; 0x5622
 80014a0:	494d      	ldr	r1, [pc, #308]	; (80015d8 <main+0x334>)
 80014a2:	4848      	ldr	r0, [pc, #288]	; (80015c4 <main+0x320>)
 80014a4:	f000 fb7c 	bl	8001ba0 <BSP_QSPI_Read>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <main+0x20e>
			  			  Error_Handler();
 80014ae:	f000 fb03 	bl	8001ab8 <Error_Handler>
			  		  }
			  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, play, 22050, DAC_ALIGN_8B_R);
 80014b2:	2308      	movs	r3, #8
 80014b4:	9300      	str	r3, [sp, #0]
 80014b6:	f245 6322 	movw	r3, #22050	; 0x5622
 80014ba:	4a42      	ldr	r2, [pc, #264]	; (80015c4 <main+0x320>)
 80014bc:	2100      	movs	r1, #0
 80014be:	4842      	ldr	r0, [pc, #264]	; (80015c8 <main+0x324>)
 80014c0:	f001 fb9c 	bl	8002bfc <HAL_DAC_Start_DMA>
			  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80014c4:	2200      	movs	r2, #0
 80014c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014ca:	4841      	ldr	r0, [pc, #260]	; (80015d0 <main+0x32c>)
 80014cc:	f002 fb06 	bl	8003adc <HAL_GPIO_WritePin>
			  sprintf(tBuff, "Hit+1!  score:  %d \r", ++score);
 80014d0:	4b42      	ldr	r3, [pc, #264]	; (80015dc <main+0x338>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	3301      	adds	r3, #1
 80014d6:	4a41      	ldr	r2, [pc, #260]	; (80015dc <main+0x338>)
 80014d8:	6013      	str	r3, [r2, #0]
 80014da:	4b40      	ldr	r3, [pc, #256]	; (80015dc <main+0x338>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	461a      	mov	r2, r3
 80014e0:	493f      	ldr	r1, [pc, #252]	; (80015e0 <main+0x33c>)
 80014e2:	4840      	ldr	r0, [pc, #256]	; (80015e4 <main+0x340>)
 80014e4:	f005 fd86 	bl	8006ff4 <siprintf>
			  memset(buffer, 0, strlen(buffer));
 80014e8:	483f      	ldr	r0, [pc, #252]	; (80015e8 <main+0x344>)
 80014ea:	f7fe fe71 	bl	80001d0 <strlen>
 80014ee:	4603      	mov	r3, r0
 80014f0:	461a      	mov	r2, r3
 80014f2:	2100      	movs	r1, #0
 80014f4:	483c      	ldr	r0, [pc, #240]	; (80015e8 <main+0x344>)
 80014f6:	f005 fd35 	bl	8006f64 <memset>
			  strcat(buffer, tBuff);
 80014fa:	493a      	ldr	r1, [pc, #232]	; (80015e4 <main+0x340>)
 80014fc:	483a      	ldr	r0, [pc, #232]	; (80015e8 <main+0x344>)
 80014fe:	f005 fd99 	bl	8007034 <strcat>
			  HAL_UART_Transmit(&huart1, (uint8_t *) buffer, (uint16_t) strlen(buffer), 30000);
 8001502:	4839      	ldr	r0, [pc, #228]	; (80015e8 <main+0x344>)
 8001504:	f7fe fe64 	bl	80001d0 <strlen>
 8001508:	4603      	mov	r3, r0
 800150a:	b29a      	uxth	r2, r3
 800150c:	f247 5330 	movw	r3, #30000	; 0x7530
 8001510:	4935      	ldr	r1, [pc, #212]	; (80015e8 <main+0x344>)
 8001512:	4836      	ldr	r0, [pc, #216]	; (80015ec <main+0x348>)
 8001514:	f005 f830 	bl	8006578 <HAL_UART_Transmit>
			  isDelaying = 1;
 8001518:	4b35      	ldr	r3, [pc, #212]	; (80015f0 <main+0x34c>)
 800151a:	2201      	movs	r2, #1
 800151c:	601a      	str	r2, [r3, #0]
			  HAL_Delay(500);
 800151e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001522:	f001 fa43 	bl	80029ac <HAL_Delay>
			  isDelaying = 0;
 8001526:	4b32      	ldr	r3, [pc, #200]	; (80015f0 <main+0x34c>)
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
			  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 800152c:	2201      	movs	r2, #1
 800152e:	2108      	movs	r1, #8
 8001530:	4828      	ldr	r0, [pc, #160]	; (80015d4 <main+0x330>)
 8001532:	f002 fad3 	bl	8003adc <HAL_GPIO_WritePin>
			  if(BSP_QSPI_Read((uint8_t *)play, 0x02AEAA, 22050) != QSPI_OK){
 8001536:	f245 6222 	movw	r2, #22050	; 0x5622
 800153a:	492e      	ldr	r1, [pc, #184]	; (80015f4 <main+0x350>)
 800153c:	4821      	ldr	r0, [pc, #132]	; (80015c4 <main+0x320>)
 800153e:	f000 fb2f 	bl	8001ba0 <BSP_QSPI_Read>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <main+0x2a8>
			  					  Error_Handler();
 8001548:	f000 fab6 	bl	8001ab8 <Error_Handler>
			  		}
			  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, empty, 22050, DAC_ALIGN_8B_R);
 800154c:	2308      	movs	r3, #8
 800154e:	9300      	str	r3, [sp, #0]
 8001550:	f245 6322 	movw	r3, #22050	; 0x5622
 8001554:	4a28      	ldr	r2, [pc, #160]	; (80015f8 <main+0x354>)
 8001556:	2100      	movs	r1, #0
 8001558:	481b      	ldr	r0, [pc, #108]	; (80015c8 <main+0x324>)
 800155a:	f001 fb4f 	bl	8002bfc <HAL_DAC_Start_DMA>
 800155e:	e784      	b.n	800146a <main+0x1c6>
		  }else{
			 sprintf(tBuff, "Missed! score:  %d \r", score);
 8001560:	4b1e      	ldr	r3, [pc, #120]	; (80015dc <main+0x338>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	461a      	mov	r2, r3
 8001566:	4925      	ldr	r1, [pc, #148]	; (80015fc <main+0x358>)
 8001568:	481e      	ldr	r0, [pc, #120]	; (80015e4 <main+0x340>)
 800156a:	f005 fd43 	bl	8006ff4 <siprintf>
			 memset(buffer, 0, strlen(buffer));
 800156e:	481e      	ldr	r0, [pc, #120]	; (80015e8 <main+0x344>)
 8001570:	f7fe fe2e 	bl	80001d0 <strlen>
 8001574:	4603      	mov	r3, r0
 8001576:	461a      	mov	r2, r3
 8001578:	2100      	movs	r1, #0
 800157a:	481b      	ldr	r0, [pc, #108]	; (80015e8 <main+0x344>)
 800157c:	f005 fcf2 	bl	8006f64 <memset>
			 strcat(buffer, tBuff);
 8001580:	4918      	ldr	r1, [pc, #96]	; (80015e4 <main+0x340>)
 8001582:	4819      	ldr	r0, [pc, #100]	; (80015e8 <main+0x344>)
 8001584:	f005 fd56 	bl	8007034 <strcat>
			 HAL_UART_Transmit(&huart1, (uint8_t *) buffer, (uint16_t) strlen(buffer), 30000);
 8001588:	4817      	ldr	r0, [pc, #92]	; (80015e8 <main+0x344>)
 800158a:	f7fe fe21 	bl	80001d0 <strlen>
 800158e:	4603      	mov	r3, r0
 8001590:	b29a      	uxth	r2, r3
 8001592:	f247 5330 	movw	r3, #30000	; 0x7530
 8001596:	4914      	ldr	r1, [pc, #80]	; (80015e8 <main+0x344>)
 8001598:	4814      	ldr	r0, [pc, #80]	; (80015ec <main+0x348>)
 800159a:	f004 ffed 	bl	8006578 <HAL_UART_Transmit>
  {
 800159e:	e764      	b.n	800146a <main+0x1c6>
 80015a0:	2000af04 	.word	0x2000af04
 80015a4:	2000ae08 	.word	0x2000ae08
 80015a8:	2000ae38 	.word	0x2000ae38
 80015ac:	2000ad84 	.word	0x2000ad84
 80015b0:	00010266 	.word	0x00010266
 80015b4:	2000aee8 	.word	0x2000aee8
 80015b8:	00015888 	.word	0x00015888
 80015bc:	2000af94 	.word	0x2000af94
 80015c0:	2000ada8 	.word	0x2000ada8
 80015c4:	20000094 	.word	0x20000094
 80015c8:	2000ad5c 	.word	0x2000ad5c
 80015cc:	48000800 	.word	0x48000800
 80015d0:	48000400 	.word	0x48000400
 80015d4:	48001000 	.word	0x48001000
 80015d8:	0001aeaa 	.word	0x0001aeaa
 80015dc:	2000ace0 	.word	0x2000ace0
 80015e0:	08008354 	.word	0x08008354
 80015e4:	2000ad70 	.word	0x2000ad70
 80015e8:	2000ace4 	.word	0x2000ace4
 80015ec:	2000ae64 	.word	0x2000ae64
 80015f0:	2000acdc 	.word	0x2000acdc
 80015f4:	0002aeaa 	.word	0x0002aeaa
 80015f8:	200056b8 	.word	0x200056b8
 80015fc:	0800836c 	.word	0x0800836c

08001600 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b096      	sub	sp, #88	; 0x58
 8001604:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001606:	f107 0314 	add.w	r3, r7, #20
 800160a:	2244      	movs	r2, #68	; 0x44
 800160c:	2100      	movs	r1, #0
 800160e:	4618      	mov	r0, r3
 8001610:	f005 fca8 	bl	8006f64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001614:	463b      	mov	r3, r7
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]
 800161c:	609a      	str	r2, [r3, #8]
 800161e:	60da      	str	r2, [r3, #12]
 8001620:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001622:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001626:	f002 fa99 	bl	8003b5c <HAL_PWREx_ControlVoltageScaling>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001630:	f000 fa42 	bl	8001ab8 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001634:	2310      	movs	r3, #16
 8001636:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001638:	2301      	movs	r3, #1
 800163a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800163c:	2300      	movs	r3, #0
 800163e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001640:	2360      	movs	r3, #96	; 0x60
 8001642:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001644:	2302      	movs	r3, #2
 8001646:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001648:	2301      	movs	r3, #1
 800164a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800164c:	2301      	movs	r3, #1
 800164e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001650:	2328      	movs	r3, #40	; 0x28
 8001652:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001654:	2307      	movs	r3, #7
 8001656:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001658:	2302      	movs	r3, #2
 800165a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800165c:	2302      	movs	r3, #2
 800165e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001660:	f107 0314 	add.w	r3, r7, #20
 8001664:	4618      	mov	r0, r3
 8001666:	f002 ffaf 	bl	80045c8 <HAL_RCC_OscConfig>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001670:	f000 fa22 	bl	8001ab8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001674:	230f      	movs	r3, #15
 8001676:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001678:	2303      	movs	r3, #3
 800167a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800167c:	2300      	movs	r3, #0
 800167e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001680:	2300      	movs	r3, #0
 8001682:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001684:	2300      	movs	r3, #0
 8001686:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001688:	463b      	mov	r3, r7
 800168a:	2104      	movs	r1, #4
 800168c:	4618      	mov	r0, r3
 800168e:	f003 fb81 	bl	8004d94 <HAL_RCC_ClockConfig>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001698:	f000 fa0e 	bl	8001ab8 <Error_Handler>
  }
}
 800169c:	bf00      	nop
 800169e:	3758      	adds	r7, #88	; 0x58
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b08a      	sub	sp, #40	; 0x28
 80016a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80016aa:	1d3b      	adds	r3, r7, #4
 80016ac:	2224      	movs	r2, #36	; 0x24
 80016ae:	2100      	movs	r1, #0
 80016b0:	4618      	mov	r0, r3
 80016b2:	f005 fc57 	bl	8006f64 <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80016b6:	4b12      	ldr	r3, [pc, #72]	; (8001700 <MX_DAC1_Init+0x5c>)
 80016b8:	4a12      	ldr	r2, [pc, #72]	; (8001704 <MX_DAC1_Init+0x60>)
 80016ba:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80016bc:	4810      	ldr	r0, [pc, #64]	; (8001700 <MX_DAC1_Init+0x5c>)
 80016be:	f001 fa7b 	bl	8002bb8 <HAL_DAC_Init>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80016c8:	f000 f9f6 	bl	8001ab8 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80016cc:	2300      	movs	r3, #0
 80016ce:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80016d0:	2324      	movs	r3, #36	; 0x24
 80016d2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80016d4:	2300      	movs	r3, #0
 80016d6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80016d8:	2300      	movs	r3, #0
 80016da:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80016dc:	2300      	movs	r3, #0
 80016de:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80016e0:	1d3b      	adds	r3, r7, #4
 80016e2:	2200      	movs	r2, #0
 80016e4:	4619      	mov	r1, r3
 80016e6:	4806      	ldr	r0, [pc, #24]	; (8001700 <MX_DAC1_Init+0x5c>)
 80016e8:	f001 fb68 	bl	8002dbc <HAL_DAC_ConfigChannel>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 80016f2:	f000 f9e1 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80016f6:	bf00      	nop
 80016f8:	3728      	adds	r7, #40	; 0x28
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	2000ad5c 	.word	0x2000ad5c
 8001704:	40007400 	.word	0x40007400

08001708 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 800170c:	4b0f      	ldr	r3, [pc, #60]	; (800174c <MX_QUADSPI_Init+0x44>)
 800170e:	4a10      	ldr	r2, [pc, #64]	; (8001750 <MX_QUADSPI_Init+0x48>)
 8001710:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8001712:	4b0e      	ldr	r3, [pc, #56]	; (800174c <MX_QUADSPI_Init+0x44>)
 8001714:	22ff      	movs	r2, #255	; 0xff
 8001716:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8001718:	4b0c      	ldr	r3, [pc, #48]	; (800174c <MX_QUADSPI_Init+0x44>)
 800171a:	2201      	movs	r2, #1
 800171c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800171e:	4b0b      	ldr	r3, [pc, #44]	; (800174c <MX_QUADSPI_Init+0x44>)
 8001720:	2200      	movs	r2, #0
 8001722:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8001724:	4b09      	ldr	r3, [pc, #36]	; (800174c <MX_QUADSPI_Init+0x44>)
 8001726:	2201      	movs	r2, #1
 8001728:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800172a:	4b08      	ldr	r3, [pc, #32]	; (800174c <MX_QUADSPI_Init+0x44>)
 800172c:	2200      	movs	r2, #0
 800172e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001730:	4b06      	ldr	r3, [pc, #24]	; (800174c <MX_QUADSPI_Init+0x44>)
 8001732:	2200      	movs	r2, #0
 8001734:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001736:	4805      	ldr	r0, [pc, #20]	; (800174c <MX_QUADSPI_Init+0x44>)
 8001738:	f002 fa66 	bl	8003c08 <HAL_QSPI_Init>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8001742:	f000 f9b9 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	2000af50 	.word	0x2000af50
 8001750:	a0001000 	.word	0xa0001000

08001754 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b088      	sub	sp, #32
 8001758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800175a:	f107 0310 	add.w	r3, r7, #16
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]
 8001764:	609a      	str	r2, [r3, #8]
 8001766:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001768:	1d3b      	adds	r3, r7, #4
 800176a:	2200      	movs	r2, #0
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	605a      	str	r2, [r3, #4]
 8001770:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001772:	4b1e      	ldr	r3, [pc, #120]	; (80017ec <MX_TIM2_Init+0x98>)
 8001774:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001778:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800177a:	4b1c      	ldr	r3, [pc, #112]	; (80017ec <MX_TIM2_Init+0x98>)
 800177c:	2200      	movs	r2, #0
 800177e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001780:	4b1a      	ldr	r3, [pc, #104]	; (80017ec <MX_TIM2_Init+0x98>)
 8001782:	2200      	movs	r2, #0
 8001784:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1814;
 8001786:	4b19      	ldr	r3, [pc, #100]	; (80017ec <MX_TIM2_Init+0x98>)
 8001788:	f240 7216 	movw	r2, #1814	; 0x716
 800178c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800178e:	4b17      	ldr	r3, [pc, #92]	; (80017ec <MX_TIM2_Init+0x98>)
 8001790:	2200      	movs	r2, #0
 8001792:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001794:	4b15      	ldr	r3, [pc, #84]	; (80017ec <MX_TIM2_Init+0x98>)
 8001796:	2200      	movs	r2, #0
 8001798:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800179a:	4814      	ldr	r0, [pc, #80]	; (80017ec <MX_TIM2_Init+0x98>)
 800179c:	f004 f9ee 	bl	8005b7c <HAL_TIM_Base_Init>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80017a6:	f000 f987 	bl	8001ab8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017b0:	f107 0310 	add.w	r3, r7, #16
 80017b4:	4619      	mov	r1, r3
 80017b6:	480d      	ldr	r0, [pc, #52]	; (80017ec <MX_TIM2_Init+0x98>)
 80017b8:	f004 fbc7 	bl	8005f4a <HAL_TIM_ConfigClockSource>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80017c2:	f000 f979 	bl	8001ab8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80017c6:	2320      	movs	r3, #32
 80017c8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ca:	2300      	movs	r3, #0
 80017cc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017ce:	1d3b      	adds	r3, r7, #4
 80017d0:	4619      	mov	r1, r3
 80017d2:	4806      	ldr	r0, [pc, #24]	; (80017ec <MX_TIM2_Init+0x98>)
 80017d4:	f004 fddc 	bl	8006390 <HAL_TIMEx_MasterConfigSynchronization>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80017de:	f000 f96b 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017e2:	bf00      	nop
 80017e4:	3720      	adds	r7, #32
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	2000af04 	.word	0x2000af04

080017f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017f4:	4b14      	ldr	r3, [pc, #80]	; (8001848 <MX_USART1_UART_Init+0x58>)
 80017f6:	4a15      	ldr	r2, [pc, #84]	; (800184c <MX_USART1_UART_Init+0x5c>)
 80017f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017fa:	4b13      	ldr	r3, [pc, #76]	; (8001848 <MX_USART1_UART_Init+0x58>)
 80017fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001800:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001802:	4b11      	ldr	r3, [pc, #68]	; (8001848 <MX_USART1_UART_Init+0x58>)
 8001804:	2200      	movs	r2, #0
 8001806:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001808:	4b0f      	ldr	r3, [pc, #60]	; (8001848 <MX_USART1_UART_Init+0x58>)
 800180a:	2200      	movs	r2, #0
 800180c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800180e:	4b0e      	ldr	r3, [pc, #56]	; (8001848 <MX_USART1_UART_Init+0x58>)
 8001810:	2200      	movs	r2, #0
 8001812:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001814:	4b0c      	ldr	r3, [pc, #48]	; (8001848 <MX_USART1_UART_Init+0x58>)
 8001816:	220c      	movs	r2, #12
 8001818:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800181a:	4b0b      	ldr	r3, [pc, #44]	; (8001848 <MX_USART1_UART_Init+0x58>)
 800181c:	2200      	movs	r2, #0
 800181e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001820:	4b09      	ldr	r3, [pc, #36]	; (8001848 <MX_USART1_UART_Init+0x58>)
 8001822:	2200      	movs	r2, #0
 8001824:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001826:	4b08      	ldr	r3, [pc, #32]	; (8001848 <MX_USART1_UART_Init+0x58>)
 8001828:	2200      	movs	r2, #0
 800182a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800182c:	4b06      	ldr	r3, [pc, #24]	; (8001848 <MX_USART1_UART_Init+0x58>)
 800182e:	2200      	movs	r2, #0
 8001830:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001832:	4805      	ldr	r0, [pc, #20]	; (8001848 <MX_USART1_UART_Init+0x58>)
 8001834:	f004 fe52 	bl	80064dc <HAL_UART_Init>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800183e:	f000 f93b 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001842:	bf00      	nop
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	2000ae64 	.word	0x2000ae64
 800184c:	40013800 	.word	0x40013800

08001850 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001856:	4b0c      	ldr	r3, [pc, #48]	; (8001888 <MX_DMA_Init+0x38>)
 8001858:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800185a:	4a0b      	ldr	r2, [pc, #44]	; (8001888 <MX_DMA_Init+0x38>)
 800185c:	f043 0301 	orr.w	r3, r3, #1
 8001860:	6493      	str	r3, [r2, #72]	; 0x48
 8001862:	4b09      	ldr	r3, [pc, #36]	; (8001888 <MX_DMA_Init+0x38>)
 8001864:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001866:	f003 0301 	and.w	r3, r3, #1
 800186a:	607b      	str	r3, [r7, #4]
 800186c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800186e:	2200      	movs	r2, #0
 8001870:	2100      	movs	r1, #0
 8001872:	200d      	movs	r0, #13
 8001874:	f001 f976 	bl	8002b64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001878:	200d      	movs	r0, #13
 800187a:	f001 f98f 	bl	8002b9c <HAL_NVIC_EnableIRQ>

}
 800187e:	bf00      	nop
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40021000 	.word	0x40021000

0800188c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b08a      	sub	sp, #40	; 0x28
 8001890:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001892:	f107 0314 	add.w	r3, r7, #20
 8001896:	2200      	movs	r2, #0
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	605a      	str	r2, [r3, #4]
 800189c:	609a      	str	r2, [r3, #8]
 800189e:	60da      	str	r2, [r3, #12]
 80018a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018a2:	4b34      	ldr	r3, [pc, #208]	; (8001974 <MX_GPIO_Init+0xe8>)
 80018a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018a6:	4a33      	ldr	r2, [pc, #204]	; (8001974 <MX_GPIO_Init+0xe8>)
 80018a8:	f043 0310 	orr.w	r3, r3, #16
 80018ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018ae:	4b31      	ldr	r3, [pc, #196]	; (8001974 <MX_GPIO_Init+0xe8>)
 80018b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018b2:	f003 0310 	and.w	r3, r3, #16
 80018b6:	613b      	str	r3, [r7, #16]
 80018b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ba:	4b2e      	ldr	r3, [pc, #184]	; (8001974 <MX_GPIO_Init+0xe8>)
 80018bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018be:	4a2d      	ldr	r2, [pc, #180]	; (8001974 <MX_GPIO_Init+0xe8>)
 80018c0:	f043 0304 	orr.w	r3, r3, #4
 80018c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018c6:	4b2b      	ldr	r3, [pc, #172]	; (8001974 <MX_GPIO_Init+0xe8>)
 80018c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ca:	f003 0304 	and.w	r3, r3, #4
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d2:	4b28      	ldr	r3, [pc, #160]	; (8001974 <MX_GPIO_Init+0xe8>)
 80018d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018d6:	4a27      	ldr	r2, [pc, #156]	; (8001974 <MX_GPIO_Init+0xe8>)
 80018d8:	f043 0301 	orr.w	r3, r3, #1
 80018dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018de:	4b25      	ldr	r3, [pc, #148]	; (8001974 <MX_GPIO_Init+0xe8>)
 80018e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e2:	f003 0301 	and.w	r3, r3, #1
 80018e6:	60bb      	str	r3, [r7, #8]
 80018e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ea:	4b22      	ldr	r3, [pc, #136]	; (8001974 <MX_GPIO_Init+0xe8>)
 80018ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ee:	4a21      	ldr	r2, [pc, #132]	; (8001974 <MX_GPIO_Init+0xe8>)
 80018f0:	f043 0302 	orr.w	r3, r3, #2
 80018f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018f6:	4b1f      	ldr	r3, [pc, #124]	; (8001974 <MX_GPIO_Init+0xe8>)
 80018f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	607b      	str	r3, [r7, #4]
 8001900:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8001902:	2201      	movs	r2, #1
 8001904:	2108      	movs	r1, #8
 8001906:	481c      	ldr	r0, [pc, #112]	; (8001978 <MX_GPIO_Init+0xec>)
 8001908:	f002 f8e8 	bl	8003adc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800190c:	2200      	movs	r2, #0
 800190e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001912:	481a      	ldr	r0, [pc, #104]	; (800197c <MX_GPIO_Init+0xf0>)
 8001914:	f002 f8e2 	bl	8003adc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 8001918:	2308      	movs	r3, #8
 800191a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800191c:	2301      	movs	r3, #1
 800191e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001920:	2300      	movs	r3, #0
 8001922:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001924:	2300      	movs	r3, #0
 8001926:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8001928:	f107 0314 	add.w	r3, r7, #20
 800192c:	4619      	mov	r1, r3
 800192e:	4812      	ldr	r0, [pc, #72]	; (8001978 <MX_GPIO_Init+0xec>)
 8001930:	f001 fe1e 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 8001934:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001938:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800193a:	4b11      	ldr	r3, [pc, #68]	; (8001980 <MX_GPIO_Init+0xf4>)
 800193c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8001942:	f107 0314 	add.w	r3, r7, #20
 8001946:	4619      	mov	r1, r3
 8001948:	480e      	ldr	r0, [pc, #56]	; (8001984 <MX_GPIO_Init+0xf8>)
 800194a:	f001 fe11 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800194e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001952:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001954:	2301      	movs	r3, #1
 8001956:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001958:	2300      	movs	r3, #0
 800195a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195c:	2300      	movs	r3, #0
 800195e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001960:	f107 0314 	add.w	r3, r7, #20
 8001964:	4619      	mov	r1, r3
 8001966:	4805      	ldr	r0, [pc, #20]	; (800197c <MX_GPIO_Init+0xf0>)
 8001968:	f001 fe02 	bl	8003570 <HAL_GPIO_Init>

}
 800196c:	bf00      	nop
 800196e:	3728      	adds	r7, #40	; 0x28
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	40021000 	.word	0x40021000
 8001978:	48001000 	.word	0x48001000
 800197c:	48000400 	.word	0x48000400
 8001980:	10110000 	.word	0x10110000
 8001984:	48000800 	.word	0x48000800

08001988 <HAL_DAC_ConvCpltCallbackCh1>:
/* USER CODE BEGIN 4 */
int lower = 1;
int upper = 3;
int DAC_status = 0;
int LED_status2 = 0;
void HAL_DAC_ConvCpltCallbackCh1 (DAC_HandleTypeDef * hdac){
 8001988:	b580      	push	{r7, lr}
 800198a:	b086      	sub	sp, #24
 800198c:	af02      	add	r7, sp, #8
 800198e:	6078      	str	r0, [r7, #4]
	if(isDelaying == 1) return;
 8001990:	4b35      	ldr	r3, [pc, #212]	; (8001a68 <HAL_DAC_ConvCpltCallbackCh1+0xe0>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2b01      	cmp	r3, #1
 8001996:	d063      	beq.n	8001a60 <HAL_DAC_ConvCpltCallbackCh1+0xd8>
	if(DAC_status == 1){
 8001998:	4b34      	ldr	r3, [pc, #208]	; (8001a6c <HAL_DAC_ConvCpltCallbackCh1+0xe4>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2b01      	cmp	r3, #1
 800199e:	d116      	bne.n	80019ce <HAL_DAC_ConvCpltCallbackCh1+0x46>
		if(BSP_QSPI_Read((uint8_t *)play, 0x02AEAA, 22050) != QSPI_OK){
 80019a0:	f245 6222 	movw	r2, #22050	; 0x5622
 80019a4:	4932      	ldr	r1, [pc, #200]	; (8001a70 <HAL_DAC_ConvCpltCallbackCh1+0xe8>)
 80019a6:	4833      	ldr	r0, [pc, #204]	; (8001a74 <HAL_DAC_ConvCpltCallbackCh1+0xec>)
 80019a8:	f000 f8fa 	bl	8001ba0 <BSP_QSPI_Read>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <HAL_DAC_ConvCpltCallbackCh1+0x2e>
					  Error_Handler();
 80019b2:	f000 f881 	bl	8001ab8 <Error_Handler>
		}
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, empty, 22050, DAC_ALIGN_8B_R);
 80019b6:	2308      	movs	r3, #8
 80019b8:	9300      	str	r3, [sp, #0]
 80019ba:	f245 6322 	movw	r3, #22050	; 0x5622
 80019be:	4a2e      	ldr	r2, [pc, #184]	; (8001a78 <HAL_DAC_ConvCpltCallbackCh1+0xf0>)
 80019c0:	2100      	movs	r1, #0
 80019c2:	482e      	ldr	r0, [pc, #184]	; (8001a7c <HAL_DAC_ConvCpltCallbackCh1+0xf4>)
 80019c4:	f001 f91a 	bl	8002bfc <HAL_DAC_Start_DMA>
		DAC_status = 0;
 80019c8:	4b28      	ldr	r3, [pc, #160]	; (8001a6c <HAL_DAC_ConvCpltCallbackCh1+0xe4>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]
	}
	int randomnumber = (rand() % (upper - lower + 1)) + lower;
 80019ce:	f005 fad1 	bl	8006f74 <rand>
 80019d2:	4602      	mov	r2, r0
 80019d4:	4b2a      	ldr	r3, [pc, #168]	; (8001a80 <HAL_DAC_ConvCpltCallbackCh1+0xf8>)
 80019d6:	6819      	ldr	r1, [r3, #0]
 80019d8:	4b2a      	ldr	r3, [pc, #168]	; (8001a84 <HAL_DAC_ConvCpltCallbackCh1+0xfc>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	1acb      	subs	r3, r1, r3
 80019de:	3301      	adds	r3, #1
 80019e0:	fb92 f1f3 	sdiv	r1, r2, r3
 80019e4:	fb03 f301 	mul.w	r3, r3, r1
 80019e8:	1ad2      	subs	r2, r2, r3
 80019ea:	4b26      	ldr	r3, [pc, #152]	; (8001a84 <HAL_DAC_ConvCpltCallbackCh1+0xfc>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4413      	add	r3, r2
 80019f0:	60fb      	str	r3, [r7, #12]
	if(randomnumber%3 == 0){
 80019f2:	68f9      	ldr	r1, [r7, #12]
 80019f4:	4b24      	ldr	r3, [pc, #144]	; (8001a88 <HAL_DAC_ConvCpltCallbackCh1+0x100>)
 80019f6:	fb83 3201 	smull	r3, r2, r3, r1
 80019fa:	17cb      	asrs	r3, r1, #31
 80019fc:	1ad2      	subs	r2, r2, r3
 80019fe:	4613      	mov	r3, r2
 8001a00:	005b      	lsls	r3, r3, #1
 8001a02:	4413      	add	r3, r2
 8001a04:	1aca      	subs	r2, r1, r3
 8001a06:	2a00      	cmp	r2, #0
 8001a08:	d12b      	bne.n	8001a62 <HAL_DAC_ConvCpltCallbackCh1+0xda>
		LED_status2 = (LED_status2 + 1) % 2;
 8001a0a:	4b20      	ldr	r3, [pc, #128]	; (8001a8c <HAL_DAC_ConvCpltCallbackCh1+0x104>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	bfb8      	it	lt
 8001a18:	425b      	neglt	r3, r3
 8001a1a:	4a1c      	ldr	r2, [pc, #112]	; (8001a8c <HAL_DAC_ConvCpltCallbackCh1+0x104>)
 8001a1c:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001a1e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a22:	481b      	ldr	r0, [pc, #108]	; (8001a90 <HAL_DAC_ConvCpltCallbackCh1+0x108>)
 8001a24:	f002 f872 	bl	8003b0c <HAL_GPIO_TogglePin>
		if(LED_status2){
 8001a28:	4b18      	ldr	r3, [pc, #96]	; (8001a8c <HAL_DAC_ConvCpltCallbackCh1+0x104>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d018      	beq.n	8001a62 <HAL_DAC_ConvCpltCallbackCh1+0xda>
			DAC_status = 1;
 8001a30:	4b0e      	ldr	r3, [pc, #56]	; (8001a6c <HAL_DAC_ConvCpltCallbackCh1+0xe4>)
 8001a32:	2201      	movs	r2, #1
 8001a34:	601a      	str	r2, [r3, #0]
			if(BSP_QSPI_Read((uint8_t *)play, 0x000000, 22050) != QSPI_OK){
 8001a36:	f245 6222 	movw	r2, #22050	; 0x5622
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	480d      	ldr	r0, [pc, #52]	; (8001a74 <HAL_DAC_ConvCpltCallbackCh1+0xec>)
 8001a3e:	f000 f8af 	bl	8001ba0 <BSP_QSPI_Read>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <HAL_DAC_ConvCpltCallbackCh1+0xc4>
								  Error_Handler();
 8001a48:	f000 f836 	bl	8001ab8 <Error_Handler>
			}
			HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, play, 22050, DAC_ALIGN_8B_R);
 8001a4c:	2308      	movs	r3, #8
 8001a4e:	9300      	str	r3, [sp, #0]
 8001a50:	f245 6322 	movw	r3, #22050	; 0x5622
 8001a54:	4a07      	ldr	r2, [pc, #28]	; (8001a74 <HAL_DAC_ConvCpltCallbackCh1+0xec>)
 8001a56:	2100      	movs	r1, #0
 8001a58:	4808      	ldr	r0, [pc, #32]	; (8001a7c <HAL_DAC_ConvCpltCallbackCh1+0xf4>)
 8001a5a:	f001 f8cf 	bl	8002bfc <HAL_DAC_Start_DMA>
 8001a5e:	e000      	b.n	8001a62 <HAL_DAC_ConvCpltCallbackCh1+0xda>
	if(isDelaying == 1) return;
 8001a60:	bf00      	nop
		  }
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, play, 22050, DAC_ALIGN_8B_R);
		counter=0;
	}
	counter++;*/
}
 8001a62:	3710      	adds	r7, #16
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	2000acdc 	.word	0x2000acdc
 8001a6c:	2000ad48 	.word	0x2000ad48
 8001a70:	0002aeaa 	.word	0x0002aeaa
 8001a74:	20000094 	.word	0x20000094
 8001a78:	200056b8 	.word	0x200056b8
 8001a7c:	2000ad5c 	.word	0x2000ad5c
 8001a80:	20000004 	.word	0x20000004
 8001a84:	20000000 	.word	0x20000000
 8001a88:	55555556 	.word	0x55555556
 8001a8c:	2000ad4c 	.word	0x2000ad4c
 8001a90:	48000400 	.word	0x48000400

08001a94 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a04      	ldr	r2, [pc, #16]	; (8001ab4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d101      	bne.n	8001aaa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001aa6:	f000 ff61 	bl	800296c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	40014800 	.word	0x40014800

08001ab8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	__BKPT();
 8001abc:	be00      	bkpt	0x0000

  /* USER CODE END Error_Handler_Debug */
}
 8001abe:	bf00      	nop
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr

08001ac8 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0
  QSPIHandle.Instance = QUADSPI;
 8001ace:	4b32      	ldr	r3, [pc, #200]	; (8001b98 <BSP_QSPI_Init+0xd0>)
 8001ad0:	4a32      	ldr	r2, [pc, #200]	; (8001b9c <BSP_QSPI_Init+0xd4>)
 8001ad2:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 8001ad4:	4830      	ldr	r0, [pc, #192]	; (8001b98 <BSP_QSPI_Init+0xd0>)
 8001ad6:	f002 f90d 	bl	8003cf4 <HAL_QSPI_DeInit>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e054      	b.n	8001b8e <BSP_QSPI_Init+0xc6>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 8001ae4:	f000 f964 	bl	8001db0 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  QSPIHandle.Init.ClockPrescaler     = 2; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 26.67MHz */
 8001ae8:	4b2b      	ldr	r3, [pc, #172]	; (8001b98 <BSP_QSPI_Init+0xd0>)
 8001aea:	2202      	movs	r2, #2
 8001aec:	605a      	str	r2, [r3, #4]
  QSPIHandle.Init.FifoThreshold      = 4;
 8001aee:	4b2a      	ldr	r3, [pc, #168]	; (8001b98 <BSP_QSPI_Init+0xd0>)
 8001af0:	2204      	movs	r2, #4
 8001af2:	609a      	str	r2, [r3, #8]
  QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8001af4:	4b28      	ldr	r3, [pc, #160]	; (8001b98 <BSP_QSPI_Init+0xd0>)
 8001af6:	2210      	movs	r2, #16
 8001af8:	60da      	str	r2, [r3, #12]
 8001afa:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8001afe:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	fa93 f3a3 	rbit	r3, r3
 8001b06:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d101      	bne.n	8001b16 <BSP_QSPI_Init+0x4e>
  {
    return 32U;
 8001b12:	2320      	movs	r3, #32
 8001b14:	e003      	b.n	8001b1e <BSP_QSPI_Init+0x56>
  }
  return __builtin_clz(value);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	fab3 f383 	clz	r3, r3
 8001b1c:	b2db      	uxtb	r3, r3
  QSPIHandle.Init.FlashSize          = POSITION_VAL(MX25R6435F_FLASH_SIZE) - 1;
 8001b1e:	3b01      	subs	r3, #1
 8001b20:	461a      	mov	r2, r3
 8001b22:	4b1d      	ldr	r3, [pc, #116]	; (8001b98 <BSP_QSPI_Init+0xd0>)
 8001b24:	611a      	str	r2, [r3, #16]
  QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001b26:	4b1c      	ldr	r3, [pc, #112]	; (8001b98 <BSP_QSPI_Init+0xd0>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	615a      	str	r2, [r3, #20]
  QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 8001b2c:	4b1a      	ldr	r3, [pc, #104]	; (8001b98 <BSP_QSPI_Init+0xd0>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	619a      	str	r2, [r3, #24]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 8001b32:	4819      	ldr	r0, [pc, #100]	; (8001b98 <BSP_QSPI_Init+0xd0>)
 8001b34:	f002 f868 	bl	8003c08 <HAL_QSPI_Init>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <BSP_QSPI_Init+0x7a>
  {
    return QSPI_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e025      	b.n	8001b8e <BSP_QSPI_Init+0xc6>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&QSPIHandle) != QSPI_OK)
 8001b42:	4815      	ldr	r0, [pc, #84]	; (8001b98 <BSP_QSPI_Init+0xd0>)
 8001b44:	f000 f974 	bl	8001e30 <QSPI_ResetMemory>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <BSP_QSPI_Init+0x8a>
  {
    return QSPI_NOT_SUPPORTED;
 8001b4e:	2304      	movs	r3, #4
 8001b50:	e01d      	b.n	8001b8e <BSP_QSPI_Init+0xc6>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&QSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 8001b52:	2101      	movs	r1, #1
 8001b54:	4810      	ldr	r0, [pc, #64]	; (8001b98 <BSP_QSPI_Init+0xd0>)
 8001b56:	f000 fa35 	bl	8001fc4 <QSPI_QuadMode>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <BSP_QSPI_Init+0x9c>
  {
    return QSPI_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e014      	b.n	8001b8e <BSP_QSPI_Init+0xc6>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&QSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 8001b64:	2101      	movs	r1, #1
 8001b66:	480c      	ldr	r0, [pc, #48]	; (8001b98 <BSP_QSPI_Init+0xd0>)
 8001b68:	f000 fad4 	bl	8002114 <QSPI_HighPerfMode>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <BSP_QSPI_Init+0xae>
  {
    return QSPI_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e00b      	b.n	8001b8e <BSP_QSPI_Init+0xc6>
  }
  
  /* Re-configure the clock for the high performance mode */
  QSPIHandle.Init.ClockPrescaler = 1; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 40MHz */
 8001b76:	4b08      	ldr	r3, [pc, #32]	; (8001b98 <BSP_QSPI_Init+0xd0>)
 8001b78:	2201      	movs	r2, #1
 8001b7a:	605a      	str	r2, [r3, #4]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 8001b7c:	4806      	ldr	r0, [pc, #24]	; (8001b98 <BSP_QSPI_Init+0xd0>)
 8001b7e:	f002 f843 	bl	8003c08 <HAL_QSPI_Init>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <BSP_QSPI_Init+0xc4>
  {
    return QSPI_ERROR;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e000      	b.n	8001b8e <BSP_QSPI_Init+0xc6>
  }

  return QSPI_OK;
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3710      	adds	r7, #16
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	2000afb0 	.word	0x2000afb0
 8001b9c:	a0001000 	.word	0xa0001000

08001ba0 <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b092      	sub	sp, #72	; 0x48
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the read command */
  sCommand.InstructionMode    = QSPI_INSTRUCTION_1_LINE;
 8001bac:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bb0:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction        = QUAD_INOUT_READ_CMD;
 8001bb2:	23eb      	movs	r3, #235	; 0xeb
 8001bb4:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode        = QSPI_ADDRESS_4_LINES;
 8001bb6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001bba:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AddressSize        = QSPI_ADDRESS_24_BITS;
 8001bbc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001bc0:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = ReadAddr;
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode  = QSPI_ALTERNATE_BYTES_4_LINES;
 8001bc6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001bca:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AlternateBytesSize = QSPI_ALTERNATE_BYTES_8_BITS;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	623b      	str	r3, [r7, #32]
  sCommand.AlternateBytes     = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 8001bd0:	23aa      	movs	r3, #170	; 0xaa
 8001bd2:	61bb      	str	r3, [r7, #24]
  sCommand.DataMode           = QSPI_DATA_4_LINES;
 8001bd4:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001bd8:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles        = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 8001bda:	2304      	movs	r3, #4
 8001bdc:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData             = Size;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode            = QSPI_DDR_MODE_DISABLE;
 8001be2:	2300      	movs	r3, #0
 8001be4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle   = QSPI_DDR_HHC_ANALOG_DELAY;
 8001be6:	2300      	movs	r3, #0
 8001be8:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode           = QSPI_SIOO_INST_EVERY_CMD;
 8001bea:	2300      	movs	r3, #0
 8001bec:	647b      	str	r3, [r7, #68]	; 0x44
  
  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bee:	f107 0310 	add.w	r3, r7, #16
 8001bf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	480b      	ldr	r0, [pc, #44]	; (8001c28 <BSP_QSPI_Read+0x88>)
 8001bfa:	f002 f89f 	bl	8003d3c <HAL_QSPI_Command>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <BSP_QSPI_Read+0x68>
  {
    return QSPI_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e00b      	b.n	8001c20 <BSP_QSPI_Read+0x80>
  }
  
  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c08:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c0c:	68f9      	ldr	r1, [r7, #12]
 8001c0e:	4806      	ldr	r0, [pc, #24]	; (8001c28 <BSP_QSPI_Read+0x88>)
 8001c10:	f002 f989 	bl	8003f26 <HAL_QSPI_Receive>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e000      	b.n	8001c20 <BSP_QSPI_Read+0x80>
  }

  return QSPI_OK;
 8001c1e:	2300      	movs	r3, #0
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3748      	adds	r7, #72	; 0x48
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	2000afb0 	.word	0x2000afb0

08001c2c <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b096      	sub	sp, #88	; 0x58
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	60f8      	str	r0, [r7, #12]
 8001c34:	60b9      	str	r1, [r7, #8]
 8001c36:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8001c40:	657b      	str	r3, [r7, #84]	; 0x54

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 8001c42:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	429a      	cmp	r2, r3
 8001c48:	d901      	bls.n	8001c4e <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	657b      	str	r3, [r7, #84]	; 0x54
  }

  /* Initialize the adress variables */
  current_addr = WriteAddr;
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	653b      	str	r3, [r7, #80]	; 0x50
  end_addr = WriteAddr + Size;
 8001c52:	68ba      	ldr	r2, [r7, #8]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4413      	add	r3, r2
 8001c58:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Initialize the program command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001c5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.Instruction       = QUAD_PAGE_PROG_CMD;
 8001c60:	2338      	movs	r3, #56	; 0x38
 8001c62:	617b      	str	r3, [r7, #20]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 8001c64:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001c68:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8001c6a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c6e:	623b      	str	r3, [r7, #32]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001c70:	2300      	movs	r3, #0
 8001c72:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 8001c74:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001c78:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DummyCycles       = 0;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001c82:	2300      	movs	r3, #0
 8001c84:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001c86:	2300      	movs	r3, #0
 8001c88:	64bb      	str	r3, [r7, #72]	; 0x48
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 8001c8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c8c:	61bb      	str	r3, [r7, #24]
    sCommand.NbData  = current_size;
 8001c8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c90:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Enable write operations */
    if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8001c92:	4824      	ldr	r0, [pc, #144]	; (8001d24 <BSP_QSPI_Write+0xf8>)
 8001c94:	f000 f910 	bl	8001eb8 <QSPI_WriteEnable>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <BSP_QSPI_Write+0x76>
    {
      return QSPI_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e03b      	b.n	8001d1a <BSP_QSPI_Write+0xee>
    }
    
    /* Configure the command */
    if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ca2:	f107 0314 	add.w	r3, r7, #20
 8001ca6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001caa:	4619      	mov	r1, r3
 8001cac:	481d      	ldr	r0, [pc, #116]	; (8001d24 <BSP_QSPI_Write+0xf8>)
 8001cae:	f002 f845 	bl	8003d3c <HAL_QSPI_Command>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <BSP_QSPI_Write+0x90>
    {
      return QSPI_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e02e      	b.n	8001d1a <BSP_QSPI_Write+0xee>
    }
    
    /* Transmission of the data */
    if (HAL_QSPI_Transmit(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001cbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cc0:	68f9      	ldr	r1, [r7, #12]
 8001cc2:	4818      	ldr	r0, [pc, #96]	; (8001d24 <BSP_QSPI_Write+0xf8>)
 8001cc4:	f002 f898 	bl	8003df8 <HAL_QSPI_Transmit>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <BSP_QSPI_Write+0xa6>
    {
      return QSPI_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e023      	b.n	8001d1a <BSP_QSPI_Write+0xee>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001cd2:	f241 3188 	movw	r1, #5000	; 0x1388
 8001cd6:	4813      	ldr	r0, [pc, #76]	; (8001d24 <BSP_QSPI_Write+0xf8>)
 8001cd8:	f000 f93a 	bl	8001f50 <QSPI_AutoPollingMemReady>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <BSP_QSPI_Write+0xba>
    {
      return QSPI_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e019      	b.n	8001d1a <BSP_QSPI_Write+0xee>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8001ce6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001ce8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001cea:	4413      	add	r3, r2
 8001cec:	653b      	str	r3, [r7, #80]	; 0x50
    pData += current_size;
 8001cee:	68fa      	ldr	r2, [r7, #12]
 8001cf0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001cf2:	4413      	add	r3, r2
 8001cf4:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 8001cf6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001cf8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001cfc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d203      	bcs.n	8001d0a <BSP_QSPI_Write+0xde>
 8001d02:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001d04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	e001      	b.n	8001d0e <BSP_QSPI_Write+0xe2>
 8001d0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d0e:	657b      	str	r3, [r7, #84]	; 0x54
  } while (current_addr < end_addr);
 8001d10:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001d12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d3b8      	bcc.n	8001c8a <BSP_QSPI_Write+0x5e>
  
  return QSPI_OK;
 8001d18:	2300      	movs	r3, #0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3758      	adds	r7, #88	; 0x58
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	2000afb0 	.word	0x2000afb0

08001d28 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b090      	sub	sp, #64	; 0x40
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001d30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d34:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = BLOCK_ERASE_CMD;
 8001d36:	23d8      	movs	r3, #216	; 0xd8
 8001d38:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8001d3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d3e:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8001d40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d44:	617b      	str	r3, [r7, #20]
  sCommand.Address           = BlockAddress;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	60fb      	str	r3, [r7, #12]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 8001d52:	2300      	movs	r3, #0
 8001d54:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001d56:	2300      	movs	r3, #0
 8001d58:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8001d62:	4812      	ldr	r0, [pc, #72]	; (8001dac <BSP_QSPI_Erase_Block+0x84>)
 8001d64:	f000 f8a8 	bl	8001eb8 <QSPI_WriteEnable>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <BSP_QSPI_Erase_Block+0x4a>
  {
    return QSPI_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e017      	b.n	8001da2 <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d72:	f107 0308 	add.w	r3, r7, #8
 8001d76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	480b      	ldr	r0, [pc, #44]	; (8001dac <BSP_QSPI_Erase_Block+0x84>)
 8001d7e:	f001 ffdd 	bl	8003d3c <HAL_QSPI_Command>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <BSP_QSPI_Erase_Block+0x64>
  {
    return QSPI_ERROR;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e00a      	b.n	8001da2 <BSP_QSPI_Erase_Block+0x7a>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 8001d8c:	f640 51ac 	movw	r1, #3500	; 0xdac
 8001d90:	4806      	ldr	r0, [pc, #24]	; (8001dac <BSP_QSPI_Erase_Block+0x84>)
 8001d92:	f000 f8dd 	bl	8001f50 <QSPI_AutoPollingMemReady>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <BSP_QSPI_Erase_Block+0x78>
  {
    return QSPI_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e000      	b.n	8001da2 <BSP_QSPI_Erase_Block+0x7a>
  }

  return QSPI_OK;
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3740      	adds	r7, #64	; 0x40
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	2000afb0 	.word	0x2000afb0

08001db0 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b088      	sub	sp, #32
 8001db4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_QSPI_CLK_ENABLE();
 8001db6:	4b1c      	ldr	r3, [pc, #112]	; (8001e28 <BSP_QSPI_MspInit+0x78>)
 8001db8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dba:	4a1b      	ldr	r2, [pc, #108]	; (8001e28 <BSP_QSPI_MspInit+0x78>)
 8001dbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dc0:	6513      	str	r3, [r2, #80]	; 0x50
 8001dc2:	4b19      	ldr	r3, [pc, #100]	; (8001e28 <BSP_QSPI_MspInit+0x78>)
 8001dc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dca:	60bb      	str	r3, [r7, #8]
 8001dcc:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_QSPI_FORCE_RESET();
 8001dce:	4b16      	ldr	r3, [pc, #88]	; (8001e28 <BSP_QSPI_MspInit+0x78>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd2:	4a15      	ldr	r2, [pc, #84]	; (8001e28 <BSP_QSPI_MspInit+0x78>)
 8001dd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dd8:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_QSPI_RELEASE_RESET();
 8001dda:	4b13      	ldr	r3, [pc, #76]	; (8001e28 <BSP_QSPI_MspInit+0x78>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	4a12      	ldr	r2, [pc, #72]	; (8001e28 <BSP_QSPI_MspInit+0x78>)
 8001de0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001de4:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001de6:	4b10      	ldr	r3, [pc, #64]	; (8001e28 <BSP_QSPI_MspInit+0x78>)
 8001de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dea:	4a0f      	ldr	r2, [pc, #60]	; (8001e28 <BSP_QSPI_MspInit+0x78>)
 8001dec:	f043 0310 	orr.w	r3, r3, #16
 8001df0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001df2:	4b0d      	ldr	r3, [pc, #52]	; (8001e28 <BSP_QSPI_MspInit+0x78>)
 8001df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001df6:	f003 0310 	and.w	r3, r3, #16
 8001dfa:	607b      	str	r3, [r7, #4]
 8001dfc:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 8001dfe:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001e02:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001e04:	2302      	movs	r3, #2
 8001e06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e0c:	2303      	movs	r3, #3
 8001e0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001e10:	230a      	movs	r3, #10
 8001e12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e14:	f107 030c 	add.w	r3, r7, #12
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4804      	ldr	r0, [pc, #16]	; (8001e2c <BSP_QSPI_MspInit+0x7c>)
 8001e1c:	f001 fba8 	bl	8003570 <HAL_GPIO_Init>
}
 8001e20:	bf00      	nop
 8001e22:	3720      	adds	r7, #32
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	48001000 	.word	0x48001000

08001e30 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b090      	sub	sp, #64	; 0x40
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001e38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e3c:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = RESET_ENABLE_CMD;
 8001e3e:	2366      	movs	r3, #102	; 0x66
 8001e40:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001e42:	2300      	movs	r3, #0
 8001e44:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001e46:	2300      	movs	r3, #0
 8001e48:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001e52:	2300      	movs	r3, #0
 8001e54:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001e56:	2300      	movs	r3, #0
 8001e58:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e5e:	f107 0308 	add.w	r3, r7, #8
 8001e62:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e66:	4619      	mov	r1, r3
 8001e68:	4812      	ldr	r0, [pc, #72]	; (8001eb4 <QSPI_ResetMemory+0x84>)
 8001e6a:	f001 ff67 	bl	8003d3c <HAL_QSPI_Command>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <QSPI_ResetMemory+0x48>
  {
    return QSPI_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e019      	b.n	8001eac <QSPI_ResetMemory+0x7c>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8001e78:	2399      	movs	r3, #153	; 0x99
 8001e7a:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e7c:	f107 0308 	add.w	r3, r7, #8
 8001e80:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e84:	4619      	mov	r1, r3
 8001e86:	480b      	ldr	r0, [pc, #44]	; (8001eb4 <QSPI_ResetMemory+0x84>)
 8001e88:	f001 ff58 	bl	8003d3c <HAL_QSPI_Command>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <QSPI_ResetMemory+0x66>
  {
    return QSPI_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e00a      	b.n	8001eac <QSPI_ResetMemory+0x7c>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001e96:	f241 3188 	movw	r1, #5000	; 0x1388
 8001e9a:	4806      	ldr	r0, [pc, #24]	; (8001eb4 <QSPI_ResetMemory+0x84>)
 8001e9c:	f000 f858 	bl	8001f50 <QSPI_AutoPollingMemReady>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <QSPI_ResetMemory+0x7a>
  {
    return QSPI_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e000      	b.n	8001eac <QSPI_ResetMemory+0x7c>
  }

  return QSPI_OK;
 8001eaa:	2300      	movs	r3, #0
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	3740      	adds	r7, #64	; 0x40
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	2000afb0 	.word	0x2000afb0

08001eb8 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b096      	sub	sp, #88	; 0x58
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001ec0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ec4:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = WRITE_ENABLE_CMD;
 8001ec6:	2306      	movs	r3, #6
 8001ec8:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_NONE;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001eda:	2300      	movs	r3, #0
 8001edc:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ee6:	f107 0320 	add.w	r3, r7, #32
 8001eea:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4816      	ldr	r0, [pc, #88]	; (8001f4c <QSPI_WriteEnable+0x94>)
 8001ef2:	f001 ff23 	bl	8003d3c <HAL_QSPI_Command>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <QSPI_WriteEnable+0x48>
  {
    return QSPI_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	e020      	b.n	8001f42 <QSPI_WriteEnable+0x8a>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match           = MX25R6435F_SR_WEL;
 8001f00:	2302      	movs	r3, #2
 8001f02:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = MX25R6435F_SR_WEL;
 8001f04:	2302      	movs	r3, #2
 8001f06:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8001f10:	2310      	movs	r3, #16
 8001f12:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8001f14:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001f18:	61fb      	str	r3, [r7, #28]

  sCommand.Instruction    = READ_STATUS_REG_CMD;
 8001f1a:	2305      	movs	r3, #5
 8001f1c:	623b      	str	r3, [r7, #32]
  sCommand.DataMode       = QSPI_DATA_1_LINE;
 8001f1e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f22:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f24:	f107 0208 	add.w	r2, r7, #8
 8001f28:	f107 0120 	add.w	r1, r7, #32
 8001f2c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001f30:	4806      	ldr	r0, [pc, #24]	; (8001f4c <QSPI_WriteEnable+0x94>)
 8001f32:	f002 f89a 	bl	800406a <HAL_QSPI_AutoPolling>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <QSPI_WriteEnable+0x88>
  {
    return QSPI_ERROR;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	e000      	b.n	8001f42 <QSPI_WriteEnable+0x8a>
  }

  return QSPI_OK;
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3758      	adds	r7, #88	; 0x58
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	2000afb0 	.word	0x2000afb0

08001f50 <QSPI_AutoPollingMemReady>:
  * @param  hqspi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b096      	sub	sp, #88	; 0x58
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001f5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f5e:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 8001f60:	2305      	movs	r3, #5
 8001f62:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001f64:	2300      	movs	r3, #0
 8001f66:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8001f6c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f70:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8001f72:	2300      	movs	r3, #0
 8001f74:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001f76:	2300      	movs	r3, #0
 8001f78:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	657b      	str	r3, [r7, #84]	; 0x54

  sConfig.Match           = 0;
 8001f82:	2300      	movs	r3, #0
 8001f84:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = MX25R6435F_SR_WIP;
 8001f86:	2301      	movs	r3, #1
 8001f88:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8001f92:	2310      	movs	r3, #16
 8001f94:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8001f96:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001f9a:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, Timeout) != HAL_OK)
 8001f9c:	f107 0208 	add.w	r2, r7, #8
 8001fa0:	f107 0120 	add.w	r1, r7, #32
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	4806      	ldr	r0, [pc, #24]	; (8001fc0 <QSPI_AutoPollingMemReady+0x70>)
 8001fa8:	f002 f85f 	bl	800406a <HAL_QSPI_AutoPolling>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <QSPI_AutoPollingMemReady+0x66>
  {
    return QSPI_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e000      	b.n	8001fb8 <QSPI_AutoPollingMemReady+0x68>
  }

  return QSPI_OK;
 8001fb6:	2300      	movs	r3, #0
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3758      	adds	r7, #88	; 0x58
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	2000afb0 	.word	0x2000afb0

08001fc4 <QSPI_QuadMode>:
  * @param  hqspi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(QSPI_HandleTypeDef *hqspi, uint8_t Operation)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b092      	sub	sp, #72	; 0x48
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	460b      	mov	r3, r1
 8001fce:	70fb      	strb	r3, [r7, #3]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001fd0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fd4:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 8001fd6:	2305      	movs	r3, #5
 8001fd8:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8001fe2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001fe6:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 8001fec:	2301      	movs	r3, #1
 8001fee:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ffc:	f107 0310 	add.w	r3, r7, #16
 8002000:	f241 3288 	movw	r2, #5000	; 0x1388
 8002004:	4619      	mov	r1, r3
 8002006:	4842      	ldr	r0, [pc, #264]	; (8002110 <QSPI_QuadMode+0x14c>)
 8002008:	f001 fe98 	bl	8003d3c <HAL_QSPI_Command>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <QSPI_QuadMode+0x52>
  {
    return QSPI_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e077      	b.n	8002106 <QSPI_QuadMode+0x142>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002016:	f107 030f 	add.w	r3, r7, #15
 800201a:	f241 3288 	movw	r2, #5000	; 0x1388
 800201e:	4619      	mov	r1, r3
 8002020:	483b      	ldr	r0, [pc, #236]	; (8002110 <QSPI_QuadMode+0x14c>)
 8002022:	f001 ff80 	bl	8003f26 <HAL_QSPI_Receive>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <QSPI_QuadMode+0x6c>
  {
    return QSPI_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e06a      	b.n	8002106 <QSPI_QuadMode+0x142>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8002030:	4837      	ldr	r0, [pc, #220]	; (8002110 <QSPI_QuadMode+0x14c>)
 8002032:	f7ff ff41 	bl	8001eb8 <QSPI_WriteEnable>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d001      	beq.n	8002040 <QSPI_QuadMode+0x7c>
  {
    return QSPI_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e062      	b.n	8002106 <QSPI_QuadMode+0x142>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 8002040:	78fb      	ldrb	r3, [r7, #3]
 8002042:	2b01      	cmp	r3, #1
 8002044:	d105      	bne.n	8002052 <QSPI_QuadMode+0x8e>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8002046:	7bfb      	ldrb	r3, [r7, #15]
 8002048:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800204c:	b2db      	uxtb	r3, r3
 800204e:	73fb      	strb	r3, [r7, #15]
 8002050:	e004      	b.n	800205c <QSPI_QuadMode+0x98>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8002052:	7bfb      	ldrb	r3, [r7, #15]
 8002054:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002058:	b2db      	uxtb	r3, r3
 800205a:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 800205c:	2301      	movs	r3, #1
 800205e:	613b      	str	r3, [r7, #16]

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002060:	f107 0310 	add.w	r3, r7, #16
 8002064:	f241 3288 	movw	r2, #5000	; 0x1388
 8002068:	4619      	mov	r1, r3
 800206a:	4829      	ldr	r0, [pc, #164]	; (8002110 <QSPI_QuadMode+0x14c>)
 800206c:	f001 fe66 	bl	8003d3c <HAL_QSPI_Command>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <QSPI_QuadMode+0xb6>
  {
    return QSPI_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e045      	b.n	8002106 <QSPI_QuadMode+0x142>
  }

  if (HAL_QSPI_Transmit(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800207a:	f107 030f 	add.w	r3, r7, #15
 800207e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002082:	4619      	mov	r1, r3
 8002084:	4822      	ldr	r0, [pc, #136]	; (8002110 <QSPI_QuadMode+0x14c>)
 8002086:	f001 feb7 	bl	8003df8 <HAL_QSPI_Transmit>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <QSPI_QuadMode+0xd0>
  {
    return QSPI_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e038      	b.n	8002106 <QSPI_QuadMode+0x142>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002094:	f241 3188 	movw	r1, #5000	; 0x1388
 8002098:	481d      	ldr	r0, [pc, #116]	; (8002110 <QSPI_QuadMode+0x14c>)
 800209a:	f7ff ff59 	bl	8001f50 <QSPI_AutoPollingMemReady>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <QSPI_QuadMode+0xe4>
  {
    return QSPI_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e02e      	b.n	8002106 <QSPI_QuadMode+0x142>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 80020a8:	2305      	movs	r3, #5
 80020aa:	613b      	str	r3, [r7, #16]

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80020ac:	f107 0310 	add.w	r3, r7, #16
 80020b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80020b4:	4619      	mov	r1, r3
 80020b6:	4816      	ldr	r0, [pc, #88]	; (8002110 <QSPI_QuadMode+0x14c>)
 80020b8:	f001 fe40 	bl	8003d3c <HAL_QSPI_Command>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <QSPI_QuadMode+0x102>
  {
    return QSPI_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e01f      	b.n	8002106 <QSPI_QuadMode+0x142>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80020c6:	f107 030f 	add.w	r3, r7, #15
 80020ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80020ce:	4619      	mov	r1, r3
 80020d0:	480f      	ldr	r0, [pc, #60]	; (8002110 <QSPI_QuadMode+0x14c>)
 80020d2:	f001 ff28 	bl	8003f26 <HAL_QSPI_Receive>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <QSPI_QuadMode+0x11c>
  {
    return QSPI_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e012      	b.n	8002106 <QSPI_QuadMode+0x142>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 80020e0:	7bfb      	ldrb	r3, [r7, #15]
 80020e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d102      	bne.n	80020f0 <QSPI_QuadMode+0x12c>
 80020ea:	78fb      	ldrb	r3, [r7, #3]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d007      	beq.n	8002100 <QSPI_QuadMode+0x13c>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
 80020f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d004      	beq.n	8002104 <QSPI_QuadMode+0x140>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 80020fa:	78fb      	ldrb	r3, [r7, #3]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d101      	bne.n	8002104 <QSPI_QuadMode+0x140>
  {
    return QSPI_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e000      	b.n	8002106 <QSPI_QuadMode+0x142>
  }

  return QSPI_OK;
 8002104:	2300      	movs	r3, #0
}
 8002106:	4618      	mov	r0, r3
 8002108:	3748      	adds	r7, #72	; 0x48
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	2000afb0 	.word	0x2000afb0

08002114 <QSPI_HighPerfMode>:
  * @param  hqspi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(QSPI_HandleTypeDef *hqspi, uint8_t Operation)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b092      	sub	sp, #72	; 0x48
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	460b      	mov	r3, r1
 800211e:	70fb      	strb	r3, [r7, #3]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8002120:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002124:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 8002126:	2305      	movs	r3, #5
 8002128:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800212a:	2300      	movs	r3, #0
 800212c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800212e:	2300      	movs	r3, #0
 8002130:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8002132:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002136:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 8002138:	2300      	movs	r3, #0
 800213a:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 800213c:	2301      	movs	r3, #1
 800213e:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8002140:	2300      	movs	r3, #0
 8002142:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8002144:	2300      	movs	r3, #0
 8002146:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8002148:	2300      	movs	r3, #0
 800214a:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800214c:	f107 0310 	add.w	r3, r7, #16
 8002150:	f241 3288 	movw	r2, #5000	; 0x1388
 8002154:	4619      	mov	r1, r3
 8002156:	4853      	ldr	r0, [pc, #332]	; (80022a4 <QSPI_HighPerfMode+0x190>)
 8002158:	f001 fdf0 	bl	8003d3c <HAL_QSPI_Command>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <QSPI_HighPerfMode+0x52>
  {
    return QSPI_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e09a      	b.n	800229c <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002166:	f107 030c 	add.w	r3, r7, #12
 800216a:	f241 3288 	movw	r2, #5000	; 0x1388
 800216e:	4619      	mov	r1, r3
 8002170:	484c      	ldr	r0, [pc, #304]	; (80022a4 <QSPI_HighPerfMode+0x190>)
 8002172:	f001 fed8 	bl	8003f26 <HAL_QSPI_Receive>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <QSPI_HighPerfMode+0x6c>
  {
    return QSPI_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e08d      	b.n	800229c <QSPI_HighPerfMode+0x188>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8002180:	2315      	movs	r3, #21
 8002182:	613b      	str	r3, [r7, #16]
  sCommand.NbData      = 2;
 8002184:	2302      	movs	r3, #2
 8002186:	63bb      	str	r3, [r7, #56]	; 0x38

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002188:	f107 0310 	add.w	r3, r7, #16
 800218c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002190:	4619      	mov	r1, r3
 8002192:	4844      	ldr	r0, [pc, #272]	; (80022a4 <QSPI_HighPerfMode+0x190>)
 8002194:	f001 fdd2 	bl	8003d3c <HAL_QSPI_Command>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <QSPI_HighPerfMode+0x8e>
  {
    return QSPI_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e07c      	b.n	800229c <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &(reg[1]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80021a2:	f107 030c 	add.w	r3, r7, #12
 80021a6:	3301      	adds	r3, #1
 80021a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80021ac:	4619      	mov	r1, r3
 80021ae:	483d      	ldr	r0, [pc, #244]	; (80022a4 <QSPI_HighPerfMode+0x190>)
 80021b0:	f001 feb9 	bl	8003f26 <HAL_QSPI_Receive>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <QSPI_HighPerfMode+0xaa>
  {
    return QSPI_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e06e      	b.n	800229c <QSPI_HighPerfMode+0x188>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 80021be:	4839      	ldr	r0, [pc, #228]	; (80022a4 <QSPI_HighPerfMode+0x190>)
 80021c0:	f7ff fe7a 	bl	8001eb8 <QSPI_WriteEnable>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <QSPI_HighPerfMode+0xba>
  {
    return QSPI_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e066      	b.n	800229c <QSPI_HighPerfMode+0x188>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 80021ce:	78fb      	ldrb	r3, [r7, #3]
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	d105      	bne.n	80021e0 <QSPI_HighPerfMode+0xcc>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 80021d4:	7bbb      	ldrb	r3, [r7, #14]
 80021d6:	f043 0302 	orr.w	r3, r3, #2
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	73bb      	strb	r3, [r7, #14]
 80021de:	e004      	b.n	80021ea <QSPI_HighPerfMode+0xd6>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 80021e0:	7bbb      	ldrb	r3, [r7, #14]
 80021e2:	f023 0302 	bic.w	r3, r3, #2
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 80021ea:	2301      	movs	r3, #1
 80021ec:	613b      	str	r3, [r7, #16]
  sCommand.NbData      = 3;
 80021ee:	2303      	movs	r3, #3
 80021f0:	63bb      	str	r3, [r7, #56]	; 0x38

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80021f2:	f107 0310 	add.w	r3, r7, #16
 80021f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80021fa:	4619      	mov	r1, r3
 80021fc:	4829      	ldr	r0, [pc, #164]	; (80022a4 <QSPI_HighPerfMode+0x190>)
 80021fe:	f001 fd9d 	bl	8003d3c <HAL_QSPI_Command>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <QSPI_HighPerfMode+0xf8>
  {
    return QSPI_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e047      	b.n	800229c <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Transmit(&QSPIHandle, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800220c:	f107 030c 	add.w	r3, r7, #12
 8002210:	f241 3288 	movw	r2, #5000	; 0x1388
 8002214:	4619      	mov	r1, r3
 8002216:	4823      	ldr	r0, [pc, #140]	; (80022a4 <QSPI_HighPerfMode+0x190>)
 8002218:	f001 fdee 	bl	8003df8 <HAL_QSPI_Transmit>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <QSPI_HighPerfMode+0x112>
  {
    return QSPI_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e03a      	b.n	800229c <QSPI_HighPerfMode+0x188>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002226:	f241 3188 	movw	r1, #5000	; 0x1388
 800222a:	481e      	ldr	r0, [pc, #120]	; (80022a4 <QSPI_HighPerfMode+0x190>)
 800222c:	f7ff fe90 	bl	8001f50 <QSPI_AutoPollingMemReady>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <QSPI_HighPerfMode+0x126>
  {
    return QSPI_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e030      	b.n	800229c <QSPI_HighPerfMode+0x188>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 800223a:	2315      	movs	r3, #21
 800223c:	613b      	str	r3, [r7, #16]
  sCommand.NbData      = 2;
 800223e:	2302      	movs	r3, #2
 8002240:	63bb      	str	r3, [r7, #56]	; 0x38

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002242:	f107 0310 	add.w	r3, r7, #16
 8002246:	f241 3288 	movw	r2, #5000	; 0x1388
 800224a:	4619      	mov	r1, r3
 800224c:	4815      	ldr	r0, [pc, #84]	; (80022a4 <QSPI_HighPerfMode+0x190>)
 800224e:	f001 fd75 	bl	8003d3c <HAL_QSPI_Command>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <QSPI_HighPerfMode+0x148>
  {
    return QSPI_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	e01f      	b.n	800229c <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800225c:	f107 030c 	add.w	r3, r7, #12
 8002260:	f241 3288 	movw	r2, #5000	; 0x1388
 8002264:	4619      	mov	r1, r3
 8002266:	480f      	ldr	r0, [pc, #60]	; (80022a4 <QSPI_HighPerfMode+0x190>)
 8002268:	f001 fe5d 	bl	8003f26 <HAL_QSPI_Receive>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <QSPI_HighPerfMode+0x162>
  {
    return QSPI_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e012      	b.n	800229c <QSPI_HighPerfMode+0x188>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8002276:	7b7b      	ldrb	r3, [r7, #13]
 8002278:	f003 0302 	and.w	r3, r3, #2
 800227c:	2b00      	cmp	r3, #0
 800227e:	d102      	bne.n	8002286 <QSPI_HighPerfMode+0x172>
 8002280:	78fb      	ldrb	r3, [r7, #3]
 8002282:	2b01      	cmp	r3, #1
 8002284:	d007      	beq.n	8002296 <QSPI_HighPerfMode+0x182>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8002286:	7b7b      	ldrb	r3, [r7, #13]
 8002288:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 800228c:	2b00      	cmp	r3, #0
 800228e:	d004      	beq.n	800229a <QSPI_HighPerfMode+0x186>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8002290:	78fb      	ldrb	r3, [r7, #3]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <QSPI_HighPerfMode+0x186>
  {
    return QSPI_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e000      	b.n	800229c <QSPI_HighPerfMode+0x188>
  }

  return QSPI_OK;
 800229a:	2300      	movs	r3, #0
}
 800229c:	4618      	mov	r0, r3
 800229e:	3748      	adds	r7, #72	; 0x48
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	2000afb0 	.word	0x2000afb0

080022a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ae:	4b0f      	ldr	r3, [pc, #60]	; (80022ec <HAL_MspInit+0x44>)
 80022b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022b2:	4a0e      	ldr	r2, [pc, #56]	; (80022ec <HAL_MspInit+0x44>)
 80022b4:	f043 0301 	orr.w	r3, r3, #1
 80022b8:	6613      	str	r3, [r2, #96]	; 0x60
 80022ba:	4b0c      	ldr	r3, [pc, #48]	; (80022ec <HAL_MspInit+0x44>)
 80022bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022be:	f003 0301 	and.w	r3, r3, #1
 80022c2:	607b      	str	r3, [r7, #4]
 80022c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022c6:	4b09      	ldr	r3, [pc, #36]	; (80022ec <HAL_MspInit+0x44>)
 80022c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ca:	4a08      	ldr	r2, [pc, #32]	; (80022ec <HAL_MspInit+0x44>)
 80022cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022d0:	6593      	str	r3, [r2, #88]	; 0x58
 80022d2:	4b06      	ldr	r3, [pc, #24]	; (80022ec <HAL_MspInit+0x44>)
 80022d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022da:	603b      	str	r3, [r7, #0]
 80022dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022de:	bf00      	nop
 80022e0:	370c      	adds	r7, #12
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	40021000 	.word	0x40021000

080022f0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b08a      	sub	sp, #40	; 0x28
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f8:	f107 0314 	add.w	r3, r7, #20
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	60da      	str	r2, [r3, #12]
 8002306:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a2a      	ldr	r2, [pc, #168]	; (80023b8 <HAL_DAC_MspInit+0xc8>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d14d      	bne.n	80023ae <HAL_DAC_MspInit+0xbe>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002312:	4b2a      	ldr	r3, [pc, #168]	; (80023bc <HAL_DAC_MspInit+0xcc>)
 8002314:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002316:	4a29      	ldr	r2, [pc, #164]	; (80023bc <HAL_DAC_MspInit+0xcc>)
 8002318:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800231c:	6593      	str	r3, [r2, #88]	; 0x58
 800231e:	4b27      	ldr	r3, [pc, #156]	; (80023bc <HAL_DAC_MspInit+0xcc>)
 8002320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002322:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002326:	613b      	str	r3, [r7, #16]
 8002328:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800232a:	4b24      	ldr	r3, [pc, #144]	; (80023bc <HAL_DAC_MspInit+0xcc>)
 800232c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800232e:	4a23      	ldr	r2, [pc, #140]	; (80023bc <HAL_DAC_MspInit+0xcc>)
 8002330:	f043 0301 	orr.w	r3, r3, #1
 8002334:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002336:	4b21      	ldr	r3, [pc, #132]	; (80023bc <HAL_DAC_MspInit+0xcc>)
 8002338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800233a:	f003 0301 	and.w	r3, r3, #1
 800233e:	60fb      	str	r3, [r7, #12]
 8002340:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002342:	2310      	movs	r3, #16
 8002344:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002346:	2303      	movs	r3, #3
 8002348:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234a:	2300      	movs	r3, #0
 800234c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800234e:	f107 0314 	add.w	r3, r7, #20
 8002352:	4619      	mov	r1, r3
 8002354:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002358:	f001 f90a 	bl	8003570 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 800235c:	4b18      	ldr	r3, [pc, #96]	; (80023c0 <HAL_DAC_MspInit+0xd0>)
 800235e:	4a19      	ldr	r2, [pc, #100]	; (80023c4 <HAL_DAC_MspInit+0xd4>)
 8002360:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 8002362:	4b17      	ldr	r3, [pc, #92]	; (80023c0 <HAL_DAC_MspInit+0xd0>)
 8002364:	2206      	movs	r2, #6
 8002366:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002368:	4b15      	ldr	r3, [pc, #84]	; (80023c0 <HAL_DAC_MspInit+0xd0>)
 800236a:	2210      	movs	r2, #16
 800236c:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800236e:	4b14      	ldr	r3, [pc, #80]	; (80023c0 <HAL_DAC_MspInit+0xd0>)
 8002370:	2200      	movs	r2, #0
 8002372:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002374:	4b12      	ldr	r3, [pc, #72]	; (80023c0 <HAL_DAC_MspInit+0xd0>)
 8002376:	2280      	movs	r2, #128	; 0x80
 8002378:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800237a:	4b11      	ldr	r3, [pc, #68]	; (80023c0 <HAL_DAC_MspInit+0xd0>)
 800237c:	2200      	movs	r2, #0
 800237e:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002380:	4b0f      	ldr	r3, [pc, #60]	; (80023c0 <HAL_DAC_MspInit+0xd0>)
 8002382:	2200      	movs	r2, #0
 8002384:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 8002386:	4b0e      	ldr	r3, [pc, #56]	; (80023c0 <HAL_DAC_MspInit+0xd0>)
 8002388:	2220      	movs	r2, #32
 800238a:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800238c:	4b0c      	ldr	r3, [pc, #48]	; (80023c0 <HAL_DAC_MspInit+0xd0>)
 800238e:	2200      	movs	r2, #0
 8002390:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8002392:	480b      	ldr	r0, [pc, #44]	; (80023c0 <HAL_DAC_MspInit+0xd0>)
 8002394:	f000 feb6 	bl	8003104 <HAL_DMA_Init>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <HAL_DAC_MspInit+0xb2>
    {
      Error_Handler();
 800239e:	f7ff fb8b 	bl	8001ab8 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a06      	ldr	r2, [pc, #24]	; (80023c0 <HAL_DAC_MspInit+0xd0>)
 80023a6:	609a      	str	r2, [r3, #8]
 80023a8:	4a05      	ldr	r2, [pc, #20]	; (80023c0 <HAL_DAC_MspInit+0xd0>)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80023ae:	bf00      	nop
 80023b0:	3728      	adds	r7, #40	; 0x28
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	40007400 	.word	0x40007400
 80023bc:	40021000 	.word	0x40021000
 80023c0:	2000adc0 	.word	0x2000adc0
 80023c4:	40020030 	.word	0x40020030

080023c8 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b08a      	sub	sp, #40	; 0x28
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023d0:	f107 0314 	add.w	r3, r7, #20
 80023d4:	2200      	movs	r2, #0
 80023d6:	601a      	str	r2, [r3, #0]
 80023d8:	605a      	str	r2, [r3, #4]
 80023da:	609a      	str	r2, [r3, #8]
 80023dc:	60da      	str	r2, [r3, #12]
 80023de:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a26      	ldr	r2, [pc, #152]	; (8002480 <HAL_QSPI_MspInit+0xb8>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d145      	bne.n	8002476 <HAL_QSPI_MspInit+0xae>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80023ea:	4b26      	ldr	r3, [pc, #152]	; (8002484 <HAL_QSPI_MspInit+0xbc>)
 80023ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023ee:	4a25      	ldr	r2, [pc, #148]	; (8002484 <HAL_QSPI_MspInit+0xbc>)
 80023f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023f4:	6513      	str	r3, [r2, #80]	; 0x50
 80023f6:	4b23      	ldr	r3, [pc, #140]	; (8002484 <HAL_QSPI_MspInit+0xbc>)
 80023f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023fe:	613b      	str	r3, [r7, #16]
 8002400:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002402:	4b20      	ldr	r3, [pc, #128]	; (8002484 <HAL_QSPI_MspInit+0xbc>)
 8002404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002406:	4a1f      	ldr	r2, [pc, #124]	; (8002484 <HAL_QSPI_MspInit+0xbc>)
 8002408:	f043 0301 	orr.w	r3, r3, #1
 800240c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800240e:	4b1d      	ldr	r3, [pc, #116]	; (8002484 <HAL_QSPI_MspInit+0xbc>)
 8002410:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002412:	f003 0301 	and.w	r3, r3, #1
 8002416:	60fb      	str	r3, [r7, #12]
 8002418:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800241a:	4b1a      	ldr	r3, [pc, #104]	; (8002484 <HAL_QSPI_MspInit+0xbc>)
 800241c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800241e:	4a19      	ldr	r2, [pc, #100]	; (8002484 <HAL_QSPI_MspInit+0xbc>)
 8002420:	f043 0310 	orr.w	r3, r3, #16
 8002424:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002426:	4b17      	ldr	r3, [pc, #92]	; (8002484 <HAL_QSPI_MspInit+0xbc>)
 8002428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800242a:	f003 0310 	and.w	r3, r3, #16
 800242e:	60bb      	str	r3, [r7, #8]
 8002430:	68bb      	ldr	r3, [r7, #8]
    PE10     ------> QUADSPI_CLK
    PE11     ------> QUADSPI_NCS
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002432:	23c0      	movs	r3, #192	; 0xc0
 8002434:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002436:	2302      	movs	r3, #2
 8002438:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243a:	2300      	movs	r3, #0
 800243c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800243e:	2303      	movs	r3, #3
 8002440:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002442:	230a      	movs	r3, #10
 8002444:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002446:	f107 0314 	add.w	r3, r7, #20
 800244a:	4619      	mov	r1, r3
 800244c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002450:	f001 f88e 	bl	8003570 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8002454:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002458:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800245a:	2302      	movs	r3, #2
 800245c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245e:	2300      	movs	r3, #0
 8002460:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002462:	2303      	movs	r3, #3
 8002464:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002466:	230a      	movs	r3, #10
 8002468:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800246a:	f107 0314 	add.w	r3, r7, #20
 800246e:	4619      	mov	r1, r3
 8002470:	4805      	ldr	r0, [pc, #20]	; (8002488 <HAL_QSPI_MspInit+0xc0>)
 8002472:	f001 f87d 	bl	8003570 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8002476:	bf00      	nop
 8002478:	3728      	adds	r7, #40	; 0x28
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	a0001000 	.word	0xa0001000
 8002484:	40021000 	.word	0x40021000
 8002488:	48001000 	.word	0x48001000

0800248c <HAL_QSPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* hqspi)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  if(hqspi->Instance==QUADSPI)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a0b      	ldr	r2, [pc, #44]	; (80024c8 <HAL_QSPI_MspDeInit+0x3c>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d10f      	bne.n	80024be <HAL_QSPI_MspDeInit+0x32>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 800249e:	4b0b      	ldr	r3, [pc, #44]	; (80024cc <HAL_QSPI_MspDeInit+0x40>)
 80024a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024a2:	4a0a      	ldr	r2, [pc, #40]	; (80024cc <HAL_QSPI_MspDeInit+0x40>)
 80024a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024a8:	6513      	str	r3, [r2, #80]	; 0x50
    PE10     ------> QUADSPI_CLK
    PE11     ------> QUADSPI_NCS
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 80024aa:	21c0      	movs	r1, #192	; 0xc0
 80024ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024b0:	f001 fa08 	bl	80038c4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13);
 80024b4:	f44f 5170 	mov.w	r1, #15360	; 0x3c00
 80024b8:	4805      	ldr	r0, [pc, #20]	; (80024d0 <HAL_QSPI_MspDeInit+0x44>)
 80024ba:	f001 fa03 	bl	80038c4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

  /* USER CODE END QUADSPI_MspDeInit 1 */
  }

}
 80024be:	bf00      	nop
 80024c0:	3708      	adds	r7, #8
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	a0001000 	.word	0xa0001000
 80024cc:	40021000 	.word	0x40021000
 80024d0:	48001000 	.word	0x48001000

080024d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b085      	sub	sp, #20
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024e4:	d10b      	bne.n	80024fe <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024e6:	4b09      	ldr	r3, [pc, #36]	; (800250c <HAL_TIM_Base_MspInit+0x38>)
 80024e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ea:	4a08      	ldr	r2, [pc, #32]	; (800250c <HAL_TIM_Base_MspInit+0x38>)
 80024ec:	f043 0301 	orr.w	r3, r3, #1
 80024f0:	6593      	str	r3, [r2, #88]	; 0x58
 80024f2:	4b06      	ldr	r3, [pc, #24]	; (800250c <HAL_TIM_Base_MspInit+0x38>)
 80024f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024f6:	f003 0301 	and.w	r3, r3, #1
 80024fa:	60fb      	str	r3, [r7, #12]
 80024fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80024fe:	bf00      	nop
 8002500:	3714      	adds	r7, #20
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	40021000 	.word	0x40021000

08002510 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b0ac      	sub	sp, #176	; 0xb0
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002518:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800251c:	2200      	movs	r2, #0
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	605a      	str	r2, [r3, #4]
 8002522:	609a      	str	r2, [r3, #8]
 8002524:	60da      	str	r2, [r3, #12]
 8002526:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002528:	f107 0314 	add.w	r3, r7, #20
 800252c:	2288      	movs	r2, #136	; 0x88
 800252e:	2100      	movs	r1, #0
 8002530:	4618      	mov	r0, r3
 8002532:	f004 fd17 	bl	8006f64 <memset>
  if(huart->Instance==USART1)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a21      	ldr	r2, [pc, #132]	; (80025c0 <HAL_UART_MspInit+0xb0>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d13a      	bne.n	80025b6 <HAL_UART_MspInit+0xa6>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002540:	2301      	movs	r3, #1
 8002542:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002544:	2300      	movs	r3, #0
 8002546:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002548:	f107 0314 	add.w	r3, r7, #20
 800254c:	4618      	mov	r0, r3
 800254e:	f002 fe59 	bl	8005204 <HAL_RCCEx_PeriphCLKConfig>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d001      	beq.n	800255c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002558:	f7ff faae 	bl	8001ab8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800255c:	4b19      	ldr	r3, [pc, #100]	; (80025c4 <HAL_UART_MspInit+0xb4>)
 800255e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002560:	4a18      	ldr	r2, [pc, #96]	; (80025c4 <HAL_UART_MspInit+0xb4>)
 8002562:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002566:	6613      	str	r3, [r2, #96]	; 0x60
 8002568:	4b16      	ldr	r3, [pc, #88]	; (80025c4 <HAL_UART_MspInit+0xb4>)
 800256a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800256c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002570:	613b      	str	r3, [r7, #16]
 8002572:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002574:	4b13      	ldr	r3, [pc, #76]	; (80025c4 <HAL_UART_MspInit+0xb4>)
 8002576:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002578:	4a12      	ldr	r2, [pc, #72]	; (80025c4 <HAL_UART_MspInit+0xb4>)
 800257a:	f043 0302 	orr.w	r3, r3, #2
 800257e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002580:	4b10      	ldr	r3, [pc, #64]	; (80025c4 <HAL_UART_MspInit+0xb4>)
 8002582:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002584:	f003 0302 	and.w	r3, r3, #2
 8002588:	60fb      	str	r3, [r7, #12]
 800258a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800258c:	23c0      	movs	r3, #192	; 0xc0
 800258e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002592:	2302      	movs	r3, #2
 8002594:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002598:	2300      	movs	r3, #0
 800259a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800259e:	2303      	movs	r3, #3
 80025a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80025a4:	2307      	movs	r3, #7
 80025a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025aa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80025ae:	4619      	mov	r1, r3
 80025b0:	4805      	ldr	r0, [pc, #20]	; (80025c8 <HAL_UART_MspInit+0xb8>)
 80025b2:	f000 ffdd 	bl	8003570 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80025b6:	bf00      	nop
 80025b8:	37b0      	adds	r7, #176	; 0xb0
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	40013800 	.word	0x40013800
 80025c4:	40021000 	.word	0x40021000
 80025c8:	48000400 	.word	0x48000400

080025cc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b08c      	sub	sp, #48	; 0x30
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80025d4:	2300      	movs	r3, #0
 80025d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80025d8:	2300      	movs	r3, #0
 80025da:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM17 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority ,0);
 80025dc:	2200      	movs	r2, #0
 80025de:	6879      	ldr	r1, [r7, #4]
 80025e0:	201a      	movs	r0, #26
 80025e2:	f000 fabf 	bl	8002b64 <HAL_NVIC_SetPriority>

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80025e6:	201a      	movs	r0, #26
 80025e8:	f000 fad8 	bl	8002b9c <HAL_NVIC_EnableIRQ>

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 80025ec:	4b1e      	ldr	r3, [pc, #120]	; (8002668 <HAL_InitTick+0x9c>)
 80025ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025f0:	4a1d      	ldr	r2, [pc, #116]	; (8002668 <HAL_InitTick+0x9c>)
 80025f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025f6:	6613      	str	r3, [r2, #96]	; 0x60
 80025f8:	4b1b      	ldr	r3, [pc, #108]	; (8002668 <HAL_InitTick+0x9c>)
 80025fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002600:	60fb      	str	r3, [r7, #12]
 8002602:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002604:	f107 0210 	add.w	r2, r7, #16
 8002608:	f107 0314 	add.w	r3, r7, #20
 800260c:	4611      	mov	r1, r2
 800260e:	4618      	mov	r0, r3
 8002610:	f002 fd66 	bl	80050e0 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002614:	f002 fd4e 	bl	80050b4 <HAL_RCC_GetPCLK2Freq>
 8002618:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800261a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800261c:	4a13      	ldr	r2, [pc, #76]	; (800266c <HAL_InitTick+0xa0>)
 800261e:	fba2 2303 	umull	r2, r3, r2, r3
 8002622:	0c9b      	lsrs	r3, r3, #18
 8002624:	3b01      	subs	r3, #1
 8002626:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8002628:	4b11      	ldr	r3, [pc, #68]	; (8002670 <HAL_InitTick+0xa4>)
 800262a:	4a12      	ldr	r2, [pc, #72]	; (8002674 <HAL_InitTick+0xa8>)
 800262c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 800262e:	4b10      	ldr	r3, [pc, #64]	; (8002670 <HAL_InitTick+0xa4>)
 8002630:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002634:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8002636:	4a0e      	ldr	r2, [pc, #56]	; (8002670 <HAL_InitTick+0xa4>)
 8002638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800263a:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 800263c:	4b0c      	ldr	r3, [pc, #48]	; (8002670 <HAL_InitTick+0xa4>)
 800263e:	2200      	movs	r2, #0
 8002640:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002642:	4b0b      	ldr	r3, [pc, #44]	; (8002670 <HAL_InitTick+0xa4>)
 8002644:	2200      	movs	r2, #0
 8002646:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 8002648:	4809      	ldr	r0, [pc, #36]	; (8002670 <HAL_InitTick+0xa4>)
 800264a:	f003 fa97 	bl	8005b7c <HAL_TIM_Base_Init>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d104      	bne.n	800265e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 8002654:	4806      	ldr	r0, [pc, #24]	; (8002670 <HAL_InitTick+0xa4>)
 8002656:	f003 fae9 	bl	8005c2c <HAL_TIM_Base_Start_IT>
 800265a:	4603      	mov	r3, r0
 800265c:	e000      	b.n	8002660 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
}
 8002660:	4618      	mov	r0, r3
 8002662:	3730      	adds	r7, #48	; 0x30
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	40021000 	.word	0x40021000
 800266c:	431bde83 	.word	0x431bde83
 8002670:	2000aff4 	.word	0x2000aff4
 8002674:	40014800 	.word	0x40014800

08002678 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800267c:	e7fe      	b.n	800267c <NMI_Handler+0x4>

0800267e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800267e:	b480      	push	{r7}
 8002680:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002682:	e7fe      	b.n	8002682 <HardFault_Handler+0x4>

08002684 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002684:	b480      	push	{r7}
 8002686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002688:	e7fe      	b.n	8002688 <MemManage_Handler+0x4>

0800268a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800268a:	b480      	push	{r7}
 800268c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800268e:	e7fe      	b.n	800268e <BusFault_Handler+0x4>

08002690 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002694:	e7fe      	b.n	8002694 <UsageFault_Handler+0x4>

08002696 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002696:	b480      	push	{r7}
 8002698:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800269a:	bf00      	nop
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr

080026a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026a8:	bf00      	nop
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr

080026b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026b2:	b480      	push	{r7}
 80026b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026b6:	bf00      	nop
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026c4:	bf00      	nop
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
	...

080026d0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 80026d4:	4802      	ldr	r0, [pc, #8]	; (80026e0 <DMA1_Channel3_IRQHandler+0x10>)
 80026d6:	f000 fe6b 	bl	80033b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80026da:	bf00      	nop
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	2000adc0 	.word	0x2000adc0

080026e4 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80026e8:	4802      	ldr	r0, [pc, #8]	; (80026f4 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80026ea:	f003 fb0f 	bl	8005d0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80026ee:	bf00      	nop
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	2000aff4 	.word	0x2000aff4

080026f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0
	return 1;
 80026fc:	2301      	movs	r3, #1
}
 80026fe:	4618      	mov	r0, r3
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr

08002708 <_kill>:

int _kill(int pid, int sig)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002712:	f004 fbfd 	bl	8006f10 <__errno>
 8002716:	4603      	mov	r3, r0
 8002718:	2216      	movs	r2, #22
 800271a:	601a      	str	r2, [r3, #0]
	return -1;
 800271c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002720:	4618      	mov	r0, r3
 8002722:	3708      	adds	r7, #8
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}

08002728 <_exit>:

void _exit (int status)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002730:	f04f 31ff 	mov.w	r1, #4294967295
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f7ff ffe7 	bl	8002708 <_kill>
	while (1) {}		/* Make sure we hang here */
 800273a:	e7fe      	b.n	800273a <_exit+0x12>

0800273c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002748:	2300      	movs	r3, #0
 800274a:	617b      	str	r3, [r7, #20]
 800274c:	e00a      	b.n	8002764 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800274e:	f3af 8000 	nop.w
 8002752:	4601      	mov	r1, r0
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	1c5a      	adds	r2, r3, #1
 8002758:	60ba      	str	r2, [r7, #8]
 800275a:	b2ca      	uxtb	r2, r1
 800275c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	3301      	adds	r3, #1
 8002762:	617b      	str	r3, [r7, #20]
 8002764:	697a      	ldr	r2, [r7, #20]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	429a      	cmp	r2, r3
 800276a:	dbf0      	blt.n	800274e <_read+0x12>
	}

return len;
 800276c:	687b      	ldr	r3, [r7, #4]
}
 800276e:	4618      	mov	r0, r3
 8002770:	3718      	adds	r7, #24
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}

08002776 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002776:	b580      	push	{r7, lr}
 8002778:	b086      	sub	sp, #24
 800277a:	af00      	add	r7, sp, #0
 800277c:	60f8      	str	r0, [r7, #12]
 800277e:	60b9      	str	r1, [r7, #8]
 8002780:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002782:	2300      	movs	r3, #0
 8002784:	617b      	str	r3, [r7, #20]
 8002786:	e009      	b.n	800279c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	1c5a      	adds	r2, r3, #1
 800278c:	60ba      	str	r2, [r7, #8]
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	4618      	mov	r0, r3
 8002792:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	3301      	adds	r3, #1
 800279a:	617b      	str	r3, [r7, #20]
 800279c:	697a      	ldr	r2, [r7, #20]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	dbf1      	blt.n	8002788 <_write+0x12>
	}
	return len;
 80027a4:	687b      	ldr	r3, [r7, #4]
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3718      	adds	r7, #24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <_close>:

int _close(int file)
{
 80027ae:	b480      	push	{r7}
 80027b0:	b083      	sub	sp, #12
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
	return -1;
 80027b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr

080027c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027c6:	b480      	push	{r7}
 80027c8:	b083      	sub	sp, #12
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
 80027ce:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80027d6:	605a      	str	r2, [r3, #4]
	return 0;
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr

080027e6 <_isatty>:

int _isatty(int file)
{
 80027e6:	b480      	push	{r7}
 80027e8:	b083      	sub	sp, #12
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	6078      	str	r0, [r7, #4]
	return 1;
 80027ee:	2301      	movs	r3, #1
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	607a      	str	r2, [r7, #4]
	return 0;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	3714      	adds	r7, #20
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
	...

08002818 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b086      	sub	sp, #24
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002820:	4a14      	ldr	r2, [pc, #80]	; (8002874 <_sbrk+0x5c>)
 8002822:	4b15      	ldr	r3, [pc, #84]	; (8002878 <_sbrk+0x60>)
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800282c:	4b13      	ldr	r3, [pc, #76]	; (800287c <_sbrk+0x64>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d102      	bne.n	800283a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002834:	4b11      	ldr	r3, [pc, #68]	; (800287c <_sbrk+0x64>)
 8002836:	4a12      	ldr	r2, [pc, #72]	; (8002880 <_sbrk+0x68>)
 8002838:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800283a:	4b10      	ldr	r3, [pc, #64]	; (800287c <_sbrk+0x64>)
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4413      	add	r3, r2
 8002842:	693a      	ldr	r2, [r7, #16]
 8002844:	429a      	cmp	r2, r3
 8002846:	d207      	bcs.n	8002858 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002848:	f004 fb62 	bl	8006f10 <__errno>
 800284c:	4603      	mov	r3, r0
 800284e:	220c      	movs	r2, #12
 8002850:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002852:	f04f 33ff 	mov.w	r3, #4294967295
 8002856:	e009      	b.n	800286c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002858:	4b08      	ldr	r3, [pc, #32]	; (800287c <_sbrk+0x64>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800285e:	4b07      	ldr	r3, [pc, #28]	; (800287c <_sbrk+0x64>)
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4413      	add	r3, r2
 8002866:	4a05      	ldr	r2, [pc, #20]	; (800287c <_sbrk+0x64>)
 8002868:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800286a:	68fb      	ldr	r3, [r7, #12]
}
 800286c:	4618      	mov	r0, r3
 800286e:	3718      	adds	r7, #24
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	20018000 	.word	0x20018000
 8002878:	00000400 	.word	0x00000400
 800287c:	2000ad50 	.word	0x2000ad50
 8002880:	2000b058 	.word	0x2000b058

08002884 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002888:	4b15      	ldr	r3, [pc, #84]	; (80028e0 <SystemInit+0x5c>)
 800288a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800288e:	4a14      	ldr	r2, [pc, #80]	; (80028e0 <SystemInit+0x5c>)
 8002890:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002894:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002898:	4b12      	ldr	r3, [pc, #72]	; (80028e4 <SystemInit+0x60>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a11      	ldr	r2, [pc, #68]	; (80028e4 <SystemInit+0x60>)
 800289e:	f043 0301 	orr.w	r3, r3, #1
 80028a2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80028a4:	4b0f      	ldr	r3, [pc, #60]	; (80028e4 <SystemInit+0x60>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80028aa:	4b0e      	ldr	r3, [pc, #56]	; (80028e4 <SystemInit+0x60>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a0d      	ldr	r2, [pc, #52]	; (80028e4 <SystemInit+0x60>)
 80028b0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80028b4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80028b8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80028ba:	4b0a      	ldr	r3, [pc, #40]	; (80028e4 <SystemInit+0x60>)
 80028bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80028c0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80028c2:	4b08      	ldr	r3, [pc, #32]	; (80028e4 <SystemInit+0x60>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a07      	ldr	r2, [pc, #28]	; (80028e4 <SystemInit+0x60>)
 80028c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028cc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80028ce:	4b05      	ldr	r3, [pc, #20]	; (80028e4 <SystemInit+0x60>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	619a      	str	r2, [r3, #24]
}
 80028d4:	bf00      	nop
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	e000ed00 	.word	0xe000ed00
 80028e4:	40021000 	.word	0x40021000

080028e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80028e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002920 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80028ec:	f7ff ffca 	bl	8002884 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80028f0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80028f2:	e003      	b.n	80028fc <LoopCopyDataInit>

080028f4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80028f4:	4b0b      	ldr	r3, [pc, #44]	; (8002924 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80028f6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80028f8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80028fa:	3104      	adds	r1, #4

080028fc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80028fc:	480a      	ldr	r0, [pc, #40]	; (8002928 <LoopForever+0xa>)
	ldr	r3, =_edata
 80028fe:	4b0b      	ldr	r3, [pc, #44]	; (800292c <LoopForever+0xe>)
	adds	r2, r0, r1
 8002900:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002902:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002904:	d3f6      	bcc.n	80028f4 <CopyDataInit>
	ldr	r2, =_sbss
 8002906:	4a0a      	ldr	r2, [pc, #40]	; (8002930 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002908:	e002      	b.n	8002910 <LoopFillZerobss>

0800290a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800290a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800290c:	f842 3b04 	str.w	r3, [r2], #4

08002910 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002910:	4b08      	ldr	r3, [pc, #32]	; (8002934 <LoopForever+0x16>)
	cmp	r2, r3
 8002912:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002914:	d3f9      	bcc.n	800290a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002916:	f004 fb01 	bl	8006f1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800291a:	f7fe fcc3 	bl	80012a4 <main>

0800291e <LoopForever>:

LoopForever:
    b LoopForever
 800291e:	e7fe      	b.n	800291e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002920:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002924:	08008d2c 	.word	0x08008d2c
	ldr	r0, =_sdata
 8002928:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800292c:	20000078 	.word	0x20000078
	ldr	r2, =_sbss
 8002930:	20000078 	.word	0x20000078
	ldr	r3, = _ebss
 8002934:	2000b054 	.word	0x2000b054

08002938 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002938:	e7fe      	b.n	8002938 <ADC1_2_IRQHandler>

0800293a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800293a:	b580      	push	{r7, lr}
 800293c:	b082      	sub	sp, #8
 800293e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002940:	2300      	movs	r3, #0
 8002942:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002944:	2003      	movs	r0, #3
 8002946:	f000 f902 	bl	8002b4e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800294a:	200f      	movs	r0, #15
 800294c:	f7ff fe3e 	bl	80025cc <HAL_InitTick>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d002      	beq.n	800295c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	71fb      	strb	r3, [r7, #7]
 800295a:	e001      	b.n	8002960 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800295c:	f7ff fca4 	bl	80022a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002960:	79fb      	ldrb	r3, [r7, #7]
}
 8002962:	4618      	mov	r0, r3
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
	...

0800296c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002970:	4b06      	ldr	r3, [pc, #24]	; (800298c <HAL_IncTick+0x20>)
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	461a      	mov	r2, r3
 8002976:	4b06      	ldr	r3, [pc, #24]	; (8002990 <HAL_IncTick+0x24>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4413      	add	r3, r2
 800297c:	4a04      	ldr	r2, [pc, #16]	; (8002990 <HAL_IncTick+0x24>)
 800297e:	6013      	str	r3, [r2, #0]
}
 8002980:	bf00      	nop
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	20000010 	.word	0x20000010
 8002990:	2000b040 	.word	0x2000b040

08002994 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  return uwTick;
 8002998:	4b03      	ldr	r3, [pc, #12]	; (80029a8 <HAL_GetTick+0x14>)
 800299a:	681b      	ldr	r3, [r3, #0]
}
 800299c:	4618      	mov	r0, r3
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	2000b040 	.word	0x2000b040

080029ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029b4:	f7ff ffee 	bl	8002994 <HAL_GetTick>
 80029b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029c4:	d005      	beq.n	80029d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80029c6:	4b0a      	ldr	r3, [pc, #40]	; (80029f0 <HAL_Delay+0x44>)
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	461a      	mov	r2, r3
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	4413      	add	r3, r2
 80029d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029d2:	bf00      	nop
 80029d4:	f7ff ffde 	bl	8002994 <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d8f7      	bhi.n	80029d4 <HAL_Delay+0x28>
  {
  }
}
 80029e4:	bf00      	nop
 80029e6:	bf00      	nop
 80029e8:	3710      	adds	r7, #16
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	20000010 	.word	0x20000010

080029f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b085      	sub	sp, #20
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f003 0307 	and.w	r3, r3, #7
 8002a02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a04:	4b0c      	ldr	r3, [pc, #48]	; (8002a38 <__NVIC_SetPriorityGrouping+0x44>)
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a0a:	68ba      	ldr	r2, [r7, #8]
 8002a0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a10:	4013      	ands	r3, r2
 8002a12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a26:	4a04      	ldr	r2, [pc, #16]	; (8002a38 <__NVIC_SetPriorityGrouping+0x44>)
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	60d3      	str	r3, [r2, #12]
}
 8002a2c:	bf00      	nop
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr
 8002a38:	e000ed00 	.word	0xe000ed00

08002a3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a40:	4b04      	ldr	r3, [pc, #16]	; (8002a54 <__NVIC_GetPriorityGrouping+0x18>)
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	0a1b      	lsrs	r3, r3, #8
 8002a46:	f003 0307 	and.w	r3, r3, #7
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr
 8002a54:	e000ed00 	.word	0xe000ed00

08002a58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	db0b      	blt.n	8002a82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a6a:	79fb      	ldrb	r3, [r7, #7]
 8002a6c:	f003 021f 	and.w	r2, r3, #31
 8002a70:	4907      	ldr	r1, [pc, #28]	; (8002a90 <__NVIC_EnableIRQ+0x38>)
 8002a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a76:	095b      	lsrs	r3, r3, #5
 8002a78:	2001      	movs	r0, #1
 8002a7a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a82:	bf00      	nop
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop
 8002a90:	e000e100 	.word	0xe000e100

08002a94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	6039      	str	r1, [r7, #0]
 8002a9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	db0a      	blt.n	8002abe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	b2da      	uxtb	r2, r3
 8002aac:	490c      	ldr	r1, [pc, #48]	; (8002ae0 <__NVIC_SetPriority+0x4c>)
 8002aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab2:	0112      	lsls	r2, r2, #4
 8002ab4:	b2d2      	uxtb	r2, r2
 8002ab6:	440b      	add	r3, r1
 8002ab8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002abc:	e00a      	b.n	8002ad4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	b2da      	uxtb	r2, r3
 8002ac2:	4908      	ldr	r1, [pc, #32]	; (8002ae4 <__NVIC_SetPriority+0x50>)
 8002ac4:	79fb      	ldrb	r3, [r7, #7]
 8002ac6:	f003 030f 	and.w	r3, r3, #15
 8002aca:	3b04      	subs	r3, #4
 8002acc:	0112      	lsls	r2, r2, #4
 8002ace:	b2d2      	uxtb	r2, r2
 8002ad0:	440b      	add	r3, r1
 8002ad2:	761a      	strb	r2, [r3, #24]
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	e000e100 	.word	0xe000e100
 8002ae4:	e000ed00 	.word	0xe000ed00

08002ae8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b089      	sub	sp, #36	; 0x24
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f003 0307 	and.w	r3, r3, #7
 8002afa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	f1c3 0307 	rsb	r3, r3, #7
 8002b02:	2b04      	cmp	r3, #4
 8002b04:	bf28      	it	cs
 8002b06:	2304      	movcs	r3, #4
 8002b08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	3304      	adds	r3, #4
 8002b0e:	2b06      	cmp	r3, #6
 8002b10:	d902      	bls.n	8002b18 <NVIC_EncodePriority+0x30>
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	3b03      	subs	r3, #3
 8002b16:	e000      	b.n	8002b1a <NVIC_EncodePriority+0x32>
 8002b18:	2300      	movs	r3, #0
 8002b1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	fa02 f303 	lsl.w	r3, r2, r3
 8002b26:	43da      	mvns	r2, r3
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	401a      	ands	r2, r3
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b30:	f04f 31ff 	mov.w	r1, #4294967295
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	fa01 f303 	lsl.w	r3, r1, r3
 8002b3a:	43d9      	mvns	r1, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b40:	4313      	orrs	r3, r2
         );
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3724      	adds	r7, #36	; 0x24
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr

08002b4e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b082      	sub	sp, #8
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f7ff ff4c 	bl	80029f4 <__NVIC_SetPriorityGrouping>
}
 8002b5c:	bf00      	nop
 8002b5e:	3708      	adds	r7, #8
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b086      	sub	sp, #24
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
 8002b70:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002b72:	2300      	movs	r3, #0
 8002b74:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002b76:	f7ff ff61 	bl	8002a3c <__NVIC_GetPriorityGrouping>
 8002b7a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	68b9      	ldr	r1, [r7, #8]
 8002b80:	6978      	ldr	r0, [r7, #20]
 8002b82:	f7ff ffb1 	bl	8002ae8 <NVIC_EncodePriority>
 8002b86:	4602      	mov	r2, r0
 8002b88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b8c:	4611      	mov	r1, r2
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7ff ff80 	bl	8002a94 <__NVIC_SetPriority>
}
 8002b94:	bf00      	nop
 8002b96:	3718      	adds	r7, #24
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7ff ff54 	bl	8002a58 <__NVIC_EnableIRQ>
}
 8002bb0:	bf00      	nop
 8002bb2:	3708      	adds	r7, #8
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d101      	bne.n	8002bca <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e014      	b.n	8002bf4 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	791b      	ldrb	r3, [r3, #4]
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d105      	bne.n	8002be0 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f7ff fb88 	bl	80022f0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2202      	movs	r2, #2
 8002be4:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002bf2:	2300      	movs	r3, #0
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3708      	adds	r7, #8
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b086      	sub	sp, #24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	60b9      	str	r1, [r7, #8]
 8002c06:	607a      	str	r2, [r7, #4]
 8002c08:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	795b      	ldrb	r3, [r3, #5]
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d101      	bne.n	8002c1a <HAL_DAC_Start_DMA+0x1e>
 8002c16:	2302      	movs	r3, #2
 8002c18:	e0ab      	b.n	8002d72 <HAL_DAC_Start_DMA+0x176>
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2202      	movs	r2, #2
 8002c24:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d12f      	bne.n	8002c8c <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	4a52      	ldr	r2, [pc, #328]	; (8002d7c <HAL_DAC_Start_DMA+0x180>)
 8002c32:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	4a51      	ldr	r2, [pc, #324]	; (8002d80 <HAL_DAC_Start_DMA+0x184>)
 8002c3a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	4a50      	ldr	r2, [pc, #320]	; (8002d84 <HAL_DAC_Start_DMA+0x188>)
 8002c42:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002c52:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002c54:	6a3b      	ldr	r3, [r7, #32]
 8002c56:	2b08      	cmp	r3, #8
 8002c58:	d013      	beq.n	8002c82 <HAL_DAC_Start_DMA+0x86>
 8002c5a:	6a3b      	ldr	r3, [r7, #32]
 8002c5c:	2b08      	cmp	r3, #8
 8002c5e:	d845      	bhi.n	8002cec <HAL_DAC_Start_DMA+0xf0>
 8002c60:	6a3b      	ldr	r3, [r7, #32]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d003      	beq.n	8002c6e <HAL_DAC_Start_DMA+0x72>
 8002c66:	6a3b      	ldr	r3, [r7, #32]
 8002c68:	2b04      	cmp	r3, #4
 8002c6a:	d005      	beq.n	8002c78 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8002c6c:	e03e      	b.n	8002cec <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	3308      	adds	r3, #8
 8002c74:	613b      	str	r3, [r7, #16]
        break;
 8002c76:	e03c      	b.n	8002cf2 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	330c      	adds	r3, #12
 8002c7e:	613b      	str	r3, [r7, #16]
        break;
 8002c80:	e037      	b.n	8002cf2 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	3310      	adds	r3, #16
 8002c88:	613b      	str	r3, [r7, #16]
        break;
 8002c8a:	e032      	b.n	8002cf2 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	4a3d      	ldr	r2, [pc, #244]	; (8002d88 <HAL_DAC_Start_DMA+0x18c>)
 8002c92:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	4a3c      	ldr	r2, [pc, #240]	; (8002d8c <HAL_DAC_Start_DMA+0x190>)
 8002c9a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	4a3b      	ldr	r2, [pc, #236]	; (8002d90 <HAL_DAC_Start_DMA+0x194>)
 8002ca2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002cb2:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002cb4:	6a3b      	ldr	r3, [r7, #32]
 8002cb6:	2b08      	cmp	r3, #8
 8002cb8:	d013      	beq.n	8002ce2 <HAL_DAC_Start_DMA+0xe6>
 8002cba:	6a3b      	ldr	r3, [r7, #32]
 8002cbc:	2b08      	cmp	r3, #8
 8002cbe:	d817      	bhi.n	8002cf0 <HAL_DAC_Start_DMA+0xf4>
 8002cc0:	6a3b      	ldr	r3, [r7, #32]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d003      	beq.n	8002cce <HAL_DAC_Start_DMA+0xd2>
 8002cc6:	6a3b      	ldr	r3, [r7, #32]
 8002cc8:	2b04      	cmp	r3, #4
 8002cca:	d005      	beq.n	8002cd8 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002ccc:	e010      	b.n	8002cf0 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	3314      	adds	r3, #20
 8002cd4:	613b      	str	r3, [r7, #16]
        break;
 8002cd6:	e00c      	b.n	8002cf2 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	3318      	adds	r3, #24
 8002cde:	613b      	str	r3, [r7, #16]
        break;
 8002ce0:	e007      	b.n	8002cf2 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	331c      	adds	r3, #28
 8002ce8:	613b      	str	r3, [r7, #16]
        break;
 8002cea:	e002      	b.n	8002cf2 <HAL_DAC_Start_DMA+0xf6>
        break;
 8002cec:	bf00      	nop
 8002cee:	e000      	b.n	8002cf2 <HAL_DAC_Start_DMA+0xf6>
        break;
 8002cf0:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d111      	bne.n	8002d1c <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d06:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6898      	ldr	r0, [r3, #8]
 8002d0c:	6879      	ldr	r1, [r7, #4]
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	693a      	ldr	r2, [r7, #16]
 8002d12:	f000 faaf 	bl	8003274 <HAL_DMA_Start_IT>
 8002d16:	4603      	mov	r3, r0
 8002d18:	75fb      	strb	r3, [r7, #23]
 8002d1a:	e010      	b.n	8002d3e <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002d2a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	68d8      	ldr	r0, [r3, #12]
 8002d30:	6879      	ldr	r1, [r7, #4]
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	693a      	ldr	r2, [r7, #16]
 8002d36:	f000 fa9d 	bl	8003274 <HAL_DMA_Start_IT>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2200      	movs	r2, #0
 8002d42:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002d44:	7dfb      	ldrb	r3, [r7, #23]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d10c      	bne.n	8002d64 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	6819      	ldr	r1, [r3, #0]
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	f003 0310 	and.w	r3, r3, #16
 8002d56:	2201      	movs	r2, #1
 8002d58:	409a      	lsls	r2, r3
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	601a      	str	r2, [r3, #0]
 8002d62:	e005      	b.n	8002d70 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	f043 0204 	orr.w	r2, r3, #4
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002d70:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3718      	adds	r7, #24
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	08002ff1 	.word	0x08002ff1
 8002d80:	08003013 	.word	0x08003013
 8002d84:	0800302f 	.word	0x0800302f
 8002d88:	08003099 	.word	0x08003099
 8002d8c:	080030bb 	.word	0x080030bb
 8002d90:	080030d7 	.word	0x080030d7

08002d94 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002d9c:	bf00      	nop
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b088      	sub	sp, #32
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	60b9      	str	r1, [r7, #8]
 8002dc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	795b      	ldrb	r3, [r3, #5]
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d101      	bne.n	8002dd8 <HAL_DAC_ConfigChannel+0x1c>
 8002dd4:	2302      	movs	r3, #2
 8002dd6:	e107      	b.n	8002fe8 <HAL_DAC_ConfigChannel+0x22c>
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2202      	movs	r2, #2
 8002de2:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	2b04      	cmp	r3, #4
 8002dea:	d174      	bne.n	8002ed6 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002dec:	f7ff fdd2 	bl	8002994 <HAL_GetTick>
 8002df0:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d134      	bne.n	8002e62 <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002df8:	e011      	b.n	8002e1e <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002dfa:	f7ff fdcb 	bl	8002994 <HAL_GetTick>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d90a      	bls.n	8002e1e <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	691b      	ldr	r3, [r3, #16]
 8002e0c:	f043 0208 	orr.w	r2, r3, #8
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2203      	movs	r2, #3
 8002e18:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e0e4      	b.n	8002fe8 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d1e6      	bne.n	8002dfa <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8002e2c:	2001      	movs	r0, #1
 8002e2e:	f7ff fdbd 	bl	80029ac <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	68ba      	ldr	r2, [r7, #8]
 8002e38:	6992      	ldr	r2, [r2, #24]
 8002e3a:	641a      	str	r2, [r3, #64]	; 0x40
 8002e3c:	e01e      	b.n	8002e7c <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002e3e:	f7ff fda9 	bl	8002994 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d90a      	bls.n	8002e62 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	691b      	ldr	r3, [r3, #16]
 8002e50:	f043 0208 	orr.w	r2, r3, #8
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2203      	movs	r2, #3
 8002e5c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e0c2      	b.n	8002fe8 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	dbe8      	blt.n	8002e3e <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8002e6c:	2001      	movs	r0, #1
 8002e6e:	f7ff fd9d 	bl	80029ac <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	68ba      	ldr	r2, [r7, #8]
 8002e78:	6992      	ldr	r2, [r2, #24]
 8002e7a:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f003 0310 	and.w	r3, r3, #16
 8002e88:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8002e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e90:	43db      	mvns	r3, r3
 8002e92:	ea02 0103 	and.w	r1, r2, r3
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	69da      	ldr	r2, [r3, #28]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f003 0310 	and.w	r3, r3, #16
 8002ea0:	409a      	lsls	r2, r3
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f003 0310 	and.w	r3, r3, #16
 8002eb6:	21ff      	movs	r1, #255	; 0xff
 8002eb8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ebc:	43db      	mvns	r3, r3
 8002ebe:	ea02 0103 	and.w	r1, r2, r3
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	6a1a      	ldr	r2, [r3, #32]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	f003 0310 	and.w	r3, r3, #16
 8002ecc:	409a      	lsls	r2, r3
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	430a      	orrs	r2, r1
 8002ed4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d11d      	bne.n	8002f1a <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ee4:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f003 0310 	and.w	r3, r3, #16
 8002eec:	221f      	movs	r2, #31
 8002eee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef2:	43db      	mvns	r3, r3
 8002ef4:	69ba      	ldr	r2, [r7, #24]
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	695b      	ldr	r3, [r3, #20]
 8002efe:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f003 0310 	and.w	r3, r3, #16
 8002f06:	697a      	ldr	r2, [r7, #20]
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	69ba      	ldr	r2, [r7, #24]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	69ba      	ldr	r2, [r7, #24]
 8002f18:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f20:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f003 0310 	and.w	r3, r3, #16
 8002f28:	2207      	movs	r2, #7
 8002f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2e:	43db      	mvns	r3, r3
 8002f30:	69ba      	ldr	r2, [r7, #24]
 8002f32:	4013      	ands	r3, r2
 8002f34:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	431a      	orrs	r2, r3
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f003 0310 	and.w	r3, r3, #16
 8002f4e:	697a      	ldr	r2, [r7, #20]
 8002f50:	fa02 f303 	lsl.w	r3, r2, r3
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	69ba      	ldr	r2, [r7, #24]
 8002f60:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	6819      	ldr	r1, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f003 0310 	and.w	r3, r3, #16
 8002f6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002f72:	fa02 f303 	lsl.w	r3, r2, r3
 8002f76:	43da      	mvns	r2, r3
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	400a      	ands	r2, r1
 8002f7e:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f003 0310 	and.w	r3, r3, #16
 8002f8e:	f640 72fc 	movw	r2, #4092	; 0xffc
 8002f92:	fa02 f303 	lsl.w	r3, r2, r3
 8002f96:	43db      	mvns	r3, r3
 8002f98:	69ba      	ldr	r2, [r7, #24]
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f003 0310 	and.w	r3, r3, #16
 8002faa:	697a      	ldr	r2, [r7, #20]
 8002fac:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	69ba      	ldr	r2, [r7, #24]
 8002fbc:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	6819      	ldr	r1, [r3, #0]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	f003 0310 	and.w	r3, r3, #16
 8002fca:	22c0      	movs	r2, #192	; 0xc0
 8002fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd0:	43da      	mvns	r2, r3
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	400a      	ands	r2, r1
 8002fd8:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002fe6:	2300      	movs	r3, #0
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3720      	adds	r7, #32
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ffc:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002ffe:	68f8      	ldr	r0, [r7, #12]
 8003000:	f7fe fcc2 	bl	8001988 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2201      	movs	r2, #1
 8003008:	711a      	strb	r2, [r3, #4]
}
 800300a:	bf00      	nop
 800300c:	3710      	adds	r7, #16
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003012:	b580      	push	{r7, lr}
 8003014:	b084      	sub	sp, #16
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800301e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003020:	68f8      	ldr	r0, [r7, #12]
 8003022:	f7ff feb7 	bl	8002d94 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003026:	bf00      	nop
 8003028:	3710      	adds	r7, #16
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}

0800302e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800302e:	b580      	push	{r7, lr}
 8003030:	b084      	sub	sp, #16
 8003032:	af00      	add	r7, sp, #0
 8003034:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800303a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	691b      	ldr	r3, [r3, #16]
 8003040:	f043 0204 	orr.w	r2, r3, #4
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003048:	68f8      	ldr	r0, [r7, #12]
 800304a:	f7ff fead 	bl	8002da8 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2201      	movs	r2, #1
 8003052:	711a      	strb	r2, [r3, #4]
}
 8003054:	bf00      	nop
 8003056:	3710      	adds	r7, #16
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003064:	bf00      	nop
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003078:	bf00      	nop
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800308c:	bf00      	nop
 800308e:	370c      	adds	r7, #12
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr

08003098 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b084      	sub	sp, #16
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030a4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80030a6:	68f8      	ldr	r0, [r7, #12]
 80030a8:	f7ff ffd8 	bl	800305c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2201      	movs	r2, #1
 80030b0:	711a      	strb	r2, [r3, #4]
}
 80030b2:	bf00      	nop
 80030b4:	3710      	adds	r7, #16
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}

080030ba <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80030ba:	b580      	push	{r7, lr}
 80030bc:	b084      	sub	sp, #16
 80030be:	af00      	add	r7, sp, #0
 80030c0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030c6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80030c8:	68f8      	ldr	r0, [r7, #12]
 80030ca:	f7ff ffd1 	bl	8003070 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80030ce:	bf00      	nop
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b084      	sub	sp, #16
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	691b      	ldr	r3, [r3, #16]
 80030e8:	f043 0204 	orr.w	r2, r3, #4
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80030f0:	68f8      	ldr	r0, [r7, #12]
 80030f2:	f7ff ffc7 	bl	8003084 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2201      	movs	r2, #1
 80030fa:	711a      	strb	r2, [r3, #4]
}
 80030fc:	bf00      	nop
 80030fe:	3710      	adds	r7, #16
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}

08003104 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003104:	b480      	push	{r7}
 8003106:	b085      	sub	sp, #20
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d101      	bne.n	8003116 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e098      	b.n	8003248 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	461a      	mov	r2, r3
 800311c:	4b4d      	ldr	r3, [pc, #308]	; (8003254 <HAL_DMA_Init+0x150>)
 800311e:	429a      	cmp	r2, r3
 8003120:	d80f      	bhi.n	8003142 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	461a      	mov	r2, r3
 8003128:	4b4b      	ldr	r3, [pc, #300]	; (8003258 <HAL_DMA_Init+0x154>)
 800312a:	4413      	add	r3, r2
 800312c:	4a4b      	ldr	r2, [pc, #300]	; (800325c <HAL_DMA_Init+0x158>)
 800312e:	fba2 2303 	umull	r2, r3, r2, r3
 8003132:	091b      	lsrs	r3, r3, #4
 8003134:	009a      	lsls	r2, r3, #2
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4a48      	ldr	r2, [pc, #288]	; (8003260 <HAL_DMA_Init+0x15c>)
 800313e:	641a      	str	r2, [r3, #64]	; 0x40
 8003140:	e00e      	b.n	8003160 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	461a      	mov	r2, r3
 8003148:	4b46      	ldr	r3, [pc, #280]	; (8003264 <HAL_DMA_Init+0x160>)
 800314a:	4413      	add	r3, r2
 800314c:	4a43      	ldr	r2, [pc, #268]	; (800325c <HAL_DMA_Init+0x158>)
 800314e:	fba2 2303 	umull	r2, r3, r2, r3
 8003152:	091b      	lsrs	r3, r3, #4
 8003154:	009a      	lsls	r2, r3, #2
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4a42      	ldr	r2, [pc, #264]	; (8003268 <HAL_DMA_Init+0x164>)
 800315e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2202      	movs	r2, #2
 8003164:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800317a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003184:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	691b      	ldr	r3, [r3, #16]
 800318a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003190:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	699b      	ldr	r3, [r3, #24]
 8003196:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800319c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6a1b      	ldr	r3, [r3, #32]
 80031a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80031a4:	68fa      	ldr	r2, [r7, #12]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	68fa      	ldr	r2, [r7, #12]
 80031b0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80031ba:	d039      	beq.n	8003230 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c0:	4a27      	ldr	r2, [pc, #156]	; (8003260 <HAL_DMA_Init+0x15c>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d11a      	bne.n	80031fc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80031c6:	4b29      	ldr	r3, [pc, #164]	; (800326c <HAL_DMA_Init+0x168>)
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ce:	f003 031c 	and.w	r3, r3, #28
 80031d2:	210f      	movs	r1, #15
 80031d4:	fa01 f303 	lsl.w	r3, r1, r3
 80031d8:	43db      	mvns	r3, r3
 80031da:	4924      	ldr	r1, [pc, #144]	; (800326c <HAL_DMA_Init+0x168>)
 80031dc:	4013      	ands	r3, r2
 80031de:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80031e0:	4b22      	ldr	r3, [pc, #136]	; (800326c <HAL_DMA_Init+0x168>)
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6859      	ldr	r1, [r3, #4]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ec:	f003 031c 	and.w	r3, r3, #28
 80031f0:	fa01 f303 	lsl.w	r3, r1, r3
 80031f4:	491d      	ldr	r1, [pc, #116]	; (800326c <HAL_DMA_Init+0x168>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	600b      	str	r3, [r1, #0]
 80031fa:	e019      	b.n	8003230 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80031fc:	4b1c      	ldr	r3, [pc, #112]	; (8003270 <HAL_DMA_Init+0x16c>)
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003204:	f003 031c 	and.w	r3, r3, #28
 8003208:	210f      	movs	r1, #15
 800320a:	fa01 f303 	lsl.w	r3, r1, r3
 800320e:	43db      	mvns	r3, r3
 8003210:	4917      	ldr	r1, [pc, #92]	; (8003270 <HAL_DMA_Init+0x16c>)
 8003212:	4013      	ands	r3, r2
 8003214:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003216:	4b16      	ldr	r3, [pc, #88]	; (8003270 <HAL_DMA_Init+0x16c>)
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6859      	ldr	r1, [r3, #4]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003222:	f003 031c 	and.w	r3, r3, #28
 8003226:	fa01 f303 	lsl.w	r3, r1, r3
 800322a:	4911      	ldr	r1, [pc, #68]	; (8003270 <HAL_DMA_Init+0x16c>)
 800322c:	4313      	orrs	r3, r2
 800322e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2201      	movs	r2, #1
 800323a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003246:	2300      	movs	r3, #0
}
 8003248:	4618      	mov	r0, r3
 800324a:	3714      	adds	r7, #20
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr
 8003254:	40020407 	.word	0x40020407
 8003258:	bffdfff8 	.word	0xbffdfff8
 800325c:	cccccccd 	.word	0xcccccccd
 8003260:	40020000 	.word	0x40020000
 8003264:	bffdfbf8 	.word	0xbffdfbf8
 8003268:	40020400 	.word	0x40020400
 800326c:	400200a8 	.word	0x400200a8
 8003270:	400204a8 	.word	0x400204a8

08003274 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b086      	sub	sp, #24
 8003278:	af00      	add	r7, sp, #0
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	60b9      	str	r1, [r7, #8]
 800327e:	607a      	str	r2, [r7, #4]
 8003280:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003282:	2300      	movs	r3, #0
 8003284:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800328c:	2b01      	cmp	r3, #1
 800328e:	d101      	bne.n	8003294 <HAL_DMA_Start_IT+0x20>
 8003290:	2302      	movs	r3, #2
 8003292:	e04b      	b.n	800332c <HAL_DMA_Start_IT+0xb8>
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2201      	movs	r2, #1
 8003298:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d13a      	bne.n	800331e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2202      	movs	r2, #2
 80032ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2200      	movs	r2, #0
 80032b4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f022 0201 	bic.w	r2, r2, #1
 80032c4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	687a      	ldr	r2, [r7, #4]
 80032ca:	68b9      	ldr	r1, [r7, #8]
 80032cc:	68f8      	ldr	r0, [r7, #12]
 80032ce:	f000 f91e 	bl	800350e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d008      	beq.n	80032ec <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f042 020e 	orr.w	r2, r2, #14
 80032e8:	601a      	str	r2, [r3, #0]
 80032ea:	e00f      	b.n	800330c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f022 0204 	bic.w	r2, r2, #4
 80032fa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f042 020a 	orr.w	r2, r2, #10
 800330a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f042 0201 	orr.w	r2, r2, #1
 800331a:	601a      	str	r2, [r3, #0]
 800331c:	e005      	b.n	800332a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2200      	movs	r2, #0
 8003322:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003326:	2302      	movs	r3, #2
 8003328:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800332a:	7dfb      	ldrb	r3, [r7, #23]
}
 800332c:	4618      	mov	r0, r3
 800332e:	3718      	adds	r7, #24
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003334:	b480      	push	{r7}
 8003336:	b085      	sub	sp, #20
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800333c:	2300      	movs	r3, #0
 800333e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003346:	b2db      	uxtb	r3, r3
 8003348:	2b02      	cmp	r3, #2
 800334a:	d008      	beq.n	800335e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2204      	movs	r2, #4
 8003350:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e022      	b.n	80033a4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f022 020e 	bic.w	r2, r2, #14
 800336c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f022 0201 	bic.w	r2, r2, #1
 800337c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003382:	f003 021c 	and.w	r2, r3, #28
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338a:	2101      	movs	r1, #1
 800338c:	fa01 f202 	lsl.w	r2, r1, r2
 8003390:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2201      	movs	r2, #1
 8003396:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80033a2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3714      	adds	r7, #20
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033cc:	f003 031c 	and.w	r3, r3, #28
 80033d0:	2204      	movs	r2, #4
 80033d2:	409a      	lsls	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	4013      	ands	r3, r2
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d026      	beq.n	800342a <HAL_DMA_IRQHandler+0x7a>
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	f003 0304 	and.w	r3, r3, #4
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d021      	beq.n	800342a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0320 	and.w	r3, r3, #32
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d107      	bne.n	8003404 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f022 0204 	bic.w	r2, r2, #4
 8003402:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003408:	f003 021c 	and.w	r2, r3, #28
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003410:	2104      	movs	r1, #4
 8003412:	fa01 f202 	lsl.w	r2, r1, r2
 8003416:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800341c:	2b00      	cmp	r3, #0
 800341e:	d071      	beq.n	8003504 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003428:	e06c      	b.n	8003504 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800342e:	f003 031c 	and.w	r3, r3, #28
 8003432:	2202      	movs	r2, #2
 8003434:	409a      	lsls	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	4013      	ands	r3, r2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d02e      	beq.n	800349c <HAL_DMA_IRQHandler+0xec>
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	f003 0302 	and.w	r3, r3, #2
 8003444:	2b00      	cmp	r3, #0
 8003446:	d029      	beq.n	800349c <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0320 	and.w	r3, r3, #32
 8003452:	2b00      	cmp	r3, #0
 8003454:	d10b      	bne.n	800346e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f022 020a 	bic.w	r2, r2, #10
 8003464:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003472:	f003 021c 	and.w	r2, r3, #28
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347a:	2102      	movs	r1, #2
 800347c:	fa01 f202 	lsl.w	r2, r1, r2
 8003480:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800348e:	2b00      	cmp	r3, #0
 8003490:	d038      	beq.n	8003504 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800349a:	e033      	b.n	8003504 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034a0:	f003 031c 	and.w	r3, r3, #28
 80034a4:	2208      	movs	r2, #8
 80034a6:	409a      	lsls	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	4013      	ands	r3, r2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d02a      	beq.n	8003506 <HAL_DMA_IRQHandler+0x156>
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	f003 0308 	and.w	r3, r3, #8
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d025      	beq.n	8003506 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f022 020e 	bic.w	r2, r2, #14
 80034c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ce:	f003 021c 	and.w	r2, r3, #28
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d6:	2101      	movs	r1, #1
 80034d8:	fa01 f202 	lsl.w	r2, r1, r2
 80034dc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2201      	movs	r2, #1
 80034e2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2201      	movs	r2, #1
 80034e8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d004      	beq.n	8003506 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003504:	bf00      	nop
 8003506:	bf00      	nop
}
 8003508:	3710      	adds	r7, #16
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}

0800350e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800350e:	b480      	push	{r7}
 8003510:	b085      	sub	sp, #20
 8003512:	af00      	add	r7, sp, #0
 8003514:	60f8      	str	r0, [r7, #12]
 8003516:	60b9      	str	r1, [r7, #8]
 8003518:	607a      	str	r2, [r7, #4]
 800351a:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003520:	f003 021c 	and.w	r2, r3, #28
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003528:	2101      	movs	r1, #1
 800352a:	fa01 f202 	lsl.w	r2, r1, r2
 800352e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	683a      	ldr	r2, [r7, #0]
 8003536:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	2b10      	cmp	r3, #16
 800353e:	d108      	bne.n	8003552 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68ba      	ldr	r2, [r7, #8]
 800354e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003550:	e007      	b.n	8003562 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	68ba      	ldr	r2, [r7, #8]
 8003558:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	60da      	str	r2, [r3, #12]
}
 8003562:	bf00      	nop
 8003564:	3714      	adds	r7, #20
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr
	...

08003570 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003570:	b480      	push	{r7}
 8003572:	b087      	sub	sp, #28
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800357a:	2300      	movs	r3, #0
 800357c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800357e:	e17f      	b.n	8003880 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	2101      	movs	r1, #1
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	fa01 f303 	lsl.w	r3, r1, r3
 800358c:	4013      	ands	r3, r2
 800358e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2b00      	cmp	r3, #0
 8003594:	f000 8171 	beq.w	800387a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	2b01      	cmp	r3, #1
 800359e:	d00b      	beq.n	80035b8 <HAL_GPIO_Init+0x48>
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d007      	beq.n	80035b8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035ac:	2b11      	cmp	r3, #17
 80035ae:	d003      	beq.n	80035b8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	2b12      	cmp	r3, #18
 80035b6:	d130      	bne.n	800361a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	005b      	lsls	r3, r3, #1
 80035c2:	2203      	movs	r2, #3
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	43db      	mvns	r3, r3
 80035ca:	693a      	ldr	r2, [r7, #16]
 80035cc:	4013      	ands	r3, r2
 80035ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	68da      	ldr	r2, [r3, #12]
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	fa02 f303 	lsl.w	r3, r2, r3
 80035dc:	693a      	ldr	r2, [r7, #16]
 80035de:	4313      	orrs	r3, r2
 80035e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	693a      	ldr	r2, [r7, #16]
 80035e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80035ee:	2201      	movs	r2, #1
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	fa02 f303 	lsl.w	r3, r2, r3
 80035f6:	43db      	mvns	r3, r3
 80035f8:	693a      	ldr	r2, [r7, #16]
 80035fa:	4013      	ands	r3, r2
 80035fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	091b      	lsrs	r3, r3, #4
 8003604:	f003 0201 	and.w	r2, r3, #1
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	fa02 f303 	lsl.w	r3, r2, r3
 800360e:	693a      	ldr	r2, [r7, #16]
 8003610:	4313      	orrs	r3, r2
 8003612:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	693a      	ldr	r2, [r7, #16]
 8003618:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	f003 0303 	and.w	r3, r3, #3
 8003622:	2b03      	cmp	r3, #3
 8003624:	d118      	bne.n	8003658 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800362a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800362c:	2201      	movs	r2, #1
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	43db      	mvns	r3, r3
 8003636:	693a      	ldr	r2, [r7, #16]
 8003638:	4013      	ands	r3, r2
 800363a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	08db      	lsrs	r3, r3, #3
 8003642:	f003 0201 	and.w	r2, r3, #1
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	fa02 f303 	lsl.w	r3, r2, r3
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	4313      	orrs	r3, r2
 8003650:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	693a      	ldr	r2, [r7, #16]
 8003656:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	2203      	movs	r2, #3
 8003664:	fa02 f303 	lsl.w	r3, r2, r3
 8003668:	43db      	mvns	r3, r3
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	4013      	ands	r3, r2
 800366e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	689a      	ldr	r2, [r3, #8]
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	693a      	ldr	r2, [r7, #16]
 800367e:	4313      	orrs	r3, r2
 8003680:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	693a      	ldr	r2, [r7, #16]
 8003686:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	2b02      	cmp	r3, #2
 800368e:	d003      	beq.n	8003698 <HAL_GPIO_Init+0x128>
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	2b12      	cmp	r3, #18
 8003696:	d123      	bne.n	80036e0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	08da      	lsrs	r2, r3, #3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	3208      	adds	r2, #8
 80036a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	f003 0307 	and.w	r3, r3, #7
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	220f      	movs	r2, #15
 80036b0:	fa02 f303 	lsl.w	r3, r2, r3
 80036b4:	43db      	mvns	r3, r3
 80036b6:	693a      	ldr	r2, [r7, #16]
 80036b8:	4013      	ands	r3, r2
 80036ba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	691a      	ldr	r2, [r3, #16]
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	f003 0307 	and.w	r3, r3, #7
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	fa02 f303 	lsl.w	r3, r2, r3
 80036cc:	693a      	ldr	r2, [r7, #16]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	08da      	lsrs	r2, r3, #3
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	3208      	adds	r2, #8
 80036da:	6939      	ldr	r1, [r7, #16]
 80036dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	005b      	lsls	r3, r3, #1
 80036ea:	2203      	movs	r2, #3
 80036ec:	fa02 f303 	lsl.w	r3, r2, r3
 80036f0:	43db      	mvns	r3, r3
 80036f2:	693a      	ldr	r2, [r7, #16]
 80036f4:	4013      	ands	r3, r2
 80036f6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f003 0203 	and.w	r2, r3, #3
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	005b      	lsls	r3, r3, #1
 8003704:	fa02 f303 	lsl.w	r3, r2, r3
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	4313      	orrs	r3, r2
 800370c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800371c:	2b00      	cmp	r3, #0
 800371e:	f000 80ac 	beq.w	800387a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003722:	4b5f      	ldr	r3, [pc, #380]	; (80038a0 <HAL_GPIO_Init+0x330>)
 8003724:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003726:	4a5e      	ldr	r2, [pc, #376]	; (80038a0 <HAL_GPIO_Init+0x330>)
 8003728:	f043 0301 	orr.w	r3, r3, #1
 800372c:	6613      	str	r3, [r2, #96]	; 0x60
 800372e:	4b5c      	ldr	r3, [pc, #368]	; (80038a0 <HAL_GPIO_Init+0x330>)
 8003730:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003732:	f003 0301 	and.w	r3, r3, #1
 8003736:	60bb      	str	r3, [r7, #8]
 8003738:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800373a:	4a5a      	ldr	r2, [pc, #360]	; (80038a4 <HAL_GPIO_Init+0x334>)
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	089b      	lsrs	r3, r3, #2
 8003740:	3302      	adds	r3, #2
 8003742:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003746:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	f003 0303 	and.w	r3, r3, #3
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	220f      	movs	r2, #15
 8003752:	fa02 f303 	lsl.w	r3, r2, r3
 8003756:	43db      	mvns	r3, r3
 8003758:	693a      	ldr	r2, [r7, #16]
 800375a:	4013      	ands	r3, r2
 800375c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003764:	d025      	beq.n	80037b2 <HAL_GPIO_Init+0x242>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a4f      	ldr	r2, [pc, #316]	; (80038a8 <HAL_GPIO_Init+0x338>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d01f      	beq.n	80037ae <HAL_GPIO_Init+0x23e>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	4a4e      	ldr	r2, [pc, #312]	; (80038ac <HAL_GPIO_Init+0x33c>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d019      	beq.n	80037aa <HAL_GPIO_Init+0x23a>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a4d      	ldr	r2, [pc, #308]	; (80038b0 <HAL_GPIO_Init+0x340>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d013      	beq.n	80037a6 <HAL_GPIO_Init+0x236>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	4a4c      	ldr	r2, [pc, #304]	; (80038b4 <HAL_GPIO_Init+0x344>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d00d      	beq.n	80037a2 <HAL_GPIO_Init+0x232>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a4b      	ldr	r2, [pc, #300]	; (80038b8 <HAL_GPIO_Init+0x348>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d007      	beq.n	800379e <HAL_GPIO_Init+0x22e>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4a4a      	ldr	r2, [pc, #296]	; (80038bc <HAL_GPIO_Init+0x34c>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d101      	bne.n	800379a <HAL_GPIO_Init+0x22a>
 8003796:	2306      	movs	r3, #6
 8003798:	e00c      	b.n	80037b4 <HAL_GPIO_Init+0x244>
 800379a:	2307      	movs	r3, #7
 800379c:	e00a      	b.n	80037b4 <HAL_GPIO_Init+0x244>
 800379e:	2305      	movs	r3, #5
 80037a0:	e008      	b.n	80037b4 <HAL_GPIO_Init+0x244>
 80037a2:	2304      	movs	r3, #4
 80037a4:	e006      	b.n	80037b4 <HAL_GPIO_Init+0x244>
 80037a6:	2303      	movs	r3, #3
 80037a8:	e004      	b.n	80037b4 <HAL_GPIO_Init+0x244>
 80037aa:	2302      	movs	r3, #2
 80037ac:	e002      	b.n	80037b4 <HAL_GPIO_Init+0x244>
 80037ae:	2301      	movs	r3, #1
 80037b0:	e000      	b.n	80037b4 <HAL_GPIO_Init+0x244>
 80037b2:	2300      	movs	r3, #0
 80037b4:	697a      	ldr	r2, [r7, #20]
 80037b6:	f002 0203 	and.w	r2, r2, #3
 80037ba:	0092      	lsls	r2, r2, #2
 80037bc:	4093      	lsls	r3, r2
 80037be:	693a      	ldr	r2, [r7, #16]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80037c4:	4937      	ldr	r1, [pc, #220]	; (80038a4 <HAL_GPIO_Init+0x334>)
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	089b      	lsrs	r3, r3, #2
 80037ca:	3302      	adds	r3, #2
 80037cc:	693a      	ldr	r2, [r7, #16]
 80037ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80037d2:	4b3b      	ldr	r3, [pc, #236]	; (80038c0 <HAL_GPIO_Init+0x350>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	43db      	mvns	r3, r3
 80037dc:	693a      	ldr	r2, [r7, #16]
 80037de:	4013      	ands	r3, r2
 80037e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d003      	beq.n	80037f6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80037ee:	693a      	ldr	r2, [r7, #16]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80037f6:	4a32      	ldr	r2, [pc, #200]	; (80038c0 <HAL_GPIO_Init+0x350>)
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80037fc:	4b30      	ldr	r3, [pc, #192]	; (80038c0 <HAL_GPIO_Init+0x350>)
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	43db      	mvns	r3, r3
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	4013      	ands	r3, r2
 800380a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d003      	beq.n	8003820 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003818:	693a      	ldr	r2, [r7, #16]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	4313      	orrs	r3, r2
 800381e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003820:	4a27      	ldr	r2, [pc, #156]	; (80038c0 <HAL_GPIO_Init+0x350>)
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003826:	4b26      	ldr	r3, [pc, #152]	; (80038c0 <HAL_GPIO_Init+0x350>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	43db      	mvns	r3, r3
 8003830:	693a      	ldr	r2, [r7, #16]
 8003832:	4013      	ands	r3, r2
 8003834:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d003      	beq.n	800384a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003842:	693a      	ldr	r2, [r7, #16]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	4313      	orrs	r3, r2
 8003848:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800384a:	4a1d      	ldr	r2, [pc, #116]	; (80038c0 <HAL_GPIO_Init+0x350>)
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003850:	4b1b      	ldr	r3, [pc, #108]	; (80038c0 <HAL_GPIO_Init+0x350>)
 8003852:	68db      	ldr	r3, [r3, #12]
 8003854:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	43db      	mvns	r3, r3
 800385a:	693a      	ldr	r2, [r7, #16]
 800385c:	4013      	ands	r3, r2
 800385e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d003      	beq.n	8003874 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800386c:	693a      	ldr	r2, [r7, #16]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	4313      	orrs	r3, r2
 8003872:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003874:	4a12      	ldr	r2, [pc, #72]	; (80038c0 <HAL_GPIO_Init+0x350>)
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	3301      	adds	r3, #1
 800387e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	fa22 f303 	lsr.w	r3, r2, r3
 800388a:	2b00      	cmp	r3, #0
 800388c:	f47f ae78 	bne.w	8003580 <HAL_GPIO_Init+0x10>
  }
}
 8003890:	bf00      	nop
 8003892:	bf00      	nop
 8003894:	371c      	adds	r7, #28
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	40021000 	.word	0x40021000
 80038a4:	40010000 	.word	0x40010000
 80038a8:	48000400 	.word	0x48000400
 80038ac:	48000800 	.word	0x48000800
 80038b0:	48000c00 	.word	0x48000c00
 80038b4:	48001000 	.word	0x48001000
 80038b8:	48001400 	.word	0x48001400
 80038bc:	48001800 	.word	0x48001800
 80038c0:	40010400 	.word	0x40010400

080038c4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b087      	sub	sp, #28
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80038ce:	2300      	movs	r3, #0
 80038d0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80038d2:	e0cd      	b.n	8003a70 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80038d4:	2201      	movs	r2, #1
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	fa02 f303 	lsl.w	r3, r2, r3
 80038dc:	683a      	ldr	r2, [r7, #0]
 80038de:	4013      	ands	r3, r2
 80038e0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	f000 80c0 	beq.w	8003a6a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80038ea:	4a68      	ldr	r2, [pc, #416]	; (8003a8c <HAL_GPIO_DeInit+0x1c8>)
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	089b      	lsrs	r3, r3, #2
 80038f0:	3302      	adds	r3, #2
 80038f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038f6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	f003 0303 	and.w	r3, r3, #3
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	220f      	movs	r2, #15
 8003902:	fa02 f303 	lsl.w	r3, r2, r3
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	4013      	ands	r3, r2
 800390a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003912:	d025      	beq.n	8003960 <HAL_GPIO_DeInit+0x9c>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4a5e      	ldr	r2, [pc, #376]	; (8003a90 <HAL_GPIO_DeInit+0x1cc>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d01f      	beq.n	800395c <HAL_GPIO_DeInit+0x98>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	4a5d      	ldr	r2, [pc, #372]	; (8003a94 <HAL_GPIO_DeInit+0x1d0>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d019      	beq.n	8003958 <HAL_GPIO_DeInit+0x94>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a5c      	ldr	r2, [pc, #368]	; (8003a98 <HAL_GPIO_DeInit+0x1d4>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d013      	beq.n	8003954 <HAL_GPIO_DeInit+0x90>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4a5b      	ldr	r2, [pc, #364]	; (8003a9c <HAL_GPIO_DeInit+0x1d8>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d00d      	beq.n	8003950 <HAL_GPIO_DeInit+0x8c>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	4a5a      	ldr	r2, [pc, #360]	; (8003aa0 <HAL_GPIO_DeInit+0x1dc>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d007      	beq.n	800394c <HAL_GPIO_DeInit+0x88>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	4a59      	ldr	r2, [pc, #356]	; (8003aa4 <HAL_GPIO_DeInit+0x1e0>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d101      	bne.n	8003948 <HAL_GPIO_DeInit+0x84>
 8003944:	2306      	movs	r3, #6
 8003946:	e00c      	b.n	8003962 <HAL_GPIO_DeInit+0x9e>
 8003948:	2307      	movs	r3, #7
 800394a:	e00a      	b.n	8003962 <HAL_GPIO_DeInit+0x9e>
 800394c:	2305      	movs	r3, #5
 800394e:	e008      	b.n	8003962 <HAL_GPIO_DeInit+0x9e>
 8003950:	2304      	movs	r3, #4
 8003952:	e006      	b.n	8003962 <HAL_GPIO_DeInit+0x9e>
 8003954:	2303      	movs	r3, #3
 8003956:	e004      	b.n	8003962 <HAL_GPIO_DeInit+0x9e>
 8003958:	2302      	movs	r3, #2
 800395a:	e002      	b.n	8003962 <HAL_GPIO_DeInit+0x9e>
 800395c:	2301      	movs	r3, #1
 800395e:	e000      	b.n	8003962 <HAL_GPIO_DeInit+0x9e>
 8003960:	2300      	movs	r3, #0
 8003962:	697a      	ldr	r2, [r7, #20]
 8003964:	f002 0203 	and.w	r2, r2, #3
 8003968:	0092      	lsls	r2, r2, #2
 800396a:	4093      	lsls	r3, r2
 800396c:	68fa      	ldr	r2, [r7, #12]
 800396e:	429a      	cmp	r2, r3
 8003970:	d132      	bne.n	80039d8 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003972:	4b4d      	ldr	r3, [pc, #308]	; (8003aa8 <HAL_GPIO_DeInit+0x1e4>)
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	43db      	mvns	r3, r3
 800397a:	494b      	ldr	r1, [pc, #300]	; (8003aa8 <HAL_GPIO_DeInit+0x1e4>)
 800397c:	4013      	ands	r3, r2
 800397e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003980:	4b49      	ldr	r3, [pc, #292]	; (8003aa8 <HAL_GPIO_DeInit+0x1e4>)
 8003982:	685a      	ldr	r2, [r3, #4]
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	43db      	mvns	r3, r3
 8003988:	4947      	ldr	r1, [pc, #284]	; (8003aa8 <HAL_GPIO_DeInit+0x1e4>)
 800398a:	4013      	ands	r3, r2
 800398c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800398e:	4b46      	ldr	r3, [pc, #280]	; (8003aa8 <HAL_GPIO_DeInit+0x1e4>)
 8003990:	689a      	ldr	r2, [r3, #8]
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	43db      	mvns	r3, r3
 8003996:	4944      	ldr	r1, [pc, #272]	; (8003aa8 <HAL_GPIO_DeInit+0x1e4>)
 8003998:	4013      	ands	r3, r2
 800399a:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800399c:	4b42      	ldr	r3, [pc, #264]	; (8003aa8 <HAL_GPIO_DeInit+0x1e4>)
 800399e:	68da      	ldr	r2, [r3, #12]
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	43db      	mvns	r3, r3
 80039a4:	4940      	ldr	r1, [pc, #256]	; (8003aa8 <HAL_GPIO_DeInit+0x1e4>)
 80039a6:	4013      	ands	r3, r2
 80039a8:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	f003 0303 	and.w	r3, r3, #3
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	220f      	movs	r2, #15
 80039b4:	fa02 f303 	lsl.w	r3, r2, r3
 80039b8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80039ba:	4a34      	ldr	r2, [pc, #208]	; (8003a8c <HAL_GPIO_DeInit+0x1c8>)
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	089b      	lsrs	r3, r3, #2
 80039c0:	3302      	adds	r3, #2
 80039c2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	43da      	mvns	r2, r3
 80039ca:	4830      	ldr	r0, [pc, #192]	; (8003a8c <HAL_GPIO_DeInit+0x1c8>)
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	089b      	lsrs	r3, r3, #2
 80039d0:	400a      	ands	r2, r1
 80039d2:	3302      	adds	r3, #2
 80039d4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	005b      	lsls	r3, r3, #1
 80039e0:	2103      	movs	r1, #3
 80039e2:	fa01 f303 	lsl.w	r3, r1, r3
 80039e6:	431a      	orrs	r2, r3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	08da      	lsrs	r2, r3, #3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	3208      	adds	r2, #8
 80039f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	f003 0307 	and.w	r3, r3, #7
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	220f      	movs	r2, #15
 8003a02:	fa02 f303 	lsl.w	r3, r2, r3
 8003a06:	43db      	mvns	r3, r3
 8003a08:	697a      	ldr	r2, [r7, #20]
 8003a0a:	08d2      	lsrs	r2, r2, #3
 8003a0c:	4019      	ands	r1, r3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	3208      	adds	r2, #8
 8003a12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	689a      	ldr	r2, [r3, #8]
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	005b      	lsls	r3, r3, #1
 8003a1e:	2103      	movs	r1, #3
 8003a20:	fa01 f303 	lsl.w	r3, r1, r3
 8003a24:	43db      	mvns	r3, r3
 8003a26:	401a      	ands	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	685a      	ldr	r2, [r3, #4]
 8003a30:	2101      	movs	r1, #1
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	fa01 f303 	lsl.w	r3, r1, r3
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	401a      	ands	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	68da      	ldr	r2, [r3, #12]
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	005b      	lsls	r3, r3, #1
 8003a48:	2103      	movs	r1, #3
 8003a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a4e:	43db      	mvns	r3, r3
 8003a50:	401a      	ands	r2, r3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a5a:	2101      	movs	r1, #1
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a62:	43db      	mvns	r3, r3
 8003a64:	401a      	ands	r2, r3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	3301      	adds	r3, #1
 8003a6e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003a70:	683a      	ldr	r2, [r7, #0]
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	fa22 f303 	lsr.w	r3, r2, r3
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	f47f af2b 	bne.w	80038d4 <HAL_GPIO_DeInit+0x10>
  }
}
 8003a7e:	bf00      	nop
 8003a80:	bf00      	nop
 8003a82:	371c      	adds	r7, #28
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr
 8003a8c:	40010000 	.word	0x40010000
 8003a90:	48000400 	.word	0x48000400
 8003a94:	48000800 	.word	0x48000800
 8003a98:	48000c00 	.word	0x48000c00
 8003a9c:	48001000 	.word	0x48001000
 8003aa0:	48001400 	.word	0x48001400
 8003aa4:	48001800 	.word	0x48001800
 8003aa8:	40010400 	.word	0x40010400

08003aac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b085      	sub	sp, #20
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	691a      	ldr	r2, [r3, #16]
 8003abc:	887b      	ldrh	r3, [r7, #2]
 8003abe:	4013      	ands	r3, r2
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d002      	beq.n	8003aca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	73fb      	strb	r3, [r7, #15]
 8003ac8:	e001      	b.n	8003ace <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003aca:	2300      	movs	r3, #0
 8003acc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3714      	adds	r7, #20
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr

08003adc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	807b      	strh	r3, [r7, #2]
 8003ae8:	4613      	mov	r3, r2
 8003aea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003aec:	787b      	ldrb	r3, [r7, #1]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d003      	beq.n	8003afa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003af2:	887a      	ldrh	r2, [r7, #2]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003af8:	e002      	b.n	8003b00 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003afa:	887a      	ldrh	r2, [r7, #2]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003b00:	bf00      	nop
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr

08003b0c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b085      	sub	sp, #20
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	460b      	mov	r3, r1
 8003b16:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	695b      	ldr	r3, [r3, #20]
 8003b1c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b1e:	887a      	ldrh	r2, [r7, #2]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	4013      	ands	r3, r2
 8003b24:	041a      	lsls	r2, r3, #16
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	43d9      	mvns	r1, r3
 8003b2a:	887b      	ldrh	r3, [r7, #2]
 8003b2c:	400b      	ands	r3, r1
 8003b2e:	431a      	orrs	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	619a      	str	r2, [r3, #24]
}
 8003b34:	bf00      	nop
 8003b36:	3714      	adds	r7, #20
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003b40:	b480      	push	{r7}
 8003b42:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003b44:	4b04      	ldr	r3, [pc, #16]	; (8003b58 <HAL_PWREx_GetVoltageRange+0x18>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop
 8003b58:	40007000 	.word	0x40007000

08003b5c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b085      	sub	sp, #20
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b6a:	d130      	bne.n	8003bce <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b6c:	4b23      	ldr	r3, [pc, #140]	; (8003bfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b78:	d038      	beq.n	8003bec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b7a:	4b20      	ldr	r3, [pc, #128]	; (8003bfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b82:	4a1e      	ldr	r2, [pc, #120]	; (8003bfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b84:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b88:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003b8a:	4b1d      	ldr	r3, [pc, #116]	; (8003c00 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	2232      	movs	r2, #50	; 0x32
 8003b90:	fb02 f303 	mul.w	r3, r2, r3
 8003b94:	4a1b      	ldr	r2, [pc, #108]	; (8003c04 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003b96:	fba2 2303 	umull	r2, r3, r2, r3
 8003b9a:	0c9b      	lsrs	r3, r3, #18
 8003b9c:	3301      	adds	r3, #1
 8003b9e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ba0:	e002      	b.n	8003ba8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	3b01      	subs	r3, #1
 8003ba6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ba8:	4b14      	ldr	r3, [pc, #80]	; (8003bfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003baa:	695b      	ldr	r3, [r3, #20]
 8003bac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bb4:	d102      	bne.n	8003bbc <HAL_PWREx_ControlVoltageScaling+0x60>
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d1f2      	bne.n	8003ba2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003bbc:	4b0f      	ldr	r3, [pc, #60]	; (8003bfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003bbe:	695b      	ldr	r3, [r3, #20]
 8003bc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bc8:	d110      	bne.n	8003bec <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e00f      	b.n	8003bee <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003bce:	4b0b      	ldr	r3, [pc, #44]	; (8003bfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003bd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bda:	d007      	beq.n	8003bec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003bdc:	4b07      	ldr	r3, [pc, #28]	; (8003bfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003be4:	4a05      	ldr	r2, [pc, #20]	; (8003bfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003be6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003bea:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3714      	adds	r7, #20
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	40007000 	.word	0x40007000
 8003c00:	20000008 	.word	0x20000008
 8003c04:	431bde83 	.word	0x431bde83

08003c08 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b086      	sub	sp, #24
 8003c0c:	af02      	add	r7, sp, #8
 8003c0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003c10:	f7fe fec0 	bl	8002994 <HAL_GetTick>
 8003c14:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d101      	bne.n	8003c20 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e063      	b.n	8003ce8 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d10b      	bne.n	8003c44 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f7fe fbc7 	bl	80023c8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003c3a:	f241 3188 	movw	r1, #5000	; 0x1388
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f000 faf7 	bl	8004232 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	3b01      	subs	r3, #1
 8003c54:	021a      	lsls	r2, r3, #8
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	430a      	orrs	r2, r1
 8003c5c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c62:	9300      	str	r3, [sp, #0]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2200      	movs	r2, #0
 8003c68:	2120      	movs	r1, #32
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f000 faef 	bl	800424e <QSPI_WaitFlagStateUntilTimeout>
 8003c70:	4603      	mov	r3, r0
 8003c72:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003c74:	7afb      	ldrb	r3, [r7, #11]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d131      	bne.n	8003cde <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003c84:	f023 0310 	bic.w	r3, r3, #16
 8003c88:	687a      	ldr	r2, [r7, #4]
 8003c8a:	6852      	ldr	r2, [r2, #4]
 8003c8c:	0611      	lsls	r1, r2, #24
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	68d2      	ldr	r2, [r2, #12]
 8003c92:	4311      	orrs	r1, r2
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	6812      	ldr	r2, [r2, #0]
 8003c98:	430b      	orrs	r3, r1
 8003c9a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	685a      	ldr	r2, [r3, #4]
 8003ca2:	4b13      	ldr	r3, [pc, #76]	; (8003cf0 <HAL_QSPI_Init+0xe8>)
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	6912      	ldr	r2, [r2, #16]
 8003caa:	0411      	lsls	r1, r2, #16
 8003cac:	687a      	ldr	r2, [r7, #4]
 8003cae:	6952      	ldr	r2, [r2, #20]
 8003cb0:	4311      	orrs	r1, r2
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	6992      	ldr	r2, [r2, #24]
 8003cb6:	4311      	orrs	r1, r2
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	6812      	ldr	r2, [r2, #0]
 8003cbc:	430b      	orrs	r3, r1
 8003cbe:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f042 0201 	orr.w	r2, r2, #1
 8003cce:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2201      	movs	r2, #1
 8003cda:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8003ce6:	7afb      	ldrb	r3, [r7, #11]
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3710      	adds	r7, #16
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	ffe0f8fe 	.word	0xffe0f8fe

08003cf4 <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d101      	bne.n	8003d06 <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e016      	b.n	8003d34 <HAL_QSPI_DeInit+0x40>
  }

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f022 0201 	bic.w	r2, r2, #1
 8003d14:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware */
  hqspi->MspDeInitCallback(hqspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f7fe fbb8 	bl	800248c <HAL_QSPI_MspDeInit>
#endif

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3708      	adds	r7, #8
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}

08003d3c <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b088      	sub	sp, #32
 8003d40:	af02      	add	r7, sp, #8
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003d48:	f7fe fe24 	bl	8002994 <HAL_GetTick>
 8003d4c:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d101      	bne.n	8003d5e <HAL_QSPI_Command+0x22>
 8003d5a:	2302      	movs	r3, #2
 8003d5c:	e048      	b.n	8003df0 <HAL_QSPI_Command+0xb4>
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2201      	movs	r2, #1
 8003d62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d137      	bne.n	8003de2 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2202      	movs	r2, #2
 8003d7c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	9300      	str	r3, [sp, #0]
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	2200      	movs	r2, #0
 8003d88:	2120      	movs	r1, #32
 8003d8a:	68f8      	ldr	r0, [r7, #12]
 8003d8c:	f000 fa5f 	bl	800424e <QSPI_WaitFlagStateUntilTimeout>
 8003d90:	4603      	mov	r3, r0
 8003d92:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8003d94:	7dfb      	ldrb	r3, [r7, #23]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d125      	bne.n	8003de6 <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	68b9      	ldr	r1, [r7, #8]
 8003d9e:	68f8      	ldr	r0, [r7, #12]
 8003da0:	f000 fa8c 	bl	80042bc <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d115      	bne.n	8003dd8 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	9300      	str	r3, [sp, #0]
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	2201      	movs	r2, #1
 8003db4:	2102      	movs	r1, #2
 8003db6:	68f8      	ldr	r0, [r7, #12]
 8003db8:	f000 fa49 	bl	800424e <QSPI_WaitFlagStateUntilTimeout>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8003dc0:	7dfb      	ldrb	r3, [r7, #23]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d10f      	bne.n	8003de6 <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	2202      	movs	r2, #2
 8003dcc:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8003dd6:	e006      	b.n	8003de6 <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8003de0:	e001      	b.n	8003de6 <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8003de2:	2302      	movs	r3, #2
 8003de4:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8003dee:	7dfb      	ldrb	r3, [r7, #23]
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3718      	adds	r7, #24
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b08a      	sub	sp, #40	; 0x28
 8003dfc:	af02      	add	r7, sp, #8
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e04:	2300      	movs	r3, #0
 8003e06:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8003e08:	f7fe fdc4 	bl	8002994 <HAL_GetTick>
 8003e0c:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	3320      	adds	r3, #32
 8003e14:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d101      	bne.n	8003e26 <HAL_QSPI_Transmit+0x2e>
 8003e22:	2302      	movs	r3, #2
 8003e24:	e07b      	b.n	8003f1e <HAL_QSPI_Transmit+0x126>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d16a      	bne.n	8003f10 <HAL_QSPI_Transmit+0x118>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d05b      	beq.n	8003efe <HAL_QSPI_Transmit+0x106>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2212      	movs	r2, #18
 8003e4a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	691b      	ldr	r3, [r3, #16]
 8003e54:	1c5a      	adds	r2, r3, #1
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	625a      	str	r2, [r3, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	691b      	ldr	r3, [r3, #16]
 8003e60:	1c5a      	adds	r2, r3, #1
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	68ba      	ldr	r2, [r7, #8]
 8003e6a:	61da      	str	r2, [r3, #28]

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	695a      	ldr	r2, [r3, #20]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8003e7a:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8003e7c:	e01b      	b.n	8003eb6 <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	9300      	str	r3, [sp, #0]
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	2201      	movs	r2, #1
 8003e86:	2104      	movs	r1, #4
 8003e88:	68f8      	ldr	r0, [r7, #12]
 8003e8a:	f000 f9e0 	bl	800424e <QSPI_WaitFlagStateUntilTimeout>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8003e92:	7ffb      	ldrb	r3, [r7, #31]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d113      	bne.n	8003ec0 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	69db      	ldr	r3, [r3, #28]
 8003e9c:	781a      	ldrb	r2, [r3, #0]
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	69db      	ldr	r3, [r3, #28]
 8003ea6:	1c5a      	adds	r2, r3, #1
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	61da      	str	r2, [r3, #28]
        hqspi->TxXferCount--;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb0:	1e5a      	subs	r2, r3, #1
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	625a      	str	r2, [r3, #36]	; 0x24
      while(hqspi->TxXferCount > 0U)
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d1df      	bne.n	8003e7e <HAL_QSPI_Transmit+0x86>
 8003ebe:	e000      	b.n	8003ec2 <HAL_QSPI_Transmit+0xca>
          break;
 8003ec0:	bf00      	nop
      }

      if (status == HAL_OK)
 8003ec2:	7ffb      	ldrb	r3, [r7, #31]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d115      	bne.n	8003ef4 <HAL_QSPI_Transmit+0xfc>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	9300      	str	r3, [sp, #0]
 8003ecc:	69bb      	ldr	r3, [r7, #24]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	2102      	movs	r1, #2
 8003ed2:	68f8      	ldr	r0, [r7, #12]
 8003ed4:	f000 f9bb 	bl	800424e <QSPI_WaitFlagStateUntilTimeout>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8003edc:	7ffb      	ldrb	r3, [r7, #31]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d108      	bne.n	8003ef4 <HAL_QSPI_Transmit+0xfc>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	2202      	movs	r2, #2
 8003ee8:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 8003eea:	68f8      	ldr	r0, [r7, #12]
 8003eec:	f000 f934 	bl	8004158 <HAL_QSPI_Abort>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8003efc:	e00a      	b.n	8003f14 <HAL_QSPI_Transmit+0x11c>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f02:	f043 0208 	orr.w	r2, r3, #8
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	77fb      	strb	r3, [r7, #31]
 8003f0e:	e001      	b.n	8003f14 <HAL_QSPI_Transmit+0x11c>
    }
  }
  else
  {
    status = HAL_BUSY;
 8003f10:	2302      	movs	r3, #2
 8003f12:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8003f1c:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3720      	adds	r7, #32
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}

08003f26 <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8003f26:	b580      	push	{r7, lr}
 8003f28:	b08a      	sub	sp, #40	; 0x28
 8003f2a:	af02      	add	r7, sp, #8
 8003f2c:	60f8      	str	r0, [r7, #12]
 8003f2e:	60b9      	str	r1, [r7, #8]
 8003f30:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f32:	2300      	movs	r3, #0
 8003f34:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8003f36:	f7fe fd2d 	bl	8002994 <HAL_GetTick>
 8003f3a:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	699b      	ldr	r3, [r3, #24]
 8003f42:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	3320      	adds	r3, #32
 8003f4a:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	2b01      	cmp	r3, #1
 8003f56:	d101      	bne.n	8003f5c <HAL_QSPI_Receive+0x36>
 8003f58:	2302      	movs	r3, #2
 8003f5a:	e082      	b.n	8004062 <HAL_QSPI_Receive+0x13c>
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f6a:	b2db      	uxtb	r3, r3
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d171      	bne.n	8004054 <HAL_QSPI_Receive+0x12e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2200      	movs	r2, #0
 8003f74:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d062      	beq.n	8004042 <HAL_QSPI_Receive+0x11c>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2222      	movs	r2, #34	; 0x22
 8003f80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	1c5a      	adds	r2, r3, #1
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	631a      	str	r2, [r3, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	1c5a      	adds	r2, r3, #1
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->pRxBuffPtr = pData;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	68ba      	ldr	r2, [r7, #8]
 8003fa0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	695b      	ldr	r3, [r3, #20]
 8003fa8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003fb4:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	697a      	ldr	r2, [r7, #20]
 8003fbc:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8003fbe:	e01c      	b.n	8003ffa <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	9300      	str	r3, [sp, #0]
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	2106      	movs	r1, #6
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f000 f93f 	bl	800424e <QSPI_WaitFlagStateUntilTimeout>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8003fd4:	7ffb      	ldrb	r3, [r7, #31]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d114      	bne.n	8004004 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fde:	693a      	ldr	r2, [r7, #16]
 8003fe0:	7812      	ldrb	r2, [r2, #0]
 8003fe2:	b2d2      	uxtb	r2, r2
 8003fe4:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fea:	1c5a      	adds	r2, r3, #1
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	629a      	str	r2, [r3, #40]	; 0x28
        hqspi->RxXferCount--;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff4:	1e5a      	subs	r2, r3, #1
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	631a      	str	r2, [r3, #48]	; 0x30
      while(hqspi->RxXferCount > 0U)
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d1de      	bne.n	8003fc0 <HAL_QSPI_Receive+0x9a>
 8004002:	e000      	b.n	8004006 <HAL_QSPI_Receive+0xe0>
          break;
 8004004:	bf00      	nop
      }

      if (status == HAL_OK)
 8004006:	7ffb      	ldrb	r3, [r7, #31]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d115      	bne.n	8004038 <HAL_QSPI_Receive+0x112>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	9300      	str	r3, [sp, #0]
 8004010:	69bb      	ldr	r3, [r7, #24]
 8004012:	2201      	movs	r2, #1
 8004014:	2102      	movs	r1, #2
 8004016:	68f8      	ldr	r0, [r7, #12]
 8004018:	f000 f919 	bl	800424e <QSPI_WaitFlagStateUntilTimeout>
 800401c:	4603      	mov	r3, r0
 800401e:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8004020:	7ffb      	ldrb	r3, [r7, #31]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d108      	bne.n	8004038 <HAL_QSPI_Receive+0x112>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2202      	movs	r2, #2
 800402c:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 800402e:	68f8      	ldr	r0, [r7, #12]
 8004030:	f000 f892 	bl	8004158 <HAL_QSPI_Abort>
 8004034:	4603      	mov	r3, r0
 8004036:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004040:	e00a      	b.n	8004058 <HAL_QSPI_Receive+0x132>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004046:	f043 0208 	orr.w	r2, r3, #8
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	77fb      	strb	r3, [r7, #31]
 8004052:	e001      	b.n	8004058 <HAL_QSPI_Receive+0x132>
    }
  }
  else
  {
    status = HAL_BUSY;
 8004054:	2302      	movs	r3, #2
 8004056:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8004060:	7ffb      	ldrb	r3, [r7, #31]
}
 8004062:	4618      	mov	r0, r3
 8004064:	3720      	adds	r7, #32
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}

0800406a <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b088      	sub	sp, #32
 800406e:	af02      	add	r7, sp, #8
 8004070:	60f8      	str	r0, [r7, #12]
 8004072:	60b9      	str	r1, [r7, #8]
 8004074:	607a      	str	r2, [r7, #4]
 8004076:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004078:	f7fe fc8c 	bl	8002994 <HAL_GetTick>
 800407c:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004084:	b2db      	uxtb	r3, r3
 8004086:	2b01      	cmp	r3, #1
 8004088:	d101      	bne.n	800408e <HAL_QSPI_AutoPolling+0x24>
 800408a:	2302      	movs	r3, #2
 800408c:	e060      	b.n	8004150 <HAL_QSPI_AutoPolling+0xe6>
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2201      	movs	r2, #1
 8004092:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800409c:	b2db      	uxtb	r3, r3
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d14f      	bne.n	8004142 <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2200      	movs	r2, #0
 80040a6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2242      	movs	r2, #66	; 0x42
 80040ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	9300      	str	r3, [sp, #0]
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	2200      	movs	r2, #0
 80040b8:	2120      	movs	r1, #32
 80040ba:	68f8      	ldr	r0, [r7, #12]
 80040bc:	f000 f8c7 	bl	800424e <QSPI_WaitFlagStateUntilTimeout>
 80040c0:	4603      	mov	r3, r0
 80040c2:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 80040c4:	7dfb      	ldrb	r3, [r7, #23]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d13d      	bne.n	8004146 <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	6812      	ldr	r2, [r2, #0]
 80040d2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	6852      	ldr	r2, [r2, #4]
 80040dc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	6892      	ldr	r2, [r2, #8]
 80040e6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	431a      	orrs	r2, r3
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004100:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	68da      	ldr	r2, [r3, #12]
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 800410a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800410e:	68b9      	ldr	r1, [r7, #8]
 8004110:	68f8      	ldr	r0, [r7, #12]
 8004112:	f000 f8d3 	bl	80042bc <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	9300      	str	r3, [sp, #0]
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	2201      	movs	r2, #1
 800411e:	2108      	movs	r1, #8
 8004120:	68f8      	ldr	r0, [r7, #12]
 8004122:	f000 f894 	bl	800424e <QSPI_WaitFlagStateUntilTimeout>
 8004126:	4603      	mov	r3, r0
 8004128:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 800412a:	7dfb      	ldrb	r3, [r7, #23]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d10a      	bne.n	8004146 <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2208      	movs	r2, #8
 8004136:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004140:	e001      	b.n	8004146 <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8004142:	2302      	movs	r3, #2
 8004144:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800414e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004150:	4618      	mov	r0, r3
 8004152:	3718      	adds	r7, #24
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}

08004158 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b086      	sub	sp, #24
 800415c:	af02      	add	r7, sp, #8
 800415e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004160:	2300      	movs	r3, #0
 8004162:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8004164:	f7fe fc16 	bl	8002994 <HAL_GetTick>
 8004168:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004170:	b2db      	uxtb	r3, r3
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b00      	cmp	r3, #0
 8004178:	d056      	beq.n	8004228 <HAL_QSPI_Abort+0xd0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0304 	and.w	r3, r3, #4
 800418c:	2b00      	cmp	r3, #0
 800418e:	d017      	beq.n	80041c0 <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f022 0204 	bic.w	r2, r2, #4
 800419e:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7ff f8c5 	bl	8003334 <HAL_DMA_Abort>
 80041aa:	4603      	mov	r3, r0
 80041ac:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 80041ae:	7bfb      	ldrb	r3, [r7, #15]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d005      	beq.n	80041c0 <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041b8:	f043 0204 	orr.w	r2, r3, #4
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f042 0202 	orr.w	r2, r2, #2
 80041ce:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d4:	9300      	str	r3, [sp, #0]
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	2201      	movs	r2, #1
 80041da:	2102      	movs	r1, #2
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f000 f836 	bl	800424e <QSPI_WaitFlagStateUntilTimeout>
 80041e2:	4603      	mov	r3, r0
 80041e4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80041e6:	7bfb      	ldrb	r3, [r7, #15]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d10e      	bne.n	800420a <HAL_QSPI_Abort+0xb2>
    {
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2202      	movs	r2, #2
 80041f2:	60da      	str	r2, [r3, #12]

      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f8:	9300      	str	r3, [sp, #0]
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	2200      	movs	r2, #0
 80041fe:	2120      	movs	r1, #32
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f000 f824 	bl	800424e <QSPI_WaitFlagStateUntilTimeout>
 8004206:	4603      	mov	r3, r0
 8004208:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800420a:	7bfb      	ldrb	r3, [r7, #15]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d10b      	bne.n	8004228 <HAL_QSPI_Abort+0xd0>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	695a      	ldr	r2, [r3, #20]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800421e:	615a      	str	r2, [r3, #20]

      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }

  return status;
 8004228:	7bfb      	ldrb	r3, [r7, #15]
}
 800422a:	4618      	mov	r0, r3
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}

08004232 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8004232:	b480      	push	{r7}
 8004234:	b083      	sub	sp, #12
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]
 800423a:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	683a      	ldr	r2, [r7, #0]
 8004240:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004242:	bf00      	nop
 8004244:	370c      	adds	r7, #12
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr

0800424e <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800424e:	b580      	push	{r7, lr}
 8004250:	b084      	sub	sp, #16
 8004252:	af00      	add	r7, sp, #0
 8004254:	60f8      	str	r0, [r7, #12]
 8004256:	60b9      	str	r1, [r7, #8]
 8004258:	603b      	str	r3, [r7, #0]
 800425a:	4613      	mov	r3, r2
 800425c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800425e:	e01a      	b.n	8004296 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004260:	69bb      	ldr	r3, [r7, #24]
 8004262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004266:	d016      	beq.n	8004296 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004268:	f7fe fb94 	bl	8002994 <HAL_GetTick>
 800426c:	4602      	mov	r2, r0
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	69ba      	ldr	r2, [r7, #24]
 8004274:	429a      	cmp	r2, r3
 8004276:	d302      	bcc.n	800427e <QSPI_WaitFlagStateUntilTimeout+0x30>
 8004278:	69bb      	ldr	r3, [r7, #24]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d10b      	bne.n	8004296 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2204      	movs	r2, #4
 8004282:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800428a:	f043 0201 	orr.w	r2, r3, #1
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e00e      	b.n	80042b4 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	689a      	ldr	r2, [r3, #8]
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	4013      	ands	r3, r2
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	bf14      	ite	ne
 80042a4:	2301      	movne	r3, #1
 80042a6:	2300      	moveq	r3, #0
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	461a      	mov	r2, r3
 80042ac:	79fb      	ldrb	r3, [r7, #7]
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d1d6      	bne.n	8004260 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3710      	adds	r7, #16
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}

080042bc <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 80042bc:	b480      	push	{r7}
 80042be:	b085      	sub	sp, #20
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	60b9      	str	r1, [r7, #8]
 80042c6:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d009      	beq.n	80042e4 <QSPI_Config+0x28>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80042d6:	d005      	beq.n	80042e4 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	3a01      	subs	r2, #1
 80042e2:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	699b      	ldr	r3, [r3, #24]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	f000 80b9 	beq.w	8004460 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	6a1b      	ldr	r3, [r3, #32]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d05f      	beq.n	80043b6 <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68ba      	ldr	r2, [r7, #8]
 80042fc:	6892      	ldr	r2, [r2, #8]
 80042fe:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	69db      	ldr	r3, [r3, #28]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d031      	beq.n	800436c <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004310:	431a      	orrs	r2, r3
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004316:	431a      	orrs	r2, r3
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431c:	431a      	orrs	r2, r3
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	695b      	ldr	r3, [r3, #20]
 8004322:	049b      	lsls	r3, r3, #18
 8004324:	431a      	orrs	r2, r3
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	691b      	ldr	r3, [r3, #16]
 800432a:	431a      	orrs	r2, r3
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	6a1b      	ldr	r3, [r3, #32]
 8004330:	431a      	orrs	r2, r3
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	431a      	orrs	r2, r3
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	69db      	ldr	r3, [r3, #28]
 800433c:	431a      	orrs	r2, r3
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	699b      	ldr	r3, [r3, #24]
 8004342:	431a      	orrs	r2, r3
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	ea42 0103 	orr.w	r1, r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	430a      	orrs	r2, r1
 8004354:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800435c:	f000 812e 	beq.w	80045bc <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	68ba      	ldr	r2, [r7, #8]
 8004366:	6852      	ldr	r2, [r2, #4]
 8004368:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 800436a:	e127      	b.n	80045bc <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004374:	431a      	orrs	r2, r3
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800437a:	431a      	orrs	r2, r3
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004380:	431a      	orrs	r2, r3
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	695b      	ldr	r3, [r3, #20]
 8004386:	049b      	lsls	r3, r3, #18
 8004388:	431a      	orrs	r2, r3
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	691b      	ldr	r3, [r3, #16]
 800438e:	431a      	orrs	r2, r3
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	6a1b      	ldr	r3, [r3, #32]
 8004394:	431a      	orrs	r2, r3
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	69db      	ldr	r3, [r3, #28]
 800439a:	431a      	orrs	r2, r3
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	431a      	orrs	r2, r3
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	ea42 0103 	orr.w	r1, r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	687a      	ldr	r2, [r7, #4]
 80043b0:	430a      	orrs	r2, r1
 80043b2:	615a      	str	r2, [r3, #20]
}
 80043b4:	e102      	b.n	80045bc <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	69db      	ldr	r3, [r3, #28]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d02e      	beq.n	800441c <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c6:	431a      	orrs	r2, r3
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043cc:	431a      	orrs	r2, r3
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d2:	431a      	orrs	r2, r3
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	695b      	ldr	r3, [r3, #20]
 80043d8:	049b      	lsls	r3, r3, #18
 80043da:	431a      	orrs	r2, r3
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	6a1b      	ldr	r3, [r3, #32]
 80043e0:	431a      	orrs	r2, r3
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	431a      	orrs	r2, r3
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	69db      	ldr	r3, [r3, #28]
 80043ec:	431a      	orrs	r2, r3
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	699b      	ldr	r3, [r3, #24]
 80043f2:	431a      	orrs	r2, r3
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	ea42 0103 	orr.w	r1, r2, r3
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	430a      	orrs	r2, r1
 8004404:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800440c:	f000 80d6 	beq.w	80045bc <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68ba      	ldr	r2, [r7, #8]
 8004416:	6852      	ldr	r2, [r2, #4]
 8004418:	619a      	str	r2, [r3, #24]
}
 800441a:	e0cf      	b.n	80045bc <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004424:	431a      	orrs	r2, r3
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800442a:	431a      	orrs	r2, r3
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004430:	431a      	orrs	r2, r3
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	049b      	lsls	r3, r3, #18
 8004438:	431a      	orrs	r2, r3
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	6a1b      	ldr	r3, [r3, #32]
 800443e:	431a      	orrs	r2, r3
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	69db      	ldr	r3, [r3, #28]
 8004444:	431a      	orrs	r2, r3
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	431a      	orrs	r2, r3
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	ea42 0103 	orr.w	r1, r2, r3
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	430a      	orrs	r2, r1
 800445c:	615a      	str	r2, [r3, #20]
}
 800445e:	e0ad      	b.n	80045bc <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	6a1b      	ldr	r3, [r3, #32]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d058      	beq.n	800451a <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	68ba      	ldr	r2, [r7, #8]
 800446e:	6892      	ldr	r2, [r2, #8]
 8004470:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	69db      	ldr	r3, [r3, #28]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d02d      	beq.n	80044d6 <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004482:	431a      	orrs	r2, r3
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004488:	431a      	orrs	r2, r3
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448e:	431a      	orrs	r2, r3
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	695b      	ldr	r3, [r3, #20]
 8004494:	049b      	lsls	r3, r3, #18
 8004496:	431a      	orrs	r2, r3
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	691b      	ldr	r3, [r3, #16]
 800449c:	431a      	orrs	r2, r3
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	6a1b      	ldr	r3, [r3, #32]
 80044a2:	431a      	orrs	r2, r3
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	431a      	orrs	r2, r3
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	69db      	ldr	r3, [r3, #28]
 80044ae:	431a      	orrs	r2, r3
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	699b      	ldr	r3, [r3, #24]
 80044b4:	ea42 0103 	orr.w	r1, r2, r3
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	430a      	orrs	r2, r1
 80044c0:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80044c8:	d078      	beq.n	80045bc <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68ba      	ldr	r2, [r7, #8]
 80044d0:	6852      	ldr	r2, [r2, #4]
 80044d2:	619a      	str	r2, [r3, #24]
}
 80044d4:	e072      	b.n	80045bc <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044de:	431a      	orrs	r2, r3
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044e4:	431a      	orrs	r2, r3
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ea:	431a      	orrs	r2, r3
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	695b      	ldr	r3, [r3, #20]
 80044f0:	049b      	lsls	r3, r3, #18
 80044f2:	431a      	orrs	r2, r3
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	691b      	ldr	r3, [r3, #16]
 80044f8:	431a      	orrs	r2, r3
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	6a1b      	ldr	r3, [r3, #32]
 80044fe:	431a      	orrs	r2, r3
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	69db      	ldr	r3, [r3, #28]
 8004504:	431a      	orrs	r2, r3
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	699b      	ldr	r3, [r3, #24]
 800450a:	ea42 0103 	orr.w	r1, r2, r3
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	430a      	orrs	r2, r1
 8004516:	615a      	str	r2, [r3, #20]
}
 8004518:	e050      	b.n	80045bc <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	69db      	ldr	r3, [r3, #28]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d02a      	beq.n	8004578 <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800452a:	431a      	orrs	r2, r3
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004530:	431a      	orrs	r2, r3
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004536:	431a      	orrs	r2, r3
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	695b      	ldr	r3, [r3, #20]
 800453c:	049b      	lsls	r3, r3, #18
 800453e:	431a      	orrs	r2, r3
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	6a1b      	ldr	r3, [r3, #32]
 8004544:	431a      	orrs	r2, r3
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	431a      	orrs	r2, r3
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	69db      	ldr	r3, [r3, #28]
 8004550:	431a      	orrs	r2, r3
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	699b      	ldr	r3, [r3, #24]
 8004556:	ea42 0103 	orr.w	r1, r2, r3
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	430a      	orrs	r2, r1
 8004562:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800456a:	d027      	beq.n	80045bc <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	68ba      	ldr	r2, [r7, #8]
 8004572:	6852      	ldr	r2, [r2, #4]
 8004574:	619a      	str	r2, [r3, #24]
}
 8004576:	e021      	b.n	80045bc <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800457c:	2b00      	cmp	r3, #0
 800457e:	d01d      	beq.n	80045bc <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004588:	431a      	orrs	r2, r3
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800458e:	431a      	orrs	r2, r3
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004594:	431a      	orrs	r2, r3
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	695b      	ldr	r3, [r3, #20]
 800459a:	049b      	lsls	r3, r3, #18
 800459c:	431a      	orrs	r2, r3
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	6a1b      	ldr	r3, [r3, #32]
 80045a2:	431a      	orrs	r2, r3
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	69db      	ldr	r3, [r3, #28]
 80045a8:	431a      	orrs	r2, r3
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	699b      	ldr	r3, [r3, #24]
 80045ae:	ea42 0103 	orr.w	r1, r2, r3
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	687a      	ldr	r2, [r7, #4]
 80045b8:	430a      	orrs	r2, r1
 80045ba:	615a      	str	r2, [r3, #20]
}
 80045bc:	bf00      	nop
 80045be:	3714      	adds	r7, #20
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr

080045c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b088      	sub	sp, #32
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d101      	bne.n	80045da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e3d4      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045da:	4ba1      	ldr	r3, [pc, #644]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	f003 030c 	and.w	r3, r3, #12
 80045e2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80045e4:	4b9e      	ldr	r3, [pc, #632]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	f003 0303 	and.w	r3, r3, #3
 80045ec:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0310 	and.w	r3, r3, #16
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	f000 80e4 	beq.w	80047c4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d007      	beq.n	8004612 <HAL_RCC_OscConfig+0x4a>
 8004602:	69bb      	ldr	r3, [r7, #24]
 8004604:	2b0c      	cmp	r3, #12
 8004606:	f040 808b 	bne.w	8004720 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	2b01      	cmp	r3, #1
 800460e:	f040 8087 	bne.w	8004720 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004612:	4b93      	ldr	r3, [pc, #588]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0302 	and.w	r3, r3, #2
 800461a:	2b00      	cmp	r3, #0
 800461c:	d005      	beq.n	800462a <HAL_RCC_OscConfig+0x62>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	699b      	ldr	r3, [r3, #24]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d101      	bne.n	800462a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e3ac      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a1a      	ldr	r2, [r3, #32]
 800462e:	4b8c      	ldr	r3, [pc, #560]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0308 	and.w	r3, r3, #8
 8004636:	2b00      	cmp	r3, #0
 8004638:	d004      	beq.n	8004644 <HAL_RCC_OscConfig+0x7c>
 800463a:	4b89      	ldr	r3, [pc, #548]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004642:	e005      	b.n	8004650 <HAL_RCC_OscConfig+0x88>
 8004644:	4b86      	ldr	r3, [pc, #536]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004646:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800464a:	091b      	lsrs	r3, r3, #4
 800464c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004650:	4293      	cmp	r3, r2
 8004652:	d223      	bcs.n	800469c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6a1b      	ldr	r3, [r3, #32]
 8004658:	4618      	mov	r0, r3
 800465a:	f000 fd73 	bl	8005144 <RCC_SetFlashLatencyFromMSIRange>
 800465e:	4603      	mov	r3, r0
 8004660:	2b00      	cmp	r3, #0
 8004662:	d001      	beq.n	8004668 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e38d      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004668:	4b7d      	ldr	r3, [pc, #500]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a7c      	ldr	r2, [pc, #496]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 800466e:	f043 0308 	orr.w	r3, r3, #8
 8004672:	6013      	str	r3, [r2, #0]
 8004674:	4b7a      	ldr	r3, [pc, #488]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a1b      	ldr	r3, [r3, #32]
 8004680:	4977      	ldr	r1, [pc, #476]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004682:	4313      	orrs	r3, r2
 8004684:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004686:	4b76      	ldr	r3, [pc, #472]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	69db      	ldr	r3, [r3, #28]
 8004692:	021b      	lsls	r3, r3, #8
 8004694:	4972      	ldr	r1, [pc, #456]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004696:	4313      	orrs	r3, r2
 8004698:	604b      	str	r3, [r1, #4]
 800469a:	e025      	b.n	80046e8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800469c:	4b70      	ldr	r3, [pc, #448]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a6f      	ldr	r2, [pc, #444]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 80046a2:	f043 0308 	orr.w	r3, r3, #8
 80046a6:	6013      	str	r3, [r2, #0]
 80046a8:	4b6d      	ldr	r3, [pc, #436]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6a1b      	ldr	r3, [r3, #32]
 80046b4:	496a      	ldr	r1, [pc, #424]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80046ba:	4b69      	ldr	r3, [pc, #420]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	69db      	ldr	r3, [r3, #28]
 80046c6:	021b      	lsls	r3, r3, #8
 80046c8:	4965      	ldr	r1, [pc, #404]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 80046ca:	4313      	orrs	r3, r2
 80046cc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046ce:	69bb      	ldr	r3, [r7, #24]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d109      	bne.n	80046e8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6a1b      	ldr	r3, [r3, #32]
 80046d8:	4618      	mov	r0, r3
 80046da:	f000 fd33 	bl	8005144 <RCC_SetFlashLatencyFromMSIRange>
 80046de:	4603      	mov	r3, r0
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d001      	beq.n	80046e8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e34d      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80046e8:	f000 fc36 	bl	8004f58 <HAL_RCC_GetSysClockFreq>
 80046ec:	4602      	mov	r2, r0
 80046ee:	4b5c      	ldr	r3, [pc, #368]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	091b      	lsrs	r3, r3, #4
 80046f4:	f003 030f 	and.w	r3, r3, #15
 80046f8:	495a      	ldr	r1, [pc, #360]	; (8004864 <HAL_RCC_OscConfig+0x29c>)
 80046fa:	5ccb      	ldrb	r3, [r1, r3]
 80046fc:	f003 031f 	and.w	r3, r3, #31
 8004700:	fa22 f303 	lsr.w	r3, r2, r3
 8004704:	4a58      	ldr	r2, [pc, #352]	; (8004868 <HAL_RCC_OscConfig+0x2a0>)
 8004706:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004708:	4b58      	ldr	r3, [pc, #352]	; (800486c <HAL_RCC_OscConfig+0x2a4>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4618      	mov	r0, r3
 800470e:	f7fd ff5d 	bl	80025cc <HAL_InitTick>
 8004712:	4603      	mov	r3, r0
 8004714:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004716:	7bfb      	ldrb	r3, [r7, #15]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d052      	beq.n	80047c2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800471c:	7bfb      	ldrb	r3, [r7, #15]
 800471e:	e331      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	699b      	ldr	r3, [r3, #24]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d032      	beq.n	800478e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004728:	4b4d      	ldr	r3, [pc, #308]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a4c      	ldr	r2, [pc, #304]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 800472e:	f043 0301 	orr.w	r3, r3, #1
 8004732:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004734:	f7fe f92e 	bl	8002994 <HAL_GetTick>
 8004738:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800473a:	e008      	b.n	800474e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800473c:	f7fe f92a 	bl	8002994 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	2b02      	cmp	r3, #2
 8004748:	d901      	bls.n	800474e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e31a      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800474e:	4b44      	ldr	r3, [pc, #272]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0302 	and.w	r3, r3, #2
 8004756:	2b00      	cmp	r3, #0
 8004758:	d0f0      	beq.n	800473c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800475a:	4b41      	ldr	r3, [pc, #260]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a40      	ldr	r2, [pc, #256]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004760:	f043 0308 	orr.w	r3, r3, #8
 8004764:	6013      	str	r3, [r2, #0]
 8004766:	4b3e      	ldr	r3, [pc, #248]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6a1b      	ldr	r3, [r3, #32]
 8004772:	493b      	ldr	r1, [pc, #236]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004774:	4313      	orrs	r3, r2
 8004776:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004778:	4b39      	ldr	r3, [pc, #228]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	69db      	ldr	r3, [r3, #28]
 8004784:	021b      	lsls	r3, r3, #8
 8004786:	4936      	ldr	r1, [pc, #216]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004788:	4313      	orrs	r3, r2
 800478a:	604b      	str	r3, [r1, #4]
 800478c:	e01a      	b.n	80047c4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800478e:	4b34      	ldr	r3, [pc, #208]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a33      	ldr	r2, [pc, #204]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004794:	f023 0301 	bic.w	r3, r3, #1
 8004798:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800479a:	f7fe f8fb 	bl	8002994 <HAL_GetTick>
 800479e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80047a0:	e008      	b.n	80047b4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80047a2:	f7fe f8f7 	bl	8002994 <HAL_GetTick>
 80047a6:	4602      	mov	r2, r0
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	1ad3      	subs	r3, r2, r3
 80047ac:	2b02      	cmp	r3, #2
 80047ae:	d901      	bls.n	80047b4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80047b0:	2303      	movs	r3, #3
 80047b2:	e2e7      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80047b4:	4b2a      	ldr	r3, [pc, #168]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 0302 	and.w	r3, r3, #2
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d1f0      	bne.n	80047a2 <HAL_RCC_OscConfig+0x1da>
 80047c0:	e000      	b.n	80047c4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80047c2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0301 	and.w	r3, r3, #1
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d074      	beq.n	80048ba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80047d0:	69bb      	ldr	r3, [r7, #24]
 80047d2:	2b08      	cmp	r3, #8
 80047d4:	d005      	beq.n	80047e2 <HAL_RCC_OscConfig+0x21a>
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	2b0c      	cmp	r3, #12
 80047da:	d10e      	bne.n	80047fa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	2b03      	cmp	r3, #3
 80047e0:	d10b      	bne.n	80047fa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047e2:	4b1f      	ldr	r3, [pc, #124]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d064      	beq.n	80048b8 <HAL_RCC_OscConfig+0x2f0>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d160      	bne.n	80048b8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e2c4      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004802:	d106      	bne.n	8004812 <HAL_RCC_OscConfig+0x24a>
 8004804:	4b16      	ldr	r3, [pc, #88]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a15      	ldr	r2, [pc, #84]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 800480a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800480e:	6013      	str	r3, [r2, #0]
 8004810:	e01d      	b.n	800484e <HAL_RCC_OscConfig+0x286>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800481a:	d10c      	bne.n	8004836 <HAL_RCC_OscConfig+0x26e>
 800481c:	4b10      	ldr	r3, [pc, #64]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a0f      	ldr	r2, [pc, #60]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004822:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004826:	6013      	str	r3, [r2, #0]
 8004828:	4b0d      	ldr	r3, [pc, #52]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a0c      	ldr	r2, [pc, #48]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 800482e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004832:	6013      	str	r3, [r2, #0]
 8004834:	e00b      	b.n	800484e <HAL_RCC_OscConfig+0x286>
 8004836:	4b0a      	ldr	r3, [pc, #40]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a09      	ldr	r2, [pc, #36]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 800483c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004840:	6013      	str	r3, [r2, #0]
 8004842:	4b07      	ldr	r3, [pc, #28]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a06      	ldr	r2, [pc, #24]	; (8004860 <HAL_RCC_OscConfig+0x298>)
 8004848:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800484c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d01c      	beq.n	8004890 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004856:	f7fe f89d 	bl	8002994 <HAL_GetTick>
 800485a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800485c:	e011      	b.n	8004882 <HAL_RCC_OscConfig+0x2ba>
 800485e:	bf00      	nop
 8004860:	40021000 	.word	0x40021000
 8004864:	08008384 	.word	0x08008384
 8004868:	20000008 	.word	0x20000008
 800486c:	2000000c 	.word	0x2000000c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004870:	f7fe f890 	bl	8002994 <HAL_GetTick>
 8004874:	4602      	mov	r2, r0
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	2b64      	cmp	r3, #100	; 0x64
 800487c:	d901      	bls.n	8004882 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800487e:	2303      	movs	r3, #3
 8004880:	e280      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004882:	4baf      	ldr	r3, [pc, #700]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800488a:	2b00      	cmp	r3, #0
 800488c:	d0f0      	beq.n	8004870 <HAL_RCC_OscConfig+0x2a8>
 800488e:	e014      	b.n	80048ba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004890:	f7fe f880 	bl	8002994 <HAL_GetTick>
 8004894:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004896:	e008      	b.n	80048aa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004898:	f7fe f87c 	bl	8002994 <HAL_GetTick>
 800489c:	4602      	mov	r2, r0
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	2b64      	cmp	r3, #100	; 0x64
 80048a4:	d901      	bls.n	80048aa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80048a6:	2303      	movs	r3, #3
 80048a8:	e26c      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80048aa:	4ba5      	ldr	r3, [pc, #660]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d1f0      	bne.n	8004898 <HAL_RCC_OscConfig+0x2d0>
 80048b6:	e000      	b.n	80048ba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0302 	and.w	r3, r3, #2
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d060      	beq.n	8004988 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	2b04      	cmp	r3, #4
 80048ca:	d005      	beq.n	80048d8 <HAL_RCC_OscConfig+0x310>
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	2b0c      	cmp	r3, #12
 80048d0:	d119      	bne.n	8004906 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	2b02      	cmp	r3, #2
 80048d6:	d116      	bne.n	8004906 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80048d8:	4b99      	ldr	r3, [pc, #612]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d005      	beq.n	80048f0 <HAL_RCC_OscConfig+0x328>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d101      	bne.n	80048f0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e249      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048f0:	4b93      	ldr	r3, [pc, #588]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	691b      	ldr	r3, [r3, #16]
 80048fc:	061b      	lsls	r3, r3, #24
 80048fe:	4990      	ldr	r1, [pc, #576]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004900:	4313      	orrs	r3, r2
 8004902:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004904:	e040      	b.n	8004988 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	68db      	ldr	r3, [r3, #12]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d023      	beq.n	8004956 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800490e:	4b8c      	ldr	r3, [pc, #560]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a8b      	ldr	r2, [pc, #556]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004914:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004918:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800491a:	f7fe f83b 	bl	8002994 <HAL_GetTick>
 800491e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004920:	e008      	b.n	8004934 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004922:	f7fe f837 	bl	8002994 <HAL_GetTick>
 8004926:	4602      	mov	r2, r0
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	2b02      	cmp	r3, #2
 800492e:	d901      	bls.n	8004934 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004930:	2303      	movs	r3, #3
 8004932:	e227      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004934:	4b82      	ldr	r3, [pc, #520]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800493c:	2b00      	cmp	r3, #0
 800493e:	d0f0      	beq.n	8004922 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004940:	4b7f      	ldr	r3, [pc, #508]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	691b      	ldr	r3, [r3, #16]
 800494c:	061b      	lsls	r3, r3, #24
 800494e:	497c      	ldr	r1, [pc, #496]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004950:	4313      	orrs	r3, r2
 8004952:	604b      	str	r3, [r1, #4]
 8004954:	e018      	b.n	8004988 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004956:	4b7a      	ldr	r3, [pc, #488]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a79      	ldr	r2, [pc, #484]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 800495c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004960:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004962:	f7fe f817 	bl	8002994 <HAL_GetTick>
 8004966:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004968:	e008      	b.n	800497c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800496a:	f7fe f813 	bl	8002994 <HAL_GetTick>
 800496e:	4602      	mov	r2, r0
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	1ad3      	subs	r3, r2, r3
 8004974:	2b02      	cmp	r3, #2
 8004976:	d901      	bls.n	800497c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004978:	2303      	movs	r3, #3
 800497a:	e203      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800497c:	4b70      	ldr	r3, [pc, #448]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004984:	2b00      	cmp	r3, #0
 8004986:	d1f0      	bne.n	800496a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0308 	and.w	r3, r3, #8
 8004990:	2b00      	cmp	r3, #0
 8004992:	d03c      	beq.n	8004a0e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	695b      	ldr	r3, [r3, #20]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d01c      	beq.n	80049d6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800499c:	4b68      	ldr	r3, [pc, #416]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 800499e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049a2:	4a67      	ldr	r2, [pc, #412]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 80049a4:	f043 0301 	orr.w	r3, r3, #1
 80049a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049ac:	f7fd fff2 	bl	8002994 <HAL_GetTick>
 80049b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80049b2:	e008      	b.n	80049c6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049b4:	f7fd ffee 	bl	8002994 <HAL_GetTick>
 80049b8:	4602      	mov	r2, r0
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	1ad3      	subs	r3, r2, r3
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d901      	bls.n	80049c6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	e1de      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80049c6:	4b5e      	ldr	r3, [pc, #376]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 80049c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049cc:	f003 0302 	and.w	r3, r3, #2
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d0ef      	beq.n	80049b4 <HAL_RCC_OscConfig+0x3ec>
 80049d4:	e01b      	b.n	8004a0e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049d6:	4b5a      	ldr	r3, [pc, #360]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 80049d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049dc:	4a58      	ldr	r2, [pc, #352]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 80049de:	f023 0301 	bic.w	r3, r3, #1
 80049e2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049e6:	f7fd ffd5 	bl	8002994 <HAL_GetTick>
 80049ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049ec:	e008      	b.n	8004a00 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049ee:	f7fd ffd1 	bl	8002994 <HAL_GetTick>
 80049f2:	4602      	mov	r2, r0
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	1ad3      	subs	r3, r2, r3
 80049f8:	2b02      	cmp	r3, #2
 80049fa:	d901      	bls.n	8004a00 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80049fc:	2303      	movs	r3, #3
 80049fe:	e1c1      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a00:	4b4f      	ldr	r3, [pc, #316]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004a02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a06:	f003 0302 	and.w	r3, r3, #2
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1ef      	bne.n	80049ee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0304 	and.w	r3, r3, #4
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	f000 80a6 	beq.w	8004b68 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004a20:	4b47      	ldr	r3, [pc, #284]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004a22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d10d      	bne.n	8004a48 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a2c:	4b44      	ldr	r3, [pc, #272]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a30:	4a43      	ldr	r2, [pc, #268]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004a32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a36:	6593      	str	r3, [r2, #88]	; 0x58
 8004a38:	4b41      	ldr	r3, [pc, #260]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004a3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a40:	60bb      	str	r3, [r7, #8]
 8004a42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a44:	2301      	movs	r3, #1
 8004a46:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a48:	4b3e      	ldr	r3, [pc, #248]	; (8004b44 <HAL_RCC_OscConfig+0x57c>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d118      	bne.n	8004a86 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a54:	4b3b      	ldr	r3, [pc, #236]	; (8004b44 <HAL_RCC_OscConfig+0x57c>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a3a      	ldr	r2, [pc, #232]	; (8004b44 <HAL_RCC_OscConfig+0x57c>)
 8004a5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a5e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a60:	f7fd ff98 	bl	8002994 <HAL_GetTick>
 8004a64:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a66:	e008      	b.n	8004a7a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a68:	f7fd ff94 	bl	8002994 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d901      	bls.n	8004a7a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e184      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a7a:	4b32      	ldr	r3, [pc, #200]	; (8004b44 <HAL_RCC_OscConfig+0x57c>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d0f0      	beq.n	8004a68 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	2b01      	cmp	r3, #1
 8004a8c:	d108      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x4d8>
 8004a8e:	4b2c      	ldr	r3, [pc, #176]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a94:	4a2a      	ldr	r2, [pc, #168]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004a96:	f043 0301 	orr.w	r3, r3, #1
 8004a9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004a9e:	e024      	b.n	8004aea <HAL_RCC_OscConfig+0x522>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	2b05      	cmp	r3, #5
 8004aa6:	d110      	bne.n	8004aca <HAL_RCC_OscConfig+0x502>
 8004aa8:	4b25      	ldr	r3, [pc, #148]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aae:	4a24      	ldr	r2, [pc, #144]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004ab0:	f043 0304 	orr.w	r3, r3, #4
 8004ab4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ab8:	4b21      	ldr	r3, [pc, #132]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004abe:	4a20      	ldr	r2, [pc, #128]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004ac0:	f043 0301 	orr.w	r3, r3, #1
 8004ac4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ac8:	e00f      	b.n	8004aea <HAL_RCC_OscConfig+0x522>
 8004aca:	4b1d      	ldr	r3, [pc, #116]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004acc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ad0:	4a1b      	ldr	r2, [pc, #108]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004ad2:	f023 0301 	bic.w	r3, r3, #1
 8004ad6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ada:	4b19      	ldr	r3, [pc, #100]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004adc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ae0:	4a17      	ldr	r2, [pc, #92]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004ae2:	f023 0304 	bic.w	r3, r3, #4
 8004ae6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d016      	beq.n	8004b20 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004af2:	f7fd ff4f 	bl	8002994 <HAL_GetTick>
 8004af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004af8:	e00a      	b.n	8004b10 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004afa:	f7fd ff4b 	bl	8002994 <HAL_GetTick>
 8004afe:	4602      	mov	r2, r0
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	1ad3      	subs	r3, r2, r3
 8004b04:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d901      	bls.n	8004b10 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004b0c:	2303      	movs	r3, #3
 8004b0e:	e139      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b10:	4b0b      	ldr	r3, [pc, #44]	; (8004b40 <HAL_RCC_OscConfig+0x578>)
 8004b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b16:	f003 0302 	and.w	r3, r3, #2
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d0ed      	beq.n	8004afa <HAL_RCC_OscConfig+0x532>
 8004b1e:	e01a      	b.n	8004b56 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b20:	f7fd ff38 	bl	8002994 <HAL_GetTick>
 8004b24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b26:	e00f      	b.n	8004b48 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b28:	f7fd ff34 	bl	8002994 <HAL_GetTick>
 8004b2c:	4602      	mov	r2, r0
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d906      	bls.n	8004b48 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e122      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
 8004b3e:	bf00      	nop
 8004b40:	40021000 	.word	0x40021000
 8004b44:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b48:	4b90      	ldr	r3, [pc, #576]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b4e:	f003 0302 	and.w	r3, r3, #2
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d1e8      	bne.n	8004b28 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b56:	7ffb      	ldrb	r3, [r7, #31]
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d105      	bne.n	8004b68 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b5c:	4b8b      	ldr	r3, [pc, #556]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004b5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b60:	4a8a      	ldr	r2, [pc, #552]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004b62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b66:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	f000 8108 	beq.w	8004d82 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b76:	2b02      	cmp	r3, #2
 8004b78:	f040 80d0 	bne.w	8004d1c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004b7c:	4b83      	ldr	r3, [pc, #524]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004b7e:	68db      	ldr	r3, [r3, #12]
 8004b80:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	f003 0203 	and.w	r2, r3, #3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d130      	bne.n	8004bf2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b9a:	3b01      	subs	r3, #1
 8004b9c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d127      	bne.n	8004bf2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bac:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d11f      	bne.n	8004bf2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004bbc:	2a07      	cmp	r2, #7
 8004bbe:	bf14      	ite	ne
 8004bc0:	2201      	movne	r2, #1
 8004bc2:	2200      	moveq	r2, #0
 8004bc4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d113      	bne.n	8004bf2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bd4:	085b      	lsrs	r3, r3, #1
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d109      	bne.n	8004bf2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be8:	085b      	lsrs	r3, r3, #1
 8004bea:	3b01      	subs	r3, #1
 8004bec:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d06e      	beq.n	8004cd0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	2b0c      	cmp	r3, #12
 8004bf6:	d069      	beq.n	8004ccc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004bf8:	4b64      	ldr	r3, [pc, #400]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d105      	bne.n	8004c10 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004c04:	4b61      	ldr	r3, [pc, #388]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d001      	beq.n	8004c14 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	e0b7      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004c14:	4b5d      	ldr	r3, [pc, #372]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a5c      	ldr	r2, [pc, #368]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004c1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c1e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004c20:	f7fd feb8 	bl	8002994 <HAL_GetTick>
 8004c24:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c26:	e008      	b.n	8004c3a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c28:	f7fd feb4 	bl	8002994 <HAL_GetTick>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d901      	bls.n	8004c3a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004c36:	2303      	movs	r3, #3
 8004c38:	e0a4      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c3a:	4b54      	ldr	r3, [pc, #336]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d1f0      	bne.n	8004c28 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c46:	4b51      	ldr	r3, [pc, #324]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004c48:	68da      	ldr	r2, [r3, #12]
 8004c4a:	4b51      	ldr	r3, [pc, #324]	; (8004d90 <HAL_RCC_OscConfig+0x7c8>)
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004c52:	687a      	ldr	r2, [r7, #4]
 8004c54:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004c56:	3a01      	subs	r2, #1
 8004c58:	0112      	lsls	r2, r2, #4
 8004c5a:	4311      	orrs	r1, r2
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004c60:	0212      	lsls	r2, r2, #8
 8004c62:	4311      	orrs	r1, r2
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004c68:	0852      	lsrs	r2, r2, #1
 8004c6a:	3a01      	subs	r2, #1
 8004c6c:	0552      	lsls	r2, r2, #21
 8004c6e:	4311      	orrs	r1, r2
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004c74:	0852      	lsrs	r2, r2, #1
 8004c76:	3a01      	subs	r2, #1
 8004c78:	0652      	lsls	r2, r2, #25
 8004c7a:	4311      	orrs	r1, r2
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004c80:	0912      	lsrs	r2, r2, #4
 8004c82:	0452      	lsls	r2, r2, #17
 8004c84:	430a      	orrs	r2, r1
 8004c86:	4941      	ldr	r1, [pc, #260]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004c8c:	4b3f      	ldr	r3, [pc, #252]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a3e      	ldr	r2, [pc, #248]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004c92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c96:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c98:	4b3c      	ldr	r3, [pc, #240]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	4a3b      	ldr	r2, [pc, #236]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004c9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ca2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004ca4:	f7fd fe76 	bl	8002994 <HAL_GetTick>
 8004ca8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004caa:	e008      	b.n	8004cbe <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cac:	f7fd fe72 	bl	8002994 <HAL_GetTick>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d901      	bls.n	8004cbe <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e062      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cbe:	4b33      	ldr	r3, [pc, #204]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d0f0      	beq.n	8004cac <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004cca:	e05a      	b.n	8004d82 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e059      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cd0:	4b2e      	ldr	r3, [pc, #184]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d152      	bne.n	8004d82 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004cdc:	4b2b      	ldr	r3, [pc, #172]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a2a      	ldr	r2, [pc, #168]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004ce2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ce6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ce8:	4b28      	ldr	r3, [pc, #160]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	4a27      	ldr	r2, [pc, #156]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004cee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004cf2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004cf4:	f7fd fe4e 	bl	8002994 <HAL_GetTick>
 8004cf8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cfa:	e008      	b.n	8004d0e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cfc:	f7fd fe4a 	bl	8002994 <HAL_GetTick>
 8004d00:	4602      	mov	r2, r0
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	2b02      	cmp	r3, #2
 8004d08:	d901      	bls.n	8004d0e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e03a      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d0e:	4b1f      	ldr	r3, [pc, #124]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d0f0      	beq.n	8004cfc <HAL_RCC_OscConfig+0x734>
 8004d1a:	e032      	b.n	8004d82 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d1c:	69bb      	ldr	r3, [r7, #24]
 8004d1e:	2b0c      	cmp	r3, #12
 8004d20:	d02d      	beq.n	8004d7e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d22:	4b1a      	ldr	r3, [pc, #104]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a19      	ldr	r2, [pc, #100]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004d28:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d2c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004d2e:	4b17      	ldr	r3, [pc, #92]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d105      	bne.n	8004d46 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004d3a:	4b14      	ldr	r3, [pc, #80]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	4a13      	ldr	r2, [pc, #76]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004d40:	f023 0303 	bic.w	r3, r3, #3
 8004d44:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004d46:	4b11      	ldr	r3, [pc, #68]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	4a10      	ldr	r2, [pc, #64]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004d4c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004d50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d54:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d56:	f7fd fe1d 	bl	8002994 <HAL_GetTick>
 8004d5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d5c:	e008      	b.n	8004d70 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d5e:	f7fd fe19 	bl	8002994 <HAL_GetTick>
 8004d62:	4602      	mov	r2, r0
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	1ad3      	subs	r3, r2, r3
 8004d68:	2b02      	cmp	r3, #2
 8004d6a:	d901      	bls.n	8004d70 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8004d6c:	2303      	movs	r3, #3
 8004d6e:	e009      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d70:	4b06      	ldr	r3, [pc, #24]	; (8004d8c <HAL_RCC_OscConfig+0x7c4>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d1f0      	bne.n	8004d5e <HAL_RCC_OscConfig+0x796>
 8004d7c:	e001      	b.n	8004d82 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e000      	b.n	8004d84 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8004d82:	2300      	movs	r3, #0
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3720      	adds	r7, #32
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	40021000 	.word	0x40021000
 8004d90:	f99d808c 	.word	0xf99d808c

08004d94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b084      	sub	sp, #16
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
 8004d9c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d101      	bne.n	8004da8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e0c8      	b.n	8004f3a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004da8:	4b66      	ldr	r3, [pc, #408]	; (8004f44 <HAL_RCC_ClockConfig+0x1b0>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 0307 	and.w	r3, r3, #7
 8004db0:	683a      	ldr	r2, [r7, #0]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d910      	bls.n	8004dd8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004db6:	4b63      	ldr	r3, [pc, #396]	; (8004f44 <HAL_RCC_ClockConfig+0x1b0>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f023 0207 	bic.w	r2, r3, #7
 8004dbe:	4961      	ldr	r1, [pc, #388]	; (8004f44 <HAL_RCC_ClockConfig+0x1b0>)
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dc6:	4b5f      	ldr	r3, [pc, #380]	; (8004f44 <HAL_RCC_ClockConfig+0x1b0>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0307 	and.w	r3, r3, #7
 8004dce:	683a      	ldr	r2, [r7, #0]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d001      	beq.n	8004dd8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e0b0      	b.n	8004f3a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 0301 	and.w	r3, r3, #1
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d04c      	beq.n	8004e7e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	2b03      	cmp	r3, #3
 8004dea:	d107      	bne.n	8004dfc <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dec:	4b56      	ldr	r3, [pc, #344]	; (8004f48 <HAL_RCC_ClockConfig+0x1b4>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d121      	bne.n	8004e3c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	e09e      	b.n	8004f3a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	2b02      	cmp	r3, #2
 8004e02:	d107      	bne.n	8004e14 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e04:	4b50      	ldr	r3, [pc, #320]	; (8004f48 <HAL_RCC_ClockConfig+0x1b4>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d115      	bne.n	8004e3c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e092      	b.n	8004f3a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d107      	bne.n	8004e2c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004e1c:	4b4a      	ldr	r3, [pc, #296]	; (8004f48 <HAL_RCC_ClockConfig+0x1b4>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0302 	and.w	r3, r3, #2
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d109      	bne.n	8004e3c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e086      	b.n	8004f3a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e2c:	4b46      	ldr	r3, [pc, #280]	; (8004f48 <HAL_RCC_ClockConfig+0x1b4>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d101      	bne.n	8004e3c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	e07e      	b.n	8004f3a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004e3c:	4b42      	ldr	r3, [pc, #264]	; (8004f48 <HAL_RCC_ClockConfig+0x1b4>)
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	f023 0203 	bic.w	r2, r3, #3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	493f      	ldr	r1, [pc, #252]	; (8004f48 <HAL_RCC_ClockConfig+0x1b4>)
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e4e:	f7fd fda1 	bl	8002994 <HAL_GetTick>
 8004e52:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e54:	e00a      	b.n	8004e6c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e56:	f7fd fd9d 	bl	8002994 <HAL_GetTick>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d901      	bls.n	8004e6c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004e68:	2303      	movs	r3, #3
 8004e6a:	e066      	b.n	8004f3a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e6c:	4b36      	ldr	r3, [pc, #216]	; (8004f48 <HAL_RCC_ClockConfig+0x1b4>)
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f003 020c 	and.w	r2, r3, #12
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d1eb      	bne.n	8004e56 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0302 	and.w	r3, r3, #2
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d008      	beq.n	8004e9c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e8a:	4b2f      	ldr	r3, [pc, #188]	; (8004f48 <HAL_RCC_ClockConfig+0x1b4>)
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	492c      	ldr	r1, [pc, #176]	; (8004f48 <HAL_RCC_ClockConfig+0x1b4>)
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e9c:	4b29      	ldr	r3, [pc, #164]	; (8004f44 <HAL_RCC_ClockConfig+0x1b0>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 0307 	and.w	r3, r3, #7
 8004ea4:	683a      	ldr	r2, [r7, #0]
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d210      	bcs.n	8004ecc <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eaa:	4b26      	ldr	r3, [pc, #152]	; (8004f44 <HAL_RCC_ClockConfig+0x1b0>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f023 0207 	bic.w	r2, r3, #7
 8004eb2:	4924      	ldr	r1, [pc, #144]	; (8004f44 <HAL_RCC_ClockConfig+0x1b0>)
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eba:	4b22      	ldr	r3, [pc, #136]	; (8004f44 <HAL_RCC_ClockConfig+0x1b0>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 0307 	and.w	r3, r3, #7
 8004ec2:	683a      	ldr	r2, [r7, #0]
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d001      	beq.n	8004ecc <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e036      	b.n	8004f3a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 0304 	and.w	r3, r3, #4
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d008      	beq.n	8004eea <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ed8:	4b1b      	ldr	r3, [pc, #108]	; (8004f48 <HAL_RCC_ClockConfig+0x1b4>)
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	4918      	ldr	r1, [pc, #96]	; (8004f48 <HAL_RCC_ClockConfig+0x1b4>)
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0308 	and.w	r3, r3, #8
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d009      	beq.n	8004f0a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ef6:	4b14      	ldr	r3, [pc, #80]	; (8004f48 <HAL_RCC_ClockConfig+0x1b4>)
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	691b      	ldr	r3, [r3, #16]
 8004f02:	00db      	lsls	r3, r3, #3
 8004f04:	4910      	ldr	r1, [pc, #64]	; (8004f48 <HAL_RCC_ClockConfig+0x1b4>)
 8004f06:	4313      	orrs	r3, r2
 8004f08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004f0a:	f000 f825 	bl	8004f58 <HAL_RCC_GetSysClockFreq>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	4b0d      	ldr	r3, [pc, #52]	; (8004f48 <HAL_RCC_ClockConfig+0x1b4>)
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	091b      	lsrs	r3, r3, #4
 8004f16:	f003 030f 	and.w	r3, r3, #15
 8004f1a:	490c      	ldr	r1, [pc, #48]	; (8004f4c <HAL_RCC_ClockConfig+0x1b8>)
 8004f1c:	5ccb      	ldrb	r3, [r1, r3]
 8004f1e:	f003 031f 	and.w	r3, r3, #31
 8004f22:	fa22 f303 	lsr.w	r3, r2, r3
 8004f26:	4a0a      	ldr	r2, [pc, #40]	; (8004f50 <HAL_RCC_ClockConfig+0x1bc>)
 8004f28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004f2a:	4b0a      	ldr	r3, [pc, #40]	; (8004f54 <HAL_RCC_ClockConfig+0x1c0>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f7fd fb4c 	bl	80025cc <HAL_InitTick>
 8004f34:	4603      	mov	r3, r0
 8004f36:	72fb      	strb	r3, [r7, #11]

  return status;
 8004f38:	7afb      	ldrb	r3, [r7, #11]
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3710      	adds	r7, #16
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}
 8004f42:	bf00      	nop
 8004f44:	40022000 	.word	0x40022000
 8004f48:	40021000 	.word	0x40021000
 8004f4c:	08008384 	.word	0x08008384
 8004f50:	20000008 	.word	0x20000008
 8004f54:	2000000c 	.word	0x2000000c

08004f58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b089      	sub	sp, #36	; 0x24
 8004f5c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	61fb      	str	r3, [r7, #28]
 8004f62:	2300      	movs	r3, #0
 8004f64:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f66:	4b3e      	ldr	r3, [pc, #248]	; (8005060 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	f003 030c 	and.w	r3, r3, #12
 8004f6e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f70:	4b3b      	ldr	r3, [pc, #236]	; (8005060 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f72:	68db      	ldr	r3, [r3, #12]
 8004f74:	f003 0303 	and.w	r3, r3, #3
 8004f78:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d005      	beq.n	8004f8c <HAL_RCC_GetSysClockFreq+0x34>
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	2b0c      	cmp	r3, #12
 8004f84:	d121      	bne.n	8004fca <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d11e      	bne.n	8004fca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004f8c:	4b34      	ldr	r3, [pc, #208]	; (8005060 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f003 0308 	and.w	r3, r3, #8
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d107      	bne.n	8004fa8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004f98:	4b31      	ldr	r3, [pc, #196]	; (8005060 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f9e:	0a1b      	lsrs	r3, r3, #8
 8004fa0:	f003 030f 	and.w	r3, r3, #15
 8004fa4:	61fb      	str	r3, [r7, #28]
 8004fa6:	e005      	b.n	8004fb4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004fa8:	4b2d      	ldr	r3, [pc, #180]	; (8005060 <HAL_RCC_GetSysClockFreq+0x108>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	091b      	lsrs	r3, r3, #4
 8004fae:	f003 030f 	and.w	r3, r3, #15
 8004fb2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004fb4:	4a2b      	ldr	r2, [pc, #172]	; (8005064 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fbc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d10d      	bne.n	8004fe0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004fc4:	69fb      	ldr	r3, [r7, #28]
 8004fc6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004fc8:	e00a      	b.n	8004fe0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	2b04      	cmp	r3, #4
 8004fce:	d102      	bne.n	8004fd6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004fd0:	4b25      	ldr	r3, [pc, #148]	; (8005068 <HAL_RCC_GetSysClockFreq+0x110>)
 8004fd2:	61bb      	str	r3, [r7, #24]
 8004fd4:	e004      	b.n	8004fe0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	2b08      	cmp	r3, #8
 8004fda:	d101      	bne.n	8004fe0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004fdc:	4b23      	ldr	r3, [pc, #140]	; (800506c <HAL_RCC_GetSysClockFreq+0x114>)
 8004fde:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	2b0c      	cmp	r3, #12
 8004fe4:	d134      	bne.n	8005050 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004fe6:	4b1e      	ldr	r3, [pc, #120]	; (8005060 <HAL_RCC_GetSysClockFreq+0x108>)
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	f003 0303 	and.w	r3, r3, #3
 8004fee:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	2b02      	cmp	r3, #2
 8004ff4:	d003      	beq.n	8004ffe <HAL_RCC_GetSysClockFreq+0xa6>
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	2b03      	cmp	r3, #3
 8004ffa:	d003      	beq.n	8005004 <HAL_RCC_GetSysClockFreq+0xac>
 8004ffc:	e005      	b.n	800500a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004ffe:	4b1a      	ldr	r3, [pc, #104]	; (8005068 <HAL_RCC_GetSysClockFreq+0x110>)
 8005000:	617b      	str	r3, [r7, #20]
      break;
 8005002:	e005      	b.n	8005010 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005004:	4b19      	ldr	r3, [pc, #100]	; (800506c <HAL_RCC_GetSysClockFreq+0x114>)
 8005006:	617b      	str	r3, [r7, #20]
      break;
 8005008:	e002      	b.n	8005010 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	617b      	str	r3, [r7, #20]
      break;
 800500e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005010:	4b13      	ldr	r3, [pc, #76]	; (8005060 <HAL_RCC_GetSysClockFreq+0x108>)
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	091b      	lsrs	r3, r3, #4
 8005016:	f003 0307 	and.w	r3, r3, #7
 800501a:	3301      	adds	r3, #1
 800501c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800501e:	4b10      	ldr	r3, [pc, #64]	; (8005060 <HAL_RCC_GetSysClockFreq+0x108>)
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	0a1b      	lsrs	r3, r3, #8
 8005024:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005028:	697a      	ldr	r2, [r7, #20]
 800502a:	fb02 f203 	mul.w	r2, r2, r3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	fbb2 f3f3 	udiv	r3, r2, r3
 8005034:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005036:	4b0a      	ldr	r3, [pc, #40]	; (8005060 <HAL_RCC_GetSysClockFreq+0x108>)
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	0e5b      	lsrs	r3, r3, #25
 800503c:	f003 0303 	and.w	r3, r3, #3
 8005040:	3301      	adds	r3, #1
 8005042:	005b      	lsls	r3, r3, #1
 8005044:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005046:	697a      	ldr	r2, [r7, #20]
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	fbb2 f3f3 	udiv	r3, r2, r3
 800504e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005050:	69bb      	ldr	r3, [r7, #24]
}
 8005052:	4618      	mov	r0, r3
 8005054:	3724      	adds	r7, #36	; 0x24
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr
 800505e:	bf00      	nop
 8005060:	40021000 	.word	0x40021000
 8005064:	0800839c 	.word	0x0800839c
 8005068:	00f42400 	.word	0x00f42400
 800506c:	007a1200 	.word	0x007a1200

08005070 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005070:	b480      	push	{r7}
 8005072:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005074:	4b03      	ldr	r3, [pc, #12]	; (8005084 <HAL_RCC_GetHCLKFreq+0x14>)
 8005076:	681b      	ldr	r3, [r3, #0]
}
 8005078:	4618      	mov	r0, r3
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr
 8005082:	bf00      	nop
 8005084:	20000008 	.word	0x20000008

08005088 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800508c:	f7ff fff0 	bl	8005070 <HAL_RCC_GetHCLKFreq>
 8005090:	4602      	mov	r2, r0
 8005092:	4b06      	ldr	r3, [pc, #24]	; (80050ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	0a1b      	lsrs	r3, r3, #8
 8005098:	f003 0307 	and.w	r3, r3, #7
 800509c:	4904      	ldr	r1, [pc, #16]	; (80050b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800509e:	5ccb      	ldrb	r3, [r1, r3]
 80050a0:	f003 031f 	and.w	r3, r3, #31
 80050a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	bd80      	pop	{r7, pc}
 80050ac:	40021000 	.word	0x40021000
 80050b0:	08008394 	.word	0x08008394

080050b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80050b8:	f7ff ffda 	bl	8005070 <HAL_RCC_GetHCLKFreq>
 80050bc:	4602      	mov	r2, r0
 80050be:	4b06      	ldr	r3, [pc, #24]	; (80050d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	0adb      	lsrs	r3, r3, #11
 80050c4:	f003 0307 	and.w	r3, r3, #7
 80050c8:	4904      	ldr	r1, [pc, #16]	; (80050dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80050ca:	5ccb      	ldrb	r3, [r1, r3]
 80050cc:	f003 031f 	and.w	r3, r3, #31
 80050d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	40021000 	.word	0x40021000
 80050dc:	08008394 	.word	0x08008394

080050e0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	220f      	movs	r2, #15
 80050ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80050f0:	4b12      	ldr	r3, [pc, #72]	; (800513c <HAL_RCC_GetClockConfig+0x5c>)
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	f003 0203 	and.w	r2, r3, #3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80050fc:	4b0f      	ldr	r3, [pc, #60]	; (800513c <HAL_RCC_GetClockConfig+0x5c>)
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005108:	4b0c      	ldr	r3, [pc, #48]	; (800513c <HAL_RCC_GetClockConfig+0x5c>)
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005114:	4b09      	ldr	r3, [pc, #36]	; (800513c <HAL_RCC_GetClockConfig+0x5c>)
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	08db      	lsrs	r3, r3, #3
 800511a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005122:	4b07      	ldr	r3, [pc, #28]	; (8005140 <HAL_RCC_GetClockConfig+0x60>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 0207 	and.w	r2, r3, #7
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	601a      	str	r2, [r3, #0]
}
 800512e:	bf00      	nop
 8005130:	370c      	adds	r7, #12
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop
 800513c:	40021000 	.word	0x40021000
 8005140:	40022000 	.word	0x40022000

08005144 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b086      	sub	sp, #24
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800514c:	2300      	movs	r3, #0
 800514e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005150:	4b2a      	ldr	r3, [pc, #168]	; (80051fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005152:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005154:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005158:	2b00      	cmp	r3, #0
 800515a:	d003      	beq.n	8005164 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800515c:	f7fe fcf0 	bl	8003b40 <HAL_PWREx_GetVoltageRange>
 8005160:	6178      	str	r0, [r7, #20]
 8005162:	e014      	b.n	800518e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005164:	4b25      	ldr	r3, [pc, #148]	; (80051fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005168:	4a24      	ldr	r2, [pc, #144]	; (80051fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800516a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800516e:	6593      	str	r3, [r2, #88]	; 0x58
 8005170:	4b22      	ldr	r3, [pc, #136]	; (80051fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005172:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005174:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005178:	60fb      	str	r3, [r7, #12]
 800517a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800517c:	f7fe fce0 	bl	8003b40 <HAL_PWREx_GetVoltageRange>
 8005180:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005182:	4b1e      	ldr	r3, [pc, #120]	; (80051fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005184:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005186:	4a1d      	ldr	r2, [pc, #116]	; (80051fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005188:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800518c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005194:	d10b      	bne.n	80051ae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2b80      	cmp	r3, #128	; 0x80
 800519a:	d919      	bls.n	80051d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2ba0      	cmp	r3, #160	; 0xa0
 80051a0:	d902      	bls.n	80051a8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80051a2:	2302      	movs	r3, #2
 80051a4:	613b      	str	r3, [r7, #16]
 80051a6:	e013      	b.n	80051d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80051a8:	2301      	movs	r3, #1
 80051aa:	613b      	str	r3, [r7, #16]
 80051ac:	e010      	b.n	80051d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2b80      	cmp	r3, #128	; 0x80
 80051b2:	d902      	bls.n	80051ba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80051b4:	2303      	movs	r3, #3
 80051b6:	613b      	str	r3, [r7, #16]
 80051b8:	e00a      	b.n	80051d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2b80      	cmp	r3, #128	; 0x80
 80051be:	d102      	bne.n	80051c6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80051c0:	2302      	movs	r3, #2
 80051c2:	613b      	str	r3, [r7, #16]
 80051c4:	e004      	b.n	80051d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2b70      	cmp	r3, #112	; 0x70
 80051ca:	d101      	bne.n	80051d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80051cc:	2301      	movs	r3, #1
 80051ce:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80051d0:	4b0b      	ldr	r3, [pc, #44]	; (8005200 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f023 0207 	bic.w	r2, r3, #7
 80051d8:	4909      	ldr	r1, [pc, #36]	; (8005200 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	4313      	orrs	r3, r2
 80051de:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80051e0:	4b07      	ldr	r3, [pc, #28]	; (8005200 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f003 0307 	and.w	r3, r3, #7
 80051e8:	693a      	ldr	r2, [r7, #16]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d001      	beq.n	80051f2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e000      	b.n	80051f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80051f2:	2300      	movs	r3, #0
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	3718      	adds	r7, #24
 80051f8:	46bd      	mov	sp, r7
 80051fa:	bd80      	pop	{r7, pc}
 80051fc:	40021000 	.word	0x40021000
 8005200:	40022000 	.word	0x40022000

08005204 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b086      	sub	sp, #24
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800520c:	2300      	movs	r3, #0
 800520e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005210:	2300      	movs	r3, #0
 8005212:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800521c:	2b00      	cmp	r3, #0
 800521e:	d041      	beq.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005224:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005228:	d02a      	beq.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800522a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800522e:	d824      	bhi.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005230:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005234:	d008      	beq.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005236:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800523a:	d81e      	bhi.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800523c:	2b00      	cmp	r3, #0
 800523e:	d00a      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005240:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005244:	d010      	beq.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005246:	e018      	b.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005248:	4b86      	ldr	r3, [pc, #536]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	4a85      	ldr	r2, [pc, #532]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800524e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005252:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005254:	e015      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	3304      	adds	r3, #4
 800525a:	2100      	movs	r1, #0
 800525c:	4618      	mov	r0, r3
 800525e:	f000 fabb 	bl	80057d8 <RCCEx_PLLSAI1_Config>
 8005262:	4603      	mov	r3, r0
 8005264:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005266:	e00c      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	3320      	adds	r3, #32
 800526c:	2100      	movs	r1, #0
 800526e:	4618      	mov	r0, r3
 8005270:	f000 fba6 	bl	80059c0 <RCCEx_PLLSAI2_Config>
 8005274:	4603      	mov	r3, r0
 8005276:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005278:	e003      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	74fb      	strb	r3, [r7, #19]
      break;
 800527e:	e000      	b.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005280:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005282:	7cfb      	ldrb	r3, [r7, #19]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d10b      	bne.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005288:	4b76      	ldr	r3, [pc, #472]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800528a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800528e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005296:	4973      	ldr	r1, [pc, #460]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005298:	4313      	orrs	r3, r2
 800529a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800529e:	e001      	b.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052a0:	7cfb      	ldrb	r3, [r7, #19]
 80052a2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d041      	beq.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80052b4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80052b8:	d02a      	beq.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80052ba:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80052be:	d824      	bhi.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80052c0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80052c4:	d008      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80052c6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80052ca:	d81e      	bhi.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d00a      	beq.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80052d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80052d4:	d010      	beq.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80052d6:	e018      	b.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80052d8:	4b62      	ldr	r3, [pc, #392]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	4a61      	ldr	r2, [pc, #388]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052e2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80052e4:	e015      	b.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	3304      	adds	r3, #4
 80052ea:	2100      	movs	r1, #0
 80052ec:	4618      	mov	r0, r3
 80052ee:	f000 fa73 	bl	80057d8 <RCCEx_PLLSAI1_Config>
 80052f2:	4603      	mov	r3, r0
 80052f4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80052f6:	e00c      	b.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	3320      	adds	r3, #32
 80052fc:	2100      	movs	r1, #0
 80052fe:	4618      	mov	r0, r3
 8005300:	f000 fb5e 	bl	80059c0 <RCCEx_PLLSAI2_Config>
 8005304:	4603      	mov	r3, r0
 8005306:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005308:	e003      	b.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	74fb      	strb	r3, [r7, #19]
      break;
 800530e:	e000      	b.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005310:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005312:	7cfb      	ldrb	r3, [r7, #19]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d10b      	bne.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005318:	4b52      	ldr	r3, [pc, #328]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800531a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800531e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005326:	494f      	ldr	r1, [pc, #316]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005328:	4313      	orrs	r3, r2
 800532a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800532e:	e001      	b.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005330:	7cfb      	ldrb	r3, [r7, #19]
 8005332:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800533c:	2b00      	cmp	r3, #0
 800533e:	f000 80a0 	beq.w	8005482 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005342:	2300      	movs	r3, #0
 8005344:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005346:	4b47      	ldr	r3, [pc, #284]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005348:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800534a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800534e:	2b00      	cmp	r3, #0
 8005350:	d101      	bne.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005352:	2301      	movs	r3, #1
 8005354:	e000      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005356:	2300      	movs	r3, #0
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00d      	beq.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800535c:	4b41      	ldr	r3, [pc, #260]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800535e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005360:	4a40      	ldr	r2, [pc, #256]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005362:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005366:	6593      	str	r3, [r2, #88]	; 0x58
 8005368:	4b3e      	ldr	r3, [pc, #248]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800536a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800536c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005370:	60bb      	str	r3, [r7, #8]
 8005372:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005374:	2301      	movs	r3, #1
 8005376:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005378:	4b3b      	ldr	r3, [pc, #236]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a3a      	ldr	r2, [pc, #232]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800537e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005382:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005384:	f7fd fb06 	bl	8002994 <HAL_GetTick>
 8005388:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800538a:	e009      	b.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800538c:	f7fd fb02 	bl	8002994 <HAL_GetTick>
 8005390:	4602      	mov	r2, r0
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	2b02      	cmp	r3, #2
 8005398:	d902      	bls.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800539a:	2303      	movs	r3, #3
 800539c:	74fb      	strb	r3, [r7, #19]
        break;
 800539e:	e005      	b.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80053a0:	4b31      	ldr	r3, [pc, #196]	; (8005468 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d0ef      	beq.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80053ac:	7cfb      	ldrb	r3, [r7, #19]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d15c      	bne.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80053b2:	4b2c      	ldr	r3, [pc, #176]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053bc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d01f      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053ca:	697a      	ldr	r2, [r7, #20]
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d019      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80053d0:	4b24      	ldr	r3, [pc, #144]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053da:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80053dc:	4b21      	ldr	r3, [pc, #132]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053e2:	4a20      	ldr	r2, [pc, #128]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80053ec:	4b1d      	ldr	r3, [pc, #116]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053f2:	4a1c      	ldr	r2, [pc, #112]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80053fc:	4a19      	ldr	r2, [pc, #100]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	f003 0301 	and.w	r3, r3, #1
 800540a:	2b00      	cmp	r3, #0
 800540c:	d016      	beq.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800540e:	f7fd fac1 	bl	8002994 <HAL_GetTick>
 8005412:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005414:	e00b      	b.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005416:	f7fd fabd 	bl	8002994 <HAL_GetTick>
 800541a:	4602      	mov	r2, r0
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	1ad3      	subs	r3, r2, r3
 8005420:	f241 3288 	movw	r2, #5000	; 0x1388
 8005424:	4293      	cmp	r3, r2
 8005426:	d902      	bls.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005428:	2303      	movs	r3, #3
 800542a:	74fb      	strb	r3, [r7, #19]
            break;
 800542c:	e006      	b.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800542e:	4b0d      	ldr	r3, [pc, #52]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005430:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005434:	f003 0302 	and.w	r3, r3, #2
 8005438:	2b00      	cmp	r3, #0
 800543a:	d0ec      	beq.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800543c:	7cfb      	ldrb	r3, [r7, #19]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d10c      	bne.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005442:	4b08      	ldr	r3, [pc, #32]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005444:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005448:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005452:	4904      	ldr	r1, [pc, #16]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005454:	4313      	orrs	r3, r2
 8005456:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800545a:	e009      	b.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800545c:	7cfb      	ldrb	r3, [r7, #19]
 800545e:	74bb      	strb	r3, [r7, #18]
 8005460:	e006      	b.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005462:	bf00      	nop
 8005464:	40021000 	.word	0x40021000
 8005468:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800546c:	7cfb      	ldrb	r3, [r7, #19]
 800546e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005470:	7c7b      	ldrb	r3, [r7, #17]
 8005472:	2b01      	cmp	r3, #1
 8005474:	d105      	bne.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005476:	4b9e      	ldr	r3, [pc, #632]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005478:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800547a:	4a9d      	ldr	r2, [pc, #628]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800547c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005480:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f003 0301 	and.w	r3, r3, #1
 800548a:	2b00      	cmp	r3, #0
 800548c:	d00a      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800548e:	4b98      	ldr	r3, [pc, #608]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005490:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005494:	f023 0203 	bic.w	r2, r3, #3
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800549c:	4994      	ldr	r1, [pc, #592]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800549e:	4313      	orrs	r3, r2
 80054a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0302 	and.w	r3, r3, #2
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d00a      	beq.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80054b0:	4b8f      	ldr	r3, [pc, #572]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054b6:	f023 020c 	bic.w	r2, r3, #12
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054be:	498c      	ldr	r1, [pc, #560]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054c0:	4313      	orrs	r3, r2
 80054c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f003 0304 	and.w	r3, r3, #4
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00a      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80054d2:	4b87      	ldr	r3, [pc, #540]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054d8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e0:	4983      	ldr	r1, [pc, #524]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054e2:	4313      	orrs	r3, r2
 80054e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 0308 	and.w	r3, r3, #8
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d00a      	beq.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80054f4:	4b7e      	ldr	r3, [pc, #504]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054fa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005502:	497b      	ldr	r1, [pc, #492]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005504:	4313      	orrs	r3, r2
 8005506:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 0310 	and.w	r3, r3, #16
 8005512:	2b00      	cmp	r3, #0
 8005514:	d00a      	beq.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005516:	4b76      	ldr	r3, [pc, #472]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005518:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800551c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005524:	4972      	ldr	r1, [pc, #456]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005526:	4313      	orrs	r3, r2
 8005528:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 0320 	and.w	r3, r3, #32
 8005534:	2b00      	cmp	r3, #0
 8005536:	d00a      	beq.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005538:	4b6d      	ldr	r3, [pc, #436]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800553a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800553e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005546:	496a      	ldr	r1, [pc, #424]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005548:	4313      	orrs	r3, r2
 800554a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00a      	beq.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800555a:	4b65      	ldr	r3, [pc, #404]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800555c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005560:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005568:	4961      	ldr	r1, [pc, #388]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800556a:	4313      	orrs	r3, r2
 800556c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005578:	2b00      	cmp	r3, #0
 800557a:	d00a      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800557c:	4b5c      	ldr	r3, [pc, #368]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800557e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005582:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800558a:	4959      	ldr	r1, [pc, #356]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800558c:	4313      	orrs	r3, r2
 800558e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00a      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800559e:	4b54      	ldr	r3, [pc, #336]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055a4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055ac:	4950      	ldr	r1, [pc, #320]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055ae:	4313      	orrs	r3, r2
 80055b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00a      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80055c0:	4b4b      	ldr	r3, [pc, #300]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055c6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055ce:	4948      	ldr	r1, [pc, #288]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055d0:	4313      	orrs	r3, r2
 80055d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d00a      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80055e2:	4b43      	ldr	r3, [pc, #268]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055f0:	493f      	ldr	r1, [pc, #252]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005600:	2b00      	cmp	r3, #0
 8005602:	d028      	beq.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005604:	4b3a      	ldr	r3, [pc, #232]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005606:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800560a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005612:	4937      	ldr	r1, [pc, #220]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005614:	4313      	orrs	r3, r2
 8005616:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800561e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005622:	d106      	bne.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005624:	4b32      	ldr	r3, [pc, #200]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	4a31      	ldr	r2, [pc, #196]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800562a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800562e:	60d3      	str	r3, [r2, #12]
 8005630:	e011      	b.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005636:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800563a:	d10c      	bne.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	3304      	adds	r3, #4
 8005640:	2101      	movs	r1, #1
 8005642:	4618      	mov	r0, r3
 8005644:	f000 f8c8 	bl	80057d8 <RCCEx_PLLSAI1_Config>
 8005648:	4603      	mov	r3, r0
 800564a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800564c:	7cfb      	ldrb	r3, [r7, #19]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d001      	beq.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005652:	7cfb      	ldrb	r3, [r7, #19]
 8005654:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d028      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005662:	4b23      	ldr	r3, [pc, #140]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005668:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005670:	491f      	ldr	r1, [pc, #124]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005672:	4313      	orrs	r3, r2
 8005674:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800567c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005680:	d106      	bne.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005682:	4b1b      	ldr	r3, [pc, #108]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	4a1a      	ldr	r2, [pc, #104]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005688:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800568c:	60d3      	str	r3, [r2, #12]
 800568e:	e011      	b.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005694:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005698:	d10c      	bne.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	3304      	adds	r3, #4
 800569e:	2101      	movs	r1, #1
 80056a0:	4618      	mov	r0, r3
 80056a2:	f000 f899 	bl	80057d8 <RCCEx_PLLSAI1_Config>
 80056a6:	4603      	mov	r3, r0
 80056a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80056aa:	7cfb      	ldrb	r3, [r7, #19]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d001      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80056b0:	7cfb      	ldrb	r3, [r7, #19]
 80056b2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d02b      	beq.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80056c0:	4b0b      	ldr	r3, [pc, #44]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056c6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056ce:	4908      	ldr	r1, [pc, #32]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80056de:	d109      	bne.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056e0:	4b03      	ldr	r3, [pc, #12]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	4a02      	ldr	r2, [pc, #8]	; (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056ea:	60d3      	str	r3, [r2, #12]
 80056ec:	e014      	b.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80056ee:	bf00      	nop
 80056f0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056f8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80056fc:	d10c      	bne.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	3304      	adds	r3, #4
 8005702:	2101      	movs	r1, #1
 8005704:	4618      	mov	r0, r3
 8005706:	f000 f867 	bl	80057d8 <RCCEx_PLLSAI1_Config>
 800570a:	4603      	mov	r3, r0
 800570c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800570e:	7cfb      	ldrb	r3, [r7, #19]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d001      	beq.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005714:	7cfb      	ldrb	r3, [r7, #19]
 8005716:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005720:	2b00      	cmp	r3, #0
 8005722:	d02f      	beq.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005724:	4b2b      	ldr	r3, [pc, #172]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005726:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800572a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005732:	4928      	ldr	r1, [pc, #160]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005734:	4313      	orrs	r3, r2
 8005736:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800573e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005742:	d10d      	bne.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	3304      	adds	r3, #4
 8005748:	2102      	movs	r1, #2
 800574a:	4618      	mov	r0, r3
 800574c:	f000 f844 	bl	80057d8 <RCCEx_PLLSAI1_Config>
 8005750:	4603      	mov	r3, r0
 8005752:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005754:	7cfb      	ldrb	r3, [r7, #19]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d014      	beq.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800575a:	7cfb      	ldrb	r3, [r7, #19]
 800575c:	74bb      	strb	r3, [r7, #18]
 800575e:	e011      	b.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005764:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005768:	d10c      	bne.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	3320      	adds	r3, #32
 800576e:	2102      	movs	r1, #2
 8005770:	4618      	mov	r0, r3
 8005772:	f000 f925 	bl	80059c0 <RCCEx_PLLSAI2_Config>
 8005776:	4603      	mov	r3, r0
 8005778:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800577a:	7cfb      	ldrb	r3, [r7, #19]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d001      	beq.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005780:	7cfb      	ldrb	r3, [r7, #19]
 8005782:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800578c:	2b00      	cmp	r3, #0
 800578e:	d00a      	beq.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005790:	4b10      	ldr	r3, [pc, #64]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005792:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005796:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800579e:	490d      	ldr	r1, [pc, #52]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80057a0:	4313      	orrs	r3, r2
 80057a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d00b      	beq.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80057b2:	4b08      	ldr	r3, [pc, #32]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80057b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057b8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057c2:	4904      	ldr	r1, [pc, #16]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80057c4:	4313      	orrs	r3, r2
 80057c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80057ca:	7cbb      	ldrb	r3, [r7, #18]
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3718      	adds	r7, #24
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	40021000 	.word	0x40021000

080057d8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80057e2:	2300      	movs	r3, #0
 80057e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80057e6:	4b75      	ldr	r3, [pc, #468]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80057e8:	68db      	ldr	r3, [r3, #12]
 80057ea:	f003 0303 	and.w	r3, r3, #3
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d018      	beq.n	8005824 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80057f2:	4b72      	ldr	r3, [pc, #456]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80057f4:	68db      	ldr	r3, [r3, #12]
 80057f6:	f003 0203 	and.w	r2, r3, #3
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	429a      	cmp	r2, r3
 8005800:	d10d      	bne.n	800581e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
       ||
 8005806:	2b00      	cmp	r3, #0
 8005808:	d009      	beq.n	800581e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800580a:	4b6c      	ldr	r3, [pc, #432]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	091b      	lsrs	r3, r3, #4
 8005810:	f003 0307 	and.w	r3, r3, #7
 8005814:	1c5a      	adds	r2, r3, #1
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	685b      	ldr	r3, [r3, #4]
       ||
 800581a:	429a      	cmp	r2, r3
 800581c:	d047      	beq.n	80058ae <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	73fb      	strb	r3, [r7, #15]
 8005822:	e044      	b.n	80058ae <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2b03      	cmp	r3, #3
 800582a:	d018      	beq.n	800585e <RCCEx_PLLSAI1_Config+0x86>
 800582c:	2b03      	cmp	r3, #3
 800582e:	d825      	bhi.n	800587c <RCCEx_PLLSAI1_Config+0xa4>
 8005830:	2b01      	cmp	r3, #1
 8005832:	d002      	beq.n	800583a <RCCEx_PLLSAI1_Config+0x62>
 8005834:	2b02      	cmp	r3, #2
 8005836:	d009      	beq.n	800584c <RCCEx_PLLSAI1_Config+0x74>
 8005838:	e020      	b.n	800587c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800583a:	4b60      	ldr	r3, [pc, #384]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 0302 	and.w	r3, r3, #2
 8005842:	2b00      	cmp	r3, #0
 8005844:	d11d      	bne.n	8005882 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800584a:	e01a      	b.n	8005882 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800584c:	4b5b      	ldr	r3, [pc, #364]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005854:	2b00      	cmp	r3, #0
 8005856:	d116      	bne.n	8005886 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800585c:	e013      	b.n	8005886 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800585e:	4b57      	ldr	r3, [pc, #348]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005866:	2b00      	cmp	r3, #0
 8005868:	d10f      	bne.n	800588a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800586a:	4b54      	ldr	r3, [pc, #336]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005872:	2b00      	cmp	r3, #0
 8005874:	d109      	bne.n	800588a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800587a:	e006      	b.n	800588a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800587c:	2301      	movs	r3, #1
 800587e:	73fb      	strb	r3, [r7, #15]
      break;
 8005880:	e004      	b.n	800588c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005882:	bf00      	nop
 8005884:	e002      	b.n	800588c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005886:	bf00      	nop
 8005888:	e000      	b.n	800588c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800588a:	bf00      	nop
    }

    if(status == HAL_OK)
 800588c:	7bfb      	ldrb	r3, [r7, #15]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d10d      	bne.n	80058ae <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005892:	4b4a      	ldr	r3, [pc, #296]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6819      	ldr	r1, [r3, #0]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	3b01      	subs	r3, #1
 80058a4:	011b      	lsls	r3, r3, #4
 80058a6:	430b      	orrs	r3, r1
 80058a8:	4944      	ldr	r1, [pc, #272]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80058aa:	4313      	orrs	r3, r2
 80058ac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80058ae:	7bfb      	ldrb	r3, [r7, #15]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d17d      	bne.n	80059b0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80058b4:	4b41      	ldr	r3, [pc, #260]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a40      	ldr	r2, [pc, #256]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80058ba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80058be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058c0:	f7fd f868 	bl	8002994 <HAL_GetTick>
 80058c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80058c6:	e009      	b.n	80058dc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80058c8:	f7fd f864 	bl	8002994 <HAL_GetTick>
 80058cc:	4602      	mov	r2, r0
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	d902      	bls.n	80058dc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80058d6:	2303      	movs	r3, #3
 80058d8:	73fb      	strb	r3, [r7, #15]
        break;
 80058da:	e005      	b.n	80058e8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80058dc:	4b37      	ldr	r3, [pc, #220]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d1ef      	bne.n	80058c8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80058e8:	7bfb      	ldrb	r3, [r7, #15]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d160      	bne.n	80059b0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d111      	bne.n	8005918 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80058f4:	4b31      	ldr	r3, [pc, #196]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80058f6:	691b      	ldr	r3, [r3, #16]
 80058f8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80058fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	6892      	ldr	r2, [r2, #8]
 8005904:	0211      	lsls	r1, r2, #8
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	68d2      	ldr	r2, [r2, #12]
 800590a:	0912      	lsrs	r2, r2, #4
 800590c:	0452      	lsls	r2, r2, #17
 800590e:	430a      	orrs	r2, r1
 8005910:	492a      	ldr	r1, [pc, #168]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005912:	4313      	orrs	r3, r2
 8005914:	610b      	str	r3, [r1, #16]
 8005916:	e027      	b.n	8005968 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	2b01      	cmp	r3, #1
 800591c:	d112      	bne.n	8005944 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800591e:	4b27      	ldr	r3, [pc, #156]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005926:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	6892      	ldr	r2, [r2, #8]
 800592e:	0211      	lsls	r1, r2, #8
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	6912      	ldr	r2, [r2, #16]
 8005934:	0852      	lsrs	r2, r2, #1
 8005936:	3a01      	subs	r2, #1
 8005938:	0552      	lsls	r2, r2, #21
 800593a:	430a      	orrs	r2, r1
 800593c:	491f      	ldr	r1, [pc, #124]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800593e:	4313      	orrs	r3, r2
 8005940:	610b      	str	r3, [r1, #16]
 8005942:	e011      	b.n	8005968 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005944:	4b1d      	ldr	r3, [pc, #116]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005946:	691b      	ldr	r3, [r3, #16]
 8005948:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800594c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	6892      	ldr	r2, [r2, #8]
 8005954:	0211      	lsls	r1, r2, #8
 8005956:	687a      	ldr	r2, [r7, #4]
 8005958:	6952      	ldr	r2, [r2, #20]
 800595a:	0852      	lsrs	r2, r2, #1
 800595c:	3a01      	subs	r2, #1
 800595e:	0652      	lsls	r2, r2, #25
 8005960:	430a      	orrs	r2, r1
 8005962:	4916      	ldr	r1, [pc, #88]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005964:	4313      	orrs	r3, r2
 8005966:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005968:	4b14      	ldr	r3, [pc, #80]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a13      	ldr	r2, [pc, #76]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 800596e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005972:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005974:	f7fd f80e 	bl	8002994 <HAL_GetTick>
 8005978:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800597a:	e009      	b.n	8005990 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800597c:	f7fd f80a 	bl	8002994 <HAL_GetTick>
 8005980:	4602      	mov	r2, r0
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	1ad3      	subs	r3, r2, r3
 8005986:	2b02      	cmp	r3, #2
 8005988:	d902      	bls.n	8005990 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800598a:	2303      	movs	r3, #3
 800598c:	73fb      	strb	r3, [r7, #15]
          break;
 800598e:	e005      	b.n	800599c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005990:	4b0a      	ldr	r3, [pc, #40]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005998:	2b00      	cmp	r3, #0
 800599a:	d0ef      	beq.n	800597c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800599c:	7bfb      	ldrb	r3, [r7, #15]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d106      	bne.n	80059b0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80059a2:	4b06      	ldr	r3, [pc, #24]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80059a4:	691a      	ldr	r2, [r3, #16]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	699b      	ldr	r3, [r3, #24]
 80059aa:	4904      	ldr	r1, [pc, #16]	; (80059bc <RCCEx_PLLSAI1_Config+0x1e4>)
 80059ac:	4313      	orrs	r3, r2
 80059ae:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80059b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3710      	adds	r7, #16
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
 80059ba:	bf00      	nop
 80059bc:	40021000 	.word	0x40021000

080059c0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b084      	sub	sp, #16
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80059ca:	2300      	movs	r3, #0
 80059cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80059ce:	4b6a      	ldr	r3, [pc, #424]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059d0:	68db      	ldr	r3, [r3, #12]
 80059d2:	f003 0303 	and.w	r3, r3, #3
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d018      	beq.n	8005a0c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80059da:	4b67      	ldr	r3, [pc, #412]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059dc:	68db      	ldr	r3, [r3, #12]
 80059de:	f003 0203 	and.w	r2, r3, #3
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d10d      	bne.n	8005a06 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
       ||
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d009      	beq.n	8005a06 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80059f2:	4b61      	ldr	r3, [pc, #388]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	091b      	lsrs	r3, r3, #4
 80059f8:	f003 0307 	and.w	r3, r3, #7
 80059fc:	1c5a      	adds	r2, r3, #1
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	685b      	ldr	r3, [r3, #4]
       ||
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d047      	beq.n	8005a96 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	73fb      	strb	r3, [r7, #15]
 8005a0a:	e044      	b.n	8005a96 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	2b03      	cmp	r3, #3
 8005a12:	d018      	beq.n	8005a46 <RCCEx_PLLSAI2_Config+0x86>
 8005a14:	2b03      	cmp	r3, #3
 8005a16:	d825      	bhi.n	8005a64 <RCCEx_PLLSAI2_Config+0xa4>
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d002      	beq.n	8005a22 <RCCEx_PLLSAI2_Config+0x62>
 8005a1c:	2b02      	cmp	r3, #2
 8005a1e:	d009      	beq.n	8005a34 <RCCEx_PLLSAI2_Config+0x74>
 8005a20:	e020      	b.n	8005a64 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005a22:	4b55      	ldr	r3, [pc, #340]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f003 0302 	and.w	r3, r3, #2
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d11d      	bne.n	8005a6a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a32:	e01a      	b.n	8005a6a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005a34:	4b50      	ldr	r3, [pc, #320]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d116      	bne.n	8005a6e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a44:	e013      	b.n	8005a6e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005a46:	4b4c      	ldr	r3, [pc, #304]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d10f      	bne.n	8005a72 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005a52:	4b49      	ldr	r3, [pc, #292]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d109      	bne.n	8005a72 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005a62:	e006      	b.n	8005a72 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	73fb      	strb	r3, [r7, #15]
      break;
 8005a68:	e004      	b.n	8005a74 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005a6a:	bf00      	nop
 8005a6c:	e002      	b.n	8005a74 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005a6e:	bf00      	nop
 8005a70:	e000      	b.n	8005a74 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005a72:	bf00      	nop
    }

    if(status == HAL_OK)
 8005a74:	7bfb      	ldrb	r3, [r7, #15]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d10d      	bne.n	8005a96 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005a7a:	4b3f      	ldr	r3, [pc, #252]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a7c:	68db      	ldr	r3, [r3, #12]
 8005a7e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6819      	ldr	r1, [r3, #0]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	3b01      	subs	r3, #1
 8005a8c:	011b      	lsls	r3, r3, #4
 8005a8e:	430b      	orrs	r3, r1
 8005a90:	4939      	ldr	r1, [pc, #228]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a92:	4313      	orrs	r3, r2
 8005a94:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005a96:	7bfb      	ldrb	r3, [r7, #15]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d167      	bne.n	8005b6c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005a9c:	4b36      	ldr	r3, [pc, #216]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a35      	ldr	r2, [pc, #212]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005aa2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005aa6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005aa8:	f7fc ff74 	bl	8002994 <HAL_GetTick>
 8005aac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005aae:	e009      	b.n	8005ac4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005ab0:	f7fc ff70 	bl	8002994 <HAL_GetTick>
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	1ad3      	subs	r3, r2, r3
 8005aba:	2b02      	cmp	r3, #2
 8005abc:	d902      	bls.n	8005ac4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005abe:	2303      	movs	r3, #3
 8005ac0:	73fb      	strb	r3, [r7, #15]
        break;
 8005ac2:	e005      	b.n	8005ad0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005ac4:	4b2c      	ldr	r3, [pc, #176]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d1ef      	bne.n	8005ab0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005ad0:	7bfb      	ldrb	r3, [r7, #15]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d14a      	bne.n	8005b6c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d111      	bne.n	8005b00 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005adc:	4b26      	ldr	r3, [pc, #152]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ade:	695b      	ldr	r3, [r3, #20]
 8005ae0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005ae4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ae8:	687a      	ldr	r2, [r7, #4]
 8005aea:	6892      	ldr	r2, [r2, #8]
 8005aec:	0211      	lsls	r1, r2, #8
 8005aee:	687a      	ldr	r2, [r7, #4]
 8005af0:	68d2      	ldr	r2, [r2, #12]
 8005af2:	0912      	lsrs	r2, r2, #4
 8005af4:	0452      	lsls	r2, r2, #17
 8005af6:	430a      	orrs	r2, r1
 8005af8:	491f      	ldr	r1, [pc, #124]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005afa:	4313      	orrs	r3, r2
 8005afc:	614b      	str	r3, [r1, #20]
 8005afe:	e011      	b.n	8005b24 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005b00:	4b1d      	ldr	r3, [pc, #116]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b02:	695b      	ldr	r3, [r3, #20]
 8005b04:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005b08:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	6892      	ldr	r2, [r2, #8]
 8005b10:	0211      	lsls	r1, r2, #8
 8005b12:	687a      	ldr	r2, [r7, #4]
 8005b14:	6912      	ldr	r2, [r2, #16]
 8005b16:	0852      	lsrs	r2, r2, #1
 8005b18:	3a01      	subs	r2, #1
 8005b1a:	0652      	lsls	r2, r2, #25
 8005b1c:	430a      	orrs	r2, r1
 8005b1e:	4916      	ldr	r1, [pc, #88]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b20:	4313      	orrs	r3, r2
 8005b22:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005b24:	4b14      	ldr	r3, [pc, #80]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4a13      	ldr	r2, [pc, #76]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b2e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b30:	f7fc ff30 	bl	8002994 <HAL_GetTick>
 8005b34:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005b36:	e009      	b.n	8005b4c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005b38:	f7fc ff2c 	bl	8002994 <HAL_GetTick>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	1ad3      	subs	r3, r2, r3
 8005b42:	2b02      	cmp	r3, #2
 8005b44:	d902      	bls.n	8005b4c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005b46:	2303      	movs	r3, #3
 8005b48:	73fb      	strb	r3, [r7, #15]
          break;
 8005b4a:	e005      	b.n	8005b58 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005b4c:	4b0a      	ldr	r3, [pc, #40]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d0ef      	beq.n	8005b38 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005b58:	7bfb      	ldrb	r3, [r7, #15]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d106      	bne.n	8005b6c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005b5e:	4b06      	ldr	r3, [pc, #24]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b60:	695a      	ldr	r2, [r3, #20]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	695b      	ldr	r3, [r3, #20]
 8005b66:	4904      	ldr	r1, [pc, #16]	; (8005b78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3710      	adds	r7, #16
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
 8005b76:	bf00      	nop
 8005b78:	40021000 	.word	0x40021000

08005b7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b082      	sub	sp, #8
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d101      	bne.n	8005b8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e049      	b.n	8005c22 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d106      	bne.n	8005ba8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f7fc fc96 	bl	80024d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2202      	movs	r2, #2
 8005bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	3304      	adds	r3, #4
 8005bb8:	4619      	mov	r1, r3
 8005bba:	4610      	mov	r0, r2
 8005bbc:	f000 fab4 	bl	8006128 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c20:	2300      	movs	r3, #0
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3708      	adds	r7, #8
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
	...

08005c2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b085      	sub	sp, #20
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d001      	beq.n	8005c44 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	e04f      	b.n	8005ce4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2202      	movs	r2, #2
 8005c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68da      	ldr	r2, [r3, #12]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f042 0201 	orr.w	r2, r2, #1
 8005c5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a23      	ldr	r2, [pc, #140]	; (8005cf0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d01d      	beq.n	8005ca2 <HAL_TIM_Base_Start_IT+0x76>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c6e:	d018      	beq.n	8005ca2 <HAL_TIM_Base_Start_IT+0x76>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a1f      	ldr	r2, [pc, #124]	; (8005cf4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d013      	beq.n	8005ca2 <HAL_TIM_Base_Start_IT+0x76>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a1e      	ldr	r2, [pc, #120]	; (8005cf8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d00e      	beq.n	8005ca2 <HAL_TIM_Base_Start_IT+0x76>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a1c      	ldr	r2, [pc, #112]	; (8005cfc <HAL_TIM_Base_Start_IT+0xd0>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d009      	beq.n	8005ca2 <HAL_TIM_Base_Start_IT+0x76>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a1b      	ldr	r2, [pc, #108]	; (8005d00 <HAL_TIM_Base_Start_IT+0xd4>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d004      	beq.n	8005ca2 <HAL_TIM_Base_Start_IT+0x76>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a19      	ldr	r2, [pc, #100]	; (8005d04 <HAL_TIM_Base_Start_IT+0xd8>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d115      	bne.n	8005cce <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	689a      	ldr	r2, [r3, #8]
 8005ca8:	4b17      	ldr	r3, [pc, #92]	; (8005d08 <HAL_TIM_Base_Start_IT+0xdc>)
 8005caa:	4013      	ands	r3, r2
 8005cac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2b06      	cmp	r3, #6
 8005cb2:	d015      	beq.n	8005ce0 <HAL_TIM_Base_Start_IT+0xb4>
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cba:	d011      	beq.n	8005ce0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f042 0201 	orr.w	r2, r2, #1
 8005cca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ccc:	e008      	b.n	8005ce0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f042 0201 	orr.w	r2, r2, #1
 8005cdc:	601a      	str	r2, [r3, #0]
 8005cde:	e000      	b.n	8005ce2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ce0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ce2:	2300      	movs	r3, #0
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3714      	adds	r7, #20
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr
 8005cf0:	40012c00 	.word	0x40012c00
 8005cf4:	40000400 	.word	0x40000400
 8005cf8:	40000800 	.word	0x40000800
 8005cfc:	40000c00 	.word	0x40000c00
 8005d00:	40013400 	.word	0x40013400
 8005d04:	40014000 	.word	0x40014000
 8005d08:	00010007 	.word	0x00010007

08005d0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b082      	sub	sp, #8
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	691b      	ldr	r3, [r3, #16]
 8005d1a:	f003 0302 	and.w	r3, r3, #2
 8005d1e:	2b02      	cmp	r3, #2
 8005d20:	d122      	bne.n	8005d68 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	f003 0302 	and.w	r3, r3, #2
 8005d2c:	2b02      	cmp	r3, #2
 8005d2e:	d11b      	bne.n	8005d68 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f06f 0202 	mvn.w	r2, #2
 8005d38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2201      	movs	r2, #1
 8005d3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	699b      	ldr	r3, [r3, #24]
 8005d46:	f003 0303 	and.w	r3, r3, #3
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d003      	beq.n	8005d56 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f000 f9cb 	bl	80060ea <HAL_TIM_IC_CaptureCallback>
 8005d54:	e005      	b.n	8005d62 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d56:	6878      	ldr	r0, [r7, #4]
 8005d58:	f000 f9bd 	bl	80060d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	f000 f9ce 	bl	80060fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2200      	movs	r2, #0
 8005d66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	f003 0304 	and.w	r3, r3, #4
 8005d72:	2b04      	cmp	r3, #4
 8005d74:	d122      	bne.n	8005dbc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	68db      	ldr	r3, [r3, #12]
 8005d7c:	f003 0304 	and.w	r3, r3, #4
 8005d80:	2b04      	cmp	r3, #4
 8005d82:	d11b      	bne.n	8005dbc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f06f 0204 	mvn.w	r2, #4
 8005d8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2202      	movs	r2, #2
 8005d92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	699b      	ldr	r3, [r3, #24]
 8005d9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d003      	beq.n	8005daa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f000 f9a1 	bl	80060ea <HAL_TIM_IC_CaptureCallback>
 8005da8:	e005      	b.n	8005db6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 f993 	bl	80060d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f000 f9a4 	bl	80060fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2200      	movs	r2, #0
 8005dba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	f003 0308 	and.w	r3, r3, #8
 8005dc6:	2b08      	cmp	r3, #8
 8005dc8:	d122      	bne.n	8005e10 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	f003 0308 	and.w	r3, r3, #8
 8005dd4:	2b08      	cmp	r3, #8
 8005dd6:	d11b      	bne.n	8005e10 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f06f 0208 	mvn.w	r2, #8
 8005de0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2204      	movs	r2, #4
 8005de6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	69db      	ldr	r3, [r3, #28]
 8005dee:	f003 0303 	and.w	r3, r3, #3
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d003      	beq.n	8005dfe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f000 f977 	bl	80060ea <HAL_TIM_IC_CaptureCallback>
 8005dfc:	e005      	b.n	8005e0a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f000 f969 	bl	80060d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f000 f97a 	bl	80060fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	691b      	ldr	r3, [r3, #16]
 8005e16:	f003 0310 	and.w	r3, r3, #16
 8005e1a:	2b10      	cmp	r3, #16
 8005e1c:	d122      	bne.n	8005e64 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	f003 0310 	and.w	r3, r3, #16
 8005e28:	2b10      	cmp	r3, #16
 8005e2a:	d11b      	bne.n	8005e64 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f06f 0210 	mvn.w	r2, #16
 8005e34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2208      	movs	r2, #8
 8005e3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	69db      	ldr	r3, [r3, #28]
 8005e42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d003      	beq.n	8005e52 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f000 f94d 	bl	80060ea <HAL_TIM_IC_CaptureCallback>
 8005e50:	e005      	b.n	8005e5e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f000 f93f 	bl	80060d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f000 f950 	bl	80060fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	691b      	ldr	r3, [r3, #16]
 8005e6a:	f003 0301 	and.w	r3, r3, #1
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	d10e      	bne.n	8005e90 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	f003 0301 	and.w	r3, r3, #1
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d107      	bne.n	8005e90 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f06f 0201 	mvn.w	r2, #1
 8005e88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f7fb fe02 	bl	8001a94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	691b      	ldr	r3, [r3, #16]
 8005e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e9a:	2b80      	cmp	r3, #128	; 0x80
 8005e9c:	d10e      	bne.n	8005ebc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	68db      	ldr	r3, [r3, #12]
 8005ea4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ea8:	2b80      	cmp	r3, #128	; 0x80
 8005eaa:	d107      	bne.n	8005ebc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005eb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f000 fafc 	bl	80064b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	691b      	ldr	r3, [r3, #16]
 8005ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ec6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005eca:	d10e      	bne.n	8005eea <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	68db      	ldr	r3, [r3, #12]
 8005ed2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ed6:	2b80      	cmp	r3, #128	; 0x80
 8005ed8:	d107      	bne.n	8005eea <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005ee2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f000 faef 	bl	80064c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	691b      	ldr	r3, [r3, #16]
 8005ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ef4:	2b40      	cmp	r3, #64	; 0x40
 8005ef6:	d10e      	bne.n	8005f16 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68db      	ldr	r3, [r3, #12]
 8005efe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f02:	2b40      	cmp	r3, #64	; 0x40
 8005f04:	d107      	bne.n	8005f16 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005f0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f000 f8fe 	bl	8006112 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	691b      	ldr	r3, [r3, #16]
 8005f1c:	f003 0320 	and.w	r3, r3, #32
 8005f20:	2b20      	cmp	r3, #32
 8005f22:	d10e      	bne.n	8005f42 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68db      	ldr	r3, [r3, #12]
 8005f2a:	f003 0320 	and.w	r3, r3, #32
 8005f2e:	2b20      	cmp	r3, #32
 8005f30:	d107      	bne.n	8005f42 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f06f 0220 	mvn.w	r2, #32
 8005f3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f000 faaf 	bl	80064a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f42:	bf00      	nop
 8005f44:	3708      	adds	r7, #8
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}

08005f4a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f4a:	b580      	push	{r7, lr}
 8005f4c:	b084      	sub	sp, #16
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
 8005f52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	d101      	bne.n	8005f62 <HAL_TIM_ConfigClockSource+0x18>
 8005f5e:	2302      	movs	r3, #2
 8005f60:	e0b5      	b.n	80060ce <HAL_TIM_ConfigClockSource+0x184>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2201      	movs	r2, #1
 8005f66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2202      	movs	r2, #2
 8005f6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f80:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005f84:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f8c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	68fa      	ldr	r2, [r7, #12]
 8005f94:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f9e:	d03e      	beq.n	800601e <HAL_TIM_ConfigClockSource+0xd4>
 8005fa0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fa4:	f200 8087 	bhi.w	80060b6 <HAL_TIM_ConfigClockSource+0x16c>
 8005fa8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fac:	f000 8085 	beq.w	80060ba <HAL_TIM_ConfigClockSource+0x170>
 8005fb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fb4:	d87f      	bhi.n	80060b6 <HAL_TIM_ConfigClockSource+0x16c>
 8005fb6:	2b70      	cmp	r3, #112	; 0x70
 8005fb8:	d01a      	beq.n	8005ff0 <HAL_TIM_ConfigClockSource+0xa6>
 8005fba:	2b70      	cmp	r3, #112	; 0x70
 8005fbc:	d87b      	bhi.n	80060b6 <HAL_TIM_ConfigClockSource+0x16c>
 8005fbe:	2b60      	cmp	r3, #96	; 0x60
 8005fc0:	d050      	beq.n	8006064 <HAL_TIM_ConfigClockSource+0x11a>
 8005fc2:	2b60      	cmp	r3, #96	; 0x60
 8005fc4:	d877      	bhi.n	80060b6 <HAL_TIM_ConfigClockSource+0x16c>
 8005fc6:	2b50      	cmp	r3, #80	; 0x50
 8005fc8:	d03c      	beq.n	8006044 <HAL_TIM_ConfigClockSource+0xfa>
 8005fca:	2b50      	cmp	r3, #80	; 0x50
 8005fcc:	d873      	bhi.n	80060b6 <HAL_TIM_ConfigClockSource+0x16c>
 8005fce:	2b40      	cmp	r3, #64	; 0x40
 8005fd0:	d058      	beq.n	8006084 <HAL_TIM_ConfigClockSource+0x13a>
 8005fd2:	2b40      	cmp	r3, #64	; 0x40
 8005fd4:	d86f      	bhi.n	80060b6 <HAL_TIM_ConfigClockSource+0x16c>
 8005fd6:	2b30      	cmp	r3, #48	; 0x30
 8005fd8:	d064      	beq.n	80060a4 <HAL_TIM_ConfigClockSource+0x15a>
 8005fda:	2b30      	cmp	r3, #48	; 0x30
 8005fdc:	d86b      	bhi.n	80060b6 <HAL_TIM_ConfigClockSource+0x16c>
 8005fde:	2b20      	cmp	r3, #32
 8005fe0:	d060      	beq.n	80060a4 <HAL_TIM_ConfigClockSource+0x15a>
 8005fe2:	2b20      	cmp	r3, #32
 8005fe4:	d867      	bhi.n	80060b6 <HAL_TIM_ConfigClockSource+0x16c>
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d05c      	beq.n	80060a4 <HAL_TIM_ConfigClockSource+0x15a>
 8005fea:	2b10      	cmp	r3, #16
 8005fec:	d05a      	beq.n	80060a4 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005fee:	e062      	b.n	80060b6 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6818      	ldr	r0, [r3, #0]
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	6899      	ldr	r1, [r3, #8]
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	685a      	ldr	r2, [r3, #4]
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	68db      	ldr	r3, [r3, #12]
 8006000:	f000 f9a6 	bl	8006350 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006012:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	68fa      	ldr	r2, [r7, #12]
 800601a:	609a      	str	r2, [r3, #8]
      break;
 800601c:	e04e      	b.n	80060bc <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6818      	ldr	r0, [r3, #0]
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	6899      	ldr	r1, [r3, #8]
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	685a      	ldr	r2, [r3, #4]
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	68db      	ldr	r3, [r3, #12]
 800602e:	f000 f98f 	bl	8006350 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	689a      	ldr	r2, [r3, #8]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006040:	609a      	str	r2, [r3, #8]
      break;
 8006042:	e03b      	b.n	80060bc <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6818      	ldr	r0, [r3, #0]
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	6859      	ldr	r1, [r3, #4]
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	68db      	ldr	r3, [r3, #12]
 8006050:	461a      	mov	r2, r3
 8006052:	f000 f903 	bl	800625c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	2150      	movs	r1, #80	; 0x50
 800605c:	4618      	mov	r0, r3
 800605e:	f000 f95c 	bl	800631a <TIM_ITRx_SetConfig>
      break;
 8006062:	e02b      	b.n	80060bc <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6818      	ldr	r0, [r3, #0]
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	6859      	ldr	r1, [r3, #4]
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	461a      	mov	r2, r3
 8006072:	f000 f922 	bl	80062ba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	2160      	movs	r1, #96	; 0x60
 800607c:	4618      	mov	r0, r3
 800607e:	f000 f94c 	bl	800631a <TIM_ITRx_SetConfig>
      break;
 8006082:	e01b      	b.n	80060bc <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6818      	ldr	r0, [r3, #0]
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	6859      	ldr	r1, [r3, #4]
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	461a      	mov	r2, r3
 8006092:	f000 f8e3 	bl	800625c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	2140      	movs	r1, #64	; 0x40
 800609c:	4618      	mov	r0, r3
 800609e:	f000 f93c 	bl	800631a <TIM_ITRx_SetConfig>
      break;
 80060a2:	e00b      	b.n	80060bc <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4619      	mov	r1, r3
 80060ae:	4610      	mov	r0, r2
 80060b0:	f000 f933 	bl	800631a <TIM_ITRx_SetConfig>
        break;
 80060b4:	e002      	b.n	80060bc <HAL_TIM_ConfigClockSource+0x172>
      break;
 80060b6:	bf00      	nop
 80060b8:	e000      	b.n	80060bc <HAL_TIM_ConfigClockSource+0x172>
      break;
 80060ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2201      	movs	r2, #1
 80060c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2200      	movs	r2, #0
 80060c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80060cc:	2300      	movs	r3, #0
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	3710      	adds	r7, #16
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}

080060d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060d6:	b480      	push	{r7}
 80060d8:	b083      	sub	sp, #12
 80060da:	af00      	add	r7, sp, #0
 80060dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80060de:	bf00      	nop
 80060e0:	370c      	adds	r7, #12
 80060e2:	46bd      	mov	sp, r7
 80060e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e8:	4770      	bx	lr

080060ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060ea:	b480      	push	{r7}
 80060ec:	b083      	sub	sp, #12
 80060ee:	af00      	add	r7, sp, #0
 80060f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060f2:	bf00      	nop
 80060f4:	370c      	adds	r7, #12
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr

080060fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80060fe:	b480      	push	{r7}
 8006100:	b083      	sub	sp, #12
 8006102:	af00      	add	r7, sp, #0
 8006104:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006106:	bf00      	nop
 8006108:	370c      	adds	r7, #12
 800610a:	46bd      	mov	sp, r7
 800610c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006110:	4770      	bx	lr

08006112 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006112:	b480      	push	{r7}
 8006114:	b083      	sub	sp, #12
 8006116:	af00      	add	r7, sp, #0
 8006118:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800611a:	bf00      	nop
 800611c:	370c      	adds	r7, #12
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr
	...

08006128 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006128:	b480      	push	{r7}
 800612a:	b085      	sub	sp, #20
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	4a40      	ldr	r2, [pc, #256]	; (800623c <TIM_Base_SetConfig+0x114>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d013      	beq.n	8006168 <TIM_Base_SetConfig+0x40>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006146:	d00f      	beq.n	8006168 <TIM_Base_SetConfig+0x40>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	4a3d      	ldr	r2, [pc, #244]	; (8006240 <TIM_Base_SetConfig+0x118>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d00b      	beq.n	8006168 <TIM_Base_SetConfig+0x40>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4a3c      	ldr	r2, [pc, #240]	; (8006244 <TIM_Base_SetConfig+0x11c>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d007      	beq.n	8006168 <TIM_Base_SetConfig+0x40>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	4a3b      	ldr	r2, [pc, #236]	; (8006248 <TIM_Base_SetConfig+0x120>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d003      	beq.n	8006168 <TIM_Base_SetConfig+0x40>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4a3a      	ldr	r2, [pc, #232]	; (800624c <TIM_Base_SetConfig+0x124>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d108      	bne.n	800617a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800616e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	68fa      	ldr	r2, [r7, #12]
 8006176:	4313      	orrs	r3, r2
 8006178:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	4a2f      	ldr	r2, [pc, #188]	; (800623c <TIM_Base_SetConfig+0x114>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d01f      	beq.n	80061c2 <TIM_Base_SetConfig+0x9a>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006188:	d01b      	beq.n	80061c2 <TIM_Base_SetConfig+0x9a>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	4a2c      	ldr	r2, [pc, #176]	; (8006240 <TIM_Base_SetConfig+0x118>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d017      	beq.n	80061c2 <TIM_Base_SetConfig+0x9a>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	4a2b      	ldr	r2, [pc, #172]	; (8006244 <TIM_Base_SetConfig+0x11c>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d013      	beq.n	80061c2 <TIM_Base_SetConfig+0x9a>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4a2a      	ldr	r2, [pc, #168]	; (8006248 <TIM_Base_SetConfig+0x120>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d00f      	beq.n	80061c2 <TIM_Base_SetConfig+0x9a>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a29      	ldr	r2, [pc, #164]	; (800624c <TIM_Base_SetConfig+0x124>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d00b      	beq.n	80061c2 <TIM_Base_SetConfig+0x9a>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a28      	ldr	r2, [pc, #160]	; (8006250 <TIM_Base_SetConfig+0x128>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d007      	beq.n	80061c2 <TIM_Base_SetConfig+0x9a>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4a27      	ldr	r2, [pc, #156]	; (8006254 <TIM_Base_SetConfig+0x12c>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d003      	beq.n	80061c2 <TIM_Base_SetConfig+0x9a>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a26      	ldr	r2, [pc, #152]	; (8006258 <TIM_Base_SetConfig+0x130>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d108      	bne.n	80061d4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	68db      	ldr	r3, [r3, #12]
 80061ce:	68fa      	ldr	r2, [r7, #12]
 80061d0:	4313      	orrs	r3, r2
 80061d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	695b      	ldr	r3, [r3, #20]
 80061de:	4313      	orrs	r3, r2
 80061e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	68fa      	ldr	r2, [r7, #12]
 80061e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	689a      	ldr	r2, [r3, #8]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	4a10      	ldr	r2, [pc, #64]	; (800623c <TIM_Base_SetConfig+0x114>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d00f      	beq.n	8006220 <TIM_Base_SetConfig+0xf8>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	4a12      	ldr	r2, [pc, #72]	; (800624c <TIM_Base_SetConfig+0x124>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d00b      	beq.n	8006220 <TIM_Base_SetConfig+0xf8>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	4a11      	ldr	r2, [pc, #68]	; (8006250 <TIM_Base_SetConfig+0x128>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d007      	beq.n	8006220 <TIM_Base_SetConfig+0xf8>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	4a10      	ldr	r2, [pc, #64]	; (8006254 <TIM_Base_SetConfig+0x12c>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d003      	beq.n	8006220 <TIM_Base_SetConfig+0xf8>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4a0f      	ldr	r2, [pc, #60]	; (8006258 <TIM_Base_SetConfig+0x130>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d103      	bne.n	8006228 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	691a      	ldr	r2, [r3, #16]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2201      	movs	r2, #1
 800622c:	615a      	str	r2, [r3, #20]
}
 800622e:	bf00      	nop
 8006230:	3714      	adds	r7, #20
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr
 800623a:	bf00      	nop
 800623c:	40012c00 	.word	0x40012c00
 8006240:	40000400 	.word	0x40000400
 8006244:	40000800 	.word	0x40000800
 8006248:	40000c00 	.word	0x40000c00
 800624c:	40013400 	.word	0x40013400
 8006250:	40014000 	.word	0x40014000
 8006254:	40014400 	.word	0x40014400
 8006258:	40014800 	.word	0x40014800

0800625c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800625c:	b480      	push	{r7}
 800625e:	b087      	sub	sp, #28
 8006260:	af00      	add	r7, sp, #0
 8006262:	60f8      	str	r0, [r7, #12]
 8006264:	60b9      	str	r1, [r7, #8]
 8006266:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	6a1b      	ldr	r3, [r3, #32]
 800626c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	6a1b      	ldr	r3, [r3, #32]
 8006272:	f023 0201 	bic.w	r2, r3, #1
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	699b      	ldr	r3, [r3, #24]
 800627e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006286:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	011b      	lsls	r3, r3, #4
 800628c:	693a      	ldr	r2, [r7, #16]
 800628e:	4313      	orrs	r3, r2
 8006290:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006292:	697b      	ldr	r3, [r7, #20]
 8006294:	f023 030a 	bic.w	r3, r3, #10
 8006298:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800629a:	697a      	ldr	r2, [r7, #20]
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	4313      	orrs	r3, r2
 80062a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	693a      	ldr	r2, [r7, #16]
 80062a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	697a      	ldr	r2, [r7, #20]
 80062ac:	621a      	str	r2, [r3, #32]
}
 80062ae:	bf00      	nop
 80062b0:	371c      	adds	r7, #28
 80062b2:	46bd      	mov	sp, r7
 80062b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b8:	4770      	bx	lr

080062ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062ba:	b480      	push	{r7}
 80062bc:	b087      	sub	sp, #28
 80062be:	af00      	add	r7, sp, #0
 80062c0:	60f8      	str	r0, [r7, #12]
 80062c2:	60b9      	str	r1, [r7, #8]
 80062c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6a1b      	ldr	r3, [r3, #32]
 80062ca:	f023 0210 	bic.w	r2, r3, #16
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	699b      	ldr	r3, [r3, #24]
 80062d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	6a1b      	ldr	r3, [r3, #32]
 80062dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80062e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	031b      	lsls	r3, r3, #12
 80062ea:	697a      	ldr	r2, [r7, #20]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80062f6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	011b      	lsls	r3, r3, #4
 80062fc:	693a      	ldr	r2, [r7, #16]
 80062fe:	4313      	orrs	r3, r2
 8006300:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	697a      	ldr	r2, [r7, #20]
 8006306:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	693a      	ldr	r2, [r7, #16]
 800630c:	621a      	str	r2, [r3, #32]
}
 800630e:	bf00      	nop
 8006310:	371c      	adds	r7, #28
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr

0800631a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800631a:	b480      	push	{r7}
 800631c:	b085      	sub	sp, #20
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
 8006322:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006330:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006332:	683a      	ldr	r2, [r7, #0]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	4313      	orrs	r3, r2
 8006338:	f043 0307 	orr.w	r3, r3, #7
 800633c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	68fa      	ldr	r2, [r7, #12]
 8006342:	609a      	str	r2, [r3, #8]
}
 8006344:	bf00      	nop
 8006346:	3714      	adds	r7, #20
 8006348:	46bd      	mov	sp, r7
 800634a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634e:	4770      	bx	lr

08006350 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006350:	b480      	push	{r7}
 8006352:	b087      	sub	sp, #28
 8006354:	af00      	add	r7, sp, #0
 8006356:	60f8      	str	r0, [r7, #12]
 8006358:	60b9      	str	r1, [r7, #8]
 800635a:	607a      	str	r2, [r7, #4]
 800635c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	689b      	ldr	r3, [r3, #8]
 8006362:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800636a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	021a      	lsls	r2, r3, #8
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	431a      	orrs	r2, r3
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	4313      	orrs	r3, r2
 8006378:	697a      	ldr	r2, [r7, #20]
 800637a:	4313      	orrs	r3, r2
 800637c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	697a      	ldr	r2, [r7, #20]
 8006382:	609a      	str	r2, [r3, #8]
}
 8006384:	bf00      	nop
 8006386:	371c      	adds	r7, #28
 8006388:	46bd      	mov	sp, r7
 800638a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638e:	4770      	bx	lr

08006390 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006390:	b480      	push	{r7}
 8006392:	b085      	sub	sp, #20
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d101      	bne.n	80063a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063a4:	2302      	movs	r3, #2
 80063a6:	e068      	b.n	800647a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2201      	movs	r2, #1
 80063ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2202      	movs	r2, #2
 80063b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a2e      	ldr	r2, [pc, #184]	; (8006488 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d004      	beq.n	80063dc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a2d      	ldr	r2, [pc, #180]	; (800648c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d108      	bne.n	80063ee <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80063e2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063f4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	68fa      	ldr	r2, [r7, #12]
 80063fc:	4313      	orrs	r3, r2
 80063fe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	68fa      	ldr	r2, [r7, #12]
 8006406:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a1e      	ldr	r2, [pc, #120]	; (8006488 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d01d      	beq.n	800644e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800641a:	d018      	beq.n	800644e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a1b      	ldr	r2, [pc, #108]	; (8006490 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d013      	beq.n	800644e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a1a      	ldr	r2, [pc, #104]	; (8006494 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d00e      	beq.n	800644e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a18      	ldr	r2, [pc, #96]	; (8006498 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d009      	beq.n	800644e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a13      	ldr	r2, [pc, #76]	; (800648c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d004      	beq.n	800644e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a14      	ldr	r2, [pc, #80]	; (800649c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d10c      	bne.n	8006468 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006454:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	68ba      	ldr	r2, [r7, #8]
 800645c:	4313      	orrs	r3, r2
 800645e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	68ba      	ldr	r2, [r7, #8]
 8006466:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006478:	2300      	movs	r3, #0
}
 800647a:	4618      	mov	r0, r3
 800647c:	3714      	adds	r7, #20
 800647e:	46bd      	mov	sp, r7
 8006480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006484:	4770      	bx	lr
 8006486:	bf00      	nop
 8006488:	40012c00 	.word	0x40012c00
 800648c:	40013400 	.word	0x40013400
 8006490:	40000400 	.word	0x40000400
 8006494:	40000800 	.word	0x40000800
 8006498:	40000c00 	.word	0x40000c00
 800649c:	40014000 	.word	0x40014000

080064a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b083      	sub	sp, #12
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064a8:	bf00      	nop
 80064aa:	370c      	adds	r7, #12
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr

080064b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b083      	sub	sp, #12
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064bc:	bf00      	nop
 80064be:	370c      	adds	r7, #12
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr

080064c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b083      	sub	sp, #12
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80064d0:	bf00      	nop
 80064d2:	370c      	adds	r7, #12
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b082      	sub	sp, #8
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d101      	bne.n	80064ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80064ea:	2301      	movs	r3, #1
 80064ec:	e040      	b.n	8006570 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d106      	bne.n	8006504 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2200      	movs	r2, #0
 80064fa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f7fc f806 	bl	8002510 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2224      	movs	r2, #36	; 0x24
 8006508:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	681a      	ldr	r2, [r3, #0]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f022 0201 	bic.w	r2, r2, #1
 8006518:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f000 f8c0 	bl	80066a0 <UART_SetConfig>
 8006520:	4603      	mov	r3, r0
 8006522:	2b01      	cmp	r3, #1
 8006524:	d101      	bne.n	800652a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006526:	2301      	movs	r3, #1
 8006528:	e022      	b.n	8006570 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800652e:	2b00      	cmp	r3, #0
 8006530:	d002      	beq.n	8006538 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 fb3e 	bl	8006bb4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	685a      	ldr	r2, [r3, #4]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006546:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	689a      	ldr	r2, [r3, #8]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006556:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f042 0201 	orr.w	r2, r2, #1
 8006566:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f000 fbc5 	bl	8006cf8 <UART_CheckIdleState>
 800656e:	4603      	mov	r3, r0
}
 8006570:	4618      	mov	r0, r3
 8006572:	3708      	adds	r7, #8
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}

08006578 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b08a      	sub	sp, #40	; 0x28
 800657c:	af02      	add	r7, sp, #8
 800657e:	60f8      	str	r0, [r7, #12]
 8006580:	60b9      	str	r1, [r7, #8]
 8006582:	603b      	str	r3, [r7, #0]
 8006584:	4613      	mov	r3, r2
 8006586:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800658c:	2b20      	cmp	r3, #32
 800658e:	f040 8082 	bne.w	8006696 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d002      	beq.n	800659e <HAL_UART_Transmit+0x26>
 8006598:	88fb      	ldrh	r3, [r7, #6]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d101      	bne.n	80065a2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	e07a      	b.n	8006698 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80065a8:	2b01      	cmp	r3, #1
 80065aa:	d101      	bne.n	80065b0 <HAL_UART_Transmit+0x38>
 80065ac:	2302      	movs	r3, #2
 80065ae:	e073      	b.n	8006698 <HAL_UART_Transmit+0x120>
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2200      	movs	r2, #0
 80065bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	2221      	movs	r2, #33	; 0x21
 80065c4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80065c6:	f7fc f9e5 	bl	8002994 <HAL_GetTick>
 80065ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	88fa      	ldrh	r2, [r7, #6]
 80065d0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	88fa      	ldrh	r2, [r7, #6]
 80065d8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065e4:	d108      	bne.n	80065f8 <HAL_UART_Transmit+0x80>
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	691b      	ldr	r3, [r3, #16]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d104      	bne.n	80065f8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80065ee:	2300      	movs	r3, #0
 80065f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	61bb      	str	r3, [r7, #24]
 80065f6:	e003      	b.n	8006600 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80065fc:	2300      	movs	r3, #0
 80065fe:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2200      	movs	r2, #0
 8006604:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006608:	e02d      	b.n	8006666 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	9300      	str	r3, [sp, #0]
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	2200      	movs	r2, #0
 8006612:	2180      	movs	r1, #128	; 0x80
 8006614:	68f8      	ldr	r0, [r7, #12]
 8006616:	f000 fbb8 	bl	8006d8a <UART_WaitOnFlagUntilTimeout>
 800661a:	4603      	mov	r3, r0
 800661c:	2b00      	cmp	r3, #0
 800661e:	d001      	beq.n	8006624 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006620:	2303      	movs	r3, #3
 8006622:	e039      	b.n	8006698 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006624:	69fb      	ldr	r3, [r7, #28]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d10b      	bne.n	8006642 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800662a:	69bb      	ldr	r3, [r7, #24]
 800662c:	881a      	ldrh	r2, [r3, #0]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006636:	b292      	uxth	r2, r2
 8006638:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800663a:	69bb      	ldr	r3, [r7, #24]
 800663c:	3302      	adds	r3, #2
 800663e:	61bb      	str	r3, [r7, #24]
 8006640:	e008      	b.n	8006654 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006642:	69fb      	ldr	r3, [r7, #28]
 8006644:	781a      	ldrb	r2, [r3, #0]
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	b292      	uxth	r2, r2
 800664c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800664e:	69fb      	ldr	r3, [r7, #28]
 8006650:	3301      	adds	r3, #1
 8006652:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800665a:	b29b      	uxth	r3, r3
 800665c:	3b01      	subs	r3, #1
 800665e:	b29a      	uxth	r2, r3
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800666c:	b29b      	uxth	r3, r3
 800666e:	2b00      	cmp	r3, #0
 8006670:	d1cb      	bne.n	800660a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	9300      	str	r3, [sp, #0]
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	2200      	movs	r2, #0
 800667a:	2140      	movs	r1, #64	; 0x40
 800667c:	68f8      	ldr	r0, [r7, #12]
 800667e:	f000 fb84 	bl	8006d8a <UART_WaitOnFlagUntilTimeout>
 8006682:	4603      	mov	r3, r0
 8006684:	2b00      	cmp	r3, #0
 8006686:	d001      	beq.n	800668c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8006688:	2303      	movs	r3, #3
 800668a:	e005      	b.n	8006698 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2220      	movs	r2, #32
 8006690:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006692:	2300      	movs	r3, #0
 8006694:	e000      	b.n	8006698 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8006696:	2302      	movs	r3, #2
  }
}
 8006698:	4618      	mov	r0, r3
 800669a:	3720      	adds	r7, #32
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}

080066a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066a0:	b5b0      	push	{r4, r5, r7, lr}
 80066a2:	b088      	sub	sp, #32
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80066a8:	2300      	movs	r3, #0
 80066aa:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	689a      	ldr	r2, [r3, #8]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	691b      	ldr	r3, [r3, #16]
 80066b4:	431a      	orrs	r2, r3
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	695b      	ldr	r3, [r3, #20]
 80066ba:	431a      	orrs	r2, r3
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	69db      	ldr	r3, [r3, #28]
 80066c0:	4313      	orrs	r3, r2
 80066c2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	4bad      	ldr	r3, [pc, #692]	; (8006980 <UART_SetConfig+0x2e0>)
 80066cc:	4013      	ands	r3, r2
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	6812      	ldr	r2, [r2, #0]
 80066d2:	69f9      	ldr	r1, [r7, #28]
 80066d4:	430b      	orrs	r3, r1
 80066d6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	68da      	ldr	r2, [r3, #12]
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	430a      	orrs	r2, r1
 80066ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	699b      	ldr	r3, [r3, #24]
 80066f2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4aa2      	ldr	r2, [pc, #648]	; (8006984 <UART_SetConfig+0x2e4>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d004      	beq.n	8006708 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6a1b      	ldr	r3, [r3, #32]
 8006702:	69fa      	ldr	r2, [r7, #28]
 8006704:	4313      	orrs	r3, r2
 8006706:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	689b      	ldr	r3, [r3, #8]
 800670e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	69fa      	ldr	r2, [r7, #28]
 8006718:	430a      	orrs	r2, r1
 800671a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a99      	ldr	r2, [pc, #612]	; (8006988 <UART_SetConfig+0x2e8>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d121      	bne.n	800676a <UART_SetConfig+0xca>
 8006726:	4b99      	ldr	r3, [pc, #612]	; (800698c <UART_SetConfig+0x2ec>)
 8006728:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800672c:	f003 0303 	and.w	r3, r3, #3
 8006730:	2b03      	cmp	r3, #3
 8006732:	d817      	bhi.n	8006764 <UART_SetConfig+0xc4>
 8006734:	a201      	add	r2, pc, #4	; (adr r2, 800673c <UART_SetConfig+0x9c>)
 8006736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800673a:	bf00      	nop
 800673c:	0800674d 	.word	0x0800674d
 8006740:	08006759 	.word	0x08006759
 8006744:	08006753 	.word	0x08006753
 8006748:	0800675f 	.word	0x0800675f
 800674c:	2301      	movs	r3, #1
 800674e:	76fb      	strb	r3, [r7, #27]
 8006750:	e0e7      	b.n	8006922 <UART_SetConfig+0x282>
 8006752:	2302      	movs	r3, #2
 8006754:	76fb      	strb	r3, [r7, #27]
 8006756:	e0e4      	b.n	8006922 <UART_SetConfig+0x282>
 8006758:	2304      	movs	r3, #4
 800675a:	76fb      	strb	r3, [r7, #27]
 800675c:	e0e1      	b.n	8006922 <UART_SetConfig+0x282>
 800675e:	2308      	movs	r3, #8
 8006760:	76fb      	strb	r3, [r7, #27]
 8006762:	e0de      	b.n	8006922 <UART_SetConfig+0x282>
 8006764:	2310      	movs	r3, #16
 8006766:	76fb      	strb	r3, [r7, #27]
 8006768:	e0db      	b.n	8006922 <UART_SetConfig+0x282>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a88      	ldr	r2, [pc, #544]	; (8006990 <UART_SetConfig+0x2f0>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d132      	bne.n	80067da <UART_SetConfig+0x13a>
 8006774:	4b85      	ldr	r3, [pc, #532]	; (800698c <UART_SetConfig+0x2ec>)
 8006776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800677a:	f003 030c 	and.w	r3, r3, #12
 800677e:	2b0c      	cmp	r3, #12
 8006780:	d828      	bhi.n	80067d4 <UART_SetConfig+0x134>
 8006782:	a201      	add	r2, pc, #4	; (adr r2, 8006788 <UART_SetConfig+0xe8>)
 8006784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006788:	080067bd 	.word	0x080067bd
 800678c:	080067d5 	.word	0x080067d5
 8006790:	080067d5 	.word	0x080067d5
 8006794:	080067d5 	.word	0x080067d5
 8006798:	080067c9 	.word	0x080067c9
 800679c:	080067d5 	.word	0x080067d5
 80067a0:	080067d5 	.word	0x080067d5
 80067a4:	080067d5 	.word	0x080067d5
 80067a8:	080067c3 	.word	0x080067c3
 80067ac:	080067d5 	.word	0x080067d5
 80067b0:	080067d5 	.word	0x080067d5
 80067b4:	080067d5 	.word	0x080067d5
 80067b8:	080067cf 	.word	0x080067cf
 80067bc:	2300      	movs	r3, #0
 80067be:	76fb      	strb	r3, [r7, #27]
 80067c0:	e0af      	b.n	8006922 <UART_SetConfig+0x282>
 80067c2:	2302      	movs	r3, #2
 80067c4:	76fb      	strb	r3, [r7, #27]
 80067c6:	e0ac      	b.n	8006922 <UART_SetConfig+0x282>
 80067c8:	2304      	movs	r3, #4
 80067ca:	76fb      	strb	r3, [r7, #27]
 80067cc:	e0a9      	b.n	8006922 <UART_SetConfig+0x282>
 80067ce:	2308      	movs	r3, #8
 80067d0:	76fb      	strb	r3, [r7, #27]
 80067d2:	e0a6      	b.n	8006922 <UART_SetConfig+0x282>
 80067d4:	2310      	movs	r3, #16
 80067d6:	76fb      	strb	r3, [r7, #27]
 80067d8:	e0a3      	b.n	8006922 <UART_SetConfig+0x282>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a6d      	ldr	r2, [pc, #436]	; (8006994 <UART_SetConfig+0x2f4>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d120      	bne.n	8006826 <UART_SetConfig+0x186>
 80067e4:	4b69      	ldr	r3, [pc, #420]	; (800698c <UART_SetConfig+0x2ec>)
 80067e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067ea:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80067ee:	2b30      	cmp	r3, #48	; 0x30
 80067f0:	d013      	beq.n	800681a <UART_SetConfig+0x17a>
 80067f2:	2b30      	cmp	r3, #48	; 0x30
 80067f4:	d814      	bhi.n	8006820 <UART_SetConfig+0x180>
 80067f6:	2b20      	cmp	r3, #32
 80067f8:	d009      	beq.n	800680e <UART_SetConfig+0x16e>
 80067fa:	2b20      	cmp	r3, #32
 80067fc:	d810      	bhi.n	8006820 <UART_SetConfig+0x180>
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d002      	beq.n	8006808 <UART_SetConfig+0x168>
 8006802:	2b10      	cmp	r3, #16
 8006804:	d006      	beq.n	8006814 <UART_SetConfig+0x174>
 8006806:	e00b      	b.n	8006820 <UART_SetConfig+0x180>
 8006808:	2300      	movs	r3, #0
 800680a:	76fb      	strb	r3, [r7, #27]
 800680c:	e089      	b.n	8006922 <UART_SetConfig+0x282>
 800680e:	2302      	movs	r3, #2
 8006810:	76fb      	strb	r3, [r7, #27]
 8006812:	e086      	b.n	8006922 <UART_SetConfig+0x282>
 8006814:	2304      	movs	r3, #4
 8006816:	76fb      	strb	r3, [r7, #27]
 8006818:	e083      	b.n	8006922 <UART_SetConfig+0x282>
 800681a:	2308      	movs	r3, #8
 800681c:	76fb      	strb	r3, [r7, #27]
 800681e:	e080      	b.n	8006922 <UART_SetConfig+0x282>
 8006820:	2310      	movs	r3, #16
 8006822:	76fb      	strb	r3, [r7, #27]
 8006824:	e07d      	b.n	8006922 <UART_SetConfig+0x282>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a5b      	ldr	r2, [pc, #364]	; (8006998 <UART_SetConfig+0x2f8>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d120      	bne.n	8006872 <UART_SetConfig+0x1d2>
 8006830:	4b56      	ldr	r3, [pc, #344]	; (800698c <UART_SetConfig+0x2ec>)
 8006832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006836:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800683a:	2bc0      	cmp	r3, #192	; 0xc0
 800683c:	d013      	beq.n	8006866 <UART_SetConfig+0x1c6>
 800683e:	2bc0      	cmp	r3, #192	; 0xc0
 8006840:	d814      	bhi.n	800686c <UART_SetConfig+0x1cc>
 8006842:	2b80      	cmp	r3, #128	; 0x80
 8006844:	d009      	beq.n	800685a <UART_SetConfig+0x1ba>
 8006846:	2b80      	cmp	r3, #128	; 0x80
 8006848:	d810      	bhi.n	800686c <UART_SetConfig+0x1cc>
 800684a:	2b00      	cmp	r3, #0
 800684c:	d002      	beq.n	8006854 <UART_SetConfig+0x1b4>
 800684e:	2b40      	cmp	r3, #64	; 0x40
 8006850:	d006      	beq.n	8006860 <UART_SetConfig+0x1c0>
 8006852:	e00b      	b.n	800686c <UART_SetConfig+0x1cc>
 8006854:	2300      	movs	r3, #0
 8006856:	76fb      	strb	r3, [r7, #27]
 8006858:	e063      	b.n	8006922 <UART_SetConfig+0x282>
 800685a:	2302      	movs	r3, #2
 800685c:	76fb      	strb	r3, [r7, #27]
 800685e:	e060      	b.n	8006922 <UART_SetConfig+0x282>
 8006860:	2304      	movs	r3, #4
 8006862:	76fb      	strb	r3, [r7, #27]
 8006864:	e05d      	b.n	8006922 <UART_SetConfig+0x282>
 8006866:	2308      	movs	r3, #8
 8006868:	76fb      	strb	r3, [r7, #27]
 800686a:	e05a      	b.n	8006922 <UART_SetConfig+0x282>
 800686c:	2310      	movs	r3, #16
 800686e:	76fb      	strb	r3, [r7, #27]
 8006870:	e057      	b.n	8006922 <UART_SetConfig+0x282>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a49      	ldr	r2, [pc, #292]	; (800699c <UART_SetConfig+0x2fc>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d125      	bne.n	80068c8 <UART_SetConfig+0x228>
 800687c:	4b43      	ldr	r3, [pc, #268]	; (800698c <UART_SetConfig+0x2ec>)
 800687e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006882:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006886:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800688a:	d017      	beq.n	80068bc <UART_SetConfig+0x21c>
 800688c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006890:	d817      	bhi.n	80068c2 <UART_SetConfig+0x222>
 8006892:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006896:	d00b      	beq.n	80068b0 <UART_SetConfig+0x210>
 8006898:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800689c:	d811      	bhi.n	80068c2 <UART_SetConfig+0x222>
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d003      	beq.n	80068aa <UART_SetConfig+0x20a>
 80068a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068a6:	d006      	beq.n	80068b6 <UART_SetConfig+0x216>
 80068a8:	e00b      	b.n	80068c2 <UART_SetConfig+0x222>
 80068aa:	2300      	movs	r3, #0
 80068ac:	76fb      	strb	r3, [r7, #27]
 80068ae:	e038      	b.n	8006922 <UART_SetConfig+0x282>
 80068b0:	2302      	movs	r3, #2
 80068b2:	76fb      	strb	r3, [r7, #27]
 80068b4:	e035      	b.n	8006922 <UART_SetConfig+0x282>
 80068b6:	2304      	movs	r3, #4
 80068b8:	76fb      	strb	r3, [r7, #27]
 80068ba:	e032      	b.n	8006922 <UART_SetConfig+0x282>
 80068bc:	2308      	movs	r3, #8
 80068be:	76fb      	strb	r3, [r7, #27]
 80068c0:	e02f      	b.n	8006922 <UART_SetConfig+0x282>
 80068c2:	2310      	movs	r3, #16
 80068c4:	76fb      	strb	r3, [r7, #27]
 80068c6:	e02c      	b.n	8006922 <UART_SetConfig+0x282>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4a2d      	ldr	r2, [pc, #180]	; (8006984 <UART_SetConfig+0x2e4>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d125      	bne.n	800691e <UART_SetConfig+0x27e>
 80068d2:	4b2e      	ldr	r3, [pc, #184]	; (800698c <UART_SetConfig+0x2ec>)
 80068d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068d8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80068dc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80068e0:	d017      	beq.n	8006912 <UART_SetConfig+0x272>
 80068e2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80068e6:	d817      	bhi.n	8006918 <UART_SetConfig+0x278>
 80068e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068ec:	d00b      	beq.n	8006906 <UART_SetConfig+0x266>
 80068ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068f2:	d811      	bhi.n	8006918 <UART_SetConfig+0x278>
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d003      	beq.n	8006900 <UART_SetConfig+0x260>
 80068f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068fc:	d006      	beq.n	800690c <UART_SetConfig+0x26c>
 80068fe:	e00b      	b.n	8006918 <UART_SetConfig+0x278>
 8006900:	2300      	movs	r3, #0
 8006902:	76fb      	strb	r3, [r7, #27]
 8006904:	e00d      	b.n	8006922 <UART_SetConfig+0x282>
 8006906:	2302      	movs	r3, #2
 8006908:	76fb      	strb	r3, [r7, #27]
 800690a:	e00a      	b.n	8006922 <UART_SetConfig+0x282>
 800690c:	2304      	movs	r3, #4
 800690e:	76fb      	strb	r3, [r7, #27]
 8006910:	e007      	b.n	8006922 <UART_SetConfig+0x282>
 8006912:	2308      	movs	r3, #8
 8006914:	76fb      	strb	r3, [r7, #27]
 8006916:	e004      	b.n	8006922 <UART_SetConfig+0x282>
 8006918:	2310      	movs	r3, #16
 800691a:	76fb      	strb	r3, [r7, #27]
 800691c:	e001      	b.n	8006922 <UART_SetConfig+0x282>
 800691e:	2310      	movs	r3, #16
 8006920:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a17      	ldr	r2, [pc, #92]	; (8006984 <UART_SetConfig+0x2e4>)
 8006928:	4293      	cmp	r3, r2
 800692a:	f040 8087 	bne.w	8006a3c <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800692e:	7efb      	ldrb	r3, [r7, #27]
 8006930:	2b08      	cmp	r3, #8
 8006932:	d837      	bhi.n	80069a4 <UART_SetConfig+0x304>
 8006934:	a201      	add	r2, pc, #4	; (adr r2, 800693c <UART_SetConfig+0x29c>)
 8006936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800693a:	bf00      	nop
 800693c:	08006961 	.word	0x08006961
 8006940:	080069a5 	.word	0x080069a5
 8006944:	08006969 	.word	0x08006969
 8006948:	080069a5 	.word	0x080069a5
 800694c:	0800696f 	.word	0x0800696f
 8006950:	080069a5 	.word	0x080069a5
 8006954:	080069a5 	.word	0x080069a5
 8006958:	080069a5 	.word	0x080069a5
 800695c:	08006977 	.word	0x08006977
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006960:	f7fe fb92 	bl	8005088 <HAL_RCC_GetPCLK1Freq>
 8006964:	6178      	str	r0, [r7, #20]
        break;
 8006966:	e022      	b.n	80069ae <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006968:	4b0d      	ldr	r3, [pc, #52]	; (80069a0 <UART_SetConfig+0x300>)
 800696a:	617b      	str	r3, [r7, #20]
        break;
 800696c:	e01f      	b.n	80069ae <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800696e:	f7fe faf3 	bl	8004f58 <HAL_RCC_GetSysClockFreq>
 8006972:	6178      	str	r0, [r7, #20]
        break;
 8006974:	e01b      	b.n	80069ae <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006976:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800697a:	617b      	str	r3, [r7, #20]
        break;
 800697c:	e017      	b.n	80069ae <UART_SetConfig+0x30e>
 800697e:	bf00      	nop
 8006980:	efff69f3 	.word	0xefff69f3
 8006984:	40008000 	.word	0x40008000
 8006988:	40013800 	.word	0x40013800
 800698c:	40021000 	.word	0x40021000
 8006990:	40004400 	.word	0x40004400
 8006994:	40004800 	.word	0x40004800
 8006998:	40004c00 	.word	0x40004c00
 800699c:	40005000 	.word	0x40005000
 80069a0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80069a4:	2300      	movs	r3, #0
 80069a6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80069a8:	2301      	movs	r3, #1
 80069aa:	76bb      	strb	r3, [r7, #26]
        break;
 80069ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	f000 80f1 	beq.w	8006b98 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	685a      	ldr	r2, [r3, #4]
 80069ba:	4613      	mov	r3, r2
 80069bc:	005b      	lsls	r3, r3, #1
 80069be:	4413      	add	r3, r2
 80069c0:	697a      	ldr	r2, [r7, #20]
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d305      	bcc.n	80069d2 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80069cc:	697a      	ldr	r2, [r7, #20]
 80069ce:	429a      	cmp	r2, r3
 80069d0:	d902      	bls.n	80069d8 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	76bb      	strb	r3, [r7, #26]
 80069d6:	e0df      	b.n	8006b98 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	4618      	mov	r0, r3
 80069dc:	f04f 0100 	mov.w	r1, #0
 80069e0:	f04f 0200 	mov.w	r2, #0
 80069e4:	f04f 0300 	mov.w	r3, #0
 80069e8:	020b      	lsls	r3, r1, #8
 80069ea:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80069ee:	0202      	lsls	r2, r0, #8
 80069f0:	6879      	ldr	r1, [r7, #4]
 80069f2:	6849      	ldr	r1, [r1, #4]
 80069f4:	0849      	lsrs	r1, r1, #1
 80069f6:	4608      	mov	r0, r1
 80069f8:	f04f 0100 	mov.w	r1, #0
 80069fc:	1814      	adds	r4, r2, r0
 80069fe:	eb43 0501 	adc.w	r5, r3, r1
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	461a      	mov	r2, r3
 8006a08:	f04f 0300 	mov.w	r3, #0
 8006a0c:	4620      	mov	r0, r4
 8006a0e:	4629      	mov	r1, r5
 8006a10:	f7fa f874 	bl	8000afc <__aeabi_uldivmod>
 8006a14:	4602      	mov	r2, r0
 8006a16:	460b      	mov	r3, r1
 8006a18:	4613      	mov	r3, r2
 8006a1a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a22:	d308      	bcc.n	8006a36 <UART_SetConfig+0x396>
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a2a:	d204      	bcs.n	8006a36 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	693a      	ldr	r2, [r7, #16]
 8006a32:	60da      	str	r2, [r3, #12]
 8006a34:	e0b0      	b.n	8006b98 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	76bb      	strb	r3, [r7, #26]
 8006a3a:	e0ad      	b.n	8006b98 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	69db      	ldr	r3, [r3, #28]
 8006a40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a44:	d15c      	bne.n	8006b00 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8006a46:	7efb      	ldrb	r3, [r7, #27]
 8006a48:	2b08      	cmp	r3, #8
 8006a4a:	d828      	bhi.n	8006a9e <UART_SetConfig+0x3fe>
 8006a4c:	a201      	add	r2, pc, #4	; (adr r2, 8006a54 <UART_SetConfig+0x3b4>)
 8006a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a52:	bf00      	nop
 8006a54:	08006a79 	.word	0x08006a79
 8006a58:	08006a81 	.word	0x08006a81
 8006a5c:	08006a89 	.word	0x08006a89
 8006a60:	08006a9f 	.word	0x08006a9f
 8006a64:	08006a8f 	.word	0x08006a8f
 8006a68:	08006a9f 	.word	0x08006a9f
 8006a6c:	08006a9f 	.word	0x08006a9f
 8006a70:	08006a9f 	.word	0x08006a9f
 8006a74:	08006a97 	.word	0x08006a97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a78:	f7fe fb06 	bl	8005088 <HAL_RCC_GetPCLK1Freq>
 8006a7c:	6178      	str	r0, [r7, #20]
        break;
 8006a7e:	e013      	b.n	8006aa8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a80:	f7fe fb18 	bl	80050b4 <HAL_RCC_GetPCLK2Freq>
 8006a84:	6178      	str	r0, [r7, #20]
        break;
 8006a86:	e00f      	b.n	8006aa8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a88:	4b49      	ldr	r3, [pc, #292]	; (8006bb0 <UART_SetConfig+0x510>)
 8006a8a:	617b      	str	r3, [r7, #20]
        break;
 8006a8c:	e00c      	b.n	8006aa8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a8e:	f7fe fa63 	bl	8004f58 <HAL_RCC_GetSysClockFreq>
 8006a92:	6178      	str	r0, [r7, #20]
        break;
 8006a94:	e008      	b.n	8006aa8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a9a:	617b      	str	r3, [r7, #20]
        break;
 8006a9c:	e004      	b.n	8006aa8 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	76bb      	strb	r3, [r7, #26]
        break;
 8006aa6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d074      	beq.n	8006b98 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	005a      	lsls	r2, r3, #1
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	085b      	lsrs	r3, r3, #1
 8006ab8:	441a      	add	r2, r3
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	2b0f      	cmp	r3, #15
 8006aca:	d916      	bls.n	8006afa <UART_SetConfig+0x45a>
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ad2:	d212      	bcs.n	8006afa <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	b29b      	uxth	r3, r3
 8006ad8:	f023 030f 	bic.w	r3, r3, #15
 8006adc:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	085b      	lsrs	r3, r3, #1
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	f003 0307 	and.w	r3, r3, #7
 8006ae8:	b29a      	uxth	r2, r3
 8006aea:	89fb      	ldrh	r3, [r7, #14]
 8006aec:	4313      	orrs	r3, r2
 8006aee:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	89fa      	ldrh	r2, [r7, #14]
 8006af6:	60da      	str	r2, [r3, #12]
 8006af8:	e04e      	b.n	8006b98 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	76bb      	strb	r3, [r7, #26]
 8006afe:	e04b      	b.n	8006b98 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b00:	7efb      	ldrb	r3, [r7, #27]
 8006b02:	2b08      	cmp	r3, #8
 8006b04:	d827      	bhi.n	8006b56 <UART_SetConfig+0x4b6>
 8006b06:	a201      	add	r2, pc, #4	; (adr r2, 8006b0c <UART_SetConfig+0x46c>)
 8006b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b0c:	08006b31 	.word	0x08006b31
 8006b10:	08006b39 	.word	0x08006b39
 8006b14:	08006b41 	.word	0x08006b41
 8006b18:	08006b57 	.word	0x08006b57
 8006b1c:	08006b47 	.word	0x08006b47
 8006b20:	08006b57 	.word	0x08006b57
 8006b24:	08006b57 	.word	0x08006b57
 8006b28:	08006b57 	.word	0x08006b57
 8006b2c:	08006b4f 	.word	0x08006b4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b30:	f7fe faaa 	bl	8005088 <HAL_RCC_GetPCLK1Freq>
 8006b34:	6178      	str	r0, [r7, #20]
        break;
 8006b36:	e013      	b.n	8006b60 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b38:	f7fe fabc 	bl	80050b4 <HAL_RCC_GetPCLK2Freq>
 8006b3c:	6178      	str	r0, [r7, #20]
        break;
 8006b3e:	e00f      	b.n	8006b60 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b40:	4b1b      	ldr	r3, [pc, #108]	; (8006bb0 <UART_SetConfig+0x510>)
 8006b42:	617b      	str	r3, [r7, #20]
        break;
 8006b44:	e00c      	b.n	8006b60 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b46:	f7fe fa07 	bl	8004f58 <HAL_RCC_GetSysClockFreq>
 8006b4a:	6178      	str	r0, [r7, #20]
        break;
 8006b4c:	e008      	b.n	8006b60 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b52:	617b      	str	r3, [r7, #20]
        break;
 8006b54:	e004      	b.n	8006b60 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8006b56:	2300      	movs	r3, #0
 8006b58:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	76bb      	strb	r3, [r7, #26]
        break;
 8006b5e:	bf00      	nop
    }

    if (pclk != 0U)
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d018      	beq.n	8006b98 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	085a      	lsrs	r2, r3, #1
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	441a      	add	r2, r3
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	2b0f      	cmp	r3, #15
 8006b80:	d908      	bls.n	8006b94 <UART_SetConfig+0x4f4>
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b88:	d204      	bcs.n	8006b94 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	693a      	ldr	r2, [r7, #16]
 8006b90:	60da      	str	r2, [r3, #12]
 8006b92:	e001      	b.n	8006b98 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006ba4:	7ebb      	ldrb	r3, [r7, #26]
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3720      	adds	r7, #32
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bdb0      	pop	{r4, r5, r7, pc}
 8006bae:	bf00      	nop
 8006bb0:	00f42400 	.word	0x00f42400

08006bb4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b083      	sub	sp, #12
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc0:	f003 0301 	and.w	r3, r3, #1
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d00a      	beq.n	8006bde <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	430a      	orrs	r2, r1
 8006bdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be2:	f003 0302 	and.w	r3, r3, #2
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d00a      	beq.n	8006c00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	430a      	orrs	r2, r1
 8006bfe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c04:	f003 0304 	and.w	r3, r3, #4
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d00a      	beq.n	8006c22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	685b      	ldr	r3, [r3, #4]
 8006c12:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	430a      	orrs	r2, r1
 8006c20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c26:	f003 0308 	and.w	r3, r3, #8
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00a      	beq.n	8006c44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	430a      	orrs	r2, r1
 8006c42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c48:	f003 0310 	and.w	r3, r3, #16
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d00a      	beq.n	8006c66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	430a      	orrs	r2, r1
 8006c64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c6a:	f003 0320 	and.w	r3, r3, #32
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d00a      	beq.n	8006c88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	430a      	orrs	r2, r1
 8006c86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d01a      	beq.n	8006cca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	430a      	orrs	r2, r1
 8006ca8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006cb2:	d10a      	bne.n	8006cca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	430a      	orrs	r2, r1
 8006cc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d00a      	beq.n	8006cec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	430a      	orrs	r2, r1
 8006cea:	605a      	str	r2, [r3, #4]
  }
}
 8006cec:	bf00      	nop
 8006cee:	370c      	adds	r7, #12
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr

08006cf8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b086      	sub	sp, #24
 8006cfc:	af02      	add	r7, sp, #8
 8006cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2200      	movs	r2, #0
 8006d04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d08:	f7fb fe44 	bl	8002994 <HAL_GetTick>
 8006d0c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f003 0308 	and.w	r3, r3, #8
 8006d18:	2b08      	cmp	r3, #8
 8006d1a:	d10e      	bne.n	8006d3a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006d20:	9300      	str	r3, [sp, #0]
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2200      	movs	r2, #0
 8006d26:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f000 f82d 	bl	8006d8a <UART_WaitOnFlagUntilTimeout>
 8006d30:	4603      	mov	r3, r0
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d001      	beq.n	8006d3a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d36:	2303      	movs	r3, #3
 8006d38:	e023      	b.n	8006d82 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f003 0304 	and.w	r3, r3, #4
 8006d44:	2b04      	cmp	r3, #4
 8006d46:	d10e      	bne.n	8006d66 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d48:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006d4c:	9300      	str	r3, [sp, #0]
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f000 f817 	bl	8006d8a <UART_WaitOnFlagUntilTimeout>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d001      	beq.n	8006d66 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d62:	2303      	movs	r3, #3
 8006d64:	e00d      	b.n	8006d82 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2220      	movs	r2, #32
 8006d6a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2220      	movs	r2, #32
 8006d70:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006d80:	2300      	movs	r3, #0
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	3710      	adds	r7, #16
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}

08006d8a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d8a:	b580      	push	{r7, lr}
 8006d8c:	b084      	sub	sp, #16
 8006d8e:	af00      	add	r7, sp, #0
 8006d90:	60f8      	str	r0, [r7, #12]
 8006d92:	60b9      	str	r1, [r7, #8]
 8006d94:	603b      	str	r3, [r7, #0]
 8006d96:	4613      	mov	r3, r2
 8006d98:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d9a:	e05e      	b.n	8006e5a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d9c:	69bb      	ldr	r3, [r7, #24]
 8006d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006da2:	d05a      	beq.n	8006e5a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006da4:	f7fb fdf6 	bl	8002994 <HAL_GetTick>
 8006da8:	4602      	mov	r2, r0
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	1ad3      	subs	r3, r2, r3
 8006dae:	69ba      	ldr	r2, [r7, #24]
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d302      	bcc.n	8006dba <UART_WaitOnFlagUntilTimeout+0x30>
 8006db4:	69bb      	ldr	r3, [r7, #24]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d11b      	bne.n	8006df2 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006dc8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	689a      	ldr	r2, [r3, #8]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f022 0201 	bic.w	r2, r2, #1
 8006dd8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2220      	movs	r2, #32
 8006dde:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2220      	movs	r2, #32
 8006de4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	2200      	movs	r2, #0
 8006dea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006dee:	2303      	movs	r3, #3
 8006df0:	e043      	b.n	8006e7a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f003 0304 	and.w	r3, r3, #4
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d02c      	beq.n	8006e5a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	69db      	ldr	r3, [r3, #28]
 8006e06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e0e:	d124      	bne.n	8006e5a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006e18:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	681a      	ldr	r2, [r3, #0]
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006e28:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	689a      	ldr	r2, [r3, #8]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f022 0201 	bic.w	r2, r2, #1
 8006e38:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2220      	movs	r2, #32
 8006e3e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2220      	movs	r2, #32
 8006e44:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2220      	movs	r2, #32
 8006e4a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2200      	movs	r2, #0
 8006e52:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	e00f      	b.n	8006e7a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	69da      	ldr	r2, [r3, #28]
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	4013      	ands	r3, r2
 8006e64:	68ba      	ldr	r2, [r7, #8]
 8006e66:	429a      	cmp	r2, r3
 8006e68:	bf0c      	ite	eq
 8006e6a:	2301      	moveq	r3, #1
 8006e6c:	2300      	movne	r3, #0
 8006e6e:	b2db      	uxtb	r3, r3
 8006e70:	461a      	mov	r2, r3
 8006e72:	79fb      	ldrb	r3, [r7, #7]
 8006e74:	429a      	cmp	r2, r3
 8006e76:	d091      	beq.n	8006d9c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e78:	2300      	movs	r3, #0
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3710      	adds	r7, #16
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}
	...

08006e84 <arm_sin_f32>:
 8006e84:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8006f04 <arm_sin_f32+0x80>
 8006e88:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006e8c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e94:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8006e98:	d504      	bpl.n	8006ea4 <arm_sin_f32+0x20>
 8006e9a:	ee17 3a90 	vmov	r3, s15
 8006e9e:	3b01      	subs	r3, #1
 8006ea0:	ee07 3a90 	vmov	s15, r3
 8006ea4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006ea8:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8006f08 <arm_sin_f32+0x84>
 8006eac:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006eb0:	ee20 0a07 	vmul.f32	s0, s0, s14
 8006eb4:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8006eb8:	ee17 3a90 	vmov	r3, s15
 8006ebc:	b29b      	uxth	r3, r3
 8006ebe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ec2:	d21a      	bcs.n	8006efa <arm_sin_f32+0x76>
 8006ec4:	ee07 3a90 	vmov	s15, r3
 8006ec8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ecc:	1c59      	adds	r1, r3, #1
 8006ece:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006ed2:	4a0e      	ldr	r2, [pc, #56]	; (8006f0c <arm_sin_f32+0x88>)
 8006ed4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006ed8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006edc:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8006ee0:	ed93 7a00 	vldr	s14, [r3]
 8006ee4:	edd2 6a00 	vldr	s13, [r2]
 8006ee8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8006eec:	ee20 0a26 	vmul.f32	s0, s0, s13
 8006ef0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006ef4:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006ef8:	4770      	bx	lr
 8006efa:	ee30 0a47 	vsub.f32	s0, s0, s14
 8006efe:	2101      	movs	r1, #1
 8006f00:	2300      	movs	r3, #0
 8006f02:	e7e6      	b.n	8006ed2 <arm_sin_f32+0x4e>
 8006f04:	3e22f983 	.word	0x3e22f983
 8006f08:	44000000 	.word	0x44000000
 8006f0c:	080083cc 	.word	0x080083cc

08006f10 <__errno>:
 8006f10:	4b01      	ldr	r3, [pc, #4]	; (8006f18 <__errno+0x8>)
 8006f12:	6818      	ldr	r0, [r3, #0]
 8006f14:	4770      	bx	lr
 8006f16:	bf00      	nop
 8006f18:	20000014 	.word	0x20000014

08006f1c <__libc_init_array>:
 8006f1c:	b570      	push	{r4, r5, r6, lr}
 8006f1e:	4d0d      	ldr	r5, [pc, #52]	; (8006f54 <__libc_init_array+0x38>)
 8006f20:	4c0d      	ldr	r4, [pc, #52]	; (8006f58 <__libc_init_array+0x3c>)
 8006f22:	1b64      	subs	r4, r4, r5
 8006f24:	10a4      	asrs	r4, r4, #2
 8006f26:	2600      	movs	r6, #0
 8006f28:	42a6      	cmp	r6, r4
 8006f2a:	d109      	bne.n	8006f40 <__libc_init_array+0x24>
 8006f2c:	4d0b      	ldr	r5, [pc, #44]	; (8006f5c <__libc_init_array+0x40>)
 8006f2e:	4c0c      	ldr	r4, [pc, #48]	; (8006f60 <__libc_init_array+0x44>)
 8006f30:	f001 fa04 	bl	800833c <_init>
 8006f34:	1b64      	subs	r4, r4, r5
 8006f36:	10a4      	asrs	r4, r4, #2
 8006f38:	2600      	movs	r6, #0
 8006f3a:	42a6      	cmp	r6, r4
 8006f3c:	d105      	bne.n	8006f4a <__libc_init_array+0x2e>
 8006f3e:	bd70      	pop	{r4, r5, r6, pc}
 8006f40:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f44:	4798      	blx	r3
 8006f46:	3601      	adds	r6, #1
 8006f48:	e7ee      	b.n	8006f28 <__libc_init_array+0xc>
 8006f4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f4e:	4798      	blx	r3
 8006f50:	3601      	adds	r6, #1
 8006f52:	e7f2      	b.n	8006f3a <__libc_init_array+0x1e>
 8006f54:	08008d24 	.word	0x08008d24
 8006f58:	08008d24 	.word	0x08008d24
 8006f5c:	08008d24 	.word	0x08008d24
 8006f60:	08008d28 	.word	0x08008d28

08006f64 <memset>:
 8006f64:	4402      	add	r2, r0
 8006f66:	4603      	mov	r3, r0
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d100      	bne.n	8006f6e <memset+0xa>
 8006f6c:	4770      	bx	lr
 8006f6e:	f803 1b01 	strb.w	r1, [r3], #1
 8006f72:	e7f9      	b.n	8006f68 <memset+0x4>

08006f74 <rand>:
 8006f74:	4b17      	ldr	r3, [pc, #92]	; (8006fd4 <rand+0x60>)
 8006f76:	b510      	push	{r4, lr}
 8006f78:	681c      	ldr	r4, [r3, #0]
 8006f7a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006f7c:	b9b3      	cbnz	r3, 8006fac <rand+0x38>
 8006f7e:	2018      	movs	r0, #24
 8006f80:	f000 f898 	bl	80070b4 <malloc>
 8006f84:	63a0      	str	r0, [r4, #56]	; 0x38
 8006f86:	b928      	cbnz	r0, 8006f94 <rand+0x20>
 8006f88:	4602      	mov	r2, r0
 8006f8a:	4b13      	ldr	r3, [pc, #76]	; (8006fd8 <rand+0x64>)
 8006f8c:	4813      	ldr	r0, [pc, #76]	; (8006fdc <rand+0x68>)
 8006f8e:	214e      	movs	r1, #78	; 0x4e
 8006f90:	f000 f860 	bl	8007054 <__assert_func>
 8006f94:	4a12      	ldr	r2, [pc, #72]	; (8006fe0 <rand+0x6c>)
 8006f96:	4b13      	ldr	r3, [pc, #76]	; (8006fe4 <rand+0x70>)
 8006f98:	e9c0 2300 	strd	r2, r3, [r0]
 8006f9c:	4b12      	ldr	r3, [pc, #72]	; (8006fe8 <rand+0x74>)
 8006f9e:	6083      	str	r3, [r0, #8]
 8006fa0:	230b      	movs	r3, #11
 8006fa2:	8183      	strh	r3, [r0, #12]
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8006fac:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006fae:	480f      	ldr	r0, [pc, #60]	; (8006fec <rand+0x78>)
 8006fb0:	690a      	ldr	r2, [r1, #16]
 8006fb2:	694b      	ldr	r3, [r1, #20]
 8006fb4:	4c0e      	ldr	r4, [pc, #56]	; (8006ff0 <rand+0x7c>)
 8006fb6:	4350      	muls	r0, r2
 8006fb8:	fb04 0003 	mla	r0, r4, r3, r0
 8006fbc:	fba2 3404 	umull	r3, r4, r2, r4
 8006fc0:	1c5a      	adds	r2, r3, #1
 8006fc2:	4404      	add	r4, r0
 8006fc4:	f144 0000 	adc.w	r0, r4, #0
 8006fc8:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8006fcc:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006fd0:	bd10      	pop	{r4, pc}
 8006fd2:	bf00      	nop
 8006fd4:	20000014 	.word	0x20000014
 8006fd8:	08008bd4 	.word	0x08008bd4
 8006fdc:	08008beb 	.word	0x08008beb
 8006fe0:	abcd330e 	.word	0xabcd330e
 8006fe4:	e66d1234 	.word	0xe66d1234
 8006fe8:	0005deec 	.word	0x0005deec
 8006fec:	5851f42d 	.word	0x5851f42d
 8006ff0:	4c957f2d 	.word	0x4c957f2d

08006ff4 <siprintf>:
 8006ff4:	b40e      	push	{r1, r2, r3}
 8006ff6:	b500      	push	{lr}
 8006ff8:	b09c      	sub	sp, #112	; 0x70
 8006ffa:	ab1d      	add	r3, sp, #116	; 0x74
 8006ffc:	9002      	str	r0, [sp, #8]
 8006ffe:	9006      	str	r0, [sp, #24]
 8007000:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007004:	4809      	ldr	r0, [pc, #36]	; (800702c <siprintf+0x38>)
 8007006:	9107      	str	r1, [sp, #28]
 8007008:	9104      	str	r1, [sp, #16]
 800700a:	4909      	ldr	r1, [pc, #36]	; (8007030 <siprintf+0x3c>)
 800700c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007010:	9105      	str	r1, [sp, #20]
 8007012:	6800      	ldr	r0, [r0, #0]
 8007014:	9301      	str	r3, [sp, #4]
 8007016:	a902      	add	r1, sp, #8
 8007018:	f000 f95a 	bl	80072d0 <_svfiprintf_r>
 800701c:	9b02      	ldr	r3, [sp, #8]
 800701e:	2200      	movs	r2, #0
 8007020:	701a      	strb	r2, [r3, #0]
 8007022:	b01c      	add	sp, #112	; 0x70
 8007024:	f85d eb04 	ldr.w	lr, [sp], #4
 8007028:	b003      	add	sp, #12
 800702a:	4770      	bx	lr
 800702c:	20000014 	.word	0x20000014
 8007030:	ffff0208 	.word	0xffff0208

08007034 <strcat>:
 8007034:	b510      	push	{r4, lr}
 8007036:	4602      	mov	r2, r0
 8007038:	7814      	ldrb	r4, [r2, #0]
 800703a:	4613      	mov	r3, r2
 800703c:	3201      	adds	r2, #1
 800703e:	2c00      	cmp	r4, #0
 8007040:	d1fa      	bne.n	8007038 <strcat+0x4>
 8007042:	3b01      	subs	r3, #1
 8007044:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007048:	f803 2f01 	strb.w	r2, [r3, #1]!
 800704c:	2a00      	cmp	r2, #0
 800704e:	d1f9      	bne.n	8007044 <strcat+0x10>
 8007050:	bd10      	pop	{r4, pc}
	...

08007054 <__assert_func>:
 8007054:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007056:	4614      	mov	r4, r2
 8007058:	461a      	mov	r2, r3
 800705a:	4b09      	ldr	r3, [pc, #36]	; (8007080 <__assert_func+0x2c>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4605      	mov	r5, r0
 8007060:	68d8      	ldr	r0, [r3, #12]
 8007062:	b14c      	cbz	r4, 8007078 <__assert_func+0x24>
 8007064:	4b07      	ldr	r3, [pc, #28]	; (8007084 <__assert_func+0x30>)
 8007066:	9100      	str	r1, [sp, #0]
 8007068:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800706c:	4906      	ldr	r1, [pc, #24]	; (8007088 <__assert_func+0x34>)
 800706e:	462b      	mov	r3, r5
 8007070:	f000 f80e 	bl	8007090 <fiprintf>
 8007074:	f000 fdea 	bl	8007c4c <abort>
 8007078:	4b04      	ldr	r3, [pc, #16]	; (800708c <__assert_func+0x38>)
 800707a:	461c      	mov	r4, r3
 800707c:	e7f3      	b.n	8007066 <__assert_func+0x12>
 800707e:	bf00      	nop
 8007080:	20000014 	.word	0x20000014
 8007084:	08008c4a 	.word	0x08008c4a
 8007088:	08008c57 	.word	0x08008c57
 800708c:	08008c85 	.word	0x08008c85

08007090 <fiprintf>:
 8007090:	b40e      	push	{r1, r2, r3}
 8007092:	b503      	push	{r0, r1, lr}
 8007094:	4601      	mov	r1, r0
 8007096:	ab03      	add	r3, sp, #12
 8007098:	4805      	ldr	r0, [pc, #20]	; (80070b0 <fiprintf+0x20>)
 800709a:	f853 2b04 	ldr.w	r2, [r3], #4
 800709e:	6800      	ldr	r0, [r0, #0]
 80070a0:	9301      	str	r3, [sp, #4]
 80070a2:	f000 fa3f 	bl	8007524 <_vfiprintf_r>
 80070a6:	b002      	add	sp, #8
 80070a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80070ac:	b003      	add	sp, #12
 80070ae:	4770      	bx	lr
 80070b0:	20000014 	.word	0x20000014

080070b4 <malloc>:
 80070b4:	4b02      	ldr	r3, [pc, #8]	; (80070c0 <malloc+0xc>)
 80070b6:	4601      	mov	r1, r0
 80070b8:	6818      	ldr	r0, [r3, #0]
 80070ba:	f000 b853 	b.w	8007164 <_malloc_r>
 80070be:	bf00      	nop
 80070c0:	20000014 	.word	0x20000014

080070c4 <_free_r>:
 80070c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80070c6:	2900      	cmp	r1, #0
 80070c8:	d048      	beq.n	800715c <_free_r+0x98>
 80070ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070ce:	9001      	str	r0, [sp, #4]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	f1a1 0404 	sub.w	r4, r1, #4
 80070d6:	bfb8      	it	lt
 80070d8:	18e4      	addlt	r4, r4, r3
 80070da:	f001 f805 	bl	80080e8 <__malloc_lock>
 80070de:	4a20      	ldr	r2, [pc, #128]	; (8007160 <_free_r+0x9c>)
 80070e0:	9801      	ldr	r0, [sp, #4]
 80070e2:	6813      	ldr	r3, [r2, #0]
 80070e4:	4615      	mov	r5, r2
 80070e6:	b933      	cbnz	r3, 80070f6 <_free_r+0x32>
 80070e8:	6063      	str	r3, [r4, #4]
 80070ea:	6014      	str	r4, [r2, #0]
 80070ec:	b003      	add	sp, #12
 80070ee:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80070f2:	f000 bfff 	b.w	80080f4 <__malloc_unlock>
 80070f6:	42a3      	cmp	r3, r4
 80070f8:	d90b      	bls.n	8007112 <_free_r+0x4e>
 80070fa:	6821      	ldr	r1, [r4, #0]
 80070fc:	1862      	adds	r2, r4, r1
 80070fe:	4293      	cmp	r3, r2
 8007100:	bf04      	itt	eq
 8007102:	681a      	ldreq	r2, [r3, #0]
 8007104:	685b      	ldreq	r3, [r3, #4]
 8007106:	6063      	str	r3, [r4, #4]
 8007108:	bf04      	itt	eq
 800710a:	1852      	addeq	r2, r2, r1
 800710c:	6022      	streq	r2, [r4, #0]
 800710e:	602c      	str	r4, [r5, #0]
 8007110:	e7ec      	b.n	80070ec <_free_r+0x28>
 8007112:	461a      	mov	r2, r3
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	b10b      	cbz	r3, 800711c <_free_r+0x58>
 8007118:	42a3      	cmp	r3, r4
 800711a:	d9fa      	bls.n	8007112 <_free_r+0x4e>
 800711c:	6811      	ldr	r1, [r2, #0]
 800711e:	1855      	adds	r5, r2, r1
 8007120:	42a5      	cmp	r5, r4
 8007122:	d10b      	bne.n	800713c <_free_r+0x78>
 8007124:	6824      	ldr	r4, [r4, #0]
 8007126:	4421      	add	r1, r4
 8007128:	1854      	adds	r4, r2, r1
 800712a:	42a3      	cmp	r3, r4
 800712c:	6011      	str	r1, [r2, #0]
 800712e:	d1dd      	bne.n	80070ec <_free_r+0x28>
 8007130:	681c      	ldr	r4, [r3, #0]
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	6053      	str	r3, [r2, #4]
 8007136:	4421      	add	r1, r4
 8007138:	6011      	str	r1, [r2, #0]
 800713a:	e7d7      	b.n	80070ec <_free_r+0x28>
 800713c:	d902      	bls.n	8007144 <_free_r+0x80>
 800713e:	230c      	movs	r3, #12
 8007140:	6003      	str	r3, [r0, #0]
 8007142:	e7d3      	b.n	80070ec <_free_r+0x28>
 8007144:	6825      	ldr	r5, [r4, #0]
 8007146:	1961      	adds	r1, r4, r5
 8007148:	428b      	cmp	r3, r1
 800714a:	bf04      	itt	eq
 800714c:	6819      	ldreq	r1, [r3, #0]
 800714e:	685b      	ldreq	r3, [r3, #4]
 8007150:	6063      	str	r3, [r4, #4]
 8007152:	bf04      	itt	eq
 8007154:	1949      	addeq	r1, r1, r5
 8007156:	6021      	streq	r1, [r4, #0]
 8007158:	6054      	str	r4, [r2, #4]
 800715a:	e7c7      	b.n	80070ec <_free_r+0x28>
 800715c:	b003      	add	sp, #12
 800715e:	bd30      	pop	{r4, r5, pc}
 8007160:	2000ad54 	.word	0x2000ad54

08007164 <_malloc_r>:
 8007164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007166:	1ccd      	adds	r5, r1, #3
 8007168:	f025 0503 	bic.w	r5, r5, #3
 800716c:	3508      	adds	r5, #8
 800716e:	2d0c      	cmp	r5, #12
 8007170:	bf38      	it	cc
 8007172:	250c      	movcc	r5, #12
 8007174:	2d00      	cmp	r5, #0
 8007176:	4606      	mov	r6, r0
 8007178:	db01      	blt.n	800717e <_malloc_r+0x1a>
 800717a:	42a9      	cmp	r1, r5
 800717c:	d903      	bls.n	8007186 <_malloc_r+0x22>
 800717e:	230c      	movs	r3, #12
 8007180:	6033      	str	r3, [r6, #0]
 8007182:	2000      	movs	r0, #0
 8007184:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007186:	f000 ffaf 	bl	80080e8 <__malloc_lock>
 800718a:	4921      	ldr	r1, [pc, #132]	; (8007210 <_malloc_r+0xac>)
 800718c:	680a      	ldr	r2, [r1, #0]
 800718e:	4614      	mov	r4, r2
 8007190:	b99c      	cbnz	r4, 80071ba <_malloc_r+0x56>
 8007192:	4f20      	ldr	r7, [pc, #128]	; (8007214 <_malloc_r+0xb0>)
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	b923      	cbnz	r3, 80071a2 <_malloc_r+0x3e>
 8007198:	4621      	mov	r1, r4
 800719a:	4630      	mov	r0, r6
 800719c:	f000 fc86 	bl	8007aac <_sbrk_r>
 80071a0:	6038      	str	r0, [r7, #0]
 80071a2:	4629      	mov	r1, r5
 80071a4:	4630      	mov	r0, r6
 80071a6:	f000 fc81 	bl	8007aac <_sbrk_r>
 80071aa:	1c43      	adds	r3, r0, #1
 80071ac:	d123      	bne.n	80071f6 <_malloc_r+0x92>
 80071ae:	230c      	movs	r3, #12
 80071b0:	6033      	str	r3, [r6, #0]
 80071b2:	4630      	mov	r0, r6
 80071b4:	f000 ff9e 	bl	80080f4 <__malloc_unlock>
 80071b8:	e7e3      	b.n	8007182 <_malloc_r+0x1e>
 80071ba:	6823      	ldr	r3, [r4, #0]
 80071bc:	1b5b      	subs	r3, r3, r5
 80071be:	d417      	bmi.n	80071f0 <_malloc_r+0x8c>
 80071c0:	2b0b      	cmp	r3, #11
 80071c2:	d903      	bls.n	80071cc <_malloc_r+0x68>
 80071c4:	6023      	str	r3, [r4, #0]
 80071c6:	441c      	add	r4, r3
 80071c8:	6025      	str	r5, [r4, #0]
 80071ca:	e004      	b.n	80071d6 <_malloc_r+0x72>
 80071cc:	6863      	ldr	r3, [r4, #4]
 80071ce:	42a2      	cmp	r2, r4
 80071d0:	bf0c      	ite	eq
 80071d2:	600b      	streq	r3, [r1, #0]
 80071d4:	6053      	strne	r3, [r2, #4]
 80071d6:	4630      	mov	r0, r6
 80071d8:	f000 ff8c 	bl	80080f4 <__malloc_unlock>
 80071dc:	f104 000b 	add.w	r0, r4, #11
 80071e0:	1d23      	adds	r3, r4, #4
 80071e2:	f020 0007 	bic.w	r0, r0, #7
 80071e6:	1ac2      	subs	r2, r0, r3
 80071e8:	d0cc      	beq.n	8007184 <_malloc_r+0x20>
 80071ea:	1a1b      	subs	r3, r3, r0
 80071ec:	50a3      	str	r3, [r4, r2]
 80071ee:	e7c9      	b.n	8007184 <_malloc_r+0x20>
 80071f0:	4622      	mov	r2, r4
 80071f2:	6864      	ldr	r4, [r4, #4]
 80071f4:	e7cc      	b.n	8007190 <_malloc_r+0x2c>
 80071f6:	1cc4      	adds	r4, r0, #3
 80071f8:	f024 0403 	bic.w	r4, r4, #3
 80071fc:	42a0      	cmp	r0, r4
 80071fe:	d0e3      	beq.n	80071c8 <_malloc_r+0x64>
 8007200:	1a21      	subs	r1, r4, r0
 8007202:	4630      	mov	r0, r6
 8007204:	f000 fc52 	bl	8007aac <_sbrk_r>
 8007208:	3001      	adds	r0, #1
 800720a:	d1dd      	bne.n	80071c8 <_malloc_r+0x64>
 800720c:	e7cf      	b.n	80071ae <_malloc_r+0x4a>
 800720e:	bf00      	nop
 8007210:	2000ad54 	.word	0x2000ad54
 8007214:	2000ad58 	.word	0x2000ad58

08007218 <__ssputs_r>:
 8007218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800721c:	688e      	ldr	r6, [r1, #8]
 800721e:	429e      	cmp	r6, r3
 8007220:	4682      	mov	sl, r0
 8007222:	460c      	mov	r4, r1
 8007224:	4690      	mov	r8, r2
 8007226:	461f      	mov	r7, r3
 8007228:	d838      	bhi.n	800729c <__ssputs_r+0x84>
 800722a:	898a      	ldrh	r2, [r1, #12]
 800722c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007230:	d032      	beq.n	8007298 <__ssputs_r+0x80>
 8007232:	6825      	ldr	r5, [r4, #0]
 8007234:	6909      	ldr	r1, [r1, #16]
 8007236:	eba5 0901 	sub.w	r9, r5, r1
 800723a:	6965      	ldr	r5, [r4, #20]
 800723c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007240:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007244:	3301      	adds	r3, #1
 8007246:	444b      	add	r3, r9
 8007248:	106d      	asrs	r5, r5, #1
 800724a:	429d      	cmp	r5, r3
 800724c:	bf38      	it	cc
 800724e:	461d      	movcc	r5, r3
 8007250:	0553      	lsls	r3, r2, #21
 8007252:	d531      	bpl.n	80072b8 <__ssputs_r+0xa0>
 8007254:	4629      	mov	r1, r5
 8007256:	f7ff ff85 	bl	8007164 <_malloc_r>
 800725a:	4606      	mov	r6, r0
 800725c:	b950      	cbnz	r0, 8007274 <__ssputs_r+0x5c>
 800725e:	230c      	movs	r3, #12
 8007260:	f8ca 3000 	str.w	r3, [sl]
 8007264:	89a3      	ldrh	r3, [r4, #12]
 8007266:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800726a:	81a3      	strh	r3, [r4, #12]
 800726c:	f04f 30ff 	mov.w	r0, #4294967295
 8007270:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007274:	6921      	ldr	r1, [r4, #16]
 8007276:	464a      	mov	r2, r9
 8007278:	f000 ff0e 	bl	8008098 <memcpy>
 800727c:	89a3      	ldrh	r3, [r4, #12]
 800727e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007282:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007286:	81a3      	strh	r3, [r4, #12]
 8007288:	6126      	str	r6, [r4, #16]
 800728a:	6165      	str	r5, [r4, #20]
 800728c:	444e      	add	r6, r9
 800728e:	eba5 0509 	sub.w	r5, r5, r9
 8007292:	6026      	str	r6, [r4, #0]
 8007294:	60a5      	str	r5, [r4, #8]
 8007296:	463e      	mov	r6, r7
 8007298:	42be      	cmp	r6, r7
 800729a:	d900      	bls.n	800729e <__ssputs_r+0x86>
 800729c:	463e      	mov	r6, r7
 800729e:	4632      	mov	r2, r6
 80072a0:	6820      	ldr	r0, [r4, #0]
 80072a2:	4641      	mov	r1, r8
 80072a4:	f000 ff06 	bl	80080b4 <memmove>
 80072a8:	68a3      	ldr	r3, [r4, #8]
 80072aa:	6822      	ldr	r2, [r4, #0]
 80072ac:	1b9b      	subs	r3, r3, r6
 80072ae:	4432      	add	r2, r6
 80072b0:	60a3      	str	r3, [r4, #8]
 80072b2:	6022      	str	r2, [r4, #0]
 80072b4:	2000      	movs	r0, #0
 80072b6:	e7db      	b.n	8007270 <__ssputs_r+0x58>
 80072b8:	462a      	mov	r2, r5
 80072ba:	f000 ff21 	bl	8008100 <_realloc_r>
 80072be:	4606      	mov	r6, r0
 80072c0:	2800      	cmp	r0, #0
 80072c2:	d1e1      	bne.n	8007288 <__ssputs_r+0x70>
 80072c4:	6921      	ldr	r1, [r4, #16]
 80072c6:	4650      	mov	r0, sl
 80072c8:	f7ff fefc 	bl	80070c4 <_free_r>
 80072cc:	e7c7      	b.n	800725e <__ssputs_r+0x46>
	...

080072d0 <_svfiprintf_r>:
 80072d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072d4:	4698      	mov	r8, r3
 80072d6:	898b      	ldrh	r3, [r1, #12]
 80072d8:	061b      	lsls	r3, r3, #24
 80072da:	b09d      	sub	sp, #116	; 0x74
 80072dc:	4607      	mov	r7, r0
 80072de:	460d      	mov	r5, r1
 80072e0:	4614      	mov	r4, r2
 80072e2:	d50e      	bpl.n	8007302 <_svfiprintf_r+0x32>
 80072e4:	690b      	ldr	r3, [r1, #16]
 80072e6:	b963      	cbnz	r3, 8007302 <_svfiprintf_r+0x32>
 80072e8:	2140      	movs	r1, #64	; 0x40
 80072ea:	f7ff ff3b 	bl	8007164 <_malloc_r>
 80072ee:	6028      	str	r0, [r5, #0]
 80072f0:	6128      	str	r0, [r5, #16]
 80072f2:	b920      	cbnz	r0, 80072fe <_svfiprintf_r+0x2e>
 80072f4:	230c      	movs	r3, #12
 80072f6:	603b      	str	r3, [r7, #0]
 80072f8:	f04f 30ff 	mov.w	r0, #4294967295
 80072fc:	e0d1      	b.n	80074a2 <_svfiprintf_r+0x1d2>
 80072fe:	2340      	movs	r3, #64	; 0x40
 8007300:	616b      	str	r3, [r5, #20]
 8007302:	2300      	movs	r3, #0
 8007304:	9309      	str	r3, [sp, #36]	; 0x24
 8007306:	2320      	movs	r3, #32
 8007308:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800730c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007310:	2330      	movs	r3, #48	; 0x30
 8007312:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80074bc <_svfiprintf_r+0x1ec>
 8007316:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800731a:	f04f 0901 	mov.w	r9, #1
 800731e:	4623      	mov	r3, r4
 8007320:	469a      	mov	sl, r3
 8007322:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007326:	b10a      	cbz	r2, 800732c <_svfiprintf_r+0x5c>
 8007328:	2a25      	cmp	r2, #37	; 0x25
 800732a:	d1f9      	bne.n	8007320 <_svfiprintf_r+0x50>
 800732c:	ebba 0b04 	subs.w	fp, sl, r4
 8007330:	d00b      	beq.n	800734a <_svfiprintf_r+0x7a>
 8007332:	465b      	mov	r3, fp
 8007334:	4622      	mov	r2, r4
 8007336:	4629      	mov	r1, r5
 8007338:	4638      	mov	r0, r7
 800733a:	f7ff ff6d 	bl	8007218 <__ssputs_r>
 800733e:	3001      	adds	r0, #1
 8007340:	f000 80aa 	beq.w	8007498 <_svfiprintf_r+0x1c8>
 8007344:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007346:	445a      	add	r2, fp
 8007348:	9209      	str	r2, [sp, #36]	; 0x24
 800734a:	f89a 3000 	ldrb.w	r3, [sl]
 800734e:	2b00      	cmp	r3, #0
 8007350:	f000 80a2 	beq.w	8007498 <_svfiprintf_r+0x1c8>
 8007354:	2300      	movs	r3, #0
 8007356:	f04f 32ff 	mov.w	r2, #4294967295
 800735a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800735e:	f10a 0a01 	add.w	sl, sl, #1
 8007362:	9304      	str	r3, [sp, #16]
 8007364:	9307      	str	r3, [sp, #28]
 8007366:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800736a:	931a      	str	r3, [sp, #104]	; 0x68
 800736c:	4654      	mov	r4, sl
 800736e:	2205      	movs	r2, #5
 8007370:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007374:	4851      	ldr	r0, [pc, #324]	; (80074bc <_svfiprintf_r+0x1ec>)
 8007376:	f7f8 ff33 	bl	80001e0 <memchr>
 800737a:	9a04      	ldr	r2, [sp, #16]
 800737c:	b9d8      	cbnz	r0, 80073b6 <_svfiprintf_r+0xe6>
 800737e:	06d0      	lsls	r0, r2, #27
 8007380:	bf44      	itt	mi
 8007382:	2320      	movmi	r3, #32
 8007384:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007388:	0711      	lsls	r1, r2, #28
 800738a:	bf44      	itt	mi
 800738c:	232b      	movmi	r3, #43	; 0x2b
 800738e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007392:	f89a 3000 	ldrb.w	r3, [sl]
 8007396:	2b2a      	cmp	r3, #42	; 0x2a
 8007398:	d015      	beq.n	80073c6 <_svfiprintf_r+0xf6>
 800739a:	9a07      	ldr	r2, [sp, #28]
 800739c:	4654      	mov	r4, sl
 800739e:	2000      	movs	r0, #0
 80073a0:	f04f 0c0a 	mov.w	ip, #10
 80073a4:	4621      	mov	r1, r4
 80073a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073aa:	3b30      	subs	r3, #48	; 0x30
 80073ac:	2b09      	cmp	r3, #9
 80073ae:	d94e      	bls.n	800744e <_svfiprintf_r+0x17e>
 80073b0:	b1b0      	cbz	r0, 80073e0 <_svfiprintf_r+0x110>
 80073b2:	9207      	str	r2, [sp, #28]
 80073b4:	e014      	b.n	80073e0 <_svfiprintf_r+0x110>
 80073b6:	eba0 0308 	sub.w	r3, r0, r8
 80073ba:	fa09 f303 	lsl.w	r3, r9, r3
 80073be:	4313      	orrs	r3, r2
 80073c0:	9304      	str	r3, [sp, #16]
 80073c2:	46a2      	mov	sl, r4
 80073c4:	e7d2      	b.n	800736c <_svfiprintf_r+0x9c>
 80073c6:	9b03      	ldr	r3, [sp, #12]
 80073c8:	1d19      	adds	r1, r3, #4
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	9103      	str	r1, [sp, #12]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	bfbb      	ittet	lt
 80073d2:	425b      	neglt	r3, r3
 80073d4:	f042 0202 	orrlt.w	r2, r2, #2
 80073d8:	9307      	strge	r3, [sp, #28]
 80073da:	9307      	strlt	r3, [sp, #28]
 80073dc:	bfb8      	it	lt
 80073de:	9204      	strlt	r2, [sp, #16]
 80073e0:	7823      	ldrb	r3, [r4, #0]
 80073e2:	2b2e      	cmp	r3, #46	; 0x2e
 80073e4:	d10c      	bne.n	8007400 <_svfiprintf_r+0x130>
 80073e6:	7863      	ldrb	r3, [r4, #1]
 80073e8:	2b2a      	cmp	r3, #42	; 0x2a
 80073ea:	d135      	bne.n	8007458 <_svfiprintf_r+0x188>
 80073ec:	9b03      	ldr	r3, [sp, #12]
 80073ee:	1d1a      	adds	r2, r3, #4
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	9203      	str	r2, [sp, #12]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	bfb8      	it	lt
 80073f8:	f04f 33ff 	movlt.w	r3, #4294967295
 80073fc:	3402      	adds	r4, #2
 80073fe:	9305      	str	r3, [sp, #20]
 8007400:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80074cc <_svfiprintf_r+0x1fc>
 8007404:	7821      	ldrb	r1, [r4, #0]
 8007406:	2203      	movs	r2, #3
 8007408:	4650      	mov	r0, sl
 800740a:	f7f8 fee9 	bl	80001e0 <memchr>
 800740e:	b140      	cbz	r0, 8007422 <_svfiprintf_r+0x152>
 8007410:	2340      	movs	r3, #64	; 0x40
 8007412:	eba0 000a 	sub.w	r0, r0, sl
 8007416:	fa03 f000 	lsl.w	r0, r3, r0
 800741a:	9b04      	ldr	r3, [sp, #16]
 800741c:	4303      	orrs	r3, r0
 800741e:	3401      	adds	r4, #1
 8007420:	9304      	str	r3, [sp, #16]
 8007422:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007426:	4826      	ldr	r0, [pc, #152]	; (80074c0 <_svfiprintf_r+0x1f0>)
 8007428:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800742c:	2206      	movs	r2, #6
 800742e:	f7f8 fed7 	bl	80001e0 <memchr>
 8007432:	2800      	cmp	r0, #0
 8007434:	d038      	beq.n	80074a8 <_svfiprintf_r+0x1d8>
 8007436:	4b23      	ldr	r3, [pc, #140]	; (80074c4 <_svfiprintf_r+0x1f4>)
 8007438:	bb1b      	cbnz	r3, 8007482 <_svfiprintf_r+0x1b2>
 800743a:	9b03      	ldr	r3, [sp, #12]
 800743c:	3307      	adds	r3, #7
 800743e:	f023 0307 	bic.w	r3, r3, #7
 8007442:	3308      	adds	r3, #8
 8007444:	9303      	str	r3, [sp, #12]
 8007446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007448:	4433      	add	r3, r6
 800744a:	9309      	str	r3, [sp, #36]	; 0x24
 800744c:	e767      	b.n	800731e <_svfiprintf_r+0x4e>
 800744e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007452:	460c      	mov	r4, r1
 8007454:	2001      	movs	r0, #1
 8007456:	e7a5      	b.n	80073a4 <_svfiprintf_r+0xd4>
 8007458:	2300      	movs	r3, #0
 800745a:	3401      	adds	r4, #1
 800745c:	9305      	str	r3, [sp, #20]
 800745e:	4619      	mov	r1, r3
 8007460:	f04f 0c0a 	mov.w	ip, #10
 8007464:	4620      	mov	r0, r4
 8007466:	f810 2b01 	ldrb.w	r2, [r0], #1
 800746a:	3a30      	subs	r2, #48	; 0x30
 800746c:	2a09      	cmp	r2, #9
 800746e:	d903      	bls.n	8007478 <_svfiprintf_r+0x1a8>
 8007470:	2b00      	cmp	r3, #0
 8007472:	d0c5      	beq.n	8007400 <_svfiprintf_r+0x130>
 8007474:	9105      	str	r1, [sp, #20]
 8007476:	e7c3      	b.n	8007400 <_svfiprintf_r+0x130>
 8007478:	fb0c 2101 	mla	r1, ip, r1, r2
 800747c:	4604      	mov	r4, r0
 800747e:	2301      	movs	r3, #1
 8007480:	e7f0      	b.n	8007464 <_svfiprintf_r+0x194>
 8007482:	ab03      	add	r3, sp, #12
 8007484:	9300      	str	r3, [sp, #0]
 8007486:	462a      	mov	r2, r5
 8007488:	4b0f      	ldr	r3, [pc, #60]	; (80074c8 <_svfiprintf_r+0x1f8>)
 800748a:	a904      	add	r1, sp, #16
 800748c:	4638      	mov	r0, r7
 800748e:	f3af 8000 	nop.w
 8007492:	1c42      	adds	r2, r0, #1
 8007494:	4606      	mov	r6, r0
 8007496:	d1d6      	bne.n	8007446 <_svfiprintf_r+0x176>
 8007498:	89ab      	ldrh	r3, [r5, #12]
 800749a:	065b      	lsls	r3, r3, #25
 800749c:	f53f af2c 	bmi.w	80072f8 <_svfiprintf_r+0x28>
 80074a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80074a2:	b01d      	add	sp, #116	; 0x74
 80074a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074a8:	ab03      	add	r3, sp, #12
 80074aa:	9300      	str	r3, [sp, #0]
 80074ac:	462a      	mov	r2, r5
 80074ae:	4b06      	ldr	r3, [pc, #24]	; (80074c8 <_svfiprintf_r+0x1f8>)
 80074b0:	a904      	add	r1, sp, #16
 80074b2:	4638      	mov	r0, r7
 80074b4:	f000 f9d4 	bl	8007860 <_printf_i>
 80074b8:	e7eb      	b.n	8007492 <_svfiprintf_r+0x1c2>
 80074ba:	bf00      	nop
 80074bc:	08008c86 	.word	0x08008c86
 80074c0:	08008c90 	.word	0x08008c90
 80074c4:	00000000 	.word	0x00000000
 80074c8:	08007219 	.word	0x08007219
 80074cc:	08008c8c 	.word	0x08008c8c

080074d0 <__sfputc_r>:
 80074d0:	6893      	ldr	r3, [r2, #8]
 80074d2:	3b01      	subs	r3, #1
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	b410      	push	{r4}
 80074d8:	6093      	str	r3, [r2, #8]
 80074da:	da08      	bge.n	80074ee <__sfputc_r+0x1e>
 80074dc:	6994      	ldr	r4, [r2, #24]
 80074de:	42a3      	cmp	r3, r4
 80074e0:	db01      	blt.n	80074e6 <__sfputc_r+0x16>
 80074e2:	290a      	cmp	r1, #10
 80074e4:	d103      	bne.n	80074ee <__sfputc_r+0x1e>
 80074e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074ea:	f000 baef 	b.w	8007acc <__swbuf_r>
 80074ee:	6813      	ldr	r3, [r2, #0]
 80074f0:	1c58      	adds	r0, r3, #1
 80074f2:	6010      	str	r0, [r2, #0]
 80074f4:	7019      	strb	r1, [r3, #0]
 80074f6:	4608      	mov	r0, r1
 80074f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074fc:	4770      	bx	lr

080074fe <__sfputs_r>:
 80074fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007500:	4606      	mov	r6, r0
 8007502:	460f      	mov	r7, r1
 8007504:	4614      	mov	r4, r2
 8007506:	18d5      	adds	r5, r2, r3
 8007508:	42ac      	cmp	r4, r5
 800750a:	d101      	bne.n	8007510 <__sfputs_r+0x12>
 800750c:	2000      	movs	r0, #0
 800750e:	e007      	b.n	8007520 <__sfputs_r+0x22>
 8007510:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007514:	463a      	mov	r2, r7
 8007516:	4630      	mov	r0, r6
 8007518:	f7ff ffda 	bl	80074d0 <__sfputc_r>
 800751c:	1c43      	adds	r3, r0, #1
 800751e:	d1f3      	bne.n	8007508 <__sfputs_r+0xa>
 8007520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007524 <_vfiprintf_r>:
 8007524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007528:	460d      	mov	r5, r1
 800752a:	b09d      	sub	sp, #116	; 0x74
 800752c:	4614      	mov	r4, r2
 800752e:	4698      	mov	r8, r3
 8007530:	4606      	mov	r6, r0
 8007532:	b118      	cbz	r0, 800753c <_vfiprintf_r+0x18>
 8007534:	6983      	ldr	r3, [r0, #24]
 8007536:	b90b      	cbnz	r3, 800753c <_vfiprintf_r+0x18>
 8007538:	f000 fcaa 	bl	8007e90 <__sinit>
 800753c:	4b89      	ldr	r3, [pc, #548]	; (8007764 <_vfiprintf_r+0x240>)
 800753e:	429d      	cmp	r5, r3
 8007540:	d11b      	bne.n	800757a <_vfiprintf_r+0x56>
 8007542:	6875      	ldr	r5, [r6, #4]
 8007544:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007546:	07d9      	lsls	r1, r3, #31
 8007548:	d405      	bmi.n	8007556 <_vfiprintf_r+0x32>
 800754a:	89ab      	ldrh	r3, [r5, #12]
 800754c:	059a      	lsls	r2, r3, #22
 800754e:	d402      	bmi.n	8007556 <_vfiprintf_r+0x32>
 8007550:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007552:	f000 fd3b 	bl	8007fcc <__retarget_lock_acquire_recursive>
 8007556:	89ab      	ldrh	r3, [r5, #12]
 8007558:	071b      	lsls	r3, r3, #28
 800755a:	d501      	bpl.n	8007560 <_vfiprintf_r+0x3c>
 800755c:	692b      	ldr	r3, [r5, #16]
 800755e:	b9eb      	cbnz	r3, 800759c <_vfiprintf_r+0x78>
 8007560:	4629      	mov	r1, r5
 8007562:	4630      	mov	r0, r6
 8007564:	f000 fb04 	bl	8007b70 <__swsetup_r>
 8007568:	b1c0      	cbz	r0, 800759c <_vfiprintf_r+0x78>
 800756a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800756c:	07dc      	lsls	r4, r3, #31
 800756e:	d50e      	bpl.n	800758e <_vfiprintf_r+0x6a>
 8007570:	f04f 30ff 	mov.w	r0, #4294967295
 8007574:	b01d      	add	sp, #116	; 0x74
 8007576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800757a:	4b7b      	ldr	r3, [pc, #492]	; (8007768 <_vfiprintf_r+0x244>)
 800757c:	429d      	cmp	r5, r3
 800757e:	d101      	bne.n	8007584 <_vfiprintf_r+0x60>
 8007580:	68b5      	ldr	r5, [r6, #8]
 8007582:	e7df      	b.n	8007544 <_vfiprintf_r+0x20>
 8007584:	4b79      	ldr	r3, [pc, #484]	; (800776c <_vfiprintf_r+0x248>)
 8007586:	429d      	cmp	r5, r3
 8007588:	bf08      	it	eq
 800758a:	68f5      	ldreq	r5, [r6, #12]
 800758c:	e7da      	b.n	8007544 <_vfiprintf_r+0x20>
 800758e:	89ab      	ldrh	r3, [r5, #12]
 8007590:	0598      	lsls	r0, r3, #22
 8007592:	d4ed      	bmi.n	8007570 <_vfiprintf_r+0x4c>
 8007594:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007596:	f000 fd1a 	bl	8007fce <__retarget_lock_release_recursive>
 800759a:	e7e9      	b.n	8007570 <_vfiprintf_r+0x4c>
 800759c:	2300      	movs	r3, #0
 800759e:	9309      	str	r3, [sp, #36]	; 0x24
 80075a0:	2320      	movs	r3, #32
 80075a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80075a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80075aa:	2330      	movs	r3, #48	; 0x30
 80075ac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007770 <_vfiprintf_r+0x24c>
 80075b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80075b4:	f04f 0901 	mov.w	r9, #1
 80075b8:	4623      	mov	r3, r4
 80075ba:	469a      	mov	sl, r3
 80075bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075c0:	b10a      	cbz	r2, 80075c6 <_vfiprintf_r+0xa2>
 80075c2:	2a25      	cmp	r2, #37	; 0x25
 80075c4:	d1f9      	bne.n	80075ba <_vfiprintf_r+0x96>
 80075c6:	ebba 0b04 	subs.w	fp, sl, r4
 80075ca:	d00b      	beq.n	80075e4 <_vfiprintf_r+0xc0>
 80075cc:	465b      	mov	r3, fp
 80075ce:	4622      	mov	r2, r4
 80075d0:	4629      	mov	r1, r5
 80075d2:	4630      	mov	r0, r6
 80075d4:	f7ff ff93 	bl	80074fe <__sfputs_r>
 80075d8:	3001      	adds	r0, #1
 80075da:	f000 80aa 	beq.w	8007732 <_vfiprintf_r+0x20e>
 80075de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075e0:	445a      	add	r2, fp
 80075e2:	9209      	str	r2, [sp, #36]	; 0x24
 80075e4:	f89a 3000 	ldrb.w	r3, [sl]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	f000 80a2 	beq.w	8007732 <_vfiprintf_r+0x20e>
 80075ee:	2300      	movs	r3, #0
 80075f0:	f04f 32ff 	mov.w	r2, #4294967295
 80075f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075f8:	f10a 0a01 	add.w	sl, sl, #1
 80075fc:	9304      	str	r3, [sp, #16]
 80075fe:	9307      	str	r3, [sp, #28]
 8007600:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007604:	931a      	str	r3, [sp, #104]	; 0x68
 8007606:	4654      	mov	r4, sl
 8007608:	2205      	movs	r2, #5
 800760a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800760e:	4858      	ldr	r0, [pc, #352]	; (8007770 <_vfiprintf_r+0x24c>)
 8007610:	f7f8 fde6 	bl	80001e0 <memchr>
 8007614:	9a04      	ldr	r2, [sp, #16]
 8007616:	b9d8      	cbnz	r0, 8007650 <_vfiprintf_r+0x12c>
 8007618:	06d1      	lsls	r1, r2, #27
 800761a:	bf44      	itt	mi
 800761c:	2320      	movmi	r3, #32
 800761e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007622:	0713      	lsls	r3, r2, #28
 8007624:	bf44      	itt	mi
 8007626:	232b      	movmi	r3, #43	; 0x2b
 8007628:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800762c:	f89a 3000 	ldrb.w	r3, [sl]
 8007630:	2b2a      	cmp	r3, #42	; 0x2a
 8007632:	d015      	beq.n	8007660 <_vfiprintf_r+0x13c>
 8007634:	9a07      	ldr	r2, [sp, #28]
 8007636:	4654      	mov	r4, sl
 8007638:	2000      	movs	r0, #0
 800763a:	f04f 0c0a 	mov.w	ip, #10
 800763e:	4621      	mov	r1, r4
 8007640:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007644:	3b30      	subs	r3, #48	; 0x30
 8007646:	2b09      	cmp	r3, #9
 8007648:	d94e      	bls.n	80076e8 <_vfiprintf_r+0x1c4>
 800764a:	b1b0      	cbz	r0, 800767a <_vfiprintf_r+0x156>
 800764c:	9207      	str	r2, [sp, #28]
 800764e:	e014      	b.n	800767a <_vfiprintf_r+0x156>
 8007650:	eba0 0308 	sub.w	r3, r0, r8
 8007654:	fa09 f303 	lsl.w	r3, r9, r3
 8007658:	4313      	orrs	r3, r2
 800765a:	9304      	str	r3, [sp, #16]
 800765c:	46a2      	mov	sl, r4
 800765e:	e7d2      	b.n	8007606 <_vfiprintf_r+0xe2>
 8007660:	9b03      	ldr	r3, [sp, #12]
 8007662:	1d19      	adds	r1, r3, #4
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	9103      	str	r1, [sp, #12]
 8007668:	2b00      	cmp	r3, #0
 800766a:	bfbb      	ittet	lt
 800766c:	425b      	neglt	r3, r3
 800766e:	f042 0202 	orrlt.w	r2, r2, #2
 8007672:	9307      	strge	r3, [sp, #28]
 8007674:	9307      	strlt	r3, [sp, #28]
 8007676:	bfb8      	it	lt
 8007678:	9204      	strlt	r2, [sp, #16]
 800767a:	7823      	ldrb	r3, [r4, #0]
 800767c:	2b2e      	cmp	r3, #46	; 0x2e
 800767e:	d10c      	bne.n	800769a <_vfiprintf_r+0x176>
 8007680:	7863      	ldrb	r3, [r4, #1]
 8007682:	2b2a      	cmp	r3, #42	; 0x2a
 8007684:	d135      	bne.n	80076f2 <_vfiprintf_r+0x1ce>
 8007686:	9b03      	ldr	r3, [sp, #12]
 8007688:	1d1a      	adds	r2, r3, #4
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	9203      	str	r2, [sp, #12]
 800768e:	2b00      	cmp	r3, #0
 8007690:	bfb8      	it	lt
 8007692:	f04f 33ff 	movlt.w	r3, #4294967295
 8007696:	3402      	adds	r4, #2
 8007698:	9305      	str	r3, [sp, #20]
 800769a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007780 <_vfiprintf_r+0x25c>
 800769e:	7821      	ldrb	r1, [r4, #0]
 80076a0:	2203      	movs	r2, #3
 80076a2:	4650      	mov	r0, sl
 80076a4:	f7f8 fd9c 	bl	80001e0 <memchr>
 80076a8:	b140      	cbz	r0, 80076bc <_vfiprintf_r+0x198>
 80076aa:	2340      	movs	r3, #64	; 0x40
 80076ac:	eba0 000a 	sub.w	r0, r0, sl
 80076b0:	fa03 f000 	lsl.w	r0, r3, r0
 80076b4:	9b04      	ldr	r3, [sp, #16]
 80076b6:	4303      	orrs	r3, r0
 80076b8:	3401      	adds	r4, #1
 80076ba:	9304      	str	r3, [sp, #16]
 80076bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076c0:	482c      	ldr	r0, [pc, #176]	; (8007774 <_vfiprintf_r+0x250>)
 80076c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80076c6:	2206      	movs	r2, #6
 80076c8:	f7f8 fd8a 	bl	80001e0 <memchr>
 80076cc:	2800      	cmp	r0, #0
 80076ce:	d03f      	beq.n	8007750 <_vfiprintf_r+0x22c>
 80076d0:	4b29      	ldr	r3, [pc, #164]	; (8007778 <_vfiprintf_r+0x254>)
 80076d2:	bb1b      	cbnz	r3, 800771c <_vfiprintf_r+0x1f8>
 80076d4:	9b03      	ldr	r3, [sp, #12]
 80076d6:	3307      	adds	r3, #7
 80076d8:	f023 0307 	bic.w	r3, r3, #7
 80076dc:	3308      	adds	r3, #8
 80076de:	9303      	str	r3, [sp, #12]
 80076e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076e2:	443b      	add	r3, r7
 80076e4:	9309      	str	r3, [sp, #36]	; 0x24
 80076e6:	e767      	b.n	80075b8 <_vfiprintf_r+0x94>
 80076e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80076ec:	460c      	mov	r4, r1
 80076ee:	2001      	movs	r0, #1
 80076f0:	e7a5      	b.n	800763e <_vfiprintf_r+0x11a>
 80076f2:	2300      	movs	r3, #0
 80076f4:	3401      	adds	r4, #1
 80076f6:	9305      	str	r3, [sp, #20]
 80076f8:	4619      	mov	r1, r3
 80076fa:	f04f 0c0a 	mov.w	ip, #10
 80076fe:	4620      	mov	r0, r4
 8007700:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007704:	3a30      	subs	r2, #48	; 0x30
 8007706:	2a09      	cmp	r2, #9
 8007708:	d903      	bls.n	8007712 <_vfiprintf_r+0x1ee>
 800770a:	2b00      	cmp	r3, #0
 800770c:	d0c5      	beq.n	800769a <_vfiprintf_r+0x176>
 800770e:	9105      	str	r1, [sp, #20]
 8007710:	e7c3      	b.n	800769a <_vfiprintf_r+0x176>
 8007712:	fb0c 2101 	mla	r1, ip, r1, r2
 8007716:	4604      	mov	r4, r0
 8007718:	2301      	movs	r3, #1
 800771a:	e7f0      	b.n	80076fe <_vfiprintf_r+0x1da>
 800771c:	ab03      	add	r3, sp, #12
 800771e:	9300      	str	r3, [sp, #0]
 8007720:	462a      	mov	r2, r5
 8007722:	4b16      	ldr	r3, [pc, #88]	; (800777c <_vfiprintf_r+0x258>)
 8007724:	a904      	add	r1, sp, #16
 8007726:	4630      	mov	r0, r6
 8007728:	f3af 8000 	nop.w
 800772c:	4607      	mov	r7, r0
 800772e:	1c78      	adds	r0, r7, #1
 8007730:	d1d6      	bne.n	80076e0 <_vfiprintf_r+0x1bc>
 8007732:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007734:	07d9      	lsls	r1, r3, #31
 8007736:	d405      	bmi.n	8007744 <_vfiprintf_r+0x220>
 8007738:	89ab      	ldrh	r3, [r5, #12]
 800773a:	059a      	lsls	r2, r3, #22
 800773c:	d402      	bmi.n	8007744 <_vfiprintf_r+0x220>
 800773e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007740:	f000 fc45 	bl	8007fce <__retarget_lock_release_recursive>
 8007744:	89ab      	ldrh	r3, [r5, #12]
 8007746:	065b      	lsls	r3, r3, #25
 8007748:	f53f af12 	bmi.w	8007570 <_vfiprintf_r+0x4c>
 800774c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800774e:	e711      	b.n	8007574 <_vfiprintf_r+0x50>
 8007750:	ab03      	add	r3, sp, #12
 8007752:	9300      	str	r3, [sp, #0]
 8007754:	462a      	mov	r2, r5
 8007756:	4b09      	ldr	r3, [pc, #36]	; (800777c <_vfiprintf_r+0x258>)
 8007758:	a904      	add	r1, sp, #16
 800775a:	4630      	mov	r0, r6
 800775c:	f000 f880 	bl	8007860 <_printf_i>
 8007760:	e7e4      	b.n	800772c <_vfiprintf_r+0x208>
 8007762:	bf00      	nop
 8007764:	08008cdc 	.word	0x08008cdc
 8007768:	08008cfc 	.word	0x08008cfc
 800776c:	08008cbc 	.word	0x08008cbc
 8007770:	08008c86 	.word	0x08008c86
 8007774:	08008c90 	.word	0x08008c90
 8007778:	00000000 	.word	0x00000000
 800777c:	080074ff 	.word	0x080074ff
 8007780:	08008c8c 	.word	0x08008c8c

08007784 <_printf_common>:
 8007784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007788:	4616      	mov	r6, r2
 800778a:	4699      	mov	r9, r3
 800778c:	688a      	ldr	r2, [r1, #8]
 800778e:	690b      	ldr	r3, [r1, #16]
 8007790:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007794:	4293      	cmp	r3, r2
 8007796:	bfb8      	it	lt
 8007798:	4613      	movlt	r3, r2
 800779a:	6033      	str	r3, [r6, #0]
 800779c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80077a0:	4607      	mov	r7, r0
 80077a2:	460c      	mov	r4, r1
 80077a4:	b10a      	cbz	r2, 80077aa <_printf_common+0x26>
 80077a6:	3301      	adds	r3, #1
 80077a8:	6033      	str	r3, [r6, #0]
 80077aa:	6823      	ldr	r3, [r4, #0]
 80077ac:	0699      	lsls	r1, r3, #26
 80077ae:	bf42      	ittt	mi
 80077b0:	6833      	ldrmi	r3, [r6, #0]
 80077b2:	3302      	addmi	r3, #2
 80077b4:	6033      	strmi	r3, [r6, #0]
 80077b6:	6825      	ldr	r5, [r4, #0]
 80077b8:	f015 0506 	ands.w	r5, r5, #6
 80077bc:	d106      	bne.n	80077cc <_printf_common+0x48>
 80077be:	f104 0a19 	add.w	sl, r4, #25
 80077c2:	68e3      	ldr	r3, [r4, #12]
 80077c4:	6832      	ldr	r2, [r6, #0]
 80077c6:	1a9b      	subs	r3, r3, r2
 80077c8:	42ab      	cmp	r3, r5
 80077ca:	dc26      	bgt.n	800781a <_printf_common+0x96>
 80077cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80077d0:	1e13      	subs	r3, r2, #0
 80077d2:	6822      	ldr	r2, [r4, #0]
 80077d4:	bf18      	it	ne
 80077d6:	2301      	movne	r3, #1
 80077d8:	0692      	lsls	r2, r2, #26
 80077da:	d42b      	bmi.n	8007834 <_printf_common+0xb0>
 80077dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80077e0:	4649      	mov	r1, r9
 80077e2:	4638      	mov	r0, r7
 80077e4:	47c0      	blx	r8
 80077e6:	3001      	adds	r0, #1
 80077e8:	d01e      	beq.n	8007828 <_printf_common+0xa4>
 80077ea:	6823      	ldr	r3, [r4, #0]
 80077ec:	68e5      	ldr	r5, [r4, #12]
 80077ee:	6832      	ldr	r2, [r6, #0]
 80077f0:	f003 0306 	and.w	r3, r3, #6
 80077f4:	2b04      	cmp	r3, #4
 80077f6:	bf08      	it	eq
 80077f8:	1aad      	subeq	r5, r5, r2
 80077fa:	68a3      	ldr	r3, [r4, #8]
 80077fc:	6922      	ldr	r2, [r4, #16]
 80077fe:	bf0c      	ite	eq
 8007800:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007804:	2500      	movne	r5, #0
 8007806:	4293      	cmp	r3, r2
 8007808:	bfc4      	itt	gt
 800780a:	1a9b      	subgt	r3, r3, r2
 800780c:	18ed      	addgt	r5, r5, r3
 800780e:	2600      	movs	r6, #0
 8007810:	341a      	adds	r4, #26
 8007812:	42b5      	cmp	r5, r6
 8007814:	d11a      	bne.n	800784c <_printf_common+0xc8>
 8007816:	2000      	movs	r0, #0
 8007818:	e008      	b.n	800782c <_printf_common+0xa8>
 800781a:	2301      	movs	r3, #1
 800781c:	4652      	mov	r2, sl
 800781e:	4649      	mov	r1, r9
 8007820:	4638      	mov	r0, r7
 8007822:	47c0      	blx	r8
 8007824:	3001      	adds	r0, #1
 8007826:	d103      	bne.n	8007830 <_printf_common+0xac>
 8007828:	f04f 30ff 	mov.w	r0, #4294967295
 800782c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007830:	3501      	adds	r5, #1
 8007832:	e7c6      	b.n	80077c2 <_printf_common+0x3e>
 8007834:	18e1      	adds	r1, r4, r3
 8007836:	1c5a      	adds	r2, r3, #1
 8007838:	2030      	movs	r0, #48	; 0x30
 800783a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800783e:	4422      	add	r2, r4
 8007840:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007844:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007848:	3302      	adds	r3, #2
 800784a:	e7c7      	b.n	80077dc <_printf_common+0x58>
 800784c:	2301      	movs	r3, #1
 800784e:	4622      	mov	r2, r4
 8007850:	4649      	mov	r1, r9
 8007852:	4638      	mov	r0, r7
 8007854:	47c0      	blx	r8
 8007856:	3001      	adds	r0, #1
 8007858:	d0e6      	beq.n	8007828 <_printf_common+0xa4>
 800785a:	3601      	adds	r6, #1
 800785c:	e7d9      	b.n	8007812 <_printf_common+0x8e>
	...

08007860 <_printf_i>:
 8007860:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007864:	460c      	mov	r4, r1
 8007866:	4691      	mov	r9, r2
 8007868:	7e27      	ldrb	r7, [r4, #24]
 800786a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800786c:	2f78      	cmp	r7, #120	; 0x78
 800786e:	4680      	mov	r8, r0
 8007870:	469a      	mov	sl, r3
 8007872:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007876:	d807      	bhi.n	8007888 <_printf_i+0x28>
 8007878:	2f62      	cmp	r7, #98	; 0x62
 800787a:	d80a      	bhi.n	8007892 <_printf_i+0x32>
 800787c:	2f00      	cmp	r7, #0
 800787e:	f000 80d8 	beq.w	8007a32 <_printf_i+0x1d2>
 8007882:	2f58      	cmp	r7, #88	; 0x58
 8007884:	f000 80a3 	beq.w	80079ce <_printf_i+0x16e>
 8007888:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800788c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007890:	e03a      	b.n	8007908 <_printf_i+0xa8>
 8007892:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007896:	2b15      	cmp	r3, #21
 8007898:	d8f6      	bhi.n	8007888 <_printf_i+0x28>
 800789a:	a001      	add	r0, pc, #4	; (adr r0, 80078a0 <_printf_i+0x40>)
 800789c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80078a0:	080078f9 	.word	0x080078f9
 80078a4:	0800790d 	.word	0x0800790d
 80078a8:	08007889 	.word	0x08007889
 80078ac:	08007889 	.word	0x08007889
 80078b0:	08007889 	.word	0x08007889
 80078b4:	08007889 	.word	0x08007889
 80078b8:	0800790d 	.word	0x0800790d
 80078bc:	08007889 	.word	0x08007889
 80078c0:	08007889 	.word	0x08007889
 80078c4:	08007889 	.word	0x08007889
 80078c8:	08007889 	.word	0x08007889
 80078cc:	08007a19 	.word	0x08007a19
 80078d0:	0800793d 	.word	0x0800793d
 80078d4:	080079fb 	.word	0x080079fb
 80078d8:	08007889 	.word	0x08007889
 80078dc:	08007889 	.word	0x08007889
 80078e0:	08007a3b 	.word	0x08007a3b
 80078e4:	08007889 	.word	0x08007889
 80078e8:	0800793d 	.word	0x0800793d
 80078ec:	08007889 	.word	0x08007889
 80078f0:	08007889 	.word	0x08007889
 80078f4:	08007a03 	.word	0x08007a03
 80078f8:	680b      	ldr	r3, [r1, #0]
 80078fa:	1d1a      	adds	r2, r3, #4
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	600a      	str	r2, [r1, #0]
 8007900:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007904:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007908:	2301      	movs	r3, #1
 800790a:	e0a3      	b.n	8007a54 <_printf_i+0x1f4>
 800790c:	6825      	ldr	r5, [r4, #0]
 800790e:	6808      	ldr	r0, [r1, #0]
 8007910:	062e      	lsls	r6, r5, #24
 8007912:	f100 0304 	add.w	r3, r0, #4
 8007916:	d50a      	bpl.n	800792e <_printf_i+0xce>
 8007918:	6805      	ldr	r5, [r0, #0]
 800791a:	600b      	str	r3, [r1, #0]
 800791c:	2d00      	cmp	r5, #0
 800791e:	da03      	bge.n	8007928 <_printf_i+0xc8>
 8007920:	232d      	movs	r3, #45	; 0x2d
 8007922:	426d      	negs	r5, r5
 8007924:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007928:	485e      	ldr	r0, [pc, #376]	; (8007aa4 <_printf_i+0x244>)
 800792a:	230a      	movs	r3, #10
 800792c:	e019      	b.n	8007962 <_printf_i+0x102>
 800792e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007932:	6805      	ldr	r5, [r0, #0]
 8007934:	600b      	str	r3, [r1, #0]
 8007936:	bf18      	it	ne
 8007938:	b22d      	sxthne	r5, r5
 800793a:	e7ef      	b.n	800791c <_printf_i+0xbc>
 800793c:	680b      	ldr	r3, [r1, #0]
 800793e:	6825      	ldr	r5, [r4, #0]
 8007940:	1d18      	adds	r0, r3, #4
 8007942:	6008      	str	r0, [r1, #0]
 8007944:	0628      	lsls	r0, r5, #24
 8007946:	d501      	bpl.n	800794c <_printf_i+0xec>
 8007948:	681d      	ldr	r5, [r3, #0]
 800794a:	e002      	b.n	8007952 <_printf_i+0xf2>
 800794c:	0669      	lsls	r1, r5, #25
 800794e:	d5fb      	bpl.n	8007948 <_printf_i+0xe8>
 8007950:	881d      	ldrh	r5, [r3, #0]
 8007952:	4854      	ldr	r0, [pc, #336]	; (8007aa4 <_printf_i+0x244>)
 8007954:	2f6f      	cmp	r7, #111	; 0x6f
 8007956:	bf0c      	ite	eq
 8007958:	2308      	moveq	r3, #8
 800795a:	230a      	movne	r3, #10
 800795c:	2100      	movs	r1, #0
 800795e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007962:	6866      	ldr	r6, [r4, #4]
 8007964:	60a6      	str	r6, [r4, #8]
 8007966:	2e00      	cmp	r6, #0
 8007968:	bfa2      	ittt	ge
 800796a:	6821      	ldrge	r1, [r4, #0]
 800796c:	f021 0104 	bicge.w	r1, r1, #4
 8007970:	6021      	strge	r1, [r4, #0]
 8007972:	b90d      	cbnz	r5, 8007978 <_printf_i+0x118>
 8007974:	2e00      	cmp	r6, #0
 8007976:	d04d      	beq.n	8007a14 <_printf_i+0x1b4>
 8007978:	4616      	mov	r6, r2
 800797a:	fbb5 f1f3 	udiv	r1, r5, r3
 800797e:	fb03 5711 	mls	r7, r3, r1, r5
 8007982:	5dc7      	ldrb	r7, [r0, r7]
 8007984:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007988:	462f      	mov	r7, r5
 800798a:	42bb      	cmp	r3, r7
 800798c:	460d      	mov	r5, r1
 800798e:	d9f4      	bls.n	800797a <_printf_i+0x11a>
 8007990:	2b08      	cmp	r3, #8
 8007992:	d10b      	bne.n	80079ac <_printf_i+0x14c>
 8007994:	6823      	ldr	r3, [r4, #0]
 8007996:	07df      	lsls	r7, r3, #31
 8007998:	d508      	bpl.n	80079ac <_printf_i+0x14c>
 800799a:	6923      	ldr	r3, [r4, #16]
 800799c:	6861      	ldr	r1, [r4, #4]
 800799e:	4299      	cmp	r1, r3
 80079a0:	bfde      	ittt	le
 80079a2:	2330      	movle	r3, #48	; 0x30
 80079a4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80079a8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80079ac:	1b92      	subs	r2, r2, r6
 80079ae:	6122      	str	r2, [r4, #16]
 80079b0:	f8cd a000 	str.w	sl, [sp]
 80079b4:	464b      	mov	r3, r9
 80079b6:	aa03      	add	r2, sp, #12
 80079b8:	4621      	mov	r1, r4
 80079ba:	4640      	mov	r0, r8
 80079bc:	f7ff fee2 	bl	8007784 <_printf_common>
 80079c0:	3001      	adds	r0, #1
 80079c2:	d14c      	bne.n	8007a5e <_printf_i+0x1fe>
 80079c4:	f04f 30ff 	mov.w	r0, #4294967295
 80079c8:	b004      	add	sp, #16
 80079ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079ce:	4835      	ldr	r0, [pc, #212]	; (8007aa4 <_printf_i+0x244>)
 80079d0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80079d4:	6823      	ldr	r3, [r4, #0]
 80079d6:	680e      	ldr	r6, [r1, #0]
 80079d8:	061f      	lsls	r7, r3, #24
 80079da:	f856 5b04 	ldr.w	r5, [r6], #4
 80079de:	600e      	str	r6, [r1, #0]
 80079e0:	d514      	bpl.n	8007a0c <_printf_i+0x1ac>
 80079e2:	07d9      	lsls	r1, r3, #31
 80079e4:	bf44      	itt	mi
 80079e6:	f043 0320 	orrmi.w	r3, r3, #32
 80079ea:	6023      	strmi	r3, [r4, #0]
 80079ec:	b91d      	cbnz	r5, 80079f6 <_printf_i+0x196>
 80079ee:	6823      	ldr	r3, [r4, #0]
 80079f0:	f023 0320 	bic.w	r3, r3, #32
 80079f4:	6023      	str	r3, [r4, #0]
 80079f6:	2310      	movs	r3, #16
 80079f8:	e7b0      	b.n	800795c <_printf_i+0xfc>
 80079fa:	6823      	ldr	r3, [r4, #0]
 80079fc:	f043 0320 	orr.w	r3, r3, #32
 8007a00:	6023      	str	r3, [r4, #0]
 8007a02:	2378      	movs	r3, #120	; 0x78
 8007a04:	4828      	ldr	r0, [pc, #160]	; (8007aa8 <_printf_i+0x248>)
 8007a06:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007a0a:	e7e3      	b.n	80079d4 <_printf_i+0x174>
 8007a0c:	065e      	lsls	r6, r3, #25
 8007a0e:	bf48      	it	mi
 8007a10:	b2ad      	uxthmi	r5, r5
 8007a12:	e7e6      	b.n	80079e2 <_printf_i+0x182>
 8007a14:	4616      	mov	r6, r2
 8007a16:	e7bb      	b.n	8007990 <_printf_i+0x130>
 8007a18:	680b      	ldr	r3, [r1, #0]
 8007a1a:	6826      	ldr	r6, [r4, #0]
 8007a1c:	6960      	ldr	r0, [r4, #20]
 8007a1e:	1d1d      	adds	r5, r3, #4
 8007a20:	600d      	str	r5, [r1, #0]
 8007a22:	0635      	lsls	r5, r6, #24
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	d501      	bpl.n	8007a2c <_printf_i+0x1cc>
 8007a28:	6018      	str	r0, [r3, #0]
 8007a2a:	e002      	b.n	8007a32 <_printf_i+0x1d2>
 8007a2c:	0671      	lsls	r1, r6, #25
 8007a2e:	d5fb      	bpl.n	8007a28 <_printf_i+0x1c8>
 8007a30:	8018      	strh	r0, [r3, #0]
 8007a32:	2300      	movs	r3, #0
 8007a34:	6123      	str	r3, [r4, #16]
 8007a36:	4616      	mov	r6, r2
 8007a38:	e7ba      	b.n	80079b0 <_printf_i+0x150>
 8007a3a:	680b      	ldr	r3, [r1, #0]
 8007a3c:	1d1a      	adds	r2, r3, #4
 8007a3e:	600a      	str	r2, [r1, #0]
 8007a40:	681e      	ldr	r6, [r3, #0]
 8007a42:	6862      	ldr	r2, [r4, #4]
 8007a44:	2100      	movs	r1, #0
 8007a46:	4630      	mov	r0, r6
 8007a48:	f7f8 fbca 	bl	80001e0 <memchr>
 8007a4c:	b108      	cbz	r0, 8007a52 <_printf_i+0x1f2>
 8007a4e:	1b80      	subs	r0, r0, r6
 8007a50:	6060      	str	r0, [r4, #4]
 8007a52:	6863      	ldr	r3, [r4, #4]
 8007a54:	6123      	str	r3, [r4, #16]
 8007a56:	2300      	movs	r3, #0
 8007a58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a5c:	e7a8      	b.n	80079b0 <_printf_i+0x150>
 8007a5e:	6923      	ldr	r3, [r4, #16]
 8007a60:	4632      	mov	r2, r6
 8007a62:	4649      	mov	r1, r9
 8007a64:	4640      	mov	r0, r8
 8007a66:	47d0      	blx	sl
 8007a68:	3001      	adds	r0, #1
 8007a6a:	d0ab      	beq.n	80079c4 <_printf_i+0x164>
 8007a6c:	6823      	ldr	r3, [r4, #0]
 8007a6e:	079b      	lsls	r3, r3, #30
 8007a70:	d413      	bmi.n	8007a9a <_printf_i+0x23a>
 8007a72:	68e0      	ldr	r0, [r4, #12]
 8007a74:	9b03      	ldr	r3, [sp, #12]
 8007a76:	4298      	cmp	r0, r3
 8007a78:	bfb8      	it	lt
 8007a7a:	4618      	movlt	r0, r3
 8007a7c:	e7a4      	b.n	80079c8 <_printf_i+0x168>
 8007a7e:	2301      	movs	r3, #1
 8007a80:	4632      	mov	r2, r6
 8007a82:	4649      	mov	r1, r9
 8007a84:	4640      	mov	r0, r8
 8007a86:	47d0      	blx	sl
 8007a88:	3001      	adds	r0, #1
 8007a8a:	d09b      	beq.n	80079c4 <_printf_i+0x164>
 8007a8c:	3501      	adds	r5, #1
 8007a8e:	68e3      	ldr	r3, [r4, #12]
 8007a90:	9903      	ldr	r1, [sp, #12]
 8007a92:	1a5b      	subs	r3, r3, r1
 8007a94:	42ab      	cmp	r3, r5
 8007a96:	dcf2      	bgt.n	8007a7e <_printf_i+0x21e>
 8007a98:	e7eb      	b.n	8007a72 <_printf_i+0x212>
 8007a9a:	2500      	movs	r5, #0
 8007a9c:	f104 0619 	add.w	r6, r4, #25
 8007aa0:	e7f5      	b.n	8007a8e <_printf_i+0x22e>
 8007aa2:	bf00      	nop
 8007aa4:	08008c97 	.word	0x08008c97
 8007aa8:	08008ca8 	.word	0x08008ca8

08007aac <_sbrk_r>:
 8007aac:	b538      	push	{r3, r4, r5, lr}
 8007aae:	4d06      	ldr	r5, [pc, #24]	; (8007ac8 <_sbrk_r+0x1c>)
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	4604      	mov	r4, r0
 8007ab4:	4608      	mov	r0, r1
 8007ab6:	602b      	str	r3, [r5, #0]
 8007ab8:	f7fa feae 	bl	8002818 <_sbrk>
 8007abc:	1c43      	adds	r3, r0, #1
 8007abe:	d102      	bne.n	8007ac6 <_sbrk_r+0x1a>
 8007ac0:	682b      	ldr	r3, [r5, #0]
 8007ac2:	b103      	cbz	r3, 8007ac6 <_sbrk_r+0x1a>
 8007ac4:	6023      	str	r3, [r4, #0]
 8007ac6:	bd38      	pop	{r3, r4, r5, pc}
 8007ac8:	2000b050 	.word	0x2000b050

08007acc <__swbuf_r>:
 8007acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ace:	460e      	mov	r6, r1
 8007ad0:	4614      	mov	r4, r2
 8007ad2:	4605      	mov	r5, r0
 8007ad4:	b118      	cbz	r0, 8007ade <__swbuf_r+0x12>
 8007ad6:	6983      	ldr	r3, [r0, #24]
 8007ad8:	b90b      	cbnz	r3, 8007ade <__swbuf_r+0x12>
 8007ada:	f000 f9d9 	bl	8007e90 <__sinit>
 8007ade:	4b21      	ldr	r3, [pc, #132]	; (8007b64 <__swbuf_r+0x98>)
 8007ae0:	429c      	cmp	r4, r3
 8007ae2:	d12b      	bne.n	8007b3c <__swbuf_r+0x70>
 8007ae4:	686c      	ldr	r4, [r5, #4]
 8007ae6:	69a3      	ldr	r3, [r4, #24]
 8007ae8:	60a3      	str	r3, [r4, #8]
 8007aea:	89a3      	ldrh	r3, [r4, #12]
 8007aec:	071a      	lsls	r2, r3, #28
 8007aee:	d52f      	bpl.n	8007b50 <__swbuf_r+0x84>
 8007af0:	6923      	ldr	r3, [r4, #16]
 8007af2:	b36b      	cbz	r3, 8007b50 <__swbuf_r+0x84>
 8007af4:	6923      	ldr	r3, [r4, #16]
 8007af6:	6820      	ldr	r0, [r4, #0]
 8007af8:	1ac0      	subs	r0, r0, r3
 8007afa:	6963      	ldr	r3, [r4, #20]
 8007afc:	b2f6      	uxtb	r6, r6
 8007afe:	4283      	cmp	r3, r0
 8007b00:	4637      	mov	r7, r6
 8007b02:	dc04      	bgt.n	8007b0e <__swbuf_r+0x42>
 8007b04:	4621      	mov	r1, r4
 8007b06:	4628      	mov	r0, r5
 8007b08:	f000 f92e 	bl	8007d68 <_fflush_r>
 8007b0c:	bb30      	cbnz	r0, 8007b5c <__swbuf_r+0x90>
 8007b0e:	68a3      	ldr	r3, [r4, #8]
 8007b10:	3b01      	subs	r3, #1
 8007b12:	60a3      	str	r3, [r4, #8]
 8007b14:	6823      	ldr	r3, [r4, #0]
 8007b16:	1c5a      	adds	r2, r3, #1
 8007b18:	6022      	str	r2, [r4, #0]
 8007b1a:	701e      	strb	r6, [r3, #0]
 8007b1c:	6963      	ldr	r3, [r4, #20]
 8007b1e:	3001      	adds	r0, #1
 8007b20:	4283      	cmp	r3, r0
 8007b22:	d004      	beq.n	8007b2e <__swbuf_r+0x62>
 8007b24:	89a3      	ldrh	r3, [r4, #12]
 8007b26:	07db      	lsls	r3, r3, #31
 8007b28:	d506      	bpl.n	8007b38 <__swbuf_r+0x6c>
 8007b2a:	2e0a      	cmp	r6, #10
 8007b2c:	d104      	bne.n	8007b38 <__swbuf_r+0x6c>
 8007b2e:	4621      	mov	r1, r4
 8007b30:	4628      	mov	r0, r5
 8007b32:	f000 f919 	bl	8007d68 <_fflush_r>
 8007b36:	b988      	cbnz	r0, 8007b5c <__swbuf_r+0x90>
 8007b38:	4638      	mov	r0, r7
 8007b3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b3c:	4b0a      	ldr	r3, [pc, #40]	; (8007b68 <__swbuf_r+0x9c>)
 8007b3e:	429c      	cmp	r4, r3
 8007b40:	d101      	bne.n	8007b46 <__swbuf_r+0x7a>
 8007b42:	68ac      	ldr	r4, [r5, #8]
 8007b44:	e7cf      	b.n	8007ae6 <__swbuf_r+0x1a>
 8007b46:	4b09      	ldr	r3, [pc, #36]	; (8007b6c <__swbuf_r+0xa0>)
 8007b48:	429c      	cmp	r4, r3
 8007b4a:	bf08      	it	eq
 8007b4c:	68ec      	ldreq	r4, [r5, #12]
 8007b4e:	e7ca      	b.n	8007ae6 <__swbuf_r+0x1a>
 8007b50:	4621      	mov	r1, r4
 8007b52:	4628      	mov	r0, r5
 8007b54:	f000 f80c 	bl	8007b70 <__swsetup_r>
 8007b58:	2800      	cmp	r0, #0
 8007b5a:	d0cb      	beq.n	8007af4 <__swbuf_r+0x28>
 8007b5c:	f04f 37ff 	mov.w	r7, #4294967295
 8007b60:	e7ea      	b.n	8007b38 <__swbuf_r+0x6c>
 8007b62:	bf00      	nop
 8007b64:	08008cdc 	.word	0x08008cdc
 8007b68:	08008cfc 	.word	0x08008cfc
 8007b6c:	08008cbc 	.word	0x08008cbc

08007b70 <__swsetup_r>:
 8007b70:	4b32      	ldr	r3, [pc, #200]	; (8007c3c <__swsetup_r+0xcc>)
 8007b72:	b570      	push	{r4, r5, r6, lr}
 8007b74:	681d      	ldr	r5, [r3, #0]
 8007b76:	4606      	mov	r6, r0
 8007b78:	460c      	mov	r4, r1
 8007b7a:	b125      	cbz	r5, 8007b86 <__swsetup_r+0x16>
 8007b7c:	69ab      	ldr	r3, [r5, #24]
 8007b7e:	b913      	cbnz	r3, 8007b86 <__swsetup_r+0x16>
 8007b80:	4628      	mov	r0, r5
 8007b82:	f000 f985 	bl	8007e90 <__sinit>
 8007b86:	4b2e      	ldr	r3, [pc, #184]	; (8007c40 <__swsetup_r+0xd0>)
 8007b88:	429c      	cmp	r4, r3
 8007b8a:	d10f      	bne.n	8007bac <__swsetup_r+0x3c>
 8007b8c:	686c      	ldr	r4, [r5, #4]
 8007b8e:	89a3      	ldrh	r3, [r4, #12]
 8007b90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b94:	0719      	lsls	r1, r3, #28
 8007b96:	d42c      	bmi.n	8007bf2 <__swsetup_r+0x82>
 8007b98:	06dd      	lsls	r5, r3, #27
 8007b9a:	d411      	bmi.n	8007bc0 <__swsetup_r+0x50>
 8007b9c:	2309      	movs	r3, #9
 8007b9e:	6033      	str	r3, [r6, #0]
 8007ba0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007ba4:	81a3      	strh	r3, [r4, #12]
 8007ba6:	f04f 30ff 	mov.w	r0, #4294967295
 8007baa:	e03e      	b.n	8007c2a <__swsetup_r+0xba>
 8007bac:	4b25      	ldr	r3, [pc, #148]	; (8007c44 <__swsetup_r+0xd4>)
 8007bae:	429c      	cmp	r4, r3
 8007bb0:	d101      	bne.n	8007bb6 <__swsetup_r+0x46>
 8007bb2:	68ac      	ldr	r4, [r5, #8]
 8007bb4:	e7eb      	b.n	8007b8e <__swsetup_r+0x1e>
 8007bb6:	4b24      	ldr	r3, [pc, #144]	; (8007c48 <__swsetup_r+0xd8>)
 8007bb8:	429c      	cmp	r4, r3
 8007bba:	bf08      	it	eq
 8007bbc:	68ec      	ldreq	r4, [r5, #12]
 8007bbe:	e7e6      	b.n	8007b8e <__swsetup_r+0x1e>
 8007bc0:	0758      	lsls	r0, r3, #29
 8007bc2:	d512      	bpl.n	8007bea <__swsetup_r+0x7a>
 8007bc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007bc6:	b141      	cbz	r1, 8007bda <__swsetup_r+0x6a>
 8007bc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007bcc:	4299      	cmp	r1, r3
 8007bce:	d002      	beq.n	8007bd6 <__swsetup_r+0x66>
 8007bd0:	4630      	mov	r0, r6
 8007bd2:	f7ff fa77 	bl	80070c4 <_free_r>
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	6363      	str	r3, [r4, #52]	; 0x34
 8007bda:	89a3      	ldrh	r3, [r4, #12]
 8007bdc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007be0:	81a3      	strh	r3, [r4, #12]
 8007be2:	2300      	movs	r3, #0
 8007be4:	6063      	str	r3, [r4, #4]
 8007be6:	6923      	ldr	r3, [r4, #16]
 8007be8:	6023      	str	r3, [r4, #0]
 8007bea:	89a3      	ldrh	r3, [r4, #12]
 8007bec:	f043 0308 	orr.w	r3, r3, #8
 8007bf0:	81a3      	strh	r3, [r4, #12]
 8007bf2:	6923      	ldr	r3, [r4, #16]
 8007bf4:	b94b      	cbnz	r3, 8007c0a <__swsetup_r+0x9a>
 8007bf6:	89a3      	ldrh	r3, [r4, #12]
 8007bf8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007bfc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c00:	d003      	beq.n	8007c0a <__swsetup_r+0x9a>
 8007c02:	4621      	mov	r1, r4
 8007c04:	4630      	mov	r0, r6
 8007c06:	f000 fa07 	bl	8008018 <__smakebuf_r>
 8007c0a:	89a0      	ldrh	r0, [r4, #12]
 8007c0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007c10:	f010 0301 	ands.w	r3, r0, #1
 8007c14:	d00a      	beq.n	8007c2c <__swsetup_r+0xbc>
 8007c16:	2300      	movs	r3, #0
 8007c18:	60a3      	str	r3, [r4, #8]
 8007c1a:	6963      	ldr	r3, [r4, #20]
 8007c1c:	425b      	negs	r3, r3
 8007c1e:	61a3      	str	r3, [r4, #24]
 8007c20:	6923      	ldr	r3, [r4, #16]
 8007c22:	b943      	cbnz	r3, 8007c36 <__swsetup_r+0xc6>
 8007c24:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007c28:	d1ba      	bne.n	8007ba0 <__swsetup_r+0x30>
 8007c2a:	bd70      	pop	{r4, r5, r6, pc}
 8007c2c:	0781      	lsls	r1, r0, #30
 8007c2e:	bf58      	it	pl
 8007c30:	6963      	ldrpl	r3, [r4, #20]
 8007c32:	60a3      	str	r3, [r4, #8]
 8007c34:	e7f4      	b.n	8007c20 <__swsetup_r+0xb0>
 8007c36:	2000      	movs	r0, #0
 8007c38:	e7f7      	b.n	8007c2a <__swsetup_r+0xba>
 8007c3a:	bf00      	nop
 8007c3c:	20000014 	.word	0x20000014
 8007c40:	08008cdc 	.word	0x08008cdc
 8007c44:	08008cfc 	.word	0x08008cfc
 8007c48:	08008cbc 	.word	0x08008cbc

08007c4c <abort>:
 8007c4c:	b508      	push	{r3, lr}
 8007c4e:	2006      	movs	r0, #6
 8007c50:	f000 faa4 	bl	800819c <raise>
 8007c54:	2001      	movs	r0, #1
 8007c56:	f7fa fd67 	bl	8002728 <_exit>
	...

08007c5c <__sflush_r>:
 8007c5c:	898a      	ldrh	r2, [r1, #12]
 8007c5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c62:	4605      	mov	r5, r0
 8007c64:	0710      	lsls	r0, r2, #28
 8007c66:	460c      	mov	r4, r1
 8007c68:	d458      	bmi.n	8007d1c <__sflush_r+0xc0>
 8007c6a:	684b      	ldr	r3, [r1, #4]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	dc05      	bgt.n	8007c7c <__sflush_r+0x20>
 8007c70:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	dc02      	bgt.n	8007c7c <__sflush_r+0x20>
 8007c76:	2000      	movs	r0, #0
 8007c78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c7e:	2e00      	cmp	r6, #0
 8007c80:	d0f9      	beq.n	8007c76 <__sflush_r+0x1a>
 8007c82:	2300      	movs	r3, #0
 8007c84:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c88:	682f      	ldr	r7, [r5, #0]
 8007c8a:	602b      	str	r3, [r5, #0]
 8007c8c:	d032      	beq.n	8007cf4 <__sflush_r+0x98>
 8007c8e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c90:	89a3      	ldrh	r3, [r4, #12]
 8007c92:	075a      	lsls	r2, r3, #29
 8007c94:	d505      	bpl.n	8007ca2 <__sflush_r+0x46>
 8007c96:	6863      	ldr	r3, [r4, #4]
 8007c98:	1ac0      	subs	r0, r0, r3
 8007c9a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c9c:	b10b      	cbz	r3, 8007ca2 <__sflush_r+0x46>
 8007c9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007ca0:	1ac0      	subs	r0, r0, r3
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	4602      	mov	r2, r0
 8007ca6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007ca8:	6a21      	ldr	r1, [r4, #32]
 8007caa:	4628      	mov	r0, r5
 8007cac:	47b0      	blx	r6
 8007cae:	1c43      	adds	r3, r0, #1
 8007cb0:	89a3      	ldrh	r3, [r4, #12]
 8007cb2:	d106      	bne.n	8007cc2 <__sflush_r+0x66>
 8007cb4:	6829      	ldr	r1, [r5, #0]
 8007cb6:	291d      	cmp	r1, #29
 8007cb8:	d82c      	bhi.n	8007d14 <__sflush_r+0xb8>
 8007cba:	4a2a      	ldr	r2, [pc, #168]	; (8007d64 <__sflush_r+0x108>)
 8007cbc:	40ca      	lsrs	r2, r1
 8007cbe:	07d6      	lsls	r6, r2, #31
 8007cc0:	d528      	bpl.n	8007d14 <__sflush_r+0xb8>
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	6062      	str	r2, [r4, #4]
 8007cc6:	04d9      	lsls	r1, r3, #19
 8007cc8:	6922      	ldr	r2, [r4, #16]
 8007cca:	6022      	str	r2, [r4, #0]
 8007ccc:	d504      	bpl.n	8007cd8 <__sflush_r+0x7c>
 8007cce:	1c42      	adds	r2, r0, #1
 8007cd0:	d101      	bne.n	8007cd6 <__sflush_r+0x7a>
 8007cd2:	682b      	ldr	r3, [r5, #0]
 8007cd4:	b903      	cbnz	r3, 8007cd8 <__sflush_r+0x7c>
 8007cd6:	6560      	str	r0, [r4, #84]	; 0x54
 8007cd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007cda:	602f      	str	r7, [r5, #0]
 8007cdc:	2900      	cmp	r1, #0
 8007cde:	d0ca      	beq.n	8007c76 <__sflush_r+0x1a>
 8007ce0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ce4:	4299      	cmp	r1, r3
 8007ce6:	d002      	beq.n	8007cee <__sflush_r+0x92>
 8007ce8:	4628      	mov	r0, r5
 8007cea:	f7ff f9eb 	bl	80070c4 <_free_r>
 8007cee:	2000      	movs	r0, #0
 8007cf0:	6360      	str	r0, [r4, #52]	; 0x34
 8007cf2:	e7c1      	b.n	8007c78 <__sflush_r+0x1c>
 8007cf4:	6a21      	ldr	r1, [r4, #32]
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	4628      	mov	r0, r5
 8007cfa:	47b0      	blx	r6
 8007cfc:	1c41      	adds	r1, r0, #1
 8007cfe:	d1c7      	bne.n	8007c90 <__sflush_r+0x34>
 8007d00:	682b      	ldr	r3, [r5, #0]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d0c4      	beq.n	8007c90 <__sflush_r+0x34>
 8007d06:	2b1d      	cmp	r3, #29
 8007d08:	d001      	beq.n	8007d0e <__sflush_r+0xb2>
 8007d0a:	2b16      	cmp	r3, #22
 8007d0c:	d101      	bne.n	8007d12 <__sflush_r+0xb6>
 8007d0e:	602f      	str	r7, [r5, #0]
 8007d10:	e7b1      	b.n	8007c76 <__sflush_r+0x1a>
 8007d12:	89a3      	ldrh	r3, [r4, #12]
 8007d14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d18:	81a3      	strh	r3, [r4, #12]
 8007d1a:	e7ad      	b.n	8007c78 <__sflush_r+0x1c>
 8007d1c:	690f      	ldr	r7, [r1, #16]
 8007d1e:	2f00      	cmp	r7, #0
 8007d20:	d0a9      	beq.n	8007c76 <__sflush_r+0x1a>
 8007d22:	0793      	lsls	r3, r2, #30
 8007d24:	680e      	ldr	r6, [r1, #0]
 8007d26:	bf08      	it	eq
 8007d28:	694b      	ldreq	r3, [r1, #20]
 8007d2a:	600f      	str	r7, [r1, #0]
 8007d2c:	bf18      	it	ne
 8007d2e:	2300      	movne	r3, #0
 8007d30:	eba6 0807 	sub.w	r8, r6, r7
 8007d34:	608b      	str	r3, [r1, #8]
 8007d36:	f1b8 0f00 	cmp.w	r8, #0
 8007d3a:	dd9c      	ble.n	8007c76 <__sflush_r+0x1a>
 8007d3c:	6a21      	ldr	r1, [r4, #32]
 8007d3e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007d40:	4643      	mov	r3, r8
 8007d42:	463a      	mov	r2, r7
 8007d44:	4628      	mov	r0, r5
 8007d46:	47b0      	blx	r6
 8007d48:	2800      	cmp	r0, #0
 8007d4a:	dc06      	bgt.n	8007d5a <__sflush_r+0xfe>
 8007d4c:	89a3      	ldrh	r3, [r4, #12]
 8007d4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d52:	81a3      	strh	r3, [r4, #12]
 8007d54:	f04f 30ff 	mov.w	r0, #4294967295
 8007d58:	e78e      	b.n	8007c78 <__sflush_r+0x1c>
 8007d5a:	4407      	add	r7, r0
 8007d5c:	eba8 0800 	sub.w	r8, r8, r0
 8007d60:	e7e9      	b.n	8007d36 <__sflush_r+0xda>
 8007d62:	bf00      	nop
 8007d64:	20400001 	.word	0x20400001

08007d68 <_fflush_r>:
 8007d68:	b538      	push	{r3, r4, r5, lr}
 8007d6a:	690b      	ldr	r3, [r1, #16]
 8007d6c:	4605      	mov	r5, r0
 8007d6e:	460c      	mov	r4, r1
 8007d70:	b913      	cbnz	r3, 8007d78 <_fflush_r+0x10>
 8007d72:	2500      	movs	r5, #0
 8007d74:	4628      	mov	r0, r5
 8007d76:	bd38      	pop	{r3, r4, r5, pc}
 8007d78:	b118      	cbz	r0, 8007d82 <_fflush_r+0x1a>
 8007d7a:	6983      	ldr	r3, [r0, #24]
 8007d7c:	b90b      	cbnz	r3, 8007d82 <_fflush_r+0x1a>
 8007d7e:	f000 f887 	bl	8007e90 <__sinit>
 8007d82:	4b14      	ldr	r3, [pc, #80]	; (8007dd4 <_fflush_r+0x6c>)
 8007d84:	429c      	cmp	r4, r3
 8007d86:	d11b      	bne.n	8007dc0 <_fflush_r+0x58>
 8007d88:	686c      	ldr	r4, [r5, #4]
 8007d8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d0ef      	beq.n	8007d72 <_fflush_r+0xa>
 8007d92:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d94:	07d0      	lsls	r0, r2, #31
 8007d96:	d404      	bmi.n	8007da2 <_fflush_r+0x3a>
 8007d98:	0599      	lsls	r1, r3, #22
 8007d9a:	d402      	bmi.n	8007da2 <_fflush_r+0x3a>
 8007d9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d9e:	f000 f915 	bl	8007fcc <__retarget_lock_acquire_recursive>
 8007da2:	4628      	mov	r0, r5
 8007da4:	4621      	mov	r1, r4
 8007da6:	f7ff ff59 	bl	8007c5c <__sflush_r>
 8007daa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007dac:	07da      	lsls	r2, r3, #31
 8007dae:	4605      	mov	r5, r0
 8007db0:	d4e0      	bmi.n	8007d74 <_fflush_r+0xc>
 8007db2:	89a3      	ldrh	r3, [r4, #12]
 8007db4:	059b      	lsls	r3, r3, #22
 8007db6:	d4dd      	bmi.n	8007d74 <_fflush_r+0xc>
 8007db8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007dba:	f000 f908 	bl	8007fce <__retarget_lock_release_recursive>
 8007dbe:	e7d9      	b.n	8007d74 <_fflush_r+0xc>
 8007dc0:	4b05      	ldr	r3, [pc, #20]	; (8007dd8 <_fflush_r+0x70>)
 8007dc2:	429c      	cmp	r4, r3
 8007dc4:	d101      	bne.n	8007dca <_fflush_r+0x62>
 8007dc6:	68ac      	ldr	r4, [r5, #8]
 8007dc8:	e7df      	b.n	8007d8a <_fflush_r+0x22>
 8007dca:	4b04      	ldr	r3, [pc, #16]	; (8007ddc <_fflush_r+0x74>)
 8007dcc:	429c      	cmp	r4, r3
 8007dce:	bf08      	it	eq
 8007dd0:	68ec      	ldreq	r4, [r5, #12]
 8007dd2:	e7da      	b.n	8007d8a <_fflush_r+0x22>
 8007dd4:	08008cdc 	.word	0x08008cdc
 8007dd8:	08008cfc 	.word	0x08008cfc
 8007ddc:	08008cbc 	.word	0x08008cbc

08007de0 <std>:
 8007de0:	2300      	movs	r3, #0
 8007de2:	b510      	push	{r4, lr}
 8007de4:	4604      	mov	r4, r0
 8007de6:	e9c0 3300 	strd	r3, r3, [r0]
 8007dea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007dee:	6083      	str	r3, [r0, #8]
 8007df0:	8181      	strh	r1, [r0, #12]
 8007df2:	6643      	str	r3, [r0, #100]	; 0x64
 8007df4:	81c2      	strh	r2, [r0, #14]
 8007df6:	6183      	str	r3, [r0, #24]
 8007df8:	4619      	mov	r1, r3
 8007dfa:	2208      	movs	r2, #8
 8007dfc:	305c      	adds	r0, #92	; 0x5c
 8007dfe:	f7ff f8b1 	bl	8006f64 <memset>
 8007e02:	4b05      	ldr	r3, [pc, #20]	; (8007e18 <std+0x38>)
 8007e04:	6263      	str	r3, [r4, #36]	; 0x24
 8007e06:	4b05      	ldr	r3, [pc, #20]	; (8007e1c <std+0x3c>)
 8007e08:	62a3      	str	r3, [r4, #40]	; 0x28
 8007e0a:	4b05      	ldr	r3, [pc, #20]	; (8007e20 <std+0x40>)
 8007e0c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007e0e:	4b05      	ldr	r3, [pc, #20]	; (8007e24 <std+0x44>)
 8007e10:	6224      	str	r4, [r4, #32]
 8007e12:	6323      	str	r3, [r4, #48]	; 0x30
 8007e14:	bd10      	pop	{r4, pc}
 8007e16:	bf00      	nop
 8007e18:	080081d5 	.word	0x080081d5
 8007e1c:	080081f7 	.word	0x080081f7
 8007e20:	0800822f 	.word	0x0800822f
 8007e24:	08008253 	.word	0x08008253

08007e28 <_cleanup_r>:
 8007e28:	4901      	ldr	r1, [pc, #4]	; (8007e30 <_cleanup_r+0x8>)
 8007e2a:	f000 b8af 	b.w	8007f8c <_fwalk_reent>
 8007e2e:	bf00      	nop
 8007e30:	08007d69 	.word	0x08007d69

08007e34 <__sfmoreglue>:
 8007e34:	b570      	push	{r4, r5, r6, lr}
 8007e36:	1e4a      	subs	r2, r1, #1
 8007e38:	2568      	movs	r5, #104	; 0x68
 8007e3a:	4355      	muls	r5, r2
 8007e3c:	460e      	mov	r6, r1
 8007e3e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007e42:	f7ff f98f 	bl	8007164 <_malloc_r>
 8007e46:	4604      	mov	r4, r0
 8007e48:	b140      	cbz	r0, 8007e5c <__sfmoreglue+0x28>
 8007e4a:	2100      	movs	r1, #0
 8007e4c:	e9c0 1600 	strd	r1, r6, [r0]
 8007e50:	300c      	adds	r0, #12
 8007e52:	60a0      	str	r0, [r4, #8]
 8007e54:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007e58:	f7ff f884 	bl	8006f64 <memset>
 8007e5c:	4620      	mov	r0, r4
 8007e5e:	bd70      	pop	{r4, r5, r6, pc}

08007e60 <__sfp_lock_acquire>:
 8007e60:	4801      	ldr	r0, [pc, #4]	; (8007e68 <__sfp_lock_acquire+0x8>)
 8007e62:	f000 b8b3 	b.w	8007fcc <__retarget_lock_acquire_recursive>
 8007e66:	bf00      	nop
 8007e68:	2000b04c 	.word	0x2000b04c

08007e6c <__sfp_lock_release>:
 8007e6c:	4801      	ldr	r0, [pc, #4]	; (8007e74 <__sfp_lock_release+0x8>)
 8007e6e:	f000 b8ae 	b.w	8007fce <__retarget_lock_release_recursive>
 8007e72:	bf00      	nop
 8007e74:	2000b04c 	.word	0x2000b04c

08007e78 <__sinit_lock_acquire>:
 8007e78:	4801      	ldr	r0, [pc, #4]	; (8007e80 <__sinit_lock_acquire+0x8>)
 8007e7a:	f000 b8a7 	b.w	8007fcc <__retarget_lock_acquire_recursive>
 8007e7e:	bf00      	nop
 8007e80:	2000b047 	.word	0x2000b047

08007e84 <__sinit_lock_release>:
 8007e84:	4801      	ldr	r0, [pc, #4]	; (8007e8c <__sinit_lock_release+0x8>)
 8007e86:	f000 b8a2 	b.w	8007fce <__retarget_lock_release_recursive>
 8007e8a:	bf00      	nop
 8007e8c:	2000b047 	.word	0x2000b047

08007e90 <__sinit>:
 8007e90:	b510      	push	{r4, lr}
 8007e92:	4604      	mov	r4, r0
 8007e94:	f7ff fff0 	bl	8007e78 <__sinit_lock_acquire>
 8007e98:	69a3      	ldr	r3, [r4, #24]
 8007e9a:	b11b      	cbz	r3, 8007ea4 <__sinit+0x14>
 8007e9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ea0:	f7ff bff0 	b.w	8007e84 <__sinit_lock_release>
 8007ea4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007ea8:	6523      	str	r3, [r4, #80]	; 0x50
 8007eaa:	4b13      	ldr	r3, [pc, #76]	; (8007ef8 <__sinit+0x68>)
 8007eac:	4a13      	ldr	r2, [pc, #76]	; (8007efc <__sinit+0x6c>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	62a2      	str	r2, [r4, #40]	; 0x28
 8007eb2:	42a3      	cmp	r3, r4
 8007eb4:	bf04      	itt	eq
 8007eb6:	2301      	moveq	r3, #1
 8007eb8:	61a3      	streq	r3, [r4, #24]
 8007eba:	4620      	mov	r0, r4
 8007ebc:	f000 f820 	bl	8007f00 <__sfp>
 8007ec0:	6060      	str	r0, [r4, #4]
 8007ec2:	4620      	mov	r0, r4
 8007ec4:	f000 f81c 	bl	8007f00 <__sfp>
 8007ec8:	60a0      	str	r0, [r4, #8]
 8007eca:	4620      	mov	r0, r4
 8007ecc:	f000 f818 	bl	8007f00 <__sfp>
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	60e0      	str	r0, [r4, #12]
 8007ed4:	2104      	movs	r1, #4
 8007ed6:	6860      	ldr	r0, [r4, #4]
 8007ed8:	f7ff ff82 	bl	8007de0 <std>
 8007edc:	68a0      	ldr	r0, [r4, #8]
 8007ede:	2201      	movs	r2, #1
 8007ee0:	2109      	movs	r1, #9
 8007ee2:	f7ff ff7d 	bl	8007de0 <std>
 8007ee6:	68e0      	ldr	r0, [r4, #12]
 8007ee8:	2202      	movs	r2, #2
 8007eea:	2112      	movs	r1, #18
 8007eec:	f7ff ff78 	bl	8007de0 <std>
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	61a3      	str	r3, [r4, #24]
 8007ef4:	e7d2      	b.n	8007e9c <__sinit+0xc>
 8007ef6:	bf00      	nop
 8007ef8:	08008bd0 	.word	0x08008bd0
 8007efc:	08007e29 	.word	0x08007e29

08007f00 <__sfp>:
 8007f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f02:	4607      	mov	r7, r0
 8007f04:	f7ff ffac 	bl	8007e60 <__sfp_lock_acquire>
 8007f08:	4b1e      	ldr	r3, [pc, #120]	; (8007f84 <__sfp+0x84>)
 8007f0a:	681e      	ldr	r6, [r3, #0]
 8007f0c:	69b3      	ldr	r3, [r6, #24]
 8007f0e:	b913      	cbnz	r3, 8007f16 <__sfp+0x16>
 8007f10:	4630      	mov	r0, r6
 8007f12:	f7ff ffbd 	bl	8007e90 <__sinit>
 8007f16:	3648      	adds	r6, #72	; 0x48
 8007f18:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007f1c:	3b01      	subs	r3, #1
 8007f1e:	d503      	bpl.n	8007f28 <__sfp+0x28>
 8007f20:	6833      	ldr	r3, [r6, #0]
 8007f22:	b30b      	cbz	r3, 8007f68 <__sfp+0x68>
 8007f24:	6836      	ldr	r6, [r6, #0]
 8007f26:	e7f7      	b.n	8007f18 <__sfp+0x18>
 8007f28:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007f2c:	b9d5      	cbnz	r5, 8007f64 <__sfp+0x64>
 8007f2e:	4b16      	ldr	r3, [pc, #88]	; (8007f88 <__sfp+0x88>)
 8007f30:	60e3      	str	r3, [r4, #12]
 8007f32:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007f36:	6665      	str	r5, [r4, #100]	; 0x64
 8007f38:	f000 f847 	bl	8007fca <__retarget_lock_init_recursive>
 8007f3c:	f7ff ff96 	bl	8007e6c <__sfp_lock_release>
 8007f40:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007f44:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007f48:	6025      	str	r5, [r4, #0]
 8007f4a:	61a5      	str	r5, [r4, #24]
 8007f4c:	2208      	movs	r2, #8
 8007f4e:	4629      	mov	r1, r5
 8007f50:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007f54:	f7ff f806 	bl	8006f64 <memset>
 8007f58:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007f5c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007f60:	4620      	mov	r0, r4
 8007f62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f64:	3468      	adds	r4, #104	; 0x68
 8007f66:	e7d9      	b.n	8007f1c <__sfp+0x1c>
 8007f68:	2104      	movs	r1, #4
 8007f6a:	4638      	mov	r0, r7
 8007f6c:	f7ff ff62 	bl	8007e34 <__sfmoreglue>
 8007f70:	4604      	mov	r4, r0
 8007f72:	6030      	str	r0, [r6, #0]
 8007f74:	2800      	cmp	r0, #0
 8007f76:	d1d5      	bne.n	8007f24 <__sfp+0x24>
 8007f78:	f7ff ff78 	bl	8007e6c <__sfp_lock_release>
 8007f7c:	230c      	movs	r3, #12
 8007f7e:	603b      	str	r3, [r7, #0]
 8007f80:	e7ee      	b.n	8007f60 <__sfp+0x60>
 8007f82:	bf00      	nop
 8007f84:	08008bd0 	.word	0x08008bd0
 8007f88:	ffff0001 	.word	0xffff0001

08007f8c <_fwalk_reent>:
 8007f8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f90:	4606      	mov	r6, r0
 8007f92:	4688      	mov	r8, r1
 8007f94:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007f98:	2700      	movs	r7, #0
 8007f9a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f9e:	f1b9 0901 	subs.w	r9, r9, #1
 8007fa2:	d505      	bpl.n	8007fb0 <_fwalk_reent+0x24>
 8007fa4:	6824      	ldr	r4, [r4, #0]
 8007fa6:	2c00      	cmp	r4, #0
 8007fa8:	d1f7      	bne.n	8007f9a <_fwalk_reent+0xe>
 8007faa:	4638      	mov	r0, r7
 8007fac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fb0:	89ab      	ldrh	r3, [r5, #12]
 8007fb2:	2b01      	cmp	r3, #1
 8007fb4:	d907      	bls.n	8007fc6 <_fwalk_reent+0x3a>
 8007fb6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007fba:	3301      	adds	r3, #1
 8007fbc:	d003      	beq.n	8007fc6 <_fwalk_reent+0x3a>
 8007fbe:	4629      	mov	r1, r5
 8007fc0:	4630      	mov	r0, r6
 8007fc2:	47c0      	blx	r8
 8007fc4:	4307      	orrs	r7, r0
 8007fc6:	3568      	adds	r5, #104	; 0x68
 8007fc8:	e7e9      	b.n	8007f9e <_fwalk_reent+0x12>

08007fca <__retarget_lock_init_recursive>:
 8007fca:	4770      	bx	lr

08007fcc <__retarget_lock_acquire_recursive>:
 8007fcc:	4770      	bx	lr

08007fce <__retarget_lock_release_recursive>:
 8007fce:	4770      	bx	lr

08007fd0 <__swhatbuf_r>:
 8007fd0:	b570      	push	{r4, r5, r6, lr}
 8007fd2:	460e      	mov	r6, r1
 8007fd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fd8:	2900      	cmp	r1, #0
 8007fda:	b096      	sub	sp, #88	; 0x58
 8007fdc:	4614      	mov	r4, r2
 8007fde:	461d      	mov	r5, r3
 8007fe0:	da07      	bge.n	8007ff2 <__swhatbuf_r+0x22>
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	602b      	str	r3, [r5, #0]
 8007fe6:	89b3      	ldrh	r3, [r6, #12]
 8007fe8:	061a      	lsls	r2, r3, #24
 8007fea:	d410      	bmi.n	800800e <__swhatbuf_r+0x3e>
 8007fec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ff0:	e00e      	b.n	8008010 <__swhatbuf_r+0x40>
 8007ff2:	466a      	mov	r2, sp
 8007ff4:	f000 f954 	bl	80082a0 <_fstat_r>
 8007ff8:	2800      	cmp	r0, #0
 8007ffa:	dbf2      	blt.n	8007fe2 <__swhatbuf_r+0x12>
 8007ffc:	9a01      	ldr	r2, [sp, #4]
 8007ffe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008002:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008006:	425a      	negs	r2, r3
 8008008:	415a      	adcs	r2, r3
 800800a:	602a      	str	r2, [r5, #0]
 800800c:	e7ee      	b.n	8007fec <__swhatbuf_r+0x1c>
 800800e:	2340      	movs	r3, #64	; 0x40
 8008010:	2000      	movs	r0, #0
 8008012:	6023      	str	r3, [r4, #0]
 8008014:	b016      	add	sp, #88	; 0x58
 8008016:	bd70      	pop	{r4, r5, r6, pc}

08008018 <__smakebuf_r>:
 8008018:	898b      	ldrh	r3, [r1, #12]
 800801a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800801c:	079d      	lsls	r5, r3, #30
 800801e:	4606      	mov	r6, r0
 8008020:	460c      	mov	r4, r1
 8008022:	d507      	bpl.n	8008034 <__smakebuf_r+0x1c>
 8008024:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008028:	6023      	str	r3, [r4, #0]
 800802a:	6123      	str	r3, [r4, #16]
 800802c:	2301      	movs	r3, #1
 800802e:	6163      	str	r3, [r4, #20]
 8008030:	b002      	add	sp, #8
 8008032:	bd70      	pop	{r4, r5, r6, pc}
 8008034:	ab01      	add	r3, sp, #4
 8008036:	466a      	mov	r2, sp
 8008038:	f7ff ffca 	bl	8007fd0 <__swhatbuf_r>
 800803c:	9900      	ldr	r1, [sp, #0]
 800803e:	4605      	mov	r5, r0
 8008040:	4630      	mov	r0, r6
 8008042:	f7ff f88f 	bl	8007164 <_malloc_r>
 8008046:	b948      	cbnz	r0, 800805c <__smakebuf_r+0x44>
 8008048:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800804c:	059a      	lsls	r2, r3, #22
 800804e:	d4ef      	bmi.n	8008030 <__smakebuf_r+0x18>
 8008050:	f023 0303 	bic.w	r3, r3, #3
 8008054:	f043 0302 	orr.w	r3, r3, #2
 8008058:	81a3      	strh	r3, [r4, #12]
 800805a:	e7e3      	b.n	8008024 <__smakebuf_r+0xc>
 800805c:	4b0d      	ldr	r3, [pc, #52]	; (8008094 <__smakebuf_r+0x7c>)
 800805e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008060:	89a3      	ldrh	r3, [r4, #12]
 8008062:	6020      	str	r0, [r4, #0]
 8008064:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008068:	81a3      	strh	r3, [r4, #12]
 800806a:	9b00      	ldr	r3, [sp, #0]
 800806c:	6163      	str	r3, [r4, #20]
 800806e:	9b01      	ldr	r3, [sp, #4]
 8008070:	6120      	str	r0, [r4, #16]
 8008072:	b15b      	cbz	r3, 800808c <__smakebuf_r+0x74>
 8008074:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008078:	4630      	mov	r0, r6
 800807a:	f000 f923 	bl	80082c4 <_isatty_r>
 800807e:	b128      	cbz	r0, 800808c <__smakebuf_r+0x74>
 8008080:	89a3      	ldrh	r3, [r4, #12]
 8008082:	f023 0303 	bic.w	r3, r3, #3
 8008086:	f043 0301 	orr.w	r3, r3, #1
 800808a:	81a3      	strh	r3, [r4, #12]
 800808c:	89a0      	ldrh	r0, [r4, #12]
 800808e:	4305      	orrs	r5, r0
 8008090:	81a5      	strh	r5, [r4, #12]
 8008092:	e7cd      	b.n	8008030 <__smakebuf_r+0x18>
 8008094:	08007e29 	.word	0x08007e29

08008098 <memcpy>:
 8008098:	440a      	add	r2, r1
 800809a:	4291      	cmp	r1, r2
 800809c:	f100 33ff 	add.w	r3, r0, #4294967295
 80080a0:	d100      	bne.n	80080a4 <memcpy+0xc>
 80080a2:	4770      	bx	lr
 80080a4:	b510      	push	{r4, lr}
 80080a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080ae:	4291      	cmp	r1, r2
 80080b0:	d1f9      	bne.n	80080a6 <memcpy+0xe>
 80080b2:	bd10      	pop	{r4, pc}

080080b4 <memmove>:
 80080b4:	4288      	cmp	r0, r1
 80080b6:	b510      	push	{r4, lr}
 80080b8:	eb01 0402 	add.w	r4, r1, r2
 80080bc:	d902      	bls.n	80080c4 <memmove+0x10>
 80080be:	4284      	cmp	r4, r0
 80080c0:	4623      	mov	r3, r4
 80080c2:	d807      	bhi.n	80080d4 <memmove+0x20>
 80080c4:	1e43      	subs	r3, r0, #1
 80080c6:	42a1      	cmp	r1, r4
 80080c8:	d008      	beq.n	80080dc <memmove+0x28>
 80080ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80080ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80080d2:	e7f8      	b.n	80080c6 <memmove+0x12>
 80080d4:	4402      	add	r2, r0
 80080d6:	4601      	mov	r1, r0
 80080d8:	428a      	cmp	r2, r1
 80080da:	d100      	bne.n	80080de <memmove+0x2a>
 80080dc:	bd10      	pop	{r4, pc}
 80080de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80080e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80080e6:	e7f7      	b.n	80080d8 <memmove+0x24>

080080e8 <__malloc_lock>:
 80080e8:	4801      	ldr	r0, [pc, #4]	; (80080f0 <__malloc_lock+0x8>)
 80080ea:	f7ff bf6f 	b.w	8007fcc <__retarget_lock_acquire_recursive>
 80080ee:	bf00      	nop
 80080f0:	2000b048 	.word	0x2000b048

080080f4 <__malloc_unlock>:
 80080f4:	4801      	ldr	r0, [pc, #4]	; (80080fc <__malloc_unlock+0x8>)
 80080f6:	f7ff bf6a 	b.w	8007fce <__retarget_lock_release_recursive>
 80080fa:	bf00      	nop
 80080fc:	2000b048 	.word	0x2000b048

08008100 <_realloc_r>:
 8008100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008102:	4607      	mov	r7, r0
 8008104:	4614      	mov	r4, r2
 8008106:	460e      	mov	r6, r1
 8008108:	b921      	cbnz	r1, 8008114 <_realloc_r+0x14>
 800810a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800810e:	4611      	mov	r1, r2
 8008110:	f7ff b828 	b.w	8007164 <_malloc_r>
 8008114:	b922      	cbnz	r2, 8008120 <_realloc_r+0x20>
 8008116:	f7fe ffd5 	bl	80070c4 <_free_r>
 800811a:	4625      	mov	r5, r4
 800811c:	4628      	mov	r0, r5
 800811e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008120:	f000 f8f2 	bl	8008308 <_malloc_usable_size_r>
 8008124:	42a0      	cmp	r0, r4
 8008126:	d20f      	bcs.n	8008148 <_realloc_r+0x48>
 8008128:	4621      	mov	r1, r4
 800812a:	4638      	mov	r0, r7
 800812c:	f7ff f81a 	bl	8007164 <_malloc_r>
 8008130:	4605      	mov	r5, r0
 8008132:	2800      	cmp	r0, #0
 8008134:	d0f2      	beq.n	800811c <_realloc_r+0x1c>
 8008136:	4631      	mov	r1, r6
 8008138:	4622      	mov	r2, r4
 800813a:	f7ff ffad 	bl	8008098 <memcpy>
 800813e:	4631      	mov	r1, r6
 8008140:	4638      	mov	r0, r7
 8008142:	f7fe ffbf 	bl	80070c4 <_free_r>
 8008146:	e7e9      	b.n	800811c <_realloc_r+0x1c>
 8008148:	4635      	mov	r5, r6
 800814a:	e7e7      	b.n	800811c <_realloc_r+0x1c>

0800814c <_raise_r>:
 800814c:	291f      	cmp	r1, #31
 800814e:	b538      	push	{r3, r4, r5, lr}
 8008150:	4604      	mov	r4, r0
 8008152:	460d      	mov	r5, r1
 8008154:	d904      	bls.n	8008160 <_raise_r+0x14>
 8008156:	2316      	movs	r3, #22
 8008158:	6003      	str	r3, [r0, #0]
 800815a:	f04f 30ff 	mov.w	r0, #4294967295
 800815e:	bd38      	pop	{r3, r4, r5, pc}
 8008160:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008162:	b112      	cbz	r2, 800816a <_raise_r+0x1e>
 8008164:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008168:	b94b      	cbnz	r3, 800817e <_raise_r+0x32>
 800816a:	4620      	mov	r0, r4
 800816c:	f000 f830 	bl	80081d0 <_getpid_r>
 8008170:	462a      	mov	r2, r5
 8008172:	4601      	mov	r1, r0
 8008174:	4620      	mov	r0, r4
 8008176:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800817a:	f000 b817 	b.w	80081ac <_kill_r>
 800817e:	2b01      	cmp	r3, #1
 8008180:	d00a      	beq.n	8008198 <_raise_r+0x4c>
 8008182:	1c59      	adds	r1, r3, #1
 8008184:	d103      	bne.n	800818e <_raise_r+0x42>
 8008186:	2316      	movs	r3, #22
 8008188:	6003      	str	r3, [r0, #0]
 800818a:	2001      	movs	r0, #1
 800818c:	e7e7      	b.n	800815e <_raise_r+0x12>
 800818e:	2400      	movs	r4, #0
 8008190:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008194:	4628      	mov	r0, r5
 8008196:	4798      	blx	r3
 8008198:	2000      	movs	r0, #0
 800819a:	e7e0      	b.n	800815e <_raise_r+0x12>

0800819c <raise>:
 800819c:	4b02      	ldr	r3, [pc, #8]	; (80081a8 <raise+0xc>)
 800819e:	4601      	mov	r1, r0
 80081a0:	6818      	ldr	r0, [r3, #0]
 80081a2:	f7ff bfd3 	b.w	800814c <_raise_r>
 80081a6:	bf00      	nop
 80081a8:	20000014 	.word	0x20000014

080081ac <_kill_r>:
 80081ac:	b538      	push	{r3, r4, r5, lr}
 80081ae:	4d07      	ldr	r5, [pc, #28]	; (80081cc <_kill_r+0x20>)
 80081b0:	2300      	movs	r3, #0
 80081b2:	4604      	mov	r4, r0
 80081b4:	4608      	mov	r0, r1
 80081b6:	4611      	mov	r1, r2
 80081b8:	602b      	str	r3, [r5, #0]
 80081ba:	f7fa faa5 	bl	8002708 <_kill>
 80081be:	1c43      	adds	r3, r0, #1
 80081c0:	d102      	bne.n	80081c8 <_kill_r+0x1c>
 80081c2:	682b      	ldr	r3, [r5, #0]
 80081c4:	b103      	cbz	r3, 80081c8 <_kill_r+0x1c>
 80081c6:	6023      	str	r3, [r4, #0]
 80081c8:	bd38      	pop	{r3, r4, r5, pc}
 80081ca:	bf00      	nop
 80081cc:	2000b050 	.word	0x2000b050

080081d0 <_getpid_r>:
 80081d0:	f7fa ba92 	b.w	80026f8 <_getpid>

080081d4 <__sread>:
 80081d4:	b510      	push	{r4, lr}
 80081d6:	460c      	mov	r4, r1
 80081d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081dc:	f000 f89c 	bl	8008318 <_read_r>
 80081e0:	2800      	cmp	r0, #0
 80081e2:	bfab      	itete	ge
 80081e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80081e6:	89a3      	ldrhlt	r3, [r4, #12]
 80081e8:	181b      	addge	r3, r3, r0
 80081ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80081ee:	bfac      	ite	ge
 80081f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80081f2:	81a3      	strhlt	r3, [r4, #12]
 80081f4:	bd10      	pop	{r4, pc}

080081f6 <__swrite>:
 80081f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081fa:	461f      	mov	r7, r3
 80081fc:	898b      	ldrh	r3, [r1, #12]
 80081fe:	05db      	lsls	r3, r3, #23
 8008200:	4605      	mov	r5, r0
 8008202:	460c      	mov	r4, r1
 8008204:	4616      	mov	r6, r2
 8008206:	d505      	bpl.n	8008214 <__swrite+0x1e>
 8008208:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800820c:	2302      	movs	r3, #2
 800820e:	2200      	movs	r2, #0
 8008210:	f000 f868 	bl	80082e4 <_lseek_r>
 8008214:	89a3      	ldrh	r3, [r4, #12]
 8008216:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800821a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800821e:	81a3      	strh	r3, [r4, #12]
 8008220:	4632      	mov	r2, r6
 8008222:	463b      	mov	r3, r7
 8008224:	4628      	mov	r0, r5
 8008226:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800822a:	f000 b817 	b.w	800825c <_write_r>

0800822e <__sseek>:
 800822e:	b510      	push	{r4, lr}
 8008230:	460c      	mov	r4, r1
 8008232:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008236:	f000 f855 	bl	80082e4 <_lseek_r>
 800823a:	1c43      	adds	r3, r0, #1
 800823c:	89a3      	ldrh	r3, [r4, #12]
 800823e:	bf15      	itete	ne
 8008240:	6560      	strne	r0, [r4, #84]	; 0x54
 8008242:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008246:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800824a:	81a3      	strheq	r3, [r4, #12]
 800824c:	bf18      	it	ne
 800824e:	81a3      	strhne	r3, [r4, #12]
 8008250:	bd10      	pop	{r4, pc}

08008252 <__sclose>:
 8008252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008256:	f000 b813 	b.w	8008280 <_close_r>
	...

0800825c <_write_r>:
 800825c:	b538      	push	{r3, r4, r5, lr}
 800825e:	4d07      	ldr	r5, [pc, #28]	; (800827c <_write_r+0x20>)
 8008260:	4604      	mov	r4, r0
 8008262:	4608      	mov	r0, r1
 8008264:	4611      	mov	r1, r2
 8008266:	2200      	movs	r2, #0
 8008268:	602a      	str	r2, [r5, #0]
 800826a:	461a      	mov	r2, r3
 800826c:	f7fa fa83 	bl	8002776 <_write>
 8008270:	1c43      	adds	r3, r0, #1
 8008272:	d102      	bne.n	800827a <_write_r+0x1e>
 8008274:	682b      	ldr	r3, [r5, #0]
 8008276:	b103      	cbz	r3, 800827a <_write_r+0x1e>
 8008278:	6023      	str	r3, [r4, #0]
 800827a:	bd38      	pop	{r3, r4, r5, pc}
 800827c:	2000b050 	.word	0x2000b050

08008280 <_close_r>:
 8008280:	b538      	push	{r3, r4, r5, lr}
 8008282:	4d06      	ldr	r5, [pc, #24]	; (800829c <_close_r+0x1c>)
 8008284:	2300      	movs	r3, #0
 8008286:	4604      	mov	r4, r0
 8008288:	4608      	mov	r0, r1
 800828a:	602b      	str	r3, [r5, #0]
 800828c:	f7fa fa8f 	bl	80027ae <_close>
 8008290:	1c43      	adds	r3, r0, #1
 8008292:	d102      	bne.n	800829a <_close_r+0x1a>
 8008294:	682b      	ldr	r3, [r5, #0]
 8008296:	b103      	cbz	r3, 800829a <_close_r+0x1a>
 8008298:	6023      	str	r3, [r4, #0]
 800829a:	bd38      	pop	{r3, r4, r5, pc}
 800829c:	2000b050 	.word	0x2000b050

080082a0 <_fstat_r>:
 80082a0:	b538      	push	{r3, r4, r5, lr}
 80082a2:	4d07      	ldr	r5, [pc, #28]	; (80082c0 <_fstat_r+0x20>)
 80082a4:	2300      	movs	r3, #0
 80082a6:	4604      	mov	r4, r0
 80082a8:	4608      	mov	r0, r1
 80082aa:	4611      	mov	r1, r2
 80082ac:	602b      	str	r3, [r5, #0]
 80082ae:	f7fa fa8a 	bl	80027c6 <_fstat>
 80082b2:	1c43      	adds	r3, r0, #1
 80082b4:	d102      	bne.n	80082bc <_fstat_r+0x1c>
 80082b6:	682b      	ldr	r3, [r5, #0]
 80082b8:	b103      	cbz	r3, 80082bc <_fstat_r+0x1c>
 80082ba:	6023      	str	r3, [r4, #0]
 80082bc:	bd38      	pop	{r3, r4, r5, pc}
 80082be:	bf00      	nop
 80082c0:	2000b050 	.word	0x2000b050

080082c4 <_isatty_r>:
 80082c4:	b538      	push	{r3, r4, r5, lr}
 80082c6:	4d06      	ldr	r5, [pc, #24]	; (80082e0 <_isatty_r+0x1c>)
 80082c8:	2300      	movs	r3, #0
 80082ca:	4604      	mov	r4, r0
 80082cc:	4608      	mov	r0, r1
 80082ce:	602b      	str	r3, [r5, #0]
 80082d0:	f7fa fa89 	bl	80027e6 <_isatty>
 80082d4:	1c43      	adds	r3, r0, #1
 80082d6:	d102      	bne.n	80082de <_isatty_r+0x1a>
 80082d8:	682b      	ldr	r3, [r5, #0]
 80082da:	b103      	cbz	r3, 80082de <_isatty_r+0x1a>
 80082dc:	6023      	str	r3, [r4, #0]
 80082de:	bd38      	pop	{r3, r4, r5, pc}
 80082e0:	2000b050 	.word	0x2000b050

080082e4 <_lseek_r>:
 80082e4:	b538      	push	{r3, r4, r5, lr}
 80082e6:	4d07      	ldr	r5, [pc, #28]	; (8008304 <_lseek_r+0x20>)
 80082e8:	4604      	mov	r4, r0
 80082ea:	4608      	mov	r0, r1
 80082ec:	4611      	mov	r1, r2
 80082ee:	2200      	movs	r2, #0
 80082f0:	602a      	str	r2, [r5, #0]
 80082f2:	461a      	mov	r2, r3
 80082f4:	f7fa fa82 	bl	80027fc <_lseek>
 80082f8:	1c43      	adds	r3, r0, #1
 80082fa:	d102      	bne.n	8008302 <_lseek_r+0x1e>
 80082fc:	682b      	ldr	r3, [r5, #0]
 80082fe:	b103      	cbz	r3, 8008302 <_lseek_r+0x1e>
 8008300:	6023      	str	r3, [r4, #0]
 8008302:	bd38      	pop	{r3, r4, r5, pc}
 8008304:	2000b050 	.word	0x2000b050

08008308 <_malloc_usable_size_r>:
 8008308:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800830c:	1f18      	subs	r0, r3, #4
 800830e:	2b00      	cmp	r3, #0
 8008310:	bfbc      	itt	lt
 8008312:	580b      	ldrlt	r3, [r1, r0]
 8008314:	18c0      	addlt	r0, r0, r3
 8008316:	4770      	bx	lr

08008318 <_read_r>:
 8008318:	b538      	push	{r3, r4, r5, lr}
 800831a:	4d07      	ldr	r5, [pc, #28]	; (8008338 <_read_r+0x20>)
 800831c:	4604      	mov	r4, r0
 800831e:	4608      	mov	r0, r1
 8008320:	4611      	mov	r1, r2
 8008322:	2200      	movs	r2, #0
 8008324:	602a      	str	r2, [r5, #0]
 8008326:	461a      	mov	r2, r3
 8008328:	f7fa fa08 	bl	800273c <_read>
 800832c:	1c43      	adds	r3, r0, #1
 800832e:	d102      	bne.n	8008336 <_read_r+0x1e>
 8008330:	682b      	ldr	r3, [r5, #0]
 8008332:	b103      	cbz	r3, 8008336 <_read_r+0x1e>
 8008334:	6023      	str	r3, [r4, #0]
 8008336:	bd38      	pop	{r3, r4, r5, pc}
 8008338:	2000b050 	.word	0x2000b050

0800833c <_init>:
 800833c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800833e:	bf00      	nop
 8008340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008342:	bc08      	pop	{r3}
 8008344:	469e      	mov	lr, r3
 8008346:	4770      	bx	lr

08008348 <_fini>:
 8008348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800834a:	bf00      	nop
 800834c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800834e:	bc08      	pop	{r3}
 8008350:	469e      	mov	lr, r3
 8008352:	4770      	bx	lr
