

================================================================
== Vitis HLS Report for 'sha256'
================================================================
* Date:           Wed Aug  2 23:10:02 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        shat-rsa
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.209 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+-----------+-----------+------+------+---------+
        |                             |                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------+------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_sha2561_fu_85            |sha2561           |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |grp_productMod_512_s_fu_91   |productMod_512_s  |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        |grp_monProduct_512_s_fu_95   |monProduct_512_s  |      517|      517|   5.170 us|   5.170 us|   517|   517|       no|
        |grp_monProduct_512_s_fu_102  |monProduct_512_s  |      517|      517|   5.170 us|   5.170 us|   517|   517|       no|
        +-----------------------------+------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_114_1  |    10400|    20740|  520 ~ 1037|          -|          -|    20|        no|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       82|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|    25012|   121050|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      136|    -|
|Register             |        -|     -|     3098|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    28110|   121268|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        3|       27|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|        9|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+----+-------+--------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP|   FF  |   LUT  | URAM|
    +-----------------------------+------------------+---------+----+-------+--------+-----+
    |grp_monProduct_512_s_fu_95   |monProduct_512_s  |        0|   0|    531|    3092|    0|
    |grp_monProduct_512_s_fu_102  |monProduct_512_s  |        0|   0|    531|    3092|    0|
    |grp_productMod_512_s_fu_91   |productMod_512_s  |        0|   0|   1561|    5607|    0|
    |grp_sha2561_fu_85            |sha2561           |        0|   0|  22389|  109259|    0|
    +-----------------------------+------------------+---------+----+-------+--------+-----+
    |Total                        |                  |        0|   0|  25012|  121050|    0|
    +-----------------------------+------------------+---------+----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |i_9_fu_204_p2                    |         +|   0|  0|  13|           6|           2|
    |ap_block_state7_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |p_Result_s_fu_188_p2             |      icmp|   0|  0|  13|          17|           1|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state9                  |        or|   0|  0|   2|           1|           1|
    |shl_ln825_fu_160_p2              |       shl|   0|  0|  48|           1|          20|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  82|          28|          27|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |R_V_1_fu_70                     |   9|          2|  512|       1024|
    |ap_NS_fsm                       |  54|         10|    1|         10|
    |grp_monProduct_512_s_fu_95_opA  |  20|          4|  512|       2048|
    |grp_monProduct_512_s_fu_95_opB  |  26|          5|  512|       2560|
    |i_fu_74                         |   9|          2|    6|         12|
    |input_r_TREADY_int_regslice     |   9|          2|    1|          2|
    |output_r_TDATA_blk_n            |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 136|         27| 1545|       5658|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |P_V_reg_261                               |  512|   0|  512|          0|
    |R_V_1_fu_70                               |  512|   0|  512|          0|
    |ap_CS_fsm                                 |    9|   0|    9|          0|
    |grp_monProduct_512_s_fu_102_ap_start_reg  |    1|   0|    1|          0|
    |grp_monProduct_512_s_fu_95_ap_start_reg   |    1|   0|    1|          0|
    |grp_productMod_512_s_fu_91_ap_start_reg   |    1|   0|    1|          0|
    |grp_sha2561_fu_85_ap_start_reg            |    1|   0|    1|          0|
    |hash_tdata_V_reg_245                      |  512|   0|  512|          0|
    |hash_tid_V_reg_250                        |    6|   0|    6|          0|
    |i_fu_74                                   |    6|   0|    6|          0|
    |p_Result_s_reg_277                        |    1|   0|    1|          0|
    |processor_rMod_V_reg_255                  |  512|   0|  512|          0|
    |ref_tmp_i_i_reg_272                       |  512|   0|  512|          0|
    |reg_117                                   |  512|   0|  512|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     | 3098|   0| 3098|          0|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|        sha256|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|        sha256|  return value|
|input_r_TDATA    |   in|  584|          axis|       input_r|       pointer|
|input_r_TVALID   |   in|    1|          axis|       input_r|       pointer|
|input_r_TREADY   |  out|    1|          axis|       input_r|       pointer|
|output_r_TDATA   |  out|  584|          axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|      output_r|       pointer|
+-----------------+-----+-----+--------------+--------------+--------------+

