Warning (10268): Verilog HDL information at uart_tx.v(24): always construct contains both blocking and non-blocking assignments File: C:/Users/Reuben/Github/FPGA-Encryption/src/uart_tx.v Line: 24
