
RFID.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000c  00800100  00000a36  00000aca  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a36  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000026  0080010c  0080010c  00000ad6  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00000ad8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000097  00000000  00000000  000011a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  0000123b  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000000b0  00000000  00000000  0000126a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000165a  00000000  00000000  0000131a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000003d4  00000000  00000000  00002974  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000902  00000000  00000000  00002d48  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000228  00000000  00000000  0000364c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000032e  00000000  00000000  00003874  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001403  00000000  00000000  00003ba2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000090  00000000  00000000  00004fa5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
   2:	00 00       	nop
   4:	60 c0       	rjmp	.+192    	; 0xc6 <__bad_interrupt>
   6:	00 00       	nop
   8:	5e c0       	rjmp	.+188    	; 0xc6 <__bad_interrupt>
   a:	00 00       	nop
   c:	5c c0       	rjmp	.+184    	; 0xc6 <__bad_interrupt>
   e:	00 00       	nop
  10:	5a c0       	rjmp	.+180    	; 0xc6 <__bad_interrupt>
  12:	00 00       	nop
  14:	58 c0       	rjmp	.+176    	; 0xc6 <__bad_interrupt>
  16:	00 00       	nop
  18:	56 c0       	rjmp	.+172    	; 0xc6 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	54 c0       	rjmp	.+168    	; 0xc6 <__bad_interrupt>
  1e:	00 00       	nop
  20:	52 c0       	rjmp	.+164    	; 0xc6 <__bad_interrupt>
  22:	00 00       	nop
  24:	50 c0       	rjmp	.+160    	; 0xc6 <__bad_interrupt>
  26:	00 00       	nop
  28:	4e c0       	rjmp	.+156    	; 0xc6 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	4c c0       	rjmp	.+152    	; 0xc6 <__bad_interrupt>
  2e:	00 00       	nop
  30:	4a c0       	rjmp	.+148    	; 0xc6 <__bad_interrupt>
  32:	00 00       	nop
  34:	48 c0       	rjmp	.+144    	; 0xc6 <__bad_interrupt>
  36:	00 00       	nop
  38:	46 c0       	rjmp	.+140    	; 0xc6 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	44 c0       	rjmp	.+136    	; 0xc6 <__bad_interrupt>
  3e:	00 00       	nop
  40:	42 c0       	rjmp	.+132    	; 0xc6 <__bad_interrupt>
  42:	00 00       	nop
  44:	40 c0       	rjmp	.+128    	; 0xc6 <__bad_interrupt>
  46:	00 00       	nop
  48:	3e c0       	rjmp	.+124    	; 0xc6 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	3c c0       	rjmp	.+120    	; 0xc6 <__bad_interrupt>
  4e:	00 00       	nop
  50:	04 c4       	rjmp	.+2056   	; 0x85a <__vector_20>
  52:	00 00       	nop
  54:	38 c0       	rjmp	.+112    	; 0xc6 <__bad_interrupt>
  56:	00 00       	nop
  58:	36 c0       	rjmp	.+108    	; 0xc6 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	34 c0       	rjmp	.+104    	; 0xc6 <__bad_interrupt>
  5e:	00 00       	nop
  60:	32 c0       	rjmp	.+100    	; 0xc6 <__bad_interrupt>
  62:	00 00       	nop
  64:	30 c0       	rjmp	.+96     	; 0xc6 <__bad_interrupt>
  66:	00 00       	nop
  68:	2e c0       	rjmp	.+92     	; 0xc6 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	2c c0       	rjmp	.+88     	; 0xc6 <__bad_interrupt>
  6e:	00 00       	nop
  70:	2a c0       	rjmp	.+84     	; 0xc6 <__bad_interrupt>
  72:	00 00       	nop
  74:	28 c0       	rjmp	.+80     	; 0xc6 <__bad_interrupt>
  76:	00 00       	nop
  78:	26 c0       	rjmp	.+76     	; 0xc6 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	24 c0       	rjmp	.+72     	; 0xc6 <__bad_interrupt>
  7e:	00 00       	nop
  80:	22 c0       	rjmp	.+68     	; 0xc6 <__bad_interrupt>
  82:	00 00       	nop
  84:	20 c0       	rjmp	.+64     	; 0xc6 <__bad_interrupt>
  86:	00 00       	nop
  88:	1e c0       	rjmp	.+60     	; 0xc6 <__bad_interrupt>
	...

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d0 e4       	ldi	r29, 0x40	; 64
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
  98:	11 e0       	ldi	r17, 0x01	; 1
  9a:	a0 e0       	ldi	r26, 0x00	; 0
  9c:	b1 e0       	ldi	r27, 0x01	; 1
  9e:	e6 e3       	ldi	r30, 0x36	; 54
  a0:	fa e0       	ldi	r31, 0x0A	; 10
  a2:	00 e0       	ldi	r16, 0x00	; 0
  a4:	0b bf       	out	0x3b, r16	; 59
  a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
  a8:	07 90       	elpm	r0, Z+
  aa:	0d 92       	st	X+, r0
  ac:	ac 30       	cpi	r26, 0x0C	; 12
  ae:	b1 07       	cpc	r27, r17
  b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
  b2:	21 e0       	ldi	r18, 0x01	; 1
  b4:	ac e0       	ldi	r26, 0x0C	; 12
  b6:	b1 e0       	ldi	r27, 0x01	; 1
  b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
  ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
  bc:	a2 33       	cpi	r26, 0x32	; 50
  be:	b2 07       	cpc	r27, r18
  c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
  c2:	ab d4       	rcall	.+2390   	; 0xa1a <main>
  c4:	b6 c4       	rjmp	.+2412   	; 0xa32 <_exit>

000000c6 <__bad_interrupt>:
  c6:	9c cf       	rjmp	.-200    	; 0x0 <__vectors>

000000c8 <_hd44780_l_func>:
	_hd44780_l_func(conf, 0, 0, ((_BV(6) | addr) & ~_BV(7)), 40);
}

void hd44780_l_set_ddram_addr(const struct hd44780_l_conf* conf, uint8_t addr) {
	_hd44780_l_func(conf, 0, 0, (_BV(7) | addr), 40);
}
  c8:	0f 93       	push	r16
  ca:	1f 93       	push	r17
  cc:	cf 93       	push	r28
  ce:	df 93       	push	r29
  d0:	fc 01       	movw	r30, r24
  d2:	90 81       	ld	r25, Z
  d4:	a3 85       	ldd	r26, Z+11	; 0x0b
  d6:	b4 85       	ldd	r27, Z+12	; 0x0c
  d8:	61 11       	cpse	r22, r1
  da:	0e c0       	rjmp	.+28     	; 0xf8 <_hd44780_l_func+0x30>
  dc:	3c 91       	ld	r19, X
  de:	61 e0       	ldi	r22, 0x01	; 1
  e0:	70 e0       	ldi	r23, 0x00	; 0
  e2:	eb 01       	movw	r28, r22
  e4:	02 c0       	rjmp	.+4      	; 0xea <_hd44780_l_func+0x22>
  e6:	cc 0f       	add	r28, r28
  e8:	dd 1f       	adc	r29, r29
  ea:	9a 95       	dec	r25
  ec:	e2 f7       	brpl	.-8      	; 0xe6 <_hd44780_l_func+0x1e>
  ee:	ce 01       	movw	r24, r28
  f0:	80 95       	com	r24
  f2:	83 23       	and	r24, r19
  f4:	8c 93       	st	X, r24
  f6:	0c c0       	rjmp	.+24     	; 0x110 <_hd44780_l_func+0x48>
  f8:	3c 91       	ld	r19, X
  fa:	61 e0       	ldi	r22, 0x01	; 1
  fc:	70 e0       	ldi	r23, 0x00	; 0
  fe:	eb 01       	movw	r28, r22
 100:	02 c0       	rjmp	.+4      	; 0x106 <_hd44780_l_func+0x3e>
 102:	cc 0f       	add	r28, r28
 104:	dd 1f       	adc	r29, r29
 106:	9a 95       	dec	r25
 108:	e2 f7       	brpl	.-8      	; 0x102 <_hd44780_l_func+0x3a>
 10a:	ce 01       	movw	r24, r28
 10c:	83 2b       	or	r24, r19
 10e:	8c 93       	st	X, r24
 110:	91 81       	ldd	r25, Z+1	; 0x01
 112:	a5 85       	ldd	r26, Z+13	; 0x0d
 114:	b6 85       	ldd	r27, Z+14	; 0x0e
 116:	41 11       	cpse	r20, r1
 118:	0e c0       	rjmp	.+28     	; 0x136 <_hd44780_l_func+0x6e>
 11a:	3c 91       	ld	r19, X
 11c:	41 e0       	ldi	r20, 0x01	; 1
 11e:	50 e0       	ldi	r21, 0x00	; 0
 120:	ba 01       	movw	r22, r20
 122:	02 c0       	rjmp	.+4      	; 0x128 <_hd44780_l_func+0x60>
 124:	66 0f       	add	r22, r22
 126:	77 1f       	adc	r23, r23
 128:	9a 95       	dec	r25
 12a:	e2 f7       	brpl	.-8      	; 0x124 <_hd44780_l_func+0x5c>
 12c:	cb 01       	movw	r24, r22
 12e:	80 95       	com	r24
 130:	83 23       	and	r24, r19
 132:	8c 93       	st	X, r24
 134:	0c c0       	rjmp	.+24     	; 0x14e <_hd44780_l_func+0x86>
 136:	3c 91       	ld	r19, X
 138:	41 e0       	ldi	r20, 0x01	; 1
 13a:	50 e0       	ldi	r21, 0x00	; 0
 13c:	ea 01       	movw	r28, r20
 13e:	02 c0       	rjmp	.+4      	; 0x144 <_hd44780_l_func+0x7c>
 140:	cc 0f       	add	r28, r28
 142:	dd 1f       	adc	r29, r29
 144:	9a 95       	dec	r25
 146:	e2 f7       	brpl	.-8      	; 0x140 <_hd44780_l_func+0x78>
 148:	ce 01       	movw	r24, r28
 14a:	83 2b       	or	r24, r19
 14c:	8c 93       	st	X, r24
 14e:	93 81       	ldd	r25, Z+3	; 0x03
 150:	a1 89       	ldd	r26, Z+17	; 0x11
 152:	b2 89       	ldd	r27, Z+18	; 0x12
 154:	22 23       	and	r18, r18
 156:	74 f0       	brlt	.+28     	; 0x174 <_hd44780_l_func+0xac>
 158:	3c 91       	ld	r19, X
 15a:	41 e0       	ldi	r20, 0x01	; 1
 15c:	50 e0       	ldi	r21, 0x00	; 0
 15e:	ba 01       	movw	r22, r20
 160:	02 c0       	rjmp	.+4      	; 0x166 <_hd44780_l_func+0x9e>
 162:	66 0f       	add	r22, r22
 164:	77 1f       	adc	r23, r23
 166:	9a 95       	dec	r25
 168:	e2 f7       	brpl	.-8      	; 0x162 <_hd44780_l_func+0x9a>
 16a:	cb 01       	movw	r24, r22
 16c:	80 95       	com	r24
 16e:	83 23       	and	r24, r19
 170:	8c 93       	st	X, r24
 172:	0c c0       	rjmp	.+24     	; 0x18c <_hd44780_l_func+0xc4>
 174:	3c 91       	ld	r19, X
 176:	41 e0       	ldi	r20, 0x01	; 1
 178:	50 e0       	ldi	r21, 0x00	; 0
 17a:	ea 01       	movw	r28, r20
 17c:	02 c0       	rjmp	.+4      	; 0x182 <_hd44780_l_func+0xba>
 17e:	cc 0f       	add	r28, r28
 180:	dd 1f       	adc	r29, r29
 182:	9a 95       	dec	r25
 184:	e2 f7       	brpl	.-8      	; 0x17e <_hd44780_l_func+0xb6>
 186:	ce 01       	movw	r24, r28
 188:	83 2b       	or	r24, r19
 18a:	8c 93       	st	X, r24
 18c:	94 81       	ldd	r25, Z+4	; 0x04
 18e:	a3 89       	ldd	r26, Z+19	; 0x13
 190:	b4 89       	ldd	r27, Z+20	; 0x14
 192:	26 fd       	sbrc	r18, 6
 194:	0e c0       	rjmp	.+28     	; 0x1b2 <_hd44780_l_func+0xea>
 196:	3c 91       	ld	r19, X
 198:	41 e0       	ldi	r20, 0x01	; 1
 19a:	50 e0       	ldi	r21, 0x00	; 0
 19c:	ba 01       	movw	r22, r20
 19e:	02 c0       	rjmp	.+4      	; 0x1a4 <_hd44780_l_func+0xdc>
 1a0:	66 0f       	add	r22, r22
 1a2:	77 1f       	adc	r23, r23
 1a4:	9a 95       	dec	r25
 1a6:	e2 f7       	brpl	.-8      	; 0x1a0 <_hd44780_l_func+0xd8>
 1a8:	cb 01       	movw	r24, r22
 1aa:	80 95       	com	r24
 1ac:	83 23       	and	r24, r19
 1ae:	8c 93       	st	X, r24
 1b0:	0c c0       	rjmp	.+24     	; 0x1ca <_hd44780_l_func+0x102>
 1b2:	3c 91       	ld	r19, X
 1b4:	41 e0       	ldi	r20, 0x01	; 1
 1b6:	50 e0       	ldi	r21, 0x00	; 0
 1b8:	ea 01       	movw	r28, r20
 1ba:	02 c0       	rjmp	.+4      	; 0x1c0 <_hd44780_l_func+0xf8>
 1bc:	cc 0f       	add	r28, r28
 1be:	dd 1f       	adc	r29, r29
 1c0:	9a 95       	dec	r25
 1c2:	e2 f7       	brpl	.-8      	; 0x1bc <_hd44780_l_func+0xf4>
 1c4:	ce 01       	movw	r24, r28
 1c6:	83 2b       	or	r24, r19
 1c8:	8c 93       	st	X, r24
 1ca:	95 81       	ldd	r25, Z+5	; 0x05
 1cc:	a5 89       	ldd	r26, Z+21	; 0x15
 1ce:	b6 89       	ldd	r27, Z+22	; 0x16
 1d0:	25 fd       	sbrc	r18, 5
 1d2:	0e c0       	rjmp	.+28     	; 0x1f0 <_hd44780_l_func+0x128>
 1d4:	3c 91       	ld	r19, X
 1d6:	41 e0       	ldi	r20, 0x01	; 1
 1d8:	50 e0       	ldi	r21, 0x00	; 0
 1da:	ba 01       	movw	r22, r20
 1dc:	02 c0       	rjmp	.+4      	; 0x1e2 <_hd44780_l_func+0x11a>
 1de:	66 0f       	add	r22, r22
 1e0:	77 1f       	adc	r23, r23
 1e2:	9a 95       	dec	r25
 1e4:	e2 f7       	brpl	.-8      	; 0x1de <_hd44780_l_func+0x116>
 1e6:	cb 01       	movw	r24, r22
 1e8:	80 95       	com	r24
 1ea:	83 23       	and	r24, r19
 1ec:	8c 93       	st	X, r24
 1ee:	0c c0       	rjmp	.+24     	; 0x208 <_hd44780_l_func+0x140>
 1f0:	3c 91       	ld	r19, X
 1f2:	41 e0       	ldi	r20, 0x01	; 1
 1f4:	50 e0       	ldi	r21, 0x00	; 0
 1f6:	ea 01       	movw	r28, r20
 1f8:	02 c0       	rjmp	.+4      	; 0x1fe <_hd44780_l_func+0x136>
 1fa:	cc 0f       	add	r28, r28
 1fc:	dd 1f       	adc	r29, r29
 1fe:	9a 95       	dec	r25
 200:	e2 f7       	brpl	.-8      	; 0x1fa <_hd44780_l_func+0x132>
 202:	ce 01       	movw	r24, r28
 204:	83 2b       	or	r24, r19
 206:	8c 93       	st	X, r24
 208:	96 81       	ldd	r25, Z+6	; 0x06
 20a:	a7 89       	ldd	r26, Z+23	; 0x17
 20c:	b0 8d       	ldd	r27, Z+24	; 0x18
 20e:	24 fd       	sbrc	r18, 4
 210:	0e c0       	rjmp	.+28     	; 0x22e <_hd44780_l_func+0x166>
 212:	3c 91       	ld	r19, X
 214:	41 e0       	ldi	r20, 0x01	; 1
 216:	50 e0       	ldi	r21, 0x00	; 0
 218:	ba 01       	movw	r22, r20
 21a:	02 c0       	rjmp	.+4      	; 0x220 <_hd44780_l_func+0x158>
 21c:	66 0f       	add	r22, r22
 21e:	77 1f       	adc	r23, r23
 220:	9a 95       	dec	r25
 222:	e2 f7       	brpl	.-8      	; 0x21c <_hd44780_l_func+0x154>
 224:	cb 01       	movw	r24, r22
 226:	80 95       	com	r24
 228:	83 23       	and	r24, r19
 22a:	8c 93       	st	X, r24
 22c:	0c c0       	rjmp	.+24     	; 0x246 <_hd44780_l_func+0x17e>
 22e:	3c 91       	ld	r19, X
 230:	41 e0       	ldi	r20, 0x01	; 1
 232:	50 e0       	ldi	r21, 0x00	; 0
 234:	ea 01       	movw	r28, r20
 236:	02 c0       	rjmp	.+4      	; 0x23c <_hd44780_l_func+0x174>
 238:	cc 0f       	add	r28, r28
 23a:	dd 1f       	adc	r29, r29
 23c:	9a 95       	dec	r25
 23e:	e2 f7       	brpl	.-8      	; 0x238 <_hd44780_l_func+0x170>
 240:	ce 01       	movw	r24, r28
 242:	83 2b       	or	r24, r19
 244:	8c 93       	st	X, r24
 246:	83 a1       	ldd	r24, Z+35	; 0x23
 248:	81 11       	cpse	r24, r1
 24a:	1f c0       	rjmp	.+62     	; 0x28a <_hd44780_l_func+0x1c2>
 24c:	00 c0       	rjmp	.+0      	; 0x24e <_hd44780_l_func+0x186>
 24e:	a7 85       	ldd	r26, Z+15	; 0x0f
 250:	b0 89       	ldd	r27, Z+16	; 0x10
 252:	3c 91       	ld	r19, X
 254:	81 e0       	ldi	r24, 0x01	; 1
 256:	90 e0       	ldi	r25, 0x00	; 0
 258:	ac 01       	movw	r20, r24
 25a:	02 80       	ldd	r0, Z+2	; 0x02
 25c:	02 c0       	rjmp	.+4      	; 0x262 <_hd44780_l_func+0x19a>
 25e:	44 0f       	add	r20, r20
 260:	55 1f       	adc	r21, r21
 262:	0a 94       	dec	r0
 264:	e2 f7       	brpl	.-8      	; 0x25e <_hd44780_l_func+0x196>
 266:	43 2b       	or	r20, r19
 268:	4c 93       	st	X, r20
 26a:	00 c0       	rjmp	.+0      	; 0x26c <_hd44780_l_func+0x1a4>
 26c:	00 c0       	rjmp	.+0      	; 0x26e <_hd44780_l_func+0x1a6>
 26e:	a7 85       	ldd	r26, Z+15	; 0x0f
 270:	b0 89       	ldd	r27, Z+16	; 0x10
 272:	3c 91       	ld	r19, X
 274:	02 80       	ldd	r0, Z+2	; 0x02
 276:	02 c0       	rjmp	.+4      	; 0x27c <_hd44780_l_func+0x1b4>
 278:	88 0f       	add	r24, r24
 27a:	99 1f       	adc	r25, r25
 27c:	0a 94       	dec	r0
 27e:	e2 f7       	brpl	.-8      	; 0x278 <_hd44780_l_func+0x1b0>
 280:	80 95       	com	r24
 282:	83 23       	and	r24, r19
 284:	8c 93       	st	X, r24
 286:	00 c0       	rjmp	.+0      	; 0x288 <_hd44780_l_func+0x1c0>
 288:	00 c0       	rjmp	.+0      	; 0x28a <_hd44780_l_func+0x1c2>
 28a:	83 a1       	ldd	r24, Z+35	; 0x23
 28c:	81 30       	cpi	r24, 0x01	; 1
 28e:	09 f0       	breq	.+2      	; 0x292 <_hd44780_l_func+0x1ca>
 290:	7d c0       	rjmp	.+250    	; 0x38c <_hd44780_l_func+0x2c4>
 292:	97 81       	ldd	r25, Z+7	; 0x07
 294:	a1 8d       	ldd	r26, Z+25	; 0x19
 296:	b2 8d       	ldd	r27, Z+26	; 0x1a
 298:	23 fd       	sbrc	r18, 3
 29a:	0e c0       	rjmp	.+28     	; 0x2b8 <_hd44780_l_func+0x1f0>
 29c:	3c 91       	ld	r19, X
 29e:	41 e0       	ldi	r20, 0x01	; 1
 2a0:	50 e0       	ldi	r21, 0x00	; 0
 2a2:	ba 01       	movw	r22, r20
 2a4:	02 c0       	rjmp	.+4      	; 0x2aa <_hd44780_l_func+0x1e2>
 2a6:	66 0f       	add	r22, r22
 2a8:	77 1f       	adc	r23, r23
 2aa:	9a 95       	dec	r25
 2ac:	e2 f7       	brpl	.-8      	; 0x2a6 <_hd44780_l_func+0x1de>
 2ae:	cb 01       	movw	r24, r22
 2b0:	80 95       	com	r24
 2b2:	83 23       	and	r24, r19
 2b4:	8c 93       	st	X, r24
 2b6:	0c c0       	rjmp	.+24     	; 0x2d0 <_hd44780_l_func+0x208>
 2b8:	3c 91       	ld	r19, X
 2ba:	41 e0       	ldi	r20, 0x01	; 1
 2bc:	50 e0       	ldi	r21, 0x00	; 0
 2be:	ea 01       	movw	r28, r20
 2c0:	02 c0       	rjmp	.+4      	; 0x2c6 <_hd44780_l_func+0x1fe>
 2c2:	cc 0f       	add	r28, r28
 2c4:	dd 1f       	adc	r29, r29
 2c6:	9a 95       	dec	r25
 2c8:	e2 f7       	brpl	.-8      	; 0x2c2 <_hd44780_l_func+0x1fa>
 2ca:	ce 01       	movw	r24, r28
 2cc:	83 2b       	or	r24, r19
 2ce:	8c 93       	st	X, r24
 2d0:	90 85       	ldd	r25, Z+8	; 0x08
 2d2:	a3 8d       	ldd	r26, Z+27	; 0x1b
 2d4:	b4 8d       	ldd	r27, Z+28	; 0x1c
 2d6:	22 fd       	sbrc	r18, 2
 2d8:	0e c0       	rjmp	.+28     	; 0x2f6 <_hd44780_l_func+0x22e>
 2da:	3c 91       	ld	r19, X
 2dc:	41 e0       	ldi	r20, 0x01	; 1
 2de:	50 e0       	ldi	r21, 0x00	; 0
 2e0:	ba 01       	movw	r22, r20
 2e2:	02 c0       	rjmp	.+4      	; 0x2e8 <_hd44780_l_func+0x220>
 2e4:	66 0f       	add	r22, r22
 2e6:	77 1f       	adc	r23, r23
 2e8:	9a 95       	dec	r25
 2ea:	e2 f7       	brpl	.-8      	; 0x2e4 <_hd44780_l_func+0x21c>
 2ec:	cb 01       	movw	r24, r22
 2ee:	80 95       	com	r24
 2f0:	83 23       	and	r24, r19
 2f2:	8c 93       	st	X, r24
 2f4:	0c c0       	rjmp	.+24     	; 0x30e <_hd44780_l_func+0x246>
 2f6:	3c 91       	ld	r19, X
 2f8:	41 e0       	ldi	r20, 0x01	; 1
 2fa:	50 e0       	ldi	r21, 0x00	; 0
 2fc:	ea 01       	movw	r28, r20
 2fe:	02 c0       	rjmp	.+4      	; 0x304 <_hd44780_l_func+0x23c>
 300:	cc 0f       	add	r28, r28
 302:	dd 1f       	adc	r29, r29
 304:	9a 95       	dec	r25
 306:	e2 f7       	brpl	.-8      	; 0x300 <_hd44780_l_func+0x238>
 308:	ce 01       	movw	r24, r28
 30a:	83 2b       	or	r24, r19
 30c:	8c 93       	st	X, r24
 30e:	91 85       	ldd	r25, Z+9	; 0x09
 310:	a5 8d       	ldd	r26, Z+29	; 0x1d
 312:	b6 8d       	ldd	r27, Z+30	; 0x1e
 314:	21 fd       	sbrc	r18, 1
 316:	0e c0       	rjmp	.+28     	; 0x334 <_hd44780_l_func+0x26c>
 318:	3c 91       	ld	r19, X
 31a:	41 e0       	ldi	r20, 0x01	; 1
 31c:	50 e0       	ldi	r21, 0x00	; 0
 31e:	ba 01       	movw	r22, r20
 320:	02 c0       	rjmp	.+4      	; 0x326 <_hd44780_l_func+0x25e>
 322:	66 0f       	add	r22, r22
 324:	77 1f       	adc	r23, r23
 326:	9a 95       	dec	r25
 328:	e2 f7       	brpl	.-8      	; 0x322 <_hd44780_l_func+0x25a>
 32a:	cb 01       	movw	r24, r22
 32c:	80 95       	com	r24
 32e:	83 23       	and	r24, r19
 330:	8c 93       	st	X, r24
 332:	0c c0       	rjmp	.+24     	; 0x34c <_hd44780_l_func+0x284>
 334:	3c 91       	ld	r19, X
 336:	41 e0       	ldi	r20, 0x01	; 1
 338:	50 e0       	ldi	r21, 0x00	; 0
 33a:	ea 01       	movw	r28, r20
 33c:	02 c0       	rjmp	.+4      	; 0x342 <_hd44780_l_func+0x27a>
 33e:	cc 0f       	add	r28, r28
 340:	dd 1f       	adc	r29, r29
 342:	9a 95       	dec	r25
 344:	e2 f7       	brpl	.-8      	; 0x33e <_hd44780_l_func+0x276>
 346:	ce 01       	movw	r24, r28
 348:	83 2b       	or	r24, r19
 34a:	8c 93       	st	X, r24
 34c:	92 85       	ldd	r25, Z+10	; 0x0a
 34e:	a7 8d       	ldd	r26, Z+31	; 0x1f
 350:	b0 a1       	ldd	r27, Z+32	; 0x20
 352:	20 fd       	sbrc	r18, 0
 354:	0e c0       	rjmp	.+28     	; 0x372 <_hd44780_l_func+0x2aa>
 356:	4c 91       	ld	r20, X
 358:	21 e0       	ldi	r18, 0x01	; 1
 35a:	30 e0       	ldi	r19, 0x00	; 0
 35c:	b9 01       	movw	r22, r18
 35e:	02 c0       	rjmp	.+4      	; 0x364 <_hd44780_l_func+0x29c>
 360:	66 0f       	add	r22, r22
 362:	77 1f       	adc	r23, r23
 364:	9a 95       	dec	r25
 366:	e2 f7       	brpl	.-8      	; 0x360 <_hd44780_l_func+0x298>
 368:	cb 01       	movw	r24, r22
 36a:	80 95       	com	r24
 36c:	84 23       	and	r24, r20
 36e:	8c 93       	st	X, r24
 370:	89 c0       	rjmp	.+274    	; 0x484 <_hd44780_l_func+0x3bc>
 372:	4c 91       	ld	r20, X
 374:	21 e0       	ldi	r18, 0x01	; 1
 376:	30 e0       	ldi	r19, 0x00	; 0
 378:	e9 01       	movw	r28, r18
 37a:	02 c0       	rjmp	.+4      	; 0x380 <_hd44780_l_func+0x2b8>
 37c:	cc 0f       	add	r28, r28
 37e:	dd 1f       	adc	r29, r29
 380:	9a 95       	dec	r25
 382:	e2 f7       	brpl	.-8      	; 0x37c <_hd44780_l_func+0x2b4>
 384:	ce 01       	movw	r24, r28
 386:	84 2b       	or	r24, r20
 388:	8c 93       	st	X, r24
 38a:	7c c0       	rjmp	.+248    	; 0x484 <_hd44780_l_func+0x3bc>
 38c:	93 81       	ldd	r25, Z+3	; 0x03
 38e:	a1 89       	ldd	r26, Z+17	; 0x11
 390:	b2 89       	ldd	r27, Z+18	; 0x12
 392:	23 fd       	sbrc	r18, 3
 394:	0e c0       	rjmp	.+28     	; 0x3b2 <_hd44780_l_func+0x2ea>
 396:	3c 91       	ld	r19, X
 398:	41 e0       	ldi	r20, 0x01	; 1
 39a:	50 e0       	ldi	r21, 0x00	; 0
 39c:	ba 01       	movw	r22, r20
 39e:	02 c0       	rjmp	.+4      	; 0x3a4 <_hd44780_l_func+0x2dc>
 3a0:	66 0f       	add	r22, r22
 3a2:	77 1f       	adc	r23, r23
 3a4:	9a 95       	dec	r25
 3a6:	e2 f7       	brpl	.-8      	; 0x3a0 <_hd44780_l_func+0x2d8>
 3a8:	cb 01       	movw	r24, r22
 3aa:	80 95       	com	r24
 3ac:	83 23       	and	r24, r19
 3ae:	8c 93       	st	X, r24
 3b0:	0c c0       	rjmp	.+24     	; 0x3ca <_hd44780_l_func+0x302>
 3b2:	3c 91       	ld	r19, X
 3b4:	41 e0       	ldi	r20, 0x01	; 1
 3b6:	50 e0       	ldi	r21, 0x00	; 0
 3b8:	ea 01       	movw	r28, r20
 3ba:	02 c0       	rjmp	.+4      	; 0x3c0 <_hd44780_l_func+0x2f8>
 3bc:	cc 0f       	add	r28, r28
 3be:	dd 1f       	adc	r29, r29
 3c0:	9a 95       	dec	r25
 3c2:	e2 f7       	brpl	.-8      	; 0x3bc <_hd44780_l_func+0x2f4>
 3c4:	ce 01       	movw	r24, r28
 3c6:	83 2b       	or	r24, r19
 3c8:	8c 93       	st	X, r24
 3ca:	94 81       	ldd	r25, Z+4	; 0x04
 3cc:	a3 89       	ldd	r26, Z+19	; 0x13
 3ce:	b4 89       	ldd	r27, Z+20	; 0x14
 3d0:	22 fd       	sbrc	r18, 2
 3d2:	0e c0       	rjmp	.+28     	; 0x3f0 <_hd44780_l_func+0x328>
 3d4:	3c 91       	ld	r19, X
 3d6:	41 e0       	ldi	r20, 0x01	; 1
 3d8:	50 e0       	ldi	r21, 0x00	; 0
 3da:	ba 01       	movw	r22, r20
 3dc:	02 c0       	rjmp	.+4      	; 0x3e2 <_hd44780_l_func+0x31a>
 3de:	66 0f       	add	r22, r22
 3e0:	77 1f       	adc	r23, r23
 3e2:	9a 95       	dec	r25
 3e4:	e2 f7       	brpl	.-8      	; 0x3de <_hd44780_l_func+0x316>
 3e6:	cb 01       	movw	r24, r22
 3e8:	80 95       	com	r24
 3ea:	83 23       	and	r24, r19
 3ec:	8c 93       	st	X, r24
 3ee:	0c c0       	rjmp	.+24     	; 0x408 <_hd44780_l_func+0x340>
 3f0:	3c 91       	ld	r19, X
 3f2:	41 e0       	ldi	r20, 0x01	; 1
 3f4:	50 e0       	ldi	r21, 0x00	; 0
 3f6:	ea 01       	movw	r28, r20
 3f8:	02 c0       	rjmp	.+4      	; 0x3fe <_hd44780_l_func+0x336>
 3fa:	cc 0f       	add	r28, r28
 3fc:	dd 1f       	adc	r29, r29
 3fe:	9a 95       	dec	r25
 400:	e2 f7       	brpl	.-8      	; 0x3fa <_hd44780_l_func+0x332>
 402:	ce 01       	movw	r24, r28
 404:	83 2b       	or	r24, r19
 406:	8c 93       	st	X, r24
 408:	95 81       	ldd	r25, Z+5	; 0x05
 40a:	a5 89       	ldd	r26, Z+21	; 0x15
 40c:	b6 89       	ldd	r27, Z+22	; 0x16
 40e:	21 fd       	sbrc	r18, 1
 410:	0e c0       	rjmp	.+28     	; 0x42e <_hd44780_l_func+0x366>
 412:	3c 91       	ld	r19, X
 414:	41 e0       	ldi	r20, 0x01	; 1
 416:	50 e0       	ldi	r21, 0x00	; 0
 418:	ba 01       	movw	r22, r20
 41a:	02 c0       	rjmp	.+4      	; 0x420 <_hd44780_l_func+0x358>
 41c:	66 0f       	add	r22, r22
 41e:	77 1f       	adc	r23, r23
 420:	9a 95       	dec	r25
 422:	e2 f7       	brpl	.-8      	; 0x41c <_hd44780_l_func+0x354>
 424:	cb 01       	movw	r24, r22
 426:	80 95       	com	r24
 428:	83 23       	and	r24, r19
 42a:	8c 93       	st	X, r24
 42c:	0c c0       	rjmp	.+24     	; 0x446 <_hd44780_l_func+0x37e>
 42e:	3c 91       	ld	r19, X
 430:	41 e0       	ldi	r20, 0x01	; 1
 432:	50 e0       	ldi	r21, 0x00	; 0
 434:	ea 01       	movw	r28, r20
 436:	02 c0       	rjmp	.+4      	; 0x43c <_hd44780_l_func+0x374>
 438:	cc 0f       	add	r28, r28
 43a:	dd 1f       	adc	r29, r29
 43c:	9a 95       	dec	r25
 43e:	e2 f7       	brpl	.-8      	; 0x438 <_hd44780_l_func+0x370>
 440:	ce 01       	movw	r24, r28
 442:	83 2b       	or	r24, r19
 444:	8c 93       	st	X, r24
 446:	96 81       	ldd	r25, Z+6	; 0x06
 448:	a7 89       	ldd	r26, Z+23	; 0x17
 44a:	b0 8d       	ldd	r27, Z+24	; 0x18
 44c:	20 fd       	sbrc	r18, 0
 44e:	0e c0       	rjmp	.+28     	; 0x46c <_hd44780_l_func+0x3a4>
 450:	4c 91       	ld	r20, X
 452:	21 e0       	ldi	r18, 0x01	; 1
 454:	30 e0       	ldi	r19, 0x00	; 0
 456:	b9 01       	movw	r22, r18
 458:	02 c0       	rjmp	.+4      	; 0x45e <_hd44780_l_func+0x396>
 45a:	66 0f       	add	r22, r22
 45c:	77 1f       	adc	r23, r23
 45e:	9a 95       	dec	r25
 460:	e2 f7       	brpl	.-8      	; 0x45a <_hd44780_l_func+0x392>
 462:	cb 01       	movw	r24, r22
 464:	80 95       	com	r24
 466:	84 23       	and	r24, r20
 468:	8c 93       	st	X, r24
 46a:	0c c0       	rjmp	.+24     	; 0x484 <_hd44780_l_func+0x3bc>
 46c:	4c 91       	ld	r20, X
 46e:	21 e0       	ldi	r18, 0x01	; 1
 470:	30 e0       	ldi	r19, 0x00	; 0
 472:	e9 01       	movw	r28, r18
 474:	02 c0       	rjmp	.+4      	; 0x47a <_hd44780_l_func+0x3b2>
 476:	cc 0f       	add	r28, r28
 478:	dd 1f       	adc	r29, r29
 47a:	9a 95       	dec	r25
 47c:	e2 f7       	brpl	.-8      	; 0x476 <_hd44780_l_func+0x3ae>
 47e:	ce 01       	movw	r24, r28
 480:	84 2b       	or	r24, r20
 482:	8c 93       	st	X, r24
 484:	00 c0       	rjmp	.+0      	; 0x486 <_hd44780_l_func+0x3be>
 486:	a7 85       	ldd	r26, Z+15	; 0x0f
 488:	b0 89       	ldd	r27, Z+16	; 0x10
 48a:	4c 91       	ld	r20, X
 48c:	81 e0       	ldi	r24, 0x01	; 1
 48e:	90 e0       	ldi	r25, 0x00	; 0
 490:	9c 01       	movw	r18, r24
 492:	02 80       	ldd	r0, Z+2	; 0x02
 494:	02 c0       	rjmp	.+4      	; 0x49a <_hd44780_l_func+0x3d2>
 496:	22 0f       	add	r18, r18
 498:	33 1f       	adc	r19, r19
 49a:	0a 94       	dec	r0
 49c:	e2 f7       	brpl	.-8      	; 0x496 <_hd44780_l_func+0x3ce>
 49e:	24 2b       	or	r18, r20
 4a0:	2c 93       	st	X, r18
 4a2:	00 c0       	rjmp	.+0      	; 0x4a4 <_hd44780_l_func+0x3dc>
 4a4:	00 c0       	rjmp	.+0      	; 0x4a6 <_hd44780_l_func+0x3de>
 4a6:	a7 85       	ldd	r26, Z+15	; 0x0f
 4a8:	b0 89       	ldd	r27, Z+16	; 0x10
 4aa:	2c 91       	ld	r18, X
 4ac:	02 80       	ldd	r0, Z+2	; 0x02
 4ae:	02 c0       	rjmp	.+4      	; 0x4b4 <_hd44780_l_func+0x3ec>
 4b0:	88 0f       	add	r24, r24
 4b2:	99 1f       	adc	r25, r25
 4b4:	0a 94       	dec	r0
 4b6:	e2 f7       	brpl	.-8      	; 0x4b0 <_hd44780_l_func+0x3e8>
 4b8:	80 95       	com	r24
 4ba:	82 23       	and	r24, r18
 4bc:	8c 93       	st	X, r24
 4be:	00 c0       	rjmp	.+0      	; 0x4c0 <_hd44780_l_func+0x3f8>
 4c0:	00 c0       	rjmp	.+0      	; 0x4c2 <_hd44780_l_func+0x3fa>
 4c2:	01 15       	cp	r16, r1
 4c4:	11 05       	cpc	r17, r1
 4c6:	49 f0       	breq	.+18     	; 0x4da <_hd44780_l_func+0x412>
 4c8:	80 e0       	ldi	r24, 0x00	; 0
 4ca:	90 e0       	ldi	r25, 0x00	; 0
 4cc:	d5 e0       	ldi	r29, 0x05	; 5
 4ce:	da 95       	dec	r29
 4d0:	f1 f7       	brne	.-4      	; 0x4ce <_hd44780_l_func+0x406>
 4d2:	01 96       	adiw	r24, 0x01	; 1
 4d4:	80 17       	cp	r24, r16
 4d6:	91 07       	cpc	r25, r17
 4d8:	c9 f7       	brne	.-14     	; 0x4cc <_hd44780_l_func+0x404>
 4da:	df 91       	pop	r29
 4dc:	cf 91       	pop	r28
 4de:	1f 91       	pop	r17
 4e0:	0f 91       	pop	r16
 4e2:	08 95       	ret

000004e4 <hd44780_l_clear_disp>:
 4e4:	0f 93       	push	r16
 4e6:	1f 93       	push	r17
 4e8:	08 e6       	ldi	r16, 0x68	; 104
 4ea:	16 e0       	ldi	r17, 0x06	; 6
 4ec:	21 e0       	ldi	r18, 0x01	; 1
 4ee:	40 e0       	ldi	r20, 0x00	; 0
 4f0:	60 e0       	ldi	r22, 0x00	; 0
 4f2:	ea dd       	rcall	.-1068   	; 0xc8 <_hd44780_l_func>
 4f4:	1f 91       	pop	r17
 4f6:	0f 91       	pop	r16
 4f8:	08 95       	ret

000004fa <hd44780_l_ems>:
 4fa:	0f 93       	push	r16
 4fc:	1f 93       	push	r17
 4fe:	e6 2f       	mov	r30, r22
 500:	f0 e0       	ldi	r31, 0x00	; 0
 502:	bf 01       	movw	r22, r30
 504:	66 0f       	add	r22, r22
 506:	77 1f       	adc	r23, r23
 508:	64 60       	ori	r22, 0x04	; 4
 50a:	24 2f       	mov	r18, r20
 50c:	26 2b       	or	r18, r22
 50e:	08 e2       	ldi	r16, 0x28	; 40
 510:	10 e0       	ldi	r17, 0x00	; 0
 512:	40 e0       	ldi	r20, 0x00	; 0
 514:	60 e0       	ldi	r22, 0x00	; 0
 516:	d8 dd       	rcall	.-1104   	; 0xc8 <_hd44780_l_func>
 518:	1f 91       	pop	r17
 51a:	0f 91       	pop	r16
 51c:	08 95       	ret

0000051e <hd44780_l_disp>:
 51e:	0f 93       	push	r16
 520:	1f 93       	push	r17
 522:	e6 2f       	mov	r30, r22
 524:	f0 e0       	ldi	r31, 0x00	; 0
 526:	bf 01       	movw	r22, r30
 528:	66 0f       	add	r22, r22
 52a:	77 1f       	adc	r23, r23
 52c:	66 0f       	add	r22, r22
 52e:	77 1f       	adc	r23, r23
 530:	68 60       	ori	r22, 0x08	; 8
 532:	44 0f       	add	r20, r20
 534:	64 2b       	or	r22, r20
 536:	26 2b       	or	r18, r22
 538:	08 e2       	ldi	r16, 0x28	; 40
 53a:	10 e0       	ldi	r17, 0x00	; 0
 53c:	40 e0       	ldi	r20, 0x00	; 0
 53e:	60 e0       	ldi	r22, 0x00	; 0
 540:	c3 dd       	rcall	.-1146   	; 0xc8 <_hd44780_l_func>
 542:	1f 91       	pop	r17
 544:	0f 91       	pop	r16
 546:	08 95       	ret

00000548 <hd44780_l_fs>:
 548:	0f 93       	push	r16
 54a:	1f 93       	push	r17
 54c:	44 0f       	add	r20, r20
 54e:	44 0f       	add	r20, r20
 550:	44 0f       	add	r20, r20
 552:	30 e1       	ldi	r19, 0x10	; 16
 554:	63 9f       	mul	r22, r19
 556:	b0 01       	movw	r22, r0
 558:	11 24       	eor	r1, r1
 55a:	60 62       	ori	r22, 0x20	; 32
 55c:	64 2b       	or	r22, r20
 55e:	22 0f       	add	r18, r18
 560:	22 0f       	add	r18, r18
 562:	26 2b       	or	r18, r22
 564:	08 e2       	ldi	r16, 0x28	; 40
 566:	10 e0       	ldi	r17, 0x00	; 0
 568:	40 e0       	ldi	r20, 0x00	; 0
 56a:	60 e0       	ldi	r22, 0x00	; 0
 56c:	ad dd       	rcall	.-1190   	; 0xc8 <_hd44780_l_func>
 56e:	1f 91       	pop	r17
 570:	0f 91       	pop	r16
 572:	08 95       	ret

00000574 <hd44780_l_write>:

void hd44780_l_write(const struct hd44780_l_conf* conf, uint8_t data) {
 574:	0f 93       	push	r16
 576:	1f 93       	push	r17
 578:	26 2f       	mov	r18, r22
	_hd44780_l_func(conf, 1, 0, data, 45);
 57a:	0d e2       	ldi	r16, 0x2D	; 45
 57c:	10 e0       	ldi	r17, 0x00	; 0
 57e:	40 e0       	ldi	r20, 0x00	; 0
 580:	61 e0       	ldi	r22, 0x01	; 1
 582:	a2 dd       	rcall	.-1212   	; 0xc8 <_hd44780_l_func>
}
 584:	1f 91       	pop	r17
 586:	0f 91       	pop	r16
 588:	08 95       	ret

0000058a <hd44780_l_init>:

void hd44780_l_init(const struct hd44780_l_conf* conf, uint8_t n, uint8_t f, uint8_t id, uint8_t s) {
 58a:	0f 93       	push	r16
 58c:	1f 93       	push	r17
 58e:	cf 93       	push	r28
 590:	df 93       	push	r29
 592:	ec 01       	movw	r28, r24
 594:	12 2f       	mov	r17, r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 596:	8f ef       	ldi	r24, 0xFF	; 255
 598:	97 ed       	ldi	r25, 0xD7	; 215
 59a:	01 97       	sbiw	r24, 0x01	; 1
 59c:	f1 f7       	brne	.-4      	; 0x59a <hd44780_l_init+0x10>
 59e:	00 c0       	rjmp	.+0      	; 0x5a0 <hd44780_l_init+0x16>
 5a0:	00 00       	nop
 * Clears all pins.
 *
 * @param conf	HD44780 configuration
 */
static inline void _hd44780_l_ca(const struct hd44780_l_conf* conf) {
	*(conf->rs_port) &= ~_BV(conf->rs_i);
 5a2:	eb 85       	ldd	r30, Y+11	; 0x0b
 5a4:	fc 85       	ldd	r31, Y+12	; 0x0c
 5a6:	50 81       	ld	r21, Z
 5a8:	81 e0       	ldi	r24, 0x01	; 1
 5aa:	90 e0       	ldi	r25, 0x00	; 0
 5ac:	9c 01       	movw	r18, r24
 5ae:	08 80       	ld	r0, Y
 5b0:	02 c0       	rjmp	.+4      	; 0x5b6 <hd44780_l_init+0x2c>
 5b2:	22 0f       	add	r18, r18
 5b4:	33 1f       	adc	r19, r19
 5b6:	0a 94       	dec	r0
 5b8:	e2 f7       	brpl	.-8      	; 0x5b2 <hd44780_l_init+0x28>
 5ba:	20 95       	com	r18
 5bc:	25 23       	and	r18, r21
 5be:	20 83       	st	Z, r18
	*(conf->rw_port) &= ~_BV(conf->rw_i);
 5c0:	ed 85       	ldd	r30, Y+13	; 0x0d
 5c2:	fe 85       	ldd	r31, Y+14	; 0x0e
 5c4:	50 81       	ld	r21, Z
 5c6:	9c 01       	movw	r18, r24
 5c8:	09 80       	ldd	r0, Y+1	; 0x01
 5ca:	02 c0       	rjmp	.+4      	; 0x5d0 <hd44780_l_init+0x46>
 5cc:	22 0f       	add	r18, r18
 5ce:	33 1f       	adc	r19, r19
 5d0:	0a 94       	dec	r0
 5d2:	e2 f7       	brpl	.-8      	; 0x5cc <hd44780_l_init+0x42>
 5d4:	20 95       	com	r18
 5d6:	25 23       	and	r18, r21
 5d8:	20 83       	st	Z, r18
	*(conf->en_port) &= ~_BV(conf->en_i);
 5da:	ef 85       	ldd	r30, Y+15	; 0x0f
 5dc:	f8 89       	ldd	r31, Y+16	; 0x10
 5de:	50 81       	ld	r21, Z
 5e0:	9c 01       	movw	r18, r24
 5e2:	0a 80       	ldd	r0, Y+2	; 0x02
 5e4:	02 c0       	rjmp	.+4      	; 0x5ea <hd44780_l_init+0x60>
 5e6:	22 0f       	add	r18, r18
 5e8:	33 1f       	adc	r19, r19
 5ea:	0a 94       	dec	r0
 5ec:	e2 f7       	brpl	.-8      	; 0x5e6 <hd44780_l_init+0x5c>
 5ee:	20 95       	com	r18
 5f0:	25 23       	and	r18, r21
 5f2:	20 83       	st	Z, r18
	*(conf->db7_port) &= ~_BV(conf->db7_i);
 5f4:	e9 89       	ldd	r30, Y+17	; 0x11
 5f6:	fa 89       	ldd	r31, Y+18	; 0x12
 5f8:	50 81       	ld	r21, Z
 5fa:	9c 01       	movw	r18, r24
 5fc:	0b 80       	ldd	r0, Y+3	; 0x03
 5fe:	02 c0       	rjmp	.+4      	; 0x604 <hd44780_l_init+0x7a>
 600:	22 0f       	add	r18, r18
 602:	33 1f       	adc	r19, r19
 604:	0a 94       	dec	r0
 606:	e2 f7       	brpl	.-8      	; 0x600 <hd44780_l_init+0x76>
 608:	20 95       	com	r18
 60a:	25 23       	and	r18, r21
 60c:	20 83       	st	Z, r18
	*(conf->db6_port) &= ~_BV(conf->db6_i);
 60e:	eb 89       	ldd	r30, Y+19	; 0x13
 610:	fc 89       	ldd	r31, Y+20	; 0x14
 612:	50 81       	ld	r21, Z
 614:	9c 01       	movw	r18, r24
 616:	0c 80       	ldd	r0, Y+4	; 0x04
 618:	02 c0       	rjmp	.+4      	; 0x61e <hd44780_l_init+0x94>
 61a:	22 0f       	add	r18, r18
 61c:	33 1f       	adc	r19, r19
 61e:	0a 94       	dec	r0
 620:	e2 f7       	brpl	.-8      	; 0x61a <hd44780_l_init+0x90>
 622:	20 95       	com	r18
 624:	25 23       	and	r18, r21
 626:	20 83       	st	Z, r18
	*(conf->db5_port) &= ~_BV(conf->db5_i);
 628:	ed 89       	ldd	r30, Y+21	; 0x15
 62a:	fe 89       	ldd	r31, Y+22	; 0x16
 62c:	50 81       	ld	r21, Z
 62e:	9c 01       	movw	r18, r24
 630:	0d 80       	ldd	r0, Y+5	; 0x05
 632:	02 c0       	rjmp	.+4      	; 0x638 <hd44780_l_init+0xae>
 634:	22 0f       	add	r18, r18
 636:	33 1f       	adc	r19, r19
 638:	0a 94       	dec	r0
 63a:	e2 f7       	brpl	.-8      	; 0x634 <hd44780_l_init+0xaa>
 63c:	20 95       	com	r18
 63e:	25 23       	and	r18, r21
 640:	20 83       	st	Z, r18
	*(conf->db4_port) &= ~_BV(conf->db4_i);
 642:	ef 89       	ldd	r30, Y+23	; 0x17
 644:	f8 8d       	ldd	r31, Y+24	; 0x18
 646:	20 81       	ld	r18, Z
 648:	0e 80       	ldd	r0, Y+6	; 0x06
 64a:	02 c0       	rjmp	.+4      	; 0x650 <hd44780_l_init+0xc6>
 64c:	88 0f       	add	r24, r24
 64e:	99 1f       	adc	r25, r25
 650:	0a 94       	dec	r0
 652:	e2 f7       	brpl	.-8      	; 0x64c <hd44780_l_init+0xc2>
 654:	80 95       	com	r24
 656:	82 23       	and	r24, r18
 658:	80 83       	st	Z, r24
	
	if (conf->dl == HD44780_L_FS_DL_8BIT) {
 65a:	8b a1       	ldd	r24, Y+35	; 0x23
 65c:	81 30       	cpi	r24, 0x01	; 1
 65e:	a9 f5       	brne	.+106    	; 0x6ca <hd44780_l_init+0x140>
		*(conf->db3_port) &= ~_BV(conf->db3_i);
 660:	e9 8d       	ldd	r30, Y+25	; 0x19
 662:	fa 8d       	ldd	r31, Y+26	; 0x1a
 664:	50 81       	ld	r21, Z
 666:	81 e0       	ldi	r24, 0x01	; 1
 668:	90 e0       	ldi	r25, 0x00	; 0
 66a:	9c 01       	movw	r18, r24
 66c:	0f 80       	ldd	r0, Y+7	; 0x07
 66e:	02 c0       	rjmp	.+4      	; 0x674 <hd44780_l_init+0xea>
 670:	22 0f       	add	r18, r18
 672:	33 1f       	adc	r19, r19
 674:	0a 94       	dec	r0
 676:	e2 f7       	brpl	.-8      	; 0x670 <hd44780_l_init+0xe6>
 678:	20 95       	com	r18
 67a:	25 23       	and	r18, r21
 67c:	20 83       	st	Z, r18
		*(conf->db2_port) &= ~_BV(conf->db2_i);
 67e:	eb 8d       	ldd	r30, Y+27	; 0x1b
 680:	fc 8d       	ldd	r31, Y+28	; 0x1c
 682:	50 81       	ld	r21, Z
 684:	9c 01       	movw	r18, r24
 686:	08 84       	ldd	r0, Y+8	; 0x08
 688:	02 c0       	rjmp	.+4      	; 0x68e <hd44780_l_init+0x104>
 68a:	22 0f       	add	r18, r18
 68c:	33 1f       	adc	r19, r19
 68e:	0a 94       	dec	r0
 690:	e2 f7       	brpl	.-8      	; 0x68a <hd44780_l_init+0x100>
 692:	20 95       	com	r18
 694:	25 23       	and	r18, r21
 696:	20 83       	st	Z, r18
		*(conf->db1_port) &= ~_BV(conf->db1_i);
 698:	ed 8d       	ldd	r30, Y+29	; 0x1d
 69a:	fe 8d       	ldd	r31, Y+30	; 0x1e
 69c:	50 81       	ld	r21, Z
 69e:	9c 01       	movw	r18, r24
 6a0:	09 84       	ldd	r0, Y+9	; 0x09
 6a2:	02 c0       	rjmp	.+4      	; 0x6a8 <hd44780_l_init+0x11e>
 6a4:	22 0f       	add	r18, r18
 6a6:	33 1f       	adc	r19, r19
 6a8:	0a 94       	dec	r0
 6aa:	e2 f7       	brpl	.-8      	; 0x6a4 <hd44780_l_init+0x11a>
 6ac:	20 95       	com	r18
 6ae:	25 23       	and	r18, r21
 6b0:	20 83       	st	Z, r18
		*(conf->db0_port) &= ~_BV(conf->db0_i);
 6b2:	ef 8d       	ldd	r30, Y+31	; 0x1f
 6b4:	f8 a1       	ldd	r31, Y+32	; 0x20
 6b6:	20 81       	ld	r18, Z
 6b8:	0a 84       	ldd	r0, Y+10	; 0x0a
 6ba:	02 c0       	rjmp	.+4      	; 0x6c0 <hd44780_l_init+0x136>
 6bc:	88 0f       	add	r24, r24
 6be:	99 1f       	adc	r25, r25
 6c0:	0a 94       	dec	r0
 6c2:	e2 f7       	brpl	.-8      	; 0x6bc <hd44780_l_init+0x132>
 6c4:	80 95       	com	r24
 6c6:	82 23       	and	r24, r18
 6c8:	80 83       	st	Z, r24
	
	/* Clear all pins: */
	_hd44780_l_ca(conf);
	
	/* Special function set (for data length): */
	*(conf->db5_port) |= _BV(conf->db5_i);
 6ca:	ed 89       	ldd	r30, Y+21	; 0x15
 6cc:	fe 89       	ldd	r31, Y+22	; 0x16
 6ce:	50 81       	ld	r21, Z
 6d0:	81 e0       	ldi	r24, 0x01	; 1
 6d2:	90 e0       	ldi	r25, 0x00	; 0
 6d4:	9c 01       	movw	r18, r24
 6d6:	0d 80       	ldd	r0, Y+5	; 0x05
 6d8:	02 c0       	rjmp	.+4      	; 0x6de <hd44780_l_init+0x154>
 6da:	22 0f       	add	r18, r18
 6dc:	33 1f       	adc	r19, r19
 6de:	0a 94       	dec	r0
 6e0:	e2 f7       	brpl	.-8      	; 0x6da <hd44780_l_init+0x150>
 6e2:	25 2b       	or	r18, r21
 6e4:	20 83       	st	Z, r18
	*(conf->db4_port) |= _BV(conf->db4_i);
 6e6:	ef 89       	ldd	r30, Y+23	; 0x17
 6e8:	f8 8d       	ldd	r31, Y+24	; 0x18
 6ea:	50 81       	ld	r21, Z
 6ec:	9c 01       	movw	r18, r24
 6ee:	0e 80       	ldd	r0, Y+6	; 0x06
 6f0:	02 c0       	rjmp	.+4      	; 0x6f6 <hd44780_l_init+0x16c>
 6f2:	22 0f       	add	r18, r18
 6f4:	33 1f       	adc	r19, r19
 6f6:	0a 94       	dec	r0
 6f8:	e2 f7       	brpl	.-8      	; 0x6f2 <hd44780_l_init+0x168>
 6fa:	25 2b       	or	r18, r21
 6fc:	20 83       	st	Z, r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 6fe:	00 c0       	rjmp	.+0      	; 0x700 <hd44780_l_init+0x176>
static inline void _hd44780_l_ec(const struct hd44780_l_conf* conf) {
	/* Max write setup time (data) is 80 ns: */
	_delay_us(0.08); /* _delay_us overhead is probably > 80 ns here... */
	
	/* Set EN: */
	*(conf->en_port) |= _BV(conf->en_i);
 700:	ef 85       	ldd	r30, Y+15	; 0x0f
 702:	f8 89       	ldd	r31, Y+16	; 0x10
 704:	50 81       	ld	r21, Z
 706:	9c 01       	movw	r18, r24
 708:	0a 80       	ldd	r0, Y+2	; 0x02
 70a:	02 c0       	rjmp	.+4      	; 0x710 <hd44780_l_init+0x186>
 70c:	22 0f       	add	r18, r18
 70e:	33 1f       	adc	r19, r19
 710:	0a 94       	dec	r0
 712:	e2 f7       	brpl	.-8      	; 0x70c <hd44780_l_init+0x182>
 714:	25 2b       	or	r18, r21
 716:	20 83       	st	Z, r18
 718:	00 c0       	rjmp	.+0      	; 0x71a <hd44780_l_init+0x190>
 71a:	00 c0       	rjmp	.+0      	; 0x71c <hd44780_l_init+0x192>
	
	/* Wait for EN pulse width (high level), 230 ns: */
	_delay_us(0.230);
	
	/* Clear EN: */
	*(conf->en_port) &= ~_BV(conf->en_i);
 71c:	ef 85       	ldd	r30, Y+15	; 0x0f
 71e:	f8 89       	ldd	r31, Y+16	; 0x10
 720:	50 81       	ld	r21, Z
 722:	9c 01       	movw	r18, r24
 724:	0a 80       	ldd	r0, Y+2	; 0x02
 726:	02 c0       	rjmp	.+4      	; 0x72c <hd44780_l_init+0x1a2>
 728:	22 0f       	add	r18, r18
 72a:	33 1f       	adc	r19, r19
 72c:	0a 94       	dec	r0
 72e:	e2 f7       	brpl	.-8      	; 0x728 <hd44780_l_init+0x19e>
 730:	20 95       	com	r18
 732:	25 23       	and	r18, r21
 734:	20 83       	st	Z, r18
 736:	00 c0       	rjmp	.+0      	; 0x738 <hd44780_l_init+0x1ae>
 738:	00 c0       	rjmp	.+0      	; 0x73a <hd44780_l_init+0x1b0>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 73a:	ea e0       	ldi	r30, 0x0A	; 10
 73c:	fb e3       	ldi	r31, 0x3B	; 59
 73e:	31 97       	sbiw	r30, 0x01	; 1
 740:	f1 f7       	brne	.-4      	; 0x73e <hd44780_l_init+0x1b4>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 742:	00 c0       	rjmp	.+0      	; 0x744 <hd44780_l_init+0x1ba>
static inline void _hd44780_l_ec(const struct hd44780_l_conf* conf) {
	/* Max write setup time (data) is 80 ns: */
	_delay_us(0.08); /* _delay_us overhead is probably > 80 ns here... */
	
	/* Set EN: */
	*(conf->en_port) |= _BV(conf->en_i);
 744:	ef 85       	ldd	r30, Y+15	; 0x0f
 746:	f8 89       	ldd	r31, Y+16	; 0x10
 748:	50 81       	ld	r21, Z
 74a:	9c 01       	movw	r18, r24
 74c:	0a 80       	ldd	r0, Y+2	; 0x02
 74e:	02 c0       	rjmp	.+4      	; 0x754 <hd44780_l_init+0x1ca>
 750:	22 0f       	add	r18, r18
 752:	33 1f       	adc	r19, r19
 754:	0a 94       	dec	r0
 756:	e2 f7       	brpl	.-8      	; 0x750 <hd44780_l_init+0x1c6>
 758:	25 2b       	or	r18, r21
 75a:	20 83       	st	Z, r18
 75c:	00 c0       	rjmp	.+0      	; 0x75e <hd44780_l_init+0x1d4>
 75e:	00 c0       	rjmp	.+0      	; 0x760 <hd44780_l_init+0x1d6>
	
	/* Wait for EN pulse width (high level), 230 ns: */
	_delay_us(0.230);
	
	/* Clear EN: */
	*(conf->en_port) &= ~_BV(conf->en_i);
 760:	ef 85       	ldd	r30, Y+15	; 0x0f
 762:	f8 89       	ldd	r31, Y+16	; 0x10
 764:	50 81       	ld	r21, Z
 766:	9c 01       	movw	r18, r24
 768:	0a 80       	ldd	r0, Y+2	; 0x02
 76a:	02 c0       	rjmp	.+4      	; 0x770 <hd44780_l_init+0x1e6>
 76c:	22 0f       	add	r18, r18
 76e:	33 1f       	adc	r19, r19
 770:	0a 94       	dec	r0
 772:	e2 f7       	brpl	.-8      	; 0x76c <hd44780_l_init+0x1e2>
 774:	20 95       	com	r18
 776:	25 23       	and	r18, r21
 778:	20 83       	st	Z, r18
 77a:	00 c0       	rjmp	.+0      	; 0x77c <hd44780_l_init+0x1f2>
 77c:	00 c0       	rjmp	.+0      	; 0x77e <hd44780_l_init+0x1f4>
 77e:	e0 e7       	ldi	r30, 0x70	; 112
 780:	f1 e0       	ldi	r31, 0x01	; 1
 782:	31 97       	sbiw	r30, 0x01	; 1
 784:	f1 f7       	brne	.-4      	; 0x782 <hd44780_l_init+0x1f8>
 786:	00 c0       	rjmp	.+0      	; 0x788 <hd44780_l_init+0x1fe>
 788:	00 c0       	rjmp	.+0      	; 0x78a <hd44780_l_init+0x200>
static inline void _hd44780_l_ec(const struct hd44780_l_conf* conf) {
	/* Max write setup time (data) is 80 ns: */
	_delay_us(0.08); /* _delay_us overhead is probably > 80 ns here... */
	
	/* Set EN: */
	*(conf->en_port) |= _BV(conf->en_i);
 78a:	ef 85       	ldd	r30, Y+15	; 0x0f
 78c:	f8 89       	ldd	r31, Y+16	; 0x10
 78e:	50 81       	ld	r21, Z
 790:	9c 01       	movw	r18, r24
 792:	0a 80       	ldd	r0, Y+2	; 0x02
 794:	02 c0       	rjmp	.+4      	; 0x79a <hd44780_l_init+0x210>
 796:	22 0f       	add	r18, r18
 798:	33 1f       	adc	r19, r19
 79a:	0a 94       	dec	r0
 79c:	e2 f7       	brpl	.-8      	; 0x796 <hd44780_l_init+0x20c>
 79e:	25 2b       	or	r18, r21
 7a0:	20 83       	st	Z, r18
 7a2:	00 c0       	rjmp	.+0      	; 0x7a4 <hd44780_l_init+0x21a>
 7a4:	00 c0       	rjmp	.+0      	; 0x7a6 <hd44780_l_init+0x21c>
	
	/* Wait for EN pulse width (high level), 230 ns: */
	_delay_us(0.230);
	
	/* Clear EN: */
	*(conf->en_port) &= ~_BV(conf->en_i);
 7a6:	ef 85       	ldd	r30, Y+15	; 0x0f
 7a8:	f8 89       	ldd	r31, Y+16	; 0x10
 7aa:	20 81       	ld	r18, Z
 7ac:	0a 80       	ldd	r0, Y+2	; 0x02
 7ae:	02 c0       	rjmp	.+4      	; 0x7b4 <hd44780_l_init+0x22a>
 7b0:	88 0f       	add	r24, r24
 7b2:	99 1f       	adc	r25, r25
 7b4:	0a 94       	dec	r0
 7b6:	e2 f7       	brpl	.-8      	; 0x7b0 <hd44780_l_init+0x226>
 7b8:	80 95       	com	r24
 7ba:	82 23       	and	r24, r18
 7bc:	80 83       	st	Z, r24
 7be:	00 c0       	rjmp	.+0      	; 0x7c0 <hd44780_l_init+0x236>
 7c0:	00 c0       	rjmp	.+0      	; 0x7c2 <hd44780_l_init+0x238>
	
	/* Special function set (for data length): */
	_hd44780_l_ec(conf);
	
	/* 4-bit specific: */
	if (conf->dl == HD44780_L_FS_DL_4BIT) {
 7c2:	8b a1       	ldd	r24, Y+35	; 0x23
 7c4:	81 11       	cpse	r24, r1
 7c6:	2c c0       	rjmp	.+88     	; 0x820 <hd44780_l_init+0x296>
		*(conf->db4_port) &= ~_BV(conf->db4_i);
 7c8:	ef 89       	ldd	r30, Y+23	; 0x17
 7ca:	f8 8d       	ldd	r31, Y+24	; 0x18
 7cc:	50 81       	ld	r21, Z
 7ce:	81 e0       	ldi	r24, 0x01	; 1
 7d0:	90 e0       	ldi	r25, 0x00	; 0
 7d2:	9c 01       	movw	r18, r24
 7d4:	0e 80       	ldd	r0, Y+6	; 0x06
 7d6:	02 c0       	rjmp	.+4      	; 0x7dc <hd44780_l_init+0x252>
 7d8:	22 0f       	add	r18, r18
 7da:	33 1f       	adc	r19, r19
 7dc:	0a 94       	dec	r0
 7de:	e2 f7       	brpl	.-8      	; 0x7d8 <hd44780_l_init+0x24e>
 7e0:	20 95       	com	r18
 7e2:	25 23       	and	r18, r21
 7e4:	20 83       	st	Z, r18
 7e6:	00 c0       	rjmp	.+0      	; 0x7e8 <hd44780_l_init+0x25e>
static inline void _hd44780_l_ec(const struct hd44780_l_conf* conf) {
	/* Max write setup time (data) is 80 ns: */
	_delay_us(0.08); /* _delay_us overhead is probably > 80 ns here... */
	
	/* Set EN: */
	*(conf->en_port) |= _BV(conf->en_i);
 7e8:	ef 85       	ldd	r30, Y+15	; 0x0f
 7ea:	f8 89       	ldd	r31, Y+16	; 0x10
 7ec:	50 81       	ld	r21, Z
 7ee:	9c 01       	movw	r18, r24
 7f0:	0a 80       	ldd	r0, Y+2	; 0x02
 7f2:	02 c0       	rjmp	.+4      	; 0x7f8 <hd44780_l_init+0x26e>
 7f4:	22 0f       	add	r18, r18
 7f6:	33 1f       	adc	r19, r19
 7f8:	0a 94       	dec	r0
 7fa:	e2 f7       	brpl	.-8      	; 0x7f4 <hd44780_l_init+0x26a>
 7fc:	25 2b       	or	r18, r21
 7fe:	20 83       	st	Z, r18
 800:	00 c0       	rjmp	.+0      	; 0x802 <hd44780_l_init+0x278>
 802:	00 c0       	rjmp	.+0      	; 0x804 <hd44780_l_init+0x27a>
	
	/* Wait for EN pulse width (high level), 230 ns: */
	_delay_us(0.230);
	
	/* Clear EN: */
	*(conf->en_port) &= ~_BV(conf->en_i);
 804:	ef 85       	ldd	r30, Y+15	; 0x0f
 806:	f8 89       	ldd	r31, Y+16	; 0x10
 808:	20 81       	ld	r18, Z
 80a:	0a 80       	ldd	r0, Y+2	; 0x02
 80c:	02 c0       	rjmp	.+4      	; 0x812 <hd44780_l_init+0x288>
 80e:	88 0f       	add	r24, r24
 810:	99 1f       	adc	r25, r25
 812:	0a 94       	dec	r0
 814:	e2 f7       	brpl	.-8      	; 0x80e <hd44780_l_init+0x284>
 816:	80 95       	com	r24
 818:	82 23       	and	r24, r18
 81a:	80 83       	st	Z, r24
 81c:	00 c0       	rjmp	.+0      	; 0x81e <hd44780_l_init+0x294>
 81e:	00 c0       	rjmp	.+0      	; 0x820 <hd44780_l_init+0x296>
		*(conf->db4_port) &= ~_BV(conf->db4_i);
		_hd44780_l_ec(conf);
	}
	
	/* Remaining process: */
	hd44780_l_fs(conf, conf->dl, n, f);
 820:	24 2f       	mov	r18, r20
 822:	46 2f       	mov	r20, r22
 824:	6b a1       	ldd	r22, Y+35	; 0x23
 826:	ce 01       	movw	r24, r28
 828:	8f de       	rcall	.-738    	; 0x548 <hd44780_l_fs>
	hd44780_l_disp(conf, HD44780_L_DISP_D_OFF, HD44780_L_DISP_C_OFF, HD44780_L_DISP_B_OFF);
 82a:	20 e0       	ldi	r18, 0x00	; 0
 82c:	40 e0       	ldi	r20, 0x00	; 0
 82e:	60 e0       	ldi	r22, 0x00	; 0
 830:	ce 01       	movw	r24, r28
 832:	75 de       	rcall	.-790    	; 0x51e <hd44780_l_disp>
	hd44780_l_clear_disp(conf);
 834:	ce 01       	movw	r24, r28
 836:	56 de       	rcall	.-852    	; 0x4e4 <hd44780_l_clear_disp>
	hd44780_l_ems(conf, id, s);
 838:	40 2f       	mov	r20, r16
 83a:	61 2f       	mov	r22, r17
 83c:	ce 01       	movw	r24, r28
 83e:	5d de       	rcall	.-838    	; 0x4fa <hd44780_l_ems>
 840:	df 91       	pop	r29
 842:	cf 91       	pop	r28
 844:	1f 91       	pop	r17
 846:	0f 91       	pop	r16
 848:	08 95       	ret

0000084a <rfid_Read>:
/*
Reads one byte and stores in in the loaded vector.
*/
void rfid_Read(uint8_t cardNo, uint8_t digit){
	
	loaded[digit] = UDR0;
 84a:	80 91 c6 00 	lds	r24, 0x00C6
 84e:	e6 2f       	mov	r30, r22
 850:	f0 e0       	ldi	r31, 0x00	; 0
 852:	e0 50       	subi	r30, 0x00	; 0
 854:	ff 4f       	sbci	r31, 0xFF	; 255
 856:	80 83       	st	Z, r24
 858:	08 95       	ret

0000085a <__vector_20>:


/*
When the receive of one byte is complete, this interrupt will run.
*/
ISR(USART0_RX_vect){
 85a:	1f 92       	push	r1
 85c:	0f 92       	push	r0
 85e:	0f b6       	in	r0, 0x3f	; 63
 860:	0f 92       	push	r0
 862:	11 24       	eor	r1, r1
 864:	0b b6       	in	r0, 0x3b	; 59
 866:	0f 92       	push	r0
 868:	2f 93       	push	r18
 86a:	3f 93       	push	r19
 86c:	4f 93       	push	r20
 86e:	5f 93       	push	r21
 870:	6f 93       	push	r22
 872:	7f 93       	push	r23
 874:	8f 93       	push	r24
 876:	9f 93       	push	r25
 878:	af 93       	push	r26
 87a:	bf 93       	push	r27
 87c:	ef 93       	push	r30
 87e:	ff 93       	push	r31
		rfid_Read(cardNo,digit);
 880:	60 91 0d 01 	lds	r22, 0x010D
 884:	80 91 0c 01 	lds	r24, 0x010C
 888:	e0 df       	rcall	.-64     	; 0x84a <rfid_Read>
		
	digit++;
 88a:	80 91 0d 01 	lds	r24, 0x010D
 88e:	8f 5f       	subi	r24, 0xFF	; 255
	
	if (digit == 12) {
 890:	8c 30       	cpi	r24, 0x0C	; 12
 892:	19 f0       	breq	.+6      	; 0x89a <__vector_20+0x40>
When the receive of one byte is complete, this interrupt will run.
*/
ISR(USART0_RX_vect){
		rfid_Read(cardNo,digit);
		
	digit++;
 894:	80 93 0d 01 	sts	0x010D, r24
 898:	07 c0       	rjmp	.+14     	; 0x8a8 <__vector_20+0x4e>
	
	if (digit == 12) {
		digit = 0;
 89a:	10 92 0d 01 	sts	0x010D, r1
		cardNo++;
 89e:	80 91 0c 01 	lds	r24, 0x010C
 8a2:	8f 5f       	subi	r24, 0xFF	; 255
 8a4:	80 93 0c 01 	sts	0x010C, r24
		
		//TODO: Shut of card reader to prevent multiple readings of same card.
		}
}
 8a8:	ff 91       	pop	r31
 8aa:	ef 91       	pop	r30
 8ac:	bf 91       	pop	r27
 8ae:	af 91       	pop	r26
 8b0:	9f 91       	pop	r25
 8b2:	8f 91       	pop	r24
 8b4:	7f 91       	pop	r23
 8b6:	6f 91       	pop	r22
 8b8:	5f 91       	pop	r21
 8ba:	4f 91       	pop	r20
 8bc:	3f 91       	pop	r19
 8be:	2f 91       	pop	r18
 8c0:	0f 90       	pop	r0
 8c2:	0b be       	out	0x3b, r0	; 59
 8c4:	0f 90       	pop	r0
 8c6:	0f be       	out	0x3f, r0	; 63
 8c8:	0f 90       	pop	r0
 8ca:	1f 90       	pop	r1
 8cc:	18 95       	reti

000008ce <rfid_Print_LCD>:
}

/*
Prints the entire RFID tag on the display.
*/
void rfid_Print_LCD(){
 8ce:	0f 93       	push	r16
 8d0:	1f 93       	push	r17
 8d2:	cf 93       	push	r28
 8d4:	df 93       	push	r29
	hd44780_l_clear_disp(&low_conf);
 8d6:	8e e0       	ldi	r24, 0x0E	; 14
 8d8:	91 e0       	ldi	r25, 0x01	; 1
 8da:	04 de       	rcall	.-1016   	; 0x4e4 <hd44780_l_clear_disp>
	
	hd44780_l_write(&low_conf, 0x52);	//R
 8dc:	62 e5       	ldi	r22, 0x52	; 82
 8de:	8e e0       	ldi	r24, 0x0E	; 14
 8e0:	91 e0       	ldi	r25, 0x01	; 1
 8e2:	48 de       	rcall	.-880    	; 0x574 <hd44780_l_write>
	hd44780_l_write(&low_conf, 0x46);	//F
 8e4:	66 e4       	ldi	r22, 0x46	; 70
 8e6:	8e e0       	ldi	r24, 0x0E	; 14
 8e8:	91 e0       	ldi	r25, 0x01	; 1
 8ea:	44 de       	rcall	.-888    	; 0x574 <hd44780_l_write>
	hd44780_l_write(&low_conf, 0x49);	//I
 8ec:	69 e4       	ldi	r22, 0x49	; 73
 8ee:	8e e0       	ldi	r24, 0x0E	; 14
 8f0:	91 e0       	ldi	r25, 0x01	; 1
 8f2:	40 de       	rcall	.-896    	; 0x574 <hd44780_l_write>
	hd44780_l_write(&low_conf, 0x44);	//D
 8f4:	64 e4       	ldi	r22, 0x44	; 68
 8f6:	8e e0       	ldi	r24, 0x0E	; 14
 8f8:	91 e0       	ldi	r25, 0x01	; 1
 8fa:	3c de       	rcall	.-904    	; 0x574 <hd44780_l_write>
	hd44780_l_write(&low_conf, 0x3A);	//:
 8fc:	6a e3       	ldi	r22, 0x3A	; 58
 8fe:	8e e0       	ldi	r24, 0x0E	; 14
 900:	91 e0       	ldi	r25, 0x01	; 1
 902:	38 de       	rcall	.-912    	; 0x574 <hd44780_l_write>
 904:	c1 e0       	ldi	r28, 0x01	; 1
 906:	d1 e0       	ldi	r29, 0x01	; 1
}

/*
Prints the entire RFID tag on the display.
*/
void rfid_Print_LCD(){
 908:	0b e0       	ldi	r16, 0x0B	; 11
 90a:	11 e0       	ldi	r17, 0x01	; 1
	hd44780_l_write(&low_conf, 0x3A);	//:

	
	for(int i = 1; i<11; i++)	//Prints the tag's ID bytes.
	{
		hd44780_l_write(&low_conf, loaded[i]);
 90c:	69 91       	ld	r22, Y+
 90e:	8e e0       	ldi	r24, 0x0E	; 14
 910:	91 e0       	ldi	r25, 0x01	; 1
 912:	30 de       	rcall	.-928    	; 0x574 <hd44780_l_write>
	hd44780_l_write(&low_conf, 0x49);	//I
	hd44780_l_write(&low_conf, 0x44);	//D
	hd44780_l_write(&low_conf, 0x3A);	//:

	
	for(int i = 1; i<11; i++)	//Prints the tag's ID bytes.
 914:	c0 17       	cp	r28, r16
 916:	d1 07       	cpc	r29, r17
 918:	c9 f7       	brne	.-14     	; 0x90c <rfid_Print_LCD+0x3e>
	{
		hd44780_l_write(&low_conf, loaded[i]);
	}
}
 91a:	df 91       	pop	r29
 91c:	cf 91       	pop	r28
 91e:	1f 91       	pop	r17
 920:	0f 91       	pop	r16
 922:	08 95       	ret

00000924 <lcd_Setup>:


void lcd_Setup(){
 924:	0f 93       	push	r16
 926:	cf 93       	push	r28
 928:	df 93       	push	r29
	// setting I/O configuration for pins
	DDRA = 0xFF; //data outputs to the LCD
 92a:	8f ef       	ldi	r24, 0xFF	; 255
 92c:	81 b9       	out	0x01, r24	; 1
	DDRD = (1 << DDD5)|(1 << DDD6)|(1 << DDD7); //rs, rw and en are outputs
 92e:	80 ee       	ldi	r24, 0xE0	; 224
 930:	8a b9       	out	0x0a, r24	; 10
	// setting pin numbers and which ports on the LCD the ports on the AVR are hooked up to
	low_conf.rs_i = 5;
 932:	85 e0       	ldi	r24, 0x05	; 5
 934:	80 93 0e 01 	sts	0x010E, r24
	low_conf.rw_i = 6;
 938:	d6 e0       	ldi	r29, 0x06	; 6
 93a:	d0 93 0f 01 	sts	0x010F, r29
	low_conf.en_i = 7;
 93e:	97 e0       	ldi	r25, 0x07	; 7
 940:	90 93 10 01 	sts	0x0110, r25
	low_conf.db7_i = 7;
 944:	90 93 11 01 	sts	0x0111, r25
	low_conf.db6_i = 6;
 948:	d0 93 12 01 	sts	0x0112, r29
	low_conf.db5_i = 5;
 94c:	80 93 13 01 	sts	0x0113, r24
	low_conf.db4_i = 4;
 950:	84 e0       	ldi	r24, 0x04	; 4
 952:	80 93 14 01 	sts	0x0114, r24
	low_conf.db3_i = 3;
 956:	83 e0       	ldi	r24, 0x03	; 3
 958:	80 93 15 01 	sts	0x0115, r24
	low_conf.db2_i = 2;
 95c:	82 e0       	ldi	r24, 0x02	; 2
 95e:	80 93 16 01 	sts	0x0116, r24
	low_conf.db1_i = 1;
 962:	c1 e0       	ldi	r28, 0x01	; 1
 964:	c0 93 17 01 	sts	0x0117, r28
	low_conf.db0_i = 0;
 968:	10 92 18 01 	sts	0x0118, r1
	low_conf.rs_port = &PORTD;
 96c:	8b e2       	ldi	r24, 0x2B	; 43
 96e:	90 e0       	ldi	r25, 0x00	; 0
 970:	90 93 1a 01 	sts	0x011A, r25
 974:	80 93 19 01 	sts	0x0119, r24
	low_conf.rw_port = &PORTD;
 978:	90 93 1c 01 	sts	0x011C, r25
 97c:	80 93 1b 01 	sts	0x011B, r24
	low_conf.en_port = &PORTD;
 980:	90 93 1e 01 	sts	0x011E, r25
 984:	80 93 1d 01 	sts	0x011D, r24
	low_conf.db7_port = &PORTA;
 988:	82 e2       	ldi	r24, 0x22	; 34
 98a:	90 e0       	ldi	r25, 0x00	; 0
 98c:	90 93 20 01 	sts	0x0120, r25
 990:	80 93 1f 01 	sts	0x011F, r24
	low_conf.db6_port = &PORTA;
 994:	90 93 22 01 	sts	0x0122, r25
 998:	80 93 21 01 	sts	0x0121, r24
	low_conf.db5_port = &PORTA;
 99c:	90 93 24 01 	sts	0x0124, r25
 9a0:	80 93 23 01 	sts	0x0123, r24
	low_conf.db4_port = &PORTA;
 9a4:	90 93 26 01 	sts	0x0126, r25
 9a8:	80 93 25 01 	sts	0x0125, r24
	low_conf.db3_port = &PORTA;
 9ac:	90 93 28 01 	sts	0x0128, r25
 9b0:	80 93 27 01 	sts	0x0127, r24
	low_conf.db2_port = &PORTA;
 9b4:	90 93 2a 01 	sts	0x012A, r25
 9b8:	80 93 29 01 	sts	0x0129, r24
	low_conf.db1_port = &PORTA;
 9bc:	90 93 2c 01 	sts	0x012C, r25
 9c0:	80 93 2b 01 	sts	0x012B, r24
	low_conf.db0_port = &PORTA;
 9c4:	90 93 2e 01 	sts	0x012E, r25
 9c8:	80 93 2d 01 	sts	0x012D, r24
	low_conf.line1_base_addr = 0x00;
 9cc:	10 92 2f 01 	sts	0x012F, r1
	low_conf.line2_base_addr = 0x40;
 9d0:	80 e4       	ldi	r24, 0x40	; 64
 9d2:	80 93 30 01 	sts	0x0130, r24
	low_conf.dl = HD44780_L_FS_DL_8BIT;
 9d6:	c0 93 31 01 	sts	0x0131, r28
	hd44780_l_init(&low_conf, HD44780_L_FS_N_DUAL, HD44780_L_FS_F_58, HD44780_L_EMS_ID_INC, HD44780_L_EMS_S_OFF);
 9da:	00 e0       	ldi	r16, 0x00	; 0
 9dc:	21 e0       	ldi	r18, 0x01	; 1
 9de:	40 e0       	ldi	r20, 0x00	; 0
 9e0:	61 e0       	ldi	r22, 0x01	; 1
 9e2:	8e e0       	ldi	r24, 0x0E	; 14
 9e4:	91 e0       	ldi	r25, 0x01	; 1
 9e6:	d1 dd       	rcall	.-1118   	; 0x58a <hd44780_l_init>
	hd44780_l_disp(&low_conf, HD44780_L_DISP_D_ON, HD44780_L_DISP_C_OFF, HD44780_L_DISP_B_OFF);
 9e8:	20 e0       	ldi	r18, 0x00	; 0
 9ea:	40 e0       	ldi	r20, 0x00	; 0
 9ec:	61 e0       	ldi	r22, 0x01	; 1
 9ee:	8e e0       	ldi	r24, 0x0E	; 14
 9f0:	91 e0       	ldi	r25, 0x01	; 1
 9f2:	95 dd       	rcall	.-1238   	; 0x51e <hd44780_l_disp>
	UCSR0B = (1<<RXEN0 | 1<<TXEN0); //Enable RX0 and TX0
 9f4:	e1 ec       	ldi	r30, 0xC1	; 193
 9f6:	f0 e0       	ldi	r31, 0x00	; 0
 9f8:	88 e1       	ldi	r24, 0x18	; 24
 9fa:	80 83       	st	Z, r24
	UCSR0C = (1 << UCSZ01 | 1 << UCSZ00); //set data length to 8-bit;
 9fc:	d0 93 c2 00 	sts	0x00C2, r29
	UBRR0H = 0b00000001;
 a00:	c0 93 c5 00 	sts	0x00C5, r28
	UBRR0L = 0b01111111; //Sets baudvalue in AVR to 383, which gives baude rate 2400. baudvalue = (Fcpu/baudrate*16)-1
 a04:	8f e7       	ldi	r24, 0x7F	; 127
 a06:	80 93 c4 00 	sts	0x00C4, r24
	UCSR0B |= (1 << RXCIE0); //Enables the rc complete interrupt
 a0a:	80 81       	ld	r24, Z
 a0c:	80 68       	ori	r24, 0x80	; 128
 a0e:	80 83       	st	Z, r24
	sei();
 a10:	78 94       	sei
	
}
 a12:	df 91       	pop	r29
 a14:	cf 91       	pop	r28
 a16:	0f 91       	pop	r16
 a18:	08 95       	ret

00000a1a <main>:
}


int main(void)
{
lcd_Setup(); //Br kras frst av allt d den ven innehller rfid intrerupt initialisering
 a1a:	84 df       	rcall	.-248    	; 0x924 <lcd_Setup>
	
	while(1)
	{
		rfid_Print_LCD();
 a1c:	58 df       	rcall	.-336    	; 0x8ce <rfid_Print_LCD>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 a1e:	2f ef       	ldi	r18, 0xFF	; 255
 a20:	8f e7       	ldi	r24, 0x7F	; 127
 a22:	9d e0       	ldi	r25, 0x0D	; 13
 a24:	21 50       	subi	r18, 0x01	; 1
 a26:	80 40       	sbci	r24, 0x00	; 0
 a28:	90 40       	sbci	r25, 0x00	; 0
 a2a:	e1 f7       	brne	.-8      	; 0xa24 <main+0xa>
 a2c:	00 c0       	rjmp	.+0      	; 0xa2e <main+0x14>
 a2e:	00 00       	nop
 a30:	f5 cf       	rjmp	.-22     	; 0xa1c <main+0x2>

00000a32 <_exit>:
 a32:	f8 94       	cli

00000a34 <__stop_program>:
 a34:	ff cf       	rjmp	.-2      	; 0xa34 <__stop_program>
