INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Desktop/o_parte_din_proiecte_personale/vpc/bun/project_1/project_1.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/o_parte_din_proiecte_personale/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/o_parte_din_proiecte_personale/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/o_parte_din_proiecte_personale/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Desktop/o_parte_din_proiecte_personale/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
