{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604456317512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604456317520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 23:18:37 2020 " "Processing started: Tue Nov 03 23:18:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604456317520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456317520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPALU -c FPALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPALU -c FPALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456317520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604456321822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604456321822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/TopDE.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456341847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456341847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpalu.v 1 1 " "Found 1 design units, including 1 entities, in source file fpalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPALU " "Found entity 1: FPALU" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456341885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456341885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpalu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fpalu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPALU_tb " "Found entity 1: FPALU_tb" {  } { { "FPALU_tb.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456341925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456341925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456341963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7 " "Found entity 1: Decoder7" {  } { { "Decoder7.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/Decoder7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456341997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456341997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt_s.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrt_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_s " "Found entity 1: sqrt_s" {  } { { "sqrt_s.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456342023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456342023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sqrt_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (sqrt_s) " "Found design unit 1: dspba_library_package (sqrt_s)" {  } { { "sqrt_s/dspba_library_package.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456342994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456342994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file sqrt_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "sqrt_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "sqrt_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "sqrt_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343025 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "sqrt_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343025 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "sqrt_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343025 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "sqrt_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt_s/sqrt_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sqrt_s/sqrt_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt_s_0002-normal " "Found design unit 1: sqrt_s_0002-normal" {  } { { "sqrt_s/sqrt_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343051 ""} { "Info" "ISGN_ENTITY_NAME" "1 sqrt_s_0002 " "Found entity 1: sqrt_s_0002" {  } { { "sqrt_s/sqrt_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_s.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_s " "Found entity 1: mul_s" {  } { { "mul_s.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/mul_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mul_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (mul_s) " "Found design unit 1: dspba_library_package (mul_s)" {  } { { "mul_s/dspba_library_package.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/mul_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file mul_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "mul_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/mul_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "mul_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/mul_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "mul_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/mul_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343124 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "mul_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/mul_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343124 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "mul_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/mul_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343124 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "mul_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/mul_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_s/mul_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul_s/mul_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_s_0002-normal " "Found design unit 1: mul_s_0002-normal" {  } { { "mul_s/mul_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/mul_s/mul_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343155 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_s_0002 " "Found entity 1: mul_s_0002" {  } { { "mul_s/mul_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/mul_s/mul_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmin_s.v 1 1 " "Found 1 design units, including 1 entities, in source file fmin_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 fmin_s " "Found entity 1: fmin_s" {  } { { "fmin_s.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmin_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmin_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fmin_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fmin_s) " "Found design unit 1: dspba_library_package (fmin_s)" {  } { { "fmin_s/dspba_library_package.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmin_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmin_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fmin_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fmin_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmin_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fmin_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmin_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fmin_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmin_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343228 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fmin_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmin_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343228 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fmin_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmin_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343228 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fmin_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmin_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmin_s/fmin_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fmin_s/fmin_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fmin_s_0002-normal " "Found design unit 1: fmin_s_0002-normal" {  } { { "fmin_s/fmin_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmin_s/fmin_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343263 ""} { "Info" "ISGN_ENTITY_NAME" "1 fmin_s_0002 " "Found entity 1: fmin_s_0002" {  } { { "fmin_s/fmin_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmin_s/fmin_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmax_s.v 1 1 " "Found 1 design units, including 1 entities, in source file fmax_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 fmax_s " "Found entity 1: fmax_s" {  } { { "fmax_s.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmax_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmax_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fmax_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fmax_s) " "Found design unit 1: dspba_library_package (fmax_s)" {  } { { "fmax_s/dspba_library_package.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmax_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmax_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fmax_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fmax_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmax_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343350 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fmax_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmax_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343350 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fmax_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmax_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343350 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fmax_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmax_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343350 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fmax_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmax_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343350 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fmax_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmax_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmax_s/fmax_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fmax_s/fmax_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fmax_s_0002-normal " "Found design unit 1: fmax_s_0002-normal" {  } { { "fmax_s/fmax_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmax_s/fmax_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343429 ""} { "Info" "ISGN_ENTITY_NAME" "1 fmax_s_0002 " "Found entity 1: fmax_s_0002" {  } { { "fmax_s/fmax_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmax_s/fmax_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_s.v 1 1 " "Found 1 design units, including 1 entities, in source file div_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_s " "Found entity 1: div_s" {  } { { "div_s.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file div_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (div_s) " "Found design unit 1: dspba_library_package (div_s)" {  } { { "div_s/dspba_library_package.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file div_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "div_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "div_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "div_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343524 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "div_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343524 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "div_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343524 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "div_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_s/div_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_s/div_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_s_0002-normal " "Found design unit 1: div_s_0002-normal" {  } { { "div_s/div_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343550 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_s_0002 " "Found entity 1: div_s_0002" {  } { { "div_s/div_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvt_wu_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cvt_wu_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_wu_s " "Found entity 1: cvt_wu_s" {  } { { "cvt_wu_s.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_wu_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvt_wu_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cvt_wu_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_wu_s) " "Found design unit 1: dspba_library_package (cvt_wu_s)" {  } { { "cvt_wu_s/dspba_library_package.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_wu_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvt_wu_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cvt_wu_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "cvt_wu_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_wu_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343624 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "cvt_wu_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_wu_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343624 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "cvt_wu_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_wu_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343624 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "cvt_wu_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_wu_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343624 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "cvt_wu_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_wu_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343624 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "cvt_wu_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_wu_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvt_wu_s/cvt_wu_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cvt_wu_s/cvt_wu_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_wu_s_0002-normal " "Found design unit 1: cvt_wu_s_0002-normal" {  } { { "cvt_wu_s/cvt_wu_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_wu_s/cvt_wu_s_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343648 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_wu_s_0002 " "Found entity 1: cvt_wu_s_0002" {  } { { "cvt_wu_s/cvt_wu_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_wu_s/cvt_wu_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvt_w_s.v 1 1 " "Found 1 design units, including 1 entities, in source file cvt_w_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_w_s " "Found entity 1: cvt_w_s" {  } { { "cvt_w_s.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_w_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvt_w_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cvt_w_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_w_s) " "Found design unit 1: dspba_library_package (cvt_w_s)" {  } { { "cvt_w_s/dspba_library_package.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_w_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvt_w_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cvt_w_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "cvt_w_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_w_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343724 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "cvt_w_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_w_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343724 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "cvt_w_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_w_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343724 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "cvt_w_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_w_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343724 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "cvt_w_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_w_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343724 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "cvt_w_s/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_w_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvt_w_s/cvt_w_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cvt_w_s/cvt_w_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_w_s_0002-normal " "Found design unit 1: cvt_w_s_0002-normal" {  } { { "cvt_w_s/cvt_w_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_w_s/cvt_w_s_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343746 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_w_s_0002 " "Found entity 1: cvt_w_s_0002" {  } { { "cvt_w_s/cvt_w_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_w_s/cvt_w_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvt_s_wu.v 1 1 " "Found 1 design units, including 1 entities, in source file cvt_s_wu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_wu " "Found entity 1: cvt_s_wu" {  } { { "cvt_s_wu.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_wu.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvt_s_wu/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cvt_s_wu/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_s_wu) " "Found design unit 1: dspba_library_package (cvt_s_wu)" {  } { { "cvt_s_wu/dspba_library_package.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_wu/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvt_s_wu/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cvt_s_wu/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "cvt_s_wu/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_wu/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343823 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "cvt_s_wu/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_wu/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343823 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "cvt_s_wu/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_wu/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343823 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "cvt_s_wu/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_wu/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343823 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "cvt_s_wu/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_wu/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343823 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "cvt_s_wu/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_wu/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvt_s_wu/cvt_s_wu_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cvt_s_wu/cvt_s_wu_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_s_wu_0002-normal " "Found design unit 1: cvt_s_wu_0002-normal" {  } { { "cvt_s_wu/cvt_s_wu_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_wu/cvt_s_wu_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343846 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_wu_0002 " "Found entity 1: cvt_s_wu_0002" {  } { { "cvt_s_wu/cvt_s_wu_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_wu/cvt_s_wu_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvt_s_w.v 1 1 " "Found 1 design units, including 1 entities, in source file cvt_s_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_w " "Found entity 1: cvt_s_w" {  } { { "cvt_s_w.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_w.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvt_s_w/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cvt_s_w/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_s_w) " "Found design unit 1: dspba_library_package (cvt_s_w)" {  } { { "cvt_s_w/dspba_library_package.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_w/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvt_s_w/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cvt_s_w/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "cvt_s_w/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_w/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "cvt_s_w/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_w/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "cvt_s_w/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_w/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343925 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "cvt_s_w/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_w/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343925 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "cvt_s_w/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_w/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343925 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "cvt_s_w/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_w/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cvt_s_w/cvt_s_w_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cvt_s_w/cvt_s_w_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_s_w_0002-normal " "Found design unit 1: cvt_s_w_0002-normal" {  } { { "cvt_s_w/cvt_s_w_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_w/cvt_s_w_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343949 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_w_0002 " "Found entity 1: cvt_s_w_0002" {  } { { "cvt_s_w/cvt_s_w_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_w/cvt_s_w_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456343949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456343949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_s.v 2 2 " "Found 2 design units, including 2 entities, in source file comp_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_s_altfp_compare_q6c " "Found entity 1: comp_s_altfp_compare_q6c" {  } { { "comp_s.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/comp_s.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456344092 ""} { "Info" "ISGN_ENTITY_NAME" "2 comp_s " "Found entity 2: comp_s" {  } { { "comp_s.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/comp_s.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456344092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456344092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456344149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456344149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file add_sub/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (add_sub) " "Found design unit 1: dspba_library_package (add_sub)" {  } { { "add_sub/dspba_library_package.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456344169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456344169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file add_sub/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "add_sub/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456344192 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "add_sub/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456344192 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "add_sub/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456344192 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "add_sub/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456344192 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "add_sub/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456344192 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "add_sub/dspba_library.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456344192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456344192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub/add_sub_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_sub/add_sub_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_0002-normal " "Found design unit 1: add_sub_0002-normal" {  } { { "add_sub/add_sub_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/add_sub_0002.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456344219 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0002 " "Found entity 1: add_sub_0002" {  } { { "add_sub/add_sub_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/add_sub_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456344219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456344219 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPALU " "Elaborating entity \"FPALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604456347208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:add1 " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:add1\"" {  } { { "FPALU.v" "add1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456347237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0002 add_sub:add1\|add_sub_0002:add_sub_inst " "Elaborating entity \"add_sub_0002\" for hierarchy \"add_sub:add1\|add_sub_0002:add_sub_inst\"" {  } { { "add_sub.v" "add_sub_inst" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456347277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q add_sub_0002.vhd(53) " "Verilog HDL or VHDL warning at add_sub_0002.vhd(53): object \"VCC_q\" assigned a value but never read" {  } { { "add_sub/add_sub_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/add_sub_0002.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604456347287 "|FPALU|add_sub:add1|add_sub_0002:add_sub_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1\"" {  } { { "add_sub/add_sub_0002.vhd" "redist10_sigB_uid60_fpAddSubTest_ieeeAdd_b_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/add_sub_0002.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456347416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay\"" {  } { { "add_sub/add_sub_0002.vhd" "fracBAddOpPostXor_uid90_fpAddSubTest_ieeeAdd_delay" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/add_sub_0002.vhd" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456347890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2\"" {  } { { "add_sub/add_sub_0002.vhd" "redist25_frac_aSig_uid31_fpAddSubTest_ieeeAdd_b_2" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/add_sub_0002.vhd" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456348127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1\"" {  } { { "add_sub/add_sub_0002.vhd" "redist1_rVStage_uid168_lzCountVal_uid94_fpAddSubTest_ieeeAdd_merged_bit_select_c_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/add_sub_0002.vhd" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456348864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3\"" {  } { { "add_sub/add_sub_0002.vhd" "redist13_sigA_uid59_fpAddSubTest_ieeeAdd_b_3" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/add_sub_0002.vhd" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456349210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3\"" {  } { { "add_sub/add_sub_0002.vhd" "redist26_exp_aSig_uid30_fpAddSubTest_ieeeAdd_b_3" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/add_sub_0002.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456349815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4\"" {  } { { "add_sub/add_sub_0002.vhd" "redist9_effSub_uid61_fpAddSubTest_ieeeAdd_q_4" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/add_sub_0002.vhd" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456351435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1\"" {  } { { "add_sub/add_sub_0002.vhd" "redist2_vStage_uid163_lzCountVal_uid94_fpAddSubTest_ieeeAdd_b_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/add_sub_0002.vhd" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456351880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1\"" {  } { { "add_sub/add_sub_0002.vhd" "redist8_fracGRS_uid93_fpAddSubTest_ieeeAdd_q_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/add_sub_0002.vhd" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456352063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"add_sub:add1\|add_sub_0002:add_sub_inst\|dspba_delay:redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1\"" {  } { { "add_sub/add_sub_0002.vhd" "redist6_fracRPreExc_uid125_fpAddSubTest_ieeeAdd_b_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/add_sub/add_sub_0002.vhd" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456352973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_s mul_s:mul1 " "Elaborating entity \"mul_s\" for hierarchy \"mul_s:mul1\"" {  } { { "FPALU.v" "mul1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456353195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_s_0002 mul_s:mul1\|mul_s_0002:mul_s_inst " "Elaborating entity \"mul_s_0002\" for hierarchy \"mul_s:mul1\|mul_s_0002:mul_s_inst\"" {  } { { "mul_s.v" "mul_s_inst" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/mul_s.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456353210 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prodXY_uid94_prod_uid47_fpMulTest_cma_reset mul_s_0002.vhd(150) " "Verilog HDL or VHDL warning at mul_s_0002.vhd(150): object \"prodXY_uid94_prod_uid47_fpMulTest_cma_reset\" assigned a value but never read" {  } { { "mul_s/mul_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/mul_s/mul_s_0002.vhd" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604456353215 "|FPALU|mul_s:mul1|mul_s_0002:mul_s_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:fracXIsZero_uid17_fpMulTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:fracXIsZero_uid17_fpMulTest_delay\"" {  } { { "mul_s/mul_s_0002.vhd" "fracXIsZero_uid17_fpMulTest_delay" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/mul_s/mul_s_0002.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456353234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:redist7_fracXIsZero_uid17_fpMulTest_q_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:redist7_fracXIsZero_uid17_fpMulTest_q_3\"" {  } { { "mul_s/mul_s_0002.vhd" "redist7_fracXIsZero_uid17_fpMulTest_q_3" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/mul_s/mul_s_0002.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456353270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:prodXY_uid94_prod_uid47_fpMulTest_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:prodXY_uid94_prod_uid47_fpMulTest_cma_delay\"" {  } { { "mul_s/mul_s_0002.vhd" "prodXY_uid94_prod_uid47_fpMulTest_cma_delay" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/mul_s/mul_s_0002.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456353554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:redist3_expSum_uid44_fpMulTest_q_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:redist3_expSum_uid44_fpMulTest_q_2\"" {  } { { "mul_s/mul_s_0002.vhd" "redist3_expSum_uid44_fpMulTest_q_2" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/mul_s/mul_s_0002.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456353587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:redist0_expRPreExc_uid61_fpMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:redist0_expRPreExc_uid61_fpMulTest_b_1\"" {  } { { "mul_s/mul_s_0002.vhd" "redist0_expRPreExc_uid61_fpMulTest_b_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/mul_s/mul_s_0002.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456353620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:redist1_fracRPreExc_uid59_fpMulTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"mul_s:mul1\|mul_s_0002:mul_s_inst\|dspba_delay:redist1_fracRPreExc_uid59_fpMulTest_b_1\"" {  } { { "mul_s/mul_s_0002.vhd" "redist1_fracRPreExc_uid59_fpMulTest_b_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/mul_s/mul_s_0002.vhd" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456353655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_s div_s:div1 " "Elaborating entity \"div_s\" for hierarchy \"div_s:div1\"" {  } { { "FPALU.v" "div1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456353701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_s_0002 div_s:div1\|div_s_0002:div_s_inst " "Elaborating entity \"div_s_0002\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\"" {  } { { "div_s.v" "div_s_inst" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456353728 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_reset div_s_0002.vhd(206) " "Verilog HDL or VHDL warning at div_s_0002.vhd(206): object \"prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_reset\" assigned a value but never read" {  } { { "div_s/div_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604456353738 "|FPALU|div_s:div1|div_s_0002:div_s_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prodXY_uid142_pT1_uid127_invPolyEval_cma_reset div_s_0002.vhd(225) " "Verilog HDL or VHDL warning at div_s_0002.vhd(225): object \"prodXY_uid142_pT1_uid127_invPolyEval_cma_reset\" assigned a value but never read" {  } { { "div_s/div_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604456353738 "|FPALU|div_s:div1|div_s_0002:div_s_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prodXY_uid145_pT2_uid133_invPolyEval_cma_reset div_s_0002.vhd(245) " "Verilog HDL or VHDL warning at div_s_0002.vhd(245): object \"prodXY_uid145_pT2_uid133_invPolyEval_cma_reset\" assigned a value but never read" {  } { { "div_s/div_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604456353738 "|FPALU|div_s:div1|div_s_0002:div_s_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:fracXIsZero_uid39_fpDivTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:fracXIsZero_uid39_fpDivTest_delay\"" {  } { { "div_s/div_s_0002.vhd" "fracXIsZero_uid39_fpDivTest_delay" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456353786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9 " "Elaborating entity \"dspba_delay\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist10_fracXIsZero_uid39_fpDivTest_q_9\"" {  } { { "div_s/div_s_0002.vhd" "redist10_fracXIsZero_uid39_fpDivTest_q_9" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456353880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\"" {  } { { "div_s/div_s_0002.vhd" "redist17_fracX_uid10_fpDivTest_b_6_mem_dmem" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456354186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem " "Elaborated megafunction instantiation \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\"" {  } { { "div_s/div_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 444 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456354212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem " "Instantiated megafunction \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 23 " "Parameter \"width_a\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 23 " "Parameter \"width_b\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 5 " "Parameter \"numwords_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456354212 ""}  } { { "div_s/div_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 444 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604456354212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_p914.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_p914.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_p914 " "Found entity 1: altera_syncram_p914" {  } { { "db/altera_syncram_p914.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_p914.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456354336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456354336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_p914 div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated " "Elaborating entity \"altera_syncram_p914\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456354356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qmb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qmb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qmb4 " "Found entity 1: altsyncram_qmb4" {  } { { "db/altsyncram_qmb4.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altsyncram_qmb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456354492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456354492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qmb4 div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1 " "Elaborating entity \"altsyncram_qmb4\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\"" {  } { { "db/altera_syncram_p914.tdf" "altsyncram1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_p914.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456354522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist13_fracXIsZero_uid25_fpDivTest_q_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist13_fracXIsZero_uid25_fpDivTest_q_3\"" {  } { { "div_s/div_s_0002.vhd" "redist13_fracXIsZero_uid25_fpDivTest_q_3" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456354657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist2_lOAdded_uid58_fpDivTest_q_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist2_lOAdded_uid58_fpDivTest_q_2\"" {  } { { "div_s/div_s_0002.vhd" "redist2_lOAdded_uid58_fpDivTest_q_2" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456355218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem\"" {  } { { "div_s/div_s_0002.vhd" "memoryC2_uid120_invTables_lutmem_dmem" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456355327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem " "Elaborated megafunction instantiation \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem\"" {  } { { "div_s/div_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 604 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456355330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem " "Instantiated megafunction \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file div_s_0002_memoryC2_uid120_invTables_lutmem.hex " "Parameter \"init_file\" = \"div_s_0002_memoryC2_uid120_invTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456355330 ""}  } { { "div_s/div_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 604 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604456355330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_l054.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_l054.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_l054 " "Found entity 1: altera_syncram_l054" {  } { { "db/altera_syncram_l054.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_l054.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456355454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456355454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_l054 div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem\|altera_syncram_l054:auto_generated " "Elaborating entity \"altera_syncram_l054\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem\|altera_syncram_l054:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456355474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1vc4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1vc4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1vc4 " "Found entity 1: altsyncram_1vc4" {  } { { "db/altsyncram_1vc4.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altsyncram_1vc4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456355605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456355605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1vc4 div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem\|altera_syncram_l054:auto_generated\|altsyncram_1vc4:altsyncram1 " "Elaborating entity \"altsyncram_1vc4\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC2_uid120_invTables_lutmem_dmem\|altera_syncram_l054:auto_generated\|altsyncram_1vc4:altsyncram1\"" {  } { { "db/altera_syncram_l054.tdf" "altsyncram1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_l054.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456355634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist4_yPE_uid52_fpDivTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist4_yPE_uid52_fpDivTest_b_2\"" {  } { { "div_s/div_s_0002.vhd" "redist4_yPE_uid52_fpDivTest_b_2" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456355937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:prodXY_uid142_pT1_uid127_invPolyEval_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:prodXY_uid142_pT1_uid127_invPolyEval_cma_delay\"" {  } { { "div_s/div_s_0002.vhd" "prodXY_uid142_pT1_uid127_invPolyEval_cma_delay" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456356025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist6_yAddr_uid51_fpDivTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist6_yAddr_uid51_fpDivTest_b_2\"" {  } { { "div_s/div_s_0002.vhd" "redist6_yAddr_uid51_fpDivTest_b_2" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456356112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem\"" {  } { { "div_s/div_s_0002.vhd" "memoryC1_uid116_invTables_lutmem_dmem" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456356220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem " "Elaborated megafunction instantiation \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem\"" {  } { { "div_s/div_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456356224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem " "Instantiated megafunction \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file div_s_0002_memoryC1_uid116_invTables_lutmem.hex " "Parameter \"init_file\" = \"div_s_0002_memoryC1_uid116_invTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456356224 ""}  } { { "div_s/div_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604456356224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_o054.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_o054.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_o054 " "Found entity 1: altera_syncram_o054" {  } { { "db/altera_syncram_o054.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_o054.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456356347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456356347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_o054 div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem\|altera_syncram_o054:auto_generated " "Elaborating entity \"altera_syncram_o054\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem\|altera_syncram_o054:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456356368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4vc4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4vc4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4vc4 " "Found entity 1: altsyncram_4vc4" {  } { { "db/altsyncram_4vc4.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altsyncram_4vc4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456356516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456356516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4vc4 div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem\|altera_syncram_o054:auto_generated\|altsyncram_4vc4:altsyncram1 " "Elaborating entity \"altsyncram_4vc4\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC1_uid116_invTables_lutmem_dmem\|altera_syncram_o054:auto_generated\|altsyncram_4vc4:altsyncram1\"" {  } { { "db/altera_syncram_o054.tdf" "altsyncram1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_o054.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456356545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:prodXY_uid145_pT2_uid133_invPolyEval_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:prodXY_uid145_pT2_uid133_invPolyEval_cma_delay\"" {  } { { "div_s/div_s_0002.vhd" "prodXY_uid145_pT2_uid133_invPolyEval_cma_delay" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456357072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\"" {  } { { "div_s/div_s_0002.vhd" "memoryC0_uid113_invTables_lutmem_dmem" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456357240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem " "Elaborated megafunction instantiation \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\"" {  } { { "div_s/div_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 795 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456357244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem " "Instantiated megafunction \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file div_s_0002_memoryC0_uid113_invTables_lutmem.hex " "Parameter \"init_file\" = \"div_s_0002_memoryC0_uid113_invTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357244 ""}  } { { "div_s/div_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 795 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604456357244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_k054.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_k054.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_k054 " "Found entity 1: altera_syncram_k054" {  } { { "db/altera_syncram_k054.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_k054.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456357371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456357371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_k054 div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\|altera_syncram_k054:auto_generated " "Elaborating entity \"altera_syncram_k054\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\|altera_syncram_k054:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456357392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0vc4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0vc4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0vc4 " "Found entity 1: altsyncram_0vc4" {  } { { "db/altsyncram_0vc4.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altsyncram_0vc4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456357526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456357526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0vc4 div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\|altera_syncram_k054:auto_generated\|altsyncram_0vc4:altsyncram1 " "Elaborating entity \"altsyncram_0vc4\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid113_invTables_lutmem_dmem\|altera_syncram_k054:auto_generated\|altsyncram_0vc4:altsyncram1\"" {  } { { "db/altera_syncram_k054.tdf" "altsyncram1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_k054.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456357555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem\"" {  } { { "div_s/div_s_0002.vhd" "memoryC0_uid112_invTables_lutmem_dmem" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456357868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem " "Elaborated megafunction instantiation \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem\"" {  } { { "div_s/div_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 825 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456357873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem " "Instantiated megafunction \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file div_s_0002_memoryC0_uid112_invTables_lutmem.hex " "Parameter \"init_file\" = \"div_s_0002_memoryC0_uid112_invTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456357873 ""}  } { { "div_s/div_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 825 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604456357873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_j054.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_j054.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_j054 " "Found entity 1: altera_syncram_j054" {  } { { "db/altera_syncram_j054.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_j054.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456358001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456358001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_j054 div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem\|altera_syncram_j054:auto_generated " "Elaborating entity \"altera_syncram_j054\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem\|altera_syncram_j054:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456358021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vuc4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vuc4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vuc4 " "Found entity 1: altsyncram_vuc4" {  } { { "db/altsyncram_vuc4.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altsyncram_vuc4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456358160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456358160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vuc4 div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem\|altera_syncram_j054:auto_generated\|altsyncram_vuc4:altsyncram1 " "Elaborating entity \"altsyncram_vuc4\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:memoryC0_uid112_invTables_lutmem_dmem\|altera_syncram_j054:auto_generated\|altsyncram_vuc4:altsyncram1\"" {  } { { "db/altera_syncram_j054.tdf" "altsyncram1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_j054.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456358190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_delay\"" {  } { { "div_s/div_s_0002.vhd" "prodXY_uid139_prodDivPreNormProd_uid60_fpDivTest_cma_delay" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456358669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist16_fracYZero_uid15_fpDivTest_q_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist16_fracYZero_uid15_fpDivTest_q_6\"" {  } { { "div_s/div_s_0002.vhd" "redist16_fracYZero_uid15_fpDivTest_q_6" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456358818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\"" {  } { { "div_s/div_s_0002.vhd" "redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456359046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem " "Elaborated megafunction instantiation \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\"" {  } { { "div_s/div_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 1047 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456359071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem " "Instantiated megafunction \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 5 " "Parameter \"numwords_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359071 ""}  } { { "div_s/div_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 1047 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604456359071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_1714.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_1714.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_1714 " "Found entity 1: altera_syncram_1714" {  } { { "db/altera_syncram_1714.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_1714.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456359221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456359221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_1714 div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated " "Elaborating entity \"altera_syncram_1714\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456359242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2kb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2kb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2kb4 " "Found entity 1: altsyncram_2kb4" {  } { { "db/altsyncram_2kb4.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altsyncram_2kb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456359377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456359377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2kb4 div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1 " "Elaborating entity \"altsyncram_2kb4\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\"" {  } { { "db/altera_syncram_1714.tdf" "altsyncram1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_1714.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456359408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist8_expXmY_uid47_fpDivTest_q_8_outputreg " "Elaborating entity \"dspba_delay\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist8_expXmY_uid47_fpDivTest_q_8_outputreg\"" {  } { { "div_s/div_s_0002.vhd" "redist8_expXmY_uid47_fpDivTest_q_8_outputreg" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456359481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist0_excRPreExc_uid79_fpDivTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist0_excRPreExc_uid79_fpDivTest_b_1\"" {  } { { "div_s/div_s_0002.vhd" "redist0_excRPreExc_uid79_fpDivTest_b_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456359570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist1_fracRPreExc_uid78_fpDivTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"div_s:div1\|div_s_0002:div_s_inst\|dspba_delay:redist1_fracRPreExc_uid78_fpDivTest_b_1\"" {  } { { "div_s/div_s_0002.vhd" "redist1_fracRPreExc_uid78_fpDivTest_b_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/div_s/div_s_0002.vhd" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456359656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_s sqrt_s:sqrt1 " "Elaborating entity \"sqrt_s\" for hierarchy \"sqrt_s:sqrt1\"" {  } { { "FPALU.v" "sqrt1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456359764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_s_0002 sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst " "Elaborating entity \"sqrt_s_0002\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\"" {  } { { "sqrt_s.v" "sqrt_s_inst" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456359775 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GND_q sqrt_s_0002.vhd(50) " "Verilog HDL or VHDL warning at sqrt_s_0002.vhd(50): object \"GND_q\" assigned a value but never read" {  } { { "sqrt_s/sqrt_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604456359780 "|FPALU|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prodXY_uid87_pT1_uid75_invPolyEval_cma_reset sqrt_s_0002.vhd(151) " "Verilog HDL or VHDL warning at sqrt_s_0002.vhd(151): object \"prodXY_uid87_pT1_uid75_invPolyEval_cma_reset\" assigned a value but never read" {  } { { "sqrt_s/sqrt_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604456359780 "|FPALU|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prodXY_uid90_pT2_uid81_invPolyEval_cma_reset sqrt_s_0002.vhd(172) " "Verilog HDL or VHDL warning at sqrt_s_0002.vhd(172): object \"prodXY_uid90_pT2_uid81_invPolyEval_cma_reset\" assigned a value but never read" {  } { { "sqrt_s/sqrt_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604456359780 "|FPALU|sqrt_s:sqrt1|sqrt_s_0002:sqrt_s_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:redist6_signX_uid7_fpSqrtTest_b_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:redist6_signX_uid7_fpSqrtTest_b_6\"" {  } { { "sqrt_s/sqrt_s_0002.vhd" "redist6_signX_uid7_fpSqrtTest_b_6" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456359790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\"" {  } { { "sqrt_s/sqrt_s_0002.vhd" "redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456359846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\"" {  } { { "sqrt_s/sqrt_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 312 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456359873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 5 " "Parameter \"numwords_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456359873 ""}  } { { "sqrt_s/sqrt_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 312 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604456359873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_v614.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_v614.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_v614 " "Found entity 1: altera_syncram_v614" {  } { { "db/altera_syncram_v614.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_v614.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456360007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456360007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_v614 sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated " "Elaborating entity \"altera_syncram_v614\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456360025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0kb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0kb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0kb4 " "Found entity 1: altsyncram_0kb4" {  } { { "db/altsyncram_0kb4.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altsyncram_0kb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456360167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456360167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0kb4 sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1 " "Elaborating entity \"altsyncram_0kb4\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\"" {  } { { "db/altera_syncram_v614.tdf" "altsyncram1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_v614.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456360194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem\"" {  } { { "sqrt_s/sqrt_s_0002.vhd" "memoryC2_uid68_sqrtTables_lutmem_dmem" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456360284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem\"" {  } { { "sqrt_s/sqrt_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 383 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456360290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sqrt_s_0002_memoryC2_uid68_sqrtTables_lutmem.hex " "Parameter \"init_file\" = \"sqrt_s_0002_memoryC2_uid68_sqrtTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456360290 ""}  } { { "sqrt_s/sqrt_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 383 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604456360290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_o754.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_o754.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_o754 " "Found entity 1: altera_syncram_o754" {  } { { "db/altera_syncram_o754.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_o754.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456360421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456360421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_o754 sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem\|altera_syncram_o754:auto_generated " "Elaborating entity \"altera_syncram_o754\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem\|altera_syncram_o754:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456360440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46d4 " "Found entity 1: altsyncram_46d4" {  } { { "db/altsyncram_46d4.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altsyncram_46d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456360578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456360578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46d4 sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem\|altera_syncram_o754:auto_generated\|altsyncram_46d4:altsyncram1 " "Elaborating entity \"altsyncram_46d4\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC2_uid68_sqrtTables_lutmem_dmem\|altera_syncram_o754:auto_generated\|altsyncram_46d4:altsyncram1\"" {  } { { "db/altera_syncram_o754.tdf" "altsyncram1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_o754.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456360606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:redist0_yForPe_uid36_fpSqrtTest_b_2\"" {  } { { "sqrt_s/sqrt_s_0002.vhd" "redist0_yForPe_uid36_fpSqrtTest_b_2" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456360920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:prodXY_uid87_pT1_uid75_invPolyEval_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:prodXY_uid87_pT1_uid75_invPolyEval_cma_delay\"" {  } { { "sqrt_s/sqrt_s_0002.vhd" "prodXY_uid87_pT1_uid75_invPolyEval_cma_delay" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456360940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:redist2_yAddr_uid35_fpSqrtTest_b_2\"" {  } { { "sqrt_s/sqrt_s_0002.vhd" "redist2_yAddr_uid35_fpSqrtTest_b_2" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456360959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem\"" {  } { { "sqrt_s/sqrt_s_0002.vhd" "memoryC1_uid65_sqrtTables_lutmem_dmem" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456361013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem\"" {  } { { "sqrt_s/sqrt_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 473 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456361020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sqrt_s_0002_memoryC1_uid65_sqrtTables_lutmem.hex " "Parameter \"init_file\" = \"sqrt_s_0002_memoryC1_uid65_sqrtTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361020 ""}  } { { "sqrt_s/sqrt_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 473 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604456361020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_k754.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_k754.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_k754 " "Found entity 1: altera_syncram_k754" {  } { { "db/altera_syncram_k754.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_k754.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456361149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456361149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_k754 sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem\|altera_syncram_k754:auto_generated " "Elaborating entity \"altera_syncram_k754\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem\|altera_syncram_k754:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456361168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_06d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06d4 " "Found entity 1: altsyncram_06d4" {  } { { "db/altsyncram_06d4.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altsyncram_06d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456361311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456361311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_06d4 sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem\|altera_syncram_k754:auto_generated\|altsyncram_06d4:altsyncram1 " "Elaborating entity \"altsyncram_06d4\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC1_uid65_sqrtTables_lutmem_dmem\|altera_syncram_k754:auto_generated\|altsyncram_06d4:altsyncram1\"" {  } { { "db/altera_syncram_k754.tdf" "altsyncram1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_k754.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456361340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:prodXY_uid90_pT2_uid81_invPolyEval_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:prodXY_uid90_pT2_uid81_invPolyEval_cma_delay\"" {  } { { "sqrt_s/sqrt_s_0002.vhd" "prodXY_uid90_pT2_uid81_invPolyEval_cma_delay" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456361852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem\"" {  } { { "sqrt_s/sqrt_s_0002.vhd" "memoryC0_uid62_sqrtTables_lutmem_dmem" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456361915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem " "Elaborated megafunction instantiation \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem\"" {  } { { "sqrt_s/sqrt_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 572 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456361923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem " "Instantiated megafunction \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 29 " "Parameter \"width_a\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sqrt_s_0002_memoryC0_uid62_sqrtTables_lutmem.hex " "Parameter \"init_file\" = \"sqrt_s_0002_memoryC0_uid62_sqrtTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456361923 ""}  } { { "sqrt_s/sqrt_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 572 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604456361923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_p754.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_p754.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_p754 " "Found entity 1: altera_syncram_p754" {  } { { "db/altera_syncram_p754.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_p754.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456362056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456362056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_p754 sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem\|altera_syncram_p754:auto_generated " "Elaborating entity \"altera_syncram_p754\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem\|altera_syncram_p754:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456362076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_56d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_56d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_56d4 " "Found entity 1: altsyncram_56d4" {  } { { "db/altsyncram_56d4.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altsyncram_56d4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456362222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456362222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_56d4 sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem\|altera_syncram_p754:auto_generated\|altsyncram_56d4:altsyncram1 " "Elaborating entity \"altsyncram_56d4\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:memoryC0_uid62_sqrtTables_lutmem_dmem\|altera_syncram_p754:auto_generated\|altsyncram_56d4:altsyncram1\"" {  } { { "db/altera_syncram_p754.tdf" "altsyncram1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/altera_syncram_p754.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456362250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:fracXIsZero_uid15_fpSqrtTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:fracXIsZero_uid15_fpSqrtTest_delay\"" {  } { { "sqrt_s/sqrt_s_0002.vhd" "fracXIsZero_uid15_fpSqrtTest_delay" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456362955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:redist5_fracXIsZero_uid15_fpSqrtTest_q_6 " "Elaborating entity \"dspba_delay\" for hierarchy \"sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|dspba_delay:redist5_fracXIsZero_uid15_fpSqrtTest_q_6\"" {  } { { "sqrt_s/sqrt_s_0002.vhd" "redist5_fracXIsZero_uid15_fpSqrtTest_q_6" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/sqrt_s/sqrt_s_0002.vhd" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456362975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_s comp_s:comp_s1 " "Elaborating entity \"comp_s\" for hierarchy \"comp_s:comp_s1\"" {  } { { "FPALU.v" "comp_s1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456363016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_s_altfp_compare_q6c comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component " "Elaborating entity \"comp_s_altfp_compare_q6c\" for hierarchy \"comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\"" {  } { { "comp_s.v" "comp_s_altfp_compare_q6c_component" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/comp_s.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456363050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr1\"" {  } { { "comp_s.v" "cmpr1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/comp_s.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456363303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr1\"" {  } { { "comp_s.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/comp_s.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456363305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456363306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456363306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456363306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456363306 ""}  } { { "comp_s.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/comp_s.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604456363306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_l4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_l4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_l4j " "Found entity 1: cmpr_l4j" {  } { { "db/cmpr_l4j.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/cmpr_l4j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456363483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456363483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_l4j comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr1\|cmpr_l4j:auto_generated " "Elaborating entity \"cmpr_l4j\" for hierarchy \"comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr1\|cmpr_l4j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456363515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr4\"" {  } { { "comp_s.v" "cmpr4" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/comp_s.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456363899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr4\"" {  } { { "comp_s.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/comp_s.v" 369 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456363902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456363902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456363902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456363902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604456363902 ""}  } { { "comp_s.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/comp_s.v" 369 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604456363902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_k4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_k4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_k4j " "Found entity 1: cmpr_k4j" {  } { { "db/cmpr_k4j.tdf" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/db/cmpr_k4j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604456364079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456364079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_k4j comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr4\|cmpr_k4j:auto_generated " "Elaborating entity \"cmpr_k4j\" for hierarchy \"comp_s:comp_s1\|comp_s_altfp_compare_q6c:comp_s_altfp_compare_q6c_component\|lpm_compare:cmpr4\|cmpr_k4j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456364106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_w cvt_s_w:cvt_s_w1 " "Elaborating entity \"cvt_s_w\" for hierarchy \"cvt_s_w:cvt_s_w1\"" {  } { { "FPALU.v" "cvt_s_w1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456364237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_w_0002 cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst " "Elaborating entity \"cvt_s_w_0002\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\"" {  } { { "cvt_s_w.v" "cvt_s_w_inst" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_w.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456364296 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q cvt_s_w_0002.vhd(51) " "Verilog HDL or VHDL warning at cvt_s_w_0002.vhd(51): object \"VCC_q\" assigned a value but never read" {  } { { "cvt_s_w/cvt_s_w_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_w/cvt_s_w_0002.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604456364301 "|FPALU|cvt_s_w:cvt_s_w1|cvt_s_w_0002:cvt_s_w_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist7_signX_uid6_fxpToFPTest_b_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist7_signX_uid6_fxpToFPTest_b_4\"" {  } { { "cvt_s_w/cvt_s_w_0002.vhd" "redist7_signX_uid6_fxpToFPTest_b_4" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_w/cvt_s_w_0002.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456364386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist6_y_uid9_fxpToFPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist6_y_uid9_fxpToFPTest_b_1\"" {  } { { "cvt_s_w/cvt_s_w_0002.vhd" "redist6_y_uid9_fxpToFPTest_b_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_w/cvt_s_w_0002.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456364545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay\"" {  } { { "cvt_s_w/cvt_s_w_0002.vhd" "vCount_uid44_lzcShifterZ1_uid10_fxpToFPTest_delay" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_w/cvt_s_w_0002.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456364701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1\"" {  } { { "cvt_s_w/cvt_s_w_0002.vhd" "redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_w/cvt_s_w_0002.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456365302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist4_expR_uid26_fxpToFPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist4_expR_uid26_fxpToFPTest_b_1\"" {  } { { "cvt_s_w/cvt_s_w_0002.vhd" "redist4_expR_uid26_fxpToFPTest_b_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_w/cvt_s_w_0002.vhd" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456365459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist5_fracR_uid25_fxpToFPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cvt_s_w:cvt_s_w1\|cvt_s_w_0002:cvt_s_w_inst\|dspba_delay:redist5_fracR_uid25_fxpToFPTest_b_1\"" {  } { { "cvt_s_w/cvt_s_w_0002.vhd" "redist5_fracR_uid25_fxpToFPTest_b_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_w/cvt_s_w_0002.vhd" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456365722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_w_s cvt_w_s:cvt_w_s1 " "Elaborating entity \"cvt_w_s\" for hierarchy \"cvt_w_s:cvt_w_s1\"" {  } { { "FPALU.v" "cvt_w_s1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456365933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_w_s_0002 cvt_w_s:cvt_w_s1\|cvt_w_s_0002:cvt_w_s_inst " "Elaborating entity \"cvt_w_s_0002\" for hierarchy \"cvt_w_s:cvt_w_s1\|cvt_w_s_0002:cvt_w_s_inst\"" {  } { { "cvt_w_s.v" "cvt_w_s_inst" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_w_s.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456365976 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q cvt_w_s_0002.vhd(51) " "Verilog HDL or VHDL warning at cvt_w_s_0002.vhd(51): object \"VCC_q\" assigned a value but never read" {  } { { "cvt_w_s/cvt_w_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_w_s/cvt_w_s_0002.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604456365980 "|FPALU|cvt_w_s:cvt_w_s1|cvt_w_s_0002:cvt_w_s_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cvt_w_s:cvt_w_s1\|cvt_w_s_0002:cvt_w_s_inst\|dspba_delay:redist2_signX_uid25_fpToFxPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cvt_w_s:cvt_w_s1\|cvt_w_s_0002:cvt_w_s_inst\|dspba_delay:redist2_signX_uid25_fpToFxPTest_b_1\"" {  } { { "cvt_w_s/cvt_w_s_0002.vhd" "redist2_signX_uid25_fpToFxPTest_b_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_w_s/cvt_w_s_0002.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456366046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cvt_w_s:cvt_w_s1\|cvt_w_s_0002:cvt_w_s_inst\|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cvt_w_s:cvt_w_s1\|cvt_w_s_0002:cvt_w_s_inst\|dspba_delay:redist5_frac_x_uid10_fpToFxPTest_b_1\"" {  } { { "cvt_w_s/cvt_w_s_0002.vhd" "redist5_frac_x_uid10_fpToFxPTest_b_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_w_s/cvt_w_s_0002.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456366256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_wu cvt_s_wu:cvt_s_wu1 " "Elaborating entity \"cvt_s_wu\" for hierarchy \"cvt_s_wu:cvt_s_wu1\"" {  } { { "FPALU.v" "cvt_s_wu1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456366917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_s_wu_0002 cvt_s_wu:cvt_s_wu1\|cvt_s_wu_0002:cvt_s_wu_inst " "Elaborating entity \"cvt_s_wu_0002\" for hierarchy \"cvt_s_wu:cvt_s_wu1\|cvt_s_wu_0002:cvt_s_wu_inst\"" {  } { { "cvt_s_wu.v" "cvt_s_wu_inst" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_wu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456366967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q cvt_s_wu_0002.vhd(51) " "Verilog HDL or VHDL warning at cvt_s_wu_0002.vhd(51): object \"VCC_q\" assigned a value but never read" {  } { { "cvt_s_wu/cvt_s_wu_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_wu/cvt_s_wu_0002.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604456366972 "|FPALU|cvt_s_wu:cvt_s_wu1|cvt_s_wu_0002:cvt_s_wu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cvt_s_wu:cvt_s_wu1\|cvt_s_wu_0002:cvt_s_wu_inst\|dspba_delay:redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"cvt_s_wu:cvt_s_wu1\|cvt_s_wu_0002:cvt_s_wu_inst\|dspba_delay:redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2\"" {  } { { "cvt_s_wu/cvt_s_wu_0002.vhd" "redist4_vCount_uid40_lzcShifterZ1_uid6_fxpToFPTest_q_2" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_wu/cvt_s_wu_0002.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456367048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cvt_s_wu:cvt_s_wu1\|cvt_s_wu_0002:cvt_s_wu_inst\|dspba_delay:redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cvt_s_wu:cvt_s_wu1\|cvt_s_wu_0002:cvt_s_wu_inst\|dspba_delay:redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1\"" {  } { { "cvt_s_wu/cvt_s_wu_0002.vhd" "redist2_vCount_uid52_lzcShifterZ1_uid6_fxpToFPTest_q_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_wu/cvt_s_wu_0002.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456367288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cvt_s_wu:cvt_s_wu1\|cvt_s_wu_0002:cvt_s_wu_inst\|dspba_delay:redist5_expFracRnd_uid12_fxpToFPTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cvt_s_wu:cvt_s_wu1\|cvt_s_wu_0002:cvt_s_wu_inst\|dspba_delay:redist5_expFracRnd_uid12_fxpToFPTest_q_1\"" {  } { { "cvt_s_wu/cvt_s_wu_0002.vhd" "redist5_expFracRnd_uid12_fxpToFPTest_q_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_s_wu/cvt_s_wu_0002.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456367719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_wu_s cvt_wu_s:cvt_wu_s1 " "Elaborating entity \"cvt_wu_s\" for hierarchy \"cvt_wu_s:cvt_wu_s1\"" {  } { { "FPALU.v" "cvt_wu_s1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456367999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cvt_wu_s_0002 cvt_wu_s:cvt_wu_s1\|cvt_wu_s_0002:cvt_wu_s_inst " "Elaborating entity \"cvt_wu_s_0002\" for hierarchy \"cvt_wu_s:cvt_wu_s1\|cvt_wu_s_0002:cvt_wu_s_inst\"" {  } { { "cvt_wu_s.v" "cvt_wu_s_inst" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_wu_s.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456368033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cvt_wu_s:cvt_wu_s1\|cvt_wu_s_0002:cvt_wu_s_inst\|dspba_delay:redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cvt_wu_s:cvt_wu_s1\|cvt_wu_s_0002:cvt_wu_s_inst\|dspba_delay:redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1\"" {  } { { "cvt_wu_s/cvt_wu_s_0002.vhd" "redist0_rightShiftStageSel5Dto4_uid62_rightShiferNoStickyOut_uid39_fpToFxPTest_merged_bit_select_d_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_wu_s/cvt_wu_s_0002.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456368095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cvt_wu_s:cvt_wu_s1\|cvt_wu_s_0002:cvt_wu_s_inst\|dspba_delay:redist1_signX_uid25_fpToFxPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cvt_wu_s:cvt_wu_s1\|cvt_wu_s_0002:cvt_wu_s_inst\|dspba_delay:redist1_signX_uid25_fpToFxPTest_b_1\"" {  } { { "cvt_wu_s/cvt_wu_s_0002.vhd" "redist1_signX_uid25_fpToFxPTest_b_1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/cvt_wu_s/cvt_wu_s_0002.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456368204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmax_s fmax_s:fmax_s1 " "Elaborating entity \"fmax_s\" for hierarchy \"fmax_s:fmax_s1\"" {  } { { "FPALU.v" "fmax_s1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456368481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmax_s_0002 fmax_s:fmax_s1\|fmax_s_0002:fmax_s_inst " "Elaborating entity \"fmax_s_0002\" for hierarchy \"fmax_s:fmax_s1\|fmax_s_0002:fmax_s_inst\"" {  } { { "fmax_s.v" "fmax_s_inst" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmax_s.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456368503 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q fmax_s_0002.vhd(52) " "Verilog HDL or VHDL warning at fmax_s_0002.vhd(52): object \"VCC_q\" assigned a value but never read" {  } { { "fmax_s/fmax_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmax_s/fmax_s_0002.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604456368507 "|FPALU|fmax_s:fmax_s1|fmax_s_0002:fmax_s_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmin_s fmin_s:fmin_s1 " "Elaborating entity \"fmin_s\" for hierarchy \"fmin_s:fmin_s1\"" {  } { { "FPALU.v" "fmin_s1" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456368560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmin_s_0002 fmin_s:fmin_s1\|fmin_s_0002:fmin_s_inst " "Elaborating entity \"fmin_s_0002\" for hierarchy \"fmin_s:fmin_s1\|fmin_s_0002:fmin_s_inst\"" {  } { { "fmin_s.v" "fmin_s_inst" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmin_s.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456368578 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q fmin_s_0002.vhd(52) " "Verilog HDL or VHDL warning at fmin_s_0002.vhd(52): object \"VCC_q\" assigned a value but never read" {  } { { "fmin_s/fmin_s_0002.vhd" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/fmin_s/fmin_s_0002.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604456368582 "|FPALU|fmin_s:fmin_s1|fmin_s_0002:fmin_s_inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604456370660 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1466 " "1466 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604456371015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604456374880 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604456374880 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "98 " "Design contains 98 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[0\] " "Pin \"idatab\[0\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[1\] " "Pin \"idatab\[1\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[2\] " "Pin \"idatab\[2\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[3\] " "Pin \"idatab\[3\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[4\] " "Pin \"idatab\[4\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[5\] " "Pin \"idatab\[5\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[6\] " "Pin \"idatab\[6\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[7\] " "Pin \"idatab\[7\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[8\] " "Pin \"idatab\[8\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[9\] " "Pin \"idatab\[9\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[10\] " "Pin \"idatab\[10\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[11\] " "Pin \"idatab\[11\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[12\] " "Pin \"idatab\[12\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[13\] " "Pin \"idatab\[13\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[14\] " "Pin \"idatab\[14\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[15\] " "Pin \"idatab\[15\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[16\] " "Pin \"idatab\[16\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[17\] " "Pin \"idatab\[17\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[18\] " "Pin \"idatab\[18\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[19\] " "Pin \"idatab\[19\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[20\] " "Pin \"idatab\[20\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[21\] " "Pin \"idatab\[21\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[22\] " "Pin \"idatab\[22\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[23\] " "Pin \"idatab\[23\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[24\] " "Pin \"idatab\[24\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[25\] " "Pin \"idatab\[25\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[26\] " "Pin \"idatab\[26\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[27\] " "Pin \"idatab\[27\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[28\] " "Pin \"idatab\[28\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[29\] " "Pin \"idatab\[29\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[30\] " "Pin \"idatab\[30\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idatab\[31\] " "Pin \"idatab\[31\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[0\] " "Pin \"oresult\[0\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[1\] " "Pin \"oresult\[1\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[2\] " "Pin \"oresult\[2\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[3\] " "Pin \"oresult\[3\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[4\] " "Pin \"oresult\[4\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[5\] " "Pin \"oresult\[5\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[6\] " "Pin \"oresult\[6\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[7\] " "Pin \"oresult\[7\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[8\] " "Pin \"oresult\[8\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[9\] " "Pin \"oresult\[9\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[10\] " "Pin \"oresult\[10\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[11\] " "Pin \"oresult\[11\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[12\] " "Pin \"oresult\[12\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[13\] " "Pin \"oresult\[13\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[14\] " "Pin \"oresult\[14\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[15\] " "Pin \"oresult\[15\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[16\] " "Pin \"oresult\[16\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[17\] " "Pin \"oresult\[17\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[18\] " "Pin \"oresult\[18\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[19\] " "Pin \"oresult\[19\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[20\] " "Pin \"oresult\[20\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[21\] " "Pin \"oresult\[21\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[22\] " "Pin \"oresult\[22\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[23\] " "Pin \"oresult\[23\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[24\] " "Pin \"oresult\[24\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[25\] " "Pin \"oresult\[25\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[26\] " "Pin \"oresult\[26\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[27\] " "Pin \"oresult\[27\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[28\] " "Pin \"oresult\[28\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[29\] " "Pin \"oresult\[29\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[30\] " "Pin \"oresult\[30\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oresult\[31\] " "Pin \"oresult\[31\]\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "oreadye " "Pin \"oreadye\" is virtual output pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 18 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "istarte " "Pin \"istarte\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 15 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[31\] " "Pin \"idataa\[31\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[30\] " "Pin \"idataa\[30\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[29\] " "Pin \"idataa\[29\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[28\] " "Pin \"idataa\[28\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[27\] " "Pin \"idataa\[27\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[26\] " "Pin \"idataa\[26\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[25\] " "Pin \"idataa\[25\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[24\] " "Pin \"idataa\[24\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[23\] " "Pin \"idataa\[23\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[13\] " "Pin \"idataa\[13\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[17\] " "Pin \"idataa\[17\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[1\] " "Pin \"idataa\[1\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[9\] " "Pin \"idataa\[9\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[21\] " "Pin \"idataa\[21\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[5\] " "Pin \"idataa\[5\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[15\] " "Pin \"idataa\[15\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[19\] " "Pin \"idataa\[19\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[3\] " "Pin \"idataa\[3\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[11\] " "Pin \"idataa\[11\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[7\] " "Pin \"idataa\[7\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[14\] " "Pin \"idataa\[14\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[18\] " "Pin \"idataa\[18\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[2\] " "Pin \"idataa\[2\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[10\] " "Pin \"idataa\[10\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[22\] " "Pin \"idataa\[22\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[6\] " "Pin \"idataa\[6\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[12\] " "Pin \"idataa\[12\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[20\] " "Pin \"idataa\[20\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[4\] " "Pin \"idataa\[4\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[16\] " "Pin \"idataa\[16\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[0\] " "Pin \"idataa\[0\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "idataa\[8\] " "Pin \"idataa\[8\]\" is virtual input pin" {  } { { "FPALU.v" "" { Text "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/FPALU.v" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1604456374967 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1604456374967 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "3 " "Ignored 3 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "oready " "Ignored Virtual Pin assignment to \"oready\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1604456374972 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "istart " "Ignored Virtual Pin assignment to \"istart\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1604456374972 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "icontrol " "Ignored Virtual Pin assignment to \"icontrol\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1604456374972 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1604456374972 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "353 " "Implemented 353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604456375163 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604456375163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "352 " "Implemented 352 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604456375163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604456375163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4931 " "Peak virtual memory: 4931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604456375247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 23:19:35 2020 " "Processing ended: Tue Nov 03 23:19:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604456375247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604456375247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604456375247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604456375247 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1604456377395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604456377404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 23:19:36 2020 " "Processing started: Tue Nov 03 23:19:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604456377404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1604456377404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPALU -c FPALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPALU -c FPALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1604456377404 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1604456377690 ""}
{ "Info" "0" "" "Project  = FPALU" {  } {  } 0 0 "Project  = FPALU" 0 0 "Fitter" 0 0 1604456377691 ""}
{ "Info" "0" "" "Revision = FPALU" {  } {  } 0 0 "Revision = FPALU" 0 0 "Fitter" 0 0 1604456377691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1604456378031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1604456378032 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPALU 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"FPALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604456378051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604456378123 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604456378123 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604456378723 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604456378768 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1604456379441 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1604456379766 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1604456396261 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "iclock~inputCLKENA0 75 global CLKCTRL_G10 " "iclock~inputCLKENA0 with 75 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1604456396411 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1604456396411 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604456396411 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604456396417 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604456396417 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604456396418 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1604456396419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1604456396419 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604456396419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604456396420 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1604456396420 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604456396420 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604456396494 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1604456396494 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604456396511 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPALU.sdc " "Synopsys Design Constraints File file not found: 'FPALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1604456405436 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1604456405436 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1604456405441 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1604456405441 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1604456405442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604456405454 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1604456405608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604456409177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604456412429 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604456414868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604456414868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604456416523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y35 X44_Y45 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45" {  } { { "loc" "" { Generic "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} { { 12 { 0 ""} 33 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1604456423893 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604456423893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1604456426832 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604456426832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604456426840 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.52 " "Total time spent on timing analysis during the Fitter is 1.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1604456429628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604456429688 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604456430360 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604456430361 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604456431214 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604456433278 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1604456433634 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/output_files/FPALU.fit.smsg " "Generated suppressed messages file X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/output_files/FPALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604456433766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 247 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 247 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6627 " "Peak virtual memory: 6627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604456435682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 23:20:35 2020 " "Processing ended: Tue Nov 03 23:20:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604456435682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604456435682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604456435682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604456435682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1604456437260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604456437268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 23:20:37 2020 " "Processing started: Tue Nov 03 23:20:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604456437268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1604456437268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPALU -c FPALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPALU -c FPALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1604456437268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1604456439015 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1604456447619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604456448378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 23:20:48 2020 " "Processing ended: Tue Nov 03 23:20:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604456448378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604456448378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604456448378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1604456448378 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1604456449149 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1604456450445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604456450453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 23:20:49 2020 " "Processing started: Tue Nov 03 23:20:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604456450453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1604456450453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPALU -c FPALU " "Command: quartus_sta FPALU -c FPALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1604456450453 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1604456450747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1604456455517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1604456455517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456455587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456455587 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPALU.sdc " "Synopsys Design Constraints File file not found: 'FPALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1604456456392 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456456392 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iclock iclock " "create_clock -period 1.000 -name iclock iclock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1604456456394 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604456456394 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1604456456396 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604456456396 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1604456456397 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1604456456418 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1604456456455 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604456456455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.103 " "Worst-case setup slack is -5.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456456458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456456458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.103            -158.992 iclock  " "   -5.103            -158.992 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456456458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456456458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456456467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456456467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 iclock  " "    0.297               0.000 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456456467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456456467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.674 " "Worst-case recovery slack is -0.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456456474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456456474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.674             -33.278 iclock  " "   -0.674             -33.278 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456456474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456456474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.555 " "Worst-case removal slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456456482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456456482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 iclock  " "    0.555               0.000 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456456482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456456482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456456485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456456485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -40.520 iclock  " "   -0.394             -40.520 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456456485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456456485 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604456456502 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604456456502 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1604456456508 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1604456456554 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1604456457888 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604456457977 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1604456457992 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604456457992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.147 " "Worst-case setup slack is -5.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456457995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456457995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.147            -159.346 iclock  " "   -5.147            -159.346 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456457995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456457995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.281 " "Worst-case hold slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456458004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456458004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 iclock  " "    0.281               0.000 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456458004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456458004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.610 " "Worst-case recovery slack is -0.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456458012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456458012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.610             -29.434 iclock  " "   -0.610             -29.434 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456458012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456458012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.511 " "Worst-case removal slack is 0.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456458021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456458021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 iclock  " "    0.511               0.000 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456458021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456458021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456458023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456458023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -45.297 iclock  " "   -0.394             -45.297 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456458023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456458023 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604456458039 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604456458039 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1604456458044 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1604456458251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1604456459400 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604456459482 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1604456459486 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604456459486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.579 " "Worst-case setup slack is -2.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.579             -78.022 iclock  " "   -2.579             -78.022 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456459493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 iclock  " "    0.171               0.000 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456459508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.022 " "Worst-case recovery slack is -0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022              -0.312 iclock  " "   -0.022              -0.312 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456459516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.293 " "Worst-case removal slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 iclock  " "    0.293               0.000 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456459524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.075 " "Worst-case minimum pulse width slack is -0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -5.561 iclock  " "   -0.075              -5.561 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456459528 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604456459543 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604456459543 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604456459543 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604456459543 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.368 ns " "Worst Case Available Settling Time: 0.368 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604456459543 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604456459543 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604456459543 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1604456459549 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604456459779 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1604456459783 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604456459783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.323 " "Worst-case setup slack is -2.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.323             -69.863 iclock  " "   -2.323             -69.863 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456459787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 iclock  " "    0.156               0.000 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456459795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.071 " "Worst-case recovery slack is 0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 iclock  " "    0.071               0.000 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456459803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.267 " "Worst-case removal slack is 0.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 iclock  " "    0.267               0.000 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456459812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.076 " "Worst-case minimum pulse width slack is -0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076              -5.693 iclock  " "   -0.076              -5.693 iclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604456459816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604456459816 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604456459832 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604456459832 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604456459832 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604456459832 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.398 ns " "Worst Case Available Settling Time: 0.398 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604456459832 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604456459832 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604456459832 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1604456460489 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1604456460492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5155 " "Peak virtual memory: 5155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604456460744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 23:21:00 2020 " "Processing ended: Tue Nov 03 23:21:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604456460744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604456460744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604456460744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1604456460744 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1604456462285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604456462292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 23:21:02 2020 " "Processing started: Tue Nov 03 23:21:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604456462292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1604456462292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPALU -c FPALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPALU -c FPALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1604456462292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1604456464822 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1604456464885 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPALU.svo X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/simulation/modelsim/ simulation " "Generated file FPALU.svo in folder \"X:/GitRepositories/oac-labs/oac-lab2/FPALU_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604456465444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604456465538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 23:21:05 2020 " "Processing ended: Tue Nov 03 23:21:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604456465538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604456465538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604456465538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1604456465538 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 274 s " "Quartus Prime Full Compilation was successful. 0 errors, 274 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1604456466292 ""}
