{
    "CompileStatus": "Successful",
    "CurCompileModules": [
        "...MASTER...",
        "lab5p1_test"
    ],
    "MlibObjs": {},
    "PrevCompiledModules": {
        "Multiplexer": {
            "UxyT3_d": {
                "mod": "Multiplexer",
                "bytes": 7812,
                "mode": 4,
                "out": "UxyT3_d.o",
                "archive": "archive.118/_prev_archive_1.a"
            }
        },
        "Decoder": {
            "t8TcA_d": {
                "mod": "Decoder",
                "bytes": 7919,
                "mode": 4,
                "out": "t8TcA_d.o",
                "archive": "archive.118/_prev_archive_1.a"
            }
        },
        "lab5p1_test": {
            "R7SEZ_d": {
                "mod": "lab5p1_test",
                "bytes": 45637,
                "archive": "archive.118/_13559_archive_1.a",
                "out": "R7SEZ_d.o",
                "mode": 4
            }
        },
        "std": {
            "reYIK_d": {
                "mod": "std",
                "bytes": 29004,
                "mode": 4,
                "out": "reYIK_d.o",
                "archive": "archive.118/_prev_archive_1.a"
            }
        },
        "Adder": {
            "xUt1z_d": {
                "mod": "Adder",
                "bytes": 7492,
                "mode": 4,
                "out": "xUt1z_d.o",
                "archive": "archive.118/_prev_archive_1.a"
            }
        },
        "BarrelShiftRegister": {
            "ts568_d": {
                "mod": "BarrelShiftRegister",
                "bytes": 7571,
                "mode": 4,
                "out": "ts568_d.o",
                "archive": "archive.118/_prev_archive_1.a"
            }
        },
        "Register": {
            "kynWL_d": {
                "mod": "Register",
                "bytes": 7597,
                "mode": 4,
                "out": "kynWL_d.o",
                "archive": "archive.118/_prev_archive_1.a"
            }
        },
        "ShiftRegister": {
            "WB1J1_d": {
                "mod": "ShiftRegister",
                "bytes": 7515,
                "mode": 4,
                "out": "WB1J1_d.o",
                "archive": "archive.118/_prev_archive_1.a"
            }
        },
        "Mux2to1": {
            "wxUbx_d": {
                "mod": "Mux2to1",
                "bytes": 6880,
                "mode": 4,
                "out": "wxUbx_d.o",
                "archive": "archive.118/_prev_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "mod": "...MASTER...",
                "bytes": 9791,
                "archive": "archive.118/_13559_archive_1.a",
                "out": "amcQw_d.o",
                "mode": 4
            }
        }
    },
    "CurCompileUdps": {},
    "NameTable": {
        "BarrelShiftRegister": [
            "BarrelShiftRegister",
            "ts568",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "Adder": [
            "Adder",
            "xUt1z",
            "module"
        ],
        "Multiplexer": [
            "Multiplexer",
            "UxyT3",
            "module"
        ],
        "ShiftRegister": [
            "ShiftRegister",
            "WB1J1",
            "module"
        ],
        "Mux2to1": [
            "Mux2to1",
            "wxUbx",
            "module"
        ],
        "Decoder": [
            "Decoder",
            "t8TcA",
            "module"
        ],
        "Register": [
            "Register",
            "kynWL",
            "module"
        ],
        "lab5p1_test": [
            "lab5p1_test",
            "R7SEZ",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 75890
    },
    "Misc": {
        "cwd": "/afs/ece.cmu.edu/usr/bhung/Private/lab5",
        "daidir": "simv.daidir",
        "csrc_abs": "/afs/ece.cmu.edu/usr/bhung/Private/lab5/csrc",
        "csrc": "csrc",
        "default_output_dir": "csrc",
        "daidir_abs": "/afs/ece.cmu.edu/usr/bhung/Private/lab5/simv.daidir",
        "archive_dir": "archive.118"
    },
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "stat": {
        "nMops": 3629
    },
    "CompileProcesses": [
        "cgproc.13559.json"
    ]
}