// Seed: 2766995276
module module_0 (
    input  tri0  module_0,
    output tri   id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  wire  id_4
);
  tri0 id_6 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    inout tri1 id_2,
    input tri1 id_3,
    output tri id_4,
    input supply0 id_5,
    output tri0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input wor id_11,
    input tri id_12,
    output tri1 id_13,
    input supply0 id_14,
    input wand id_15,
    input uwire id_16,
    output supply0 id_17
);
  assign id_13 = 1'b0;
  tri1 id_19, id_20, id_21, id_22, id_23;
  module_0(
      id_0, id_6, id_2, id_10, id_11
  );
  wire id_24;
  assign id_21 = id_16 - 1'h0;
endmodule
