-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
-- Date        : Wed Dec 17 01:04:23 2025
-- Host        : Dragon3 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Xilinx/MyXilinxProjects/CPUDrivenGPUTest4/CPUDrivenGPUTest4.gen/sources_1/bd/MainDesign/ip/MainDesign_DepthInterpolator_0_0/MainDesign_DepthInterpolator_0_0_sim_netlist.vhdl
-- Design      : MainDesign_DepthInterpolator_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcku5p-ffvb676-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MainDesign_DepthInterpolator_0_0_SimpleFIFO is
  port (
    DOA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOF : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOG : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FIFO_NextElementDataRd__0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    clk_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \CurrentSize_reg[2]_0\ : out STD_LOGIC;
    \CurrentSize_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_IsFull : out STD_LOGIC;
    \lastCyclePosY_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    clk : in STD_LOGIC;
    PixelXYFIFO_PushElement : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PixelXYFIFO_PopElement : in STD_LOGIC;
    \passedPixelXYShiftReg_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \DEPTH_PosY_reg[9]\ : in STD_LOGIC;
    DBG_IdleVector : in STD_LOGIC_VECTOR ( 0 to 0 );
    lastCyclePosY : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MainDesign_DepthInterpolator_0_0_SimpleFIFO : entity is "SimpleFIFO";
end MainDesign_DepthInterpolator_0_0_SimpleFIFO;

architecture STRUCTURE of MainDesign_DepthInterpolator_0_0_SimpleFIFO is
  signal CurrentRdPtr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal CurrentSize10_out : STD_LOGIC;
  signal \CurrentSize[0]_i_1_n_0\ : STD_LOGIC;
  signal \CurrentSize[1]_i_1_n_0\ : STD_LOGIC;
  signal \CurrentSize[2]_i_1_n_0\ : STD_LOGIC;
  signal \CurrentSize[3]_i_1_n_0\ : STD_LOGIC;
  signal \CurrentSize[4]_i_1_n_0\ : STD_LOGIC;
  signal \CurrentSize[4]_i_2_n_0\ : STD_LOGIC;
  signal CurrentSize_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal CurrentWrPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^doc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dod\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^doe\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^fifo_nextelementdatard__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^clk_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^clk_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_DataArray_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_31_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_31_28_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_31_28_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CurrentRdPtr_rep[1]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \CurrentRdPtr_rep[2]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \CurrentRdPtr_rep[3]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \CurrentRdPtr_rep[4]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \CurrentSize[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \CurrentSize[2]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \CurrentWrPtr[1]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \CurrentWrPtr[2]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \CurrentWrPtr[3]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \CurrentWrPtr[4]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \DBG_IdleVector[8]_INST_0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \DEPTH_PosX[0]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \DEPTH_PosX[1]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \DEPTH_PosX[2]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \DEPTH_PosX[3]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \DEPTH_PosX[4]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \DEPTH_PosX[5]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \DEPTH_PosX[6]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \DEPTH_PosX[7]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \DEPTH_PosX[8]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \DEPTH_PosX[9]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \DEPTH_PosY[0]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \DEPTH_PosY[1]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \DEPTH_PosY[2]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \DEPTH_PosY[3]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \DEPTH_PosY[4]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \DEPTH_PosY[5]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \DEPTH_PosY[6]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \DEPTH_PosY[7]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \DEPTH_PosY[8]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \DEPTH_PosY[9]_i_1\ : label is "soft_lutpair252";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_31_0_13 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of DataArray_reg_0_31_0_13 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of DataArray_reg_0_31_0_13 : label is "MainDesign_DepthInterpolator_0_0/U0/PixelXYFIFO/DataArray_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of DataArray_reg_0_31_0_13 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of DataArray_reg_0_31_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of DataArray_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of DataArray_reg_0_31_0_13 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of DataArray_reg_0_31_0_13 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of DataArray_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of DataArray_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_31_14_27 : label is "";
  attribute RTL_RAM_BITS of DataArray_reg_0_31_14_27 : label is 1024;
  attribute RTL_RAM_NAME of DataArray_reg_0_31_14_27 : label is "MainDesign_DepthInterpolator_0_0/U0/PixelXYFIFO/DataArray_reg";
  attribute RTL_RAM_STYLE of DataArray_reg_0_31_14_27 : label is "auto";
  attribute RTL_RAM_TYPE of DataArray_reg_0_31_14_27 : label is "RAM_SDP";
  attribute ram_addr_begin of DataArray_reg_0_31_14_27 : label is 0;
  attribute ram_addr_end of DataArray_reg_0_31_14_27 : label is 31;
  attribute ram_offset of DataArray_reg_0_31_14_27 : label is 0;
  attribute ram_slice_begin of DataArray_reg_0_31_14_27 : label is 14;
  attribute ram_slice_end of DataArray_reg_0_31_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_31_28_31 : label is "";
  attribute RTL_RAM_BITS of DataArray_reg_0_31_28_31 : label is 1024;
  attribute RTL_RAM_NAME of DataArray_reg_0_31_28_31 : label is "MainDesign_DepthInterpolator_0_0/U0/PixelXYFIFO/DataArray_reg_0_31_28_31";
  attribute RTL_RAM_STYLE of DataArray_reg_0_31_28_31 : label is "NONE";
  attribute RTL_RAM_TYPE of DataArray_reg_0_31_28_31 : label is "RAM_SDP";
  attribute ram_addr_begin of DataArray_reg_0_31_28_31 : label is 0;
  attribute ram_addr_end of DataArray_reg_0_31_28_31 : label is 31;
  attribute ram_offset of DataArray_reg_0_31_28_31 : label is 0;
  attribute ram_slice_begin of DataArray_reg_0_31_28_31 : label is 28;
  attribute ram_slice_end of DataArray_reg_0_31_28_31 : label is 31;
  attribute SOFT_HLUTNM of TRICACHE_PopTriangleSlot_i_7 : label is "soft_lutpair240";
begin
  DOC(1 downto 0) <= \^doc\(1 downto 0);
  DOD(1 downto 0) <= \^dod\(1 downto 0);
  DOE(1 downto 0) <= \^doe\(1 downto 0);
  \FIFO_NextElementDataRd__0\(9 downto 0) <= \^fifo_nextelementdatard__0\(9 downto 0);
  clk_0(1 downto 0) <= \^clk_0\(1 downto 0);
  clk_1(1 downto 0) <= \^clk_1\(1 downto 0);
\CurrentRdPtr_reg_rep[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_PopElement,
      D => \plusOp__0\(0),
      Q => CurrentRdPtr(0),
      R => '0'
    );
\CurrentRdPtr_reg_rep[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_PopElement,
      D => \plusOp__0\(1),
      Q => CurrentRdPtr(1),
      R => '0'
    );
\CurrentRdPtr_reg_rep[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_PopElement,
      D => \plusOp__0\(2),
      Q => CurrentRdPtr(2),
      R => '0'
    );
\CurrentRdPtr_reg_rep[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_PopElement,
      D => \plusOp__0\(3),
      Q => CurrentRdPtr(3),
      R => '0'
    );
\CurrentRdPtr_reg_rep[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_PopElement,
      D => \plusOp__0\(4),
      Q => CurrentRdPtr(4),
      R => '0'
    );
\CurrentRdPtr_rep[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CurrentRdPtr(0),
      O => \plusOp__0\(0)
    );
\CurrentRdPtr_rep[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CurrentRdPtr(0),
      I1 => CurrentRdPtr(1),
      O => \plusOp__0\(1)
    );
\CurrentRdPtr_rep[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => CurrentRdPtr(0),
      I1 => CurrentRdPtr(1),
      I2 => CurrentRdPtr(2),
      O => \plusOp__0\(2)
    );
\CurrentRdPtr_rep[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => CurrentRdPtr(1),
      I1 => CurrentRdPtr(0),
      I2 => CurrentRdPtr(2),
      I3 => CurrentRdPtr(3),
      O => \plusOp__0\(3)
    );
\CurrentRdPtr_rep[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => CurrentRdPtr(2),
      I1 => CurrentRdPtr(0),
      I2 => CurrentRdPtr(1),
      I3 => CurrentRdPtr(3),
      I4 => CurrentRdPtr(4),
      O => \plusOp__0\(4)
    );
\CurrentSize[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CurrentSize_reg(0),
      O => \CurrentSize[0]_i_1_n_0\
    );
\CurrentSize[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => CurrentSize_reg(0),
      I1 => PixelXYFIFO_PushElement,
      I2 => PixelXYFIFO_PopElement,
      I3 => CurrentSize_reg(1),
      O => \CurrentSize[1]_i_1_n_0\
    );
\CurrentSize[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708AE51"
    )
        port map (
      I0 => CurrentSize_reg(0),
      I1 => PixelXYFIFO_PushElement,
      I2 => PixelXYFIFO_PopElement,
      I3 => CurrentSize_reg(2),
      I4 => CurrentSize_reg(1),
      O => \CurrentSize[2]_i_1_n_0\
    );
\CurrentSize[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => PixelXYFIFO_PopElement,
      I1 => PixelXYFIFO_PushElement,
      I2 => CurrentSize_reg(0),
      I3 => CurrentSize_reg(1),
      I4 => CurrentSize_reg(3),
      I5 => CurrentSize_reg(2),
      O => \CurrentSize[3]_i_1_n_0\
    );
\CurrentSize[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PixelXYFIFO_PushElement,
      I1 => PixelXYFIFO_PopElement,
      O => \CurrentSize[4]_i_1_n_0\
    );
\CurrentSize[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => CurrentSize_reg(1),
      I1 => CurrentSize_reg(0),
      I2 => CurrentSize10_out,
      I3 => CurrentSize_reg(2),
      I4 => CurrentSize_reg(4),
      I5 => CurrentSize_reg(3),
      O => \CurrentSize[4]_i_2_n_0\
    );
\CurrentSize[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PixelXYFIFO_PushElement,
      I1 => PixelXYFIFO_PopElement,
      O => CurrentSize10_out
    );
\CurrentSize_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[4]_i_1_n_0\,
      D => \CurrentSize[0]_i_1_n_0\,
      Q => CurrentSize_reg(0),
      R => '0'
    );
\CurrentSize_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[4]_i_1_n_0\,
      D => \CurrentSize[1]_i_1_n_0\,
      Q => CurrentSize_reg(1),
      R => '0'
    );
\CurrentSize_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[4]_i_1_n_0\,
      D => \CurrentSize[2]_i_1_n_0\,
      Q => CurrentSize_reg(2),
      R => '0'
    );
\CurrentSize_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[4]_i_1_n_0\,
      D => \CurrentSize[3]_i_1_n_0\,
      Q => CurrentSize_reg(3),
      R => '0'
    );
\CurrentSize_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[4]_i_1_n_0\,
      D => \CurrentSize[4]_i_2_n_0\,
      Q => CurrentSize_reg(4),
      R => '0'
    );
\CurrentWrPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CurrentWrPtr_reg(0),
      O => plusOp(0)
    );
\CurrentWrPtr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CurrentWrPtr_reg(0),
      I1 => CurrentWrPtr_reg(1),
      O => plusOp(1)
    );
\CurrentWrPtr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => CurrentWrPtr_reg(0),
      I1 => CurrentWrPtr_reg(1),
      I2 => CurrentWrPtr_reg(2),
      O => plusOp(2)
    );
\CurrentWrPtr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => CurrentWrPtr_reg(1),
      I1 => CurrentWrPtr_reg(0),
      I2 => CurrentWrPtr_reg(2),
      I3 => CurrentWrPtr_reg(3),
      O => plusOp(3)
    );
\CurrentWrPtr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => CurrentWrPtr_reg(2),
      I1 => CurrentWrPtr_reg(0),
      I2 => CurrentWrPtr_reg(1),
      I3 => CurrentWrPtr_reg(3),
      I4 => CurrentWrPtr_reg(4),
      O => plusOp(4)
    );
\CurrentWrPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_PushElement,
      D => plusOp(0),
      Q => CurrentWrPtr_reg(0),
      R => '0'
    );
\CurrentWrPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_PushElement,
      D => plusOp(1),
      Q => CurrentWrPtr_reg(1),
      R => '0'
    );
\CurrentWrPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_PushElement,
      D => plusOp(2),
      Q => CurrentWrPtr_reg(2),
      R => '0'
    );
\CurrentWrPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_PushElement,
      D => plusOp(3),
      Q => CurrentWrPtr_reg(3),
      R => '0'
    );
\CurrentWrPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_PushElement,
      D => plusOp(4),
      Q => CurrentWrPtr_reg(4),
      R => '0'
    );
\DBG_IdleVector[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => CurrentSize_reg(3),
      I1 => CurrentSize_reg(1),
      I2 => CurrentSize_reg(0),
      I3 => CurrentSize_reg(4),
      I4 => CurrentSize_reg(2),
      O => \CurrentSize_reg[3]_0\(0)
    );
\DEPTH_PosX[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \passedPixelXYShiftReg_reg[9]\(0),
      I1 => \DEPTH_PosY_reg[9]\,
      I2 => \^clk_0\(0),
      O => D(0)
    );
\DEPTH_PosX[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \passedPixelXYShiftReg_reg[9]\(1),
      I1 => \DEPTH_PosY_reg[9]\,
      I2 => \^clk_0\(1),
      O => D(1)
    );
\DEPTH_PosX[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \passedPixelXYShiftReg_reg[9]\(2),
      I1 => \DEPTH_PosY_reg[9]\,
      I2 => \^clk_1\(0),
      O => D(2)
    );
\DEPTH_PosX[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \passedPixelXYShiftReg_reg[9]\(3),
      I1 => \DEPTH_PosY_reg[9]\,
      I2 => \^clk_1\(1),
      O => D(3)
    );
\DEPTH_PosX[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \passedPixelXYShiftReg_reg[9]\(4),
      I1 => \DEPTH_PosY_reg[9]\,
      I2 => \^doc\(0),
      O => D(4)
    );
\DEPTH_PosX[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \passedPixelXYShiftReg_reg[9]\(5),
      I1 => \DEPTH_PosY_reg[9]\,
      I2 => \^doc\(1),
      O => D(5)
    );
\DEPTH_PosX[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \passedPixelXYShiftReg_reg[9]\(6),
      I1 => \DEPTH_PosY_reg[9]\,
      I2 => \^dod\(0),
      O => D(6)
    );
\DEPTH_PosX[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \passedPixelXYShiftReg_reg[9]\(7),
      I1 => \DEPTH_PosY_reg[9]\,
      I2 => \^dod\(1),
      O => D(7)
    );
\DEPTH_PosX[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \passedPixelXYShiftReg_reg[9]\(8),
      I1 => \DEPTH_PosY_reg[9]\,
      I2 => \^doe\(0),
      O => D(8)
    );
\DEPTH_PosX[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \passedPixelXYShiftReg_reg[9]\(9),
      I1 => \DEPTH_PosY_reg[9]\,
      I2 => \^doe\(1),
      O => D(9)
    );
\DEPTH_PosY[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCyclePosY(0),
      I1 => \^fifo_nextelementdatard__0\(0),
      I2 => \DEPTH_PosY_reg[9]\,
      O => \lastCyclePosY_reg[9]\(0)
    );
\DEPTH_PosY[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCyclePosY(1),
      I1 => \^fifo_nextelementdatard__0\(1),
      I2 => \DEPTH_PosY_reg[9]\,
      O => \lastCyclePosY_reg[9]\(1)
    );
\DEPTH_PosY[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCyclePosY(2),
      I1 => \^fifo_nextelementdatard__0\(2),
      I2 => \DEPTH_PosY_reg[9]\,
      O => \lastCyclePosY_reg[9]\(2)
    );
\DEPTH_PosY[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCyclePosY(3),
      I1 => \^fifo_nextelementdatard__0\(3),
      I2 => \DEPTH_PosY_reg[9]\,
      O => \lastCyclePosY_reg[9]\(3)
    );
\DEPTH_PosY[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCyclePosY(4),
      I1 => \^fifo_nextelementdatard__0\(4),
      I2 => \DEPTH_PosY_reg[9]\,
      O => \lastCyclePosY_reg[9]\(4)
    );
\DEPTH_PosY[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCyclePosY(5),
      I1 => \^fifo_nextelementdatard__0\(5),
      I2 => \DEPTH_PosY_reg[9]\,
      O => \lastCyclePosY_reg[9]\(5)
    );
\DEPTH_PosY[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCyclePosY(6),
      I1 => \^fifo_nextelementdatard__0\(6),
      I2 => \DEPTH_PosY_reg[9]\,
      O => \lastCyclePosY_reg[9]\(6)
    );
\DEPTH_PosY[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCyclePosY(7),
      I1 => \^fifo_nextelementdatard__0\(7),
      I2 => \DEPTH_PosY_reg[9]\,
      O => \lastCyclePosY_reg[9]\(7)
    );
\DEPTH_PosY[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCyclePosY(8),
      I1 => \^fifo_nextelementdatard__0\(8),
      I2 => \DEPTH_PosY_reg[9]\,
      O => \lastCyclePosY_reg[9]\(8)
    );
\DEPTH_PosY[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCyclePosY(9),
      I1 => \^fifo_nextelementdatard__0\(9),
      I2 => \DEPTH_PosY_reg[9]\,
      O => \lastCyclePosY_reg[9]\(9)
    );
DataArray_reg_0_31_0_13: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => CurrentRdPtr(4 downto 0),
      ADDRB(4 downto 0) => CurrentRdPtr(4 downto 0),
      ADDRC(4 downto 0) => CurrentRdPtr(4 downto 0),
      ADDRD(4 downto 0) => CurrentRdPtr(4 downto 0),
      ADDRE(4 downto 0) => CurrentRdPtr(4 downto 0),
      ADDRF(4 downto 0) => CurrentRdPtr(4 downto 0),
      ADDRG(4 downto 0) => CurrentRdPtr(4 downto 0),
      ADDRH(4 downto 0) => CurrentWrPtr_reg(4 downto 0),
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => Q(7 downto 6),
      DIE(1 downto 0) => Q(9 downto 8),
      DIF(1 downto 0) => Q(11 downto 10),
      DIG(1 downto 0) => Q(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \^clk_0\(1 downto 0),
      DOB(1 downto 0) => \^clk_1\(1 downto 0),
      DOC(1 downto 0) => \^doc\(1 downto 0),
      DOD(1 downto 0) => \^dod\(1 downto 0),
      DOE(1 downto 0) => \^doe\(1 downto 0),
      DOF(1 downto 0) => DOF(1 downto 0),
      DOG(1 downto 0) => DOG(1 downto 0),
      DOH(1 downto 0) => NLW_DataArray_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => PixelXYFIFO_PushElement
    );
DataArray_reg_0_31_14_27: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => CurrentRdPtr(4 downto 0),
      ADDRB(4 downto 0) => CurrentRdPtr(4 downto 0),
      ADDRC(4 downto 0) => CurrentRdPtr(4 downto 0),
      ADDRD(4 downto 0) => CurrentRdPtr(4 downto 0),
      ADDRE(4 downto 0) => CurrentRdPtr(4 downto 0),
      ADDRF(4 downto 0) => CurrentRdPtr(4 downto 0),
      ADDRG(4 downto 0) => CurrentRdPtr(4 downto 0),
      ADDRH(4 downto 0) => CurrentWrPtr_reg(4 downto 0),
      DIA(1 downto 0) => Q(15 downto 14),
      DIB(1 downto 0) => Q(17 downto 16),
      DIC(1 downto 0) => Q(19 downto 18),
      DID(1 downto 0) => Q(21 downto 20),
      DIE(1 downto 0) => Q(23 downto 22),
      DIF(1 downto 0) => Q(25 downto 24),
      DIG(1 downto 0) => Q(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => clk_2(1 downto 0),
      DOB(1 downto 0) => \^fifo_nextelementdatard__0\(1 downto 0),
      DOC(1 downto 0) => \^fifo_nextelementdatard__0\(3 downto 2),
      DOD(1 downto 0) => \^fifo_nextelementdatard__0\(5 downto 4),
      DOE(1 downto 0) => \^fifo_nextelementdatard__0\(7 downto 6),
      DOF(1 downto 0) => \^fifo_nextelementdatard__0\(9 downto 8),
      DOG(1 downto 0) => clk_3(1 downto 0),
      DOH(1 downto 0) => NLW_DataArray_reg_0_31_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => PixelXYFIFO_PushElement
    );
DataArray_reg_0_31_28_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => CurrentRdPtr(4 downto 0),
      ADDRB(4 downto 0) => CurrentRdPtr(4 downto 0),
      ADDRC(4 downto 0) => CurrentRdPtr(4 downto 0),
      ADDRD(4 downto 0) => CurrentWrPtr_reg(4 downto 0),
      DIA(1 downto 0) => Q(29 downto 28),
      DIB(1 downto 0) => Q(31 downto 30),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => NLW_DataArray_reg_0_31_28_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_DataArray_reg_0_31_28_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => PixelXYFIFO_PushElement
    );
STATE_ConsumeStateSlot_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => CurrentSize_reg(2),
      I1 => CurrentSize_reg(4),
      I2 => CurrentSize_reg(0),
      I3 => CurrentSize_reg(1),
      I4 => CurrentSize_reg(3),
      I5 => DBG_IdleVector(0),
      O => \CurrentSize_reg[2]_0\
    );
TRICACHE_PopTriangleSlot_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => CurrentSize_reg(3),
      I1 => CurrentSize_reg(1),
      I2 => CurrentSize_reg(0),
      I3 => CurrentSize_reg(4),
      I4 => CurrentSize_reg(2),
      O => FIFO_IsFull
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MainDesign_DepthInterpolator_0_0_SimpleFIFO__parameterized1\ is
  port (
    \RASTOUT_FIFO_rd_data[79]\ : out STD_LOGIC;
    readFromFifo_reg : out STD_LOGIC;
    \RASTOUT_FIFO_rd_data[79]_0\ : out STD_LOGIC;
    \FSM_sequential_currentState_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_currentState_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_currentState_reg[1]_1\ : out STD_LOGIC;
    \RASTOUT_FIFO_rd_data[65]\ : out STD_LOGIC;
    outputDataSource_0 : out STD_LOGIC;
    \FSM_sequential_currentState_reg[1]_2\ : out STD_LOGIC;
    \FSM_sequential_currentState_reg[1]_3\ : out STD_LOGIC;
    \FSM_sequential_currentState_reg[1]_4\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_currentState_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CurrentSize_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_NextElementDataRd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    BarycentricBCFIFO_PushElement : in STD_LOGIC;
    BarycentricBCFIFO_PopElement : in STD_LOGIC;
    RASTOUT_FIFO_rd_data : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \CMD_IsIdle122_out__0\ : in STD_LOGIC;
    \currentState__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RASTOUT_FIFO_rd_en : in STD_LOGIC;
    outputProcessGoSignal : in STD_LOGIC;
    ATTR_FIFO_almost_full : in STD_LOGIC;
    \statCyclesIdle_reg[31]\ : in STD_LOGIC;
    \statCyclesIdle_reg[31]_0\ : in STD_LOGIC;
    TRICACHE_PopTriangleSlot_reg : in STD_LOGIC;
    DEPTH_DepthIsIdle : in STD_LOGIC;
    DBG_IdleVector : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \currentDepthState_reg[ColorWritesEnabled]\ : in STD_LOGIC;
    \currentDepthState_reg[ColorWritesEnabled]_0\ : in STD_LOGIC;
    RASTOUT_FIFO_empty : in STD_LOGIC;
    FIFO_IsFull : in STD_LOGIC;
    clk : in STD_LOGIC;
    BarycentricBCFIFO_InNewData : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MainDesign_DepthInterpolator_0_0_SimpleFIFO__parameterized1\ : entity is "SimpleFIFO";
end \MainDesign_DepthInterpolator_0_0_SimpleFIFO__parameterized1\;

architecture STRUCTURE of \MainDesign_DepthInterpolator_0_0_SimpleFIFO__parameterized1\ is
  signal BarycentricBCFIFO_IsFull : STD_LOGIC;
  signal \CMD_IsIdle118_out__0\ : STD_LOGIC;
  signal \CMD_IsIdle120_out__2\ : STD_LOGIC;
  signal \CurrentRdPtr_reg_rep_n_0_[0]\ : STD_LOGIC;
  signal \CurrentRdPtr_reg_rep_n_0_[1]\ : STD_LOGIC;
  signal \CurrentRdPtr_reg_rep_n_0_[2]\ : STD_LOGIC;
  signal \CurrentRdPtr_reg_rep_n_0_[3]\ : STD_LOGIC;
  signal \CurrentRdPtr_reg_rep_n_0_[4]\ : STD_LOGIC;
  signal CurrentSize10_out : STD_LOGIC;
  signal \CurrentSize[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \CurrentSize[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \CurrentSize[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \CurrentSize[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \CurrentSize[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \CurrentSize[4]_i_2__0_n_0\ : STD_LOGIC;
  signal CurrentSize_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^currentsize_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \CurrentWrPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \CurrentWrPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \CurrentWrPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \CurrentWrPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \CurrentWrPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fsm_sequential_currentstate_reg[1]_0\ : STD_LOGIC;
  signal TRICACHE_PopTriangleSlot_i_3_n_0 : STD_LOGIC;
  signal \currentDrawEventID[15]_i_2_n_0\ : STD_LOGIC;
  signal \currentState[2]_i_3_n_0\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_DataArray_reg_0_31_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_31_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_31_28_41_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_31_42_55_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_31_56_63_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_31_56_63_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_31_56_63_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_31_56_63_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CurrentRdPtr_rep[1]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \CurrentRdPtr_rep[2]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \CurrentRdPtr_rep[3]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \CurrentRdPtr_rep[4]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \CurrentSize[1]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \CurrentSize[2]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \CurrentWrPtr[1]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \CurrentWrPtr[2]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \CurrentWrPtr[3]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \CurrentWrPtr[4]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \DBG_IdleVector[9]_INST_0\ : label is "soft_lutpair6";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_31_0_13 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of DataArray_reg_0_31_0_13 : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of DataArray_reg_0_31_0_13 : label is "MainDesign_DepthInterpolator_0_0/U0/BarycentricBCFIFO/DataArray_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of DataArray_reg_0_31_0_13 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of DataArray_reg_0_31_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of DataArray_reg_0_31_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of DataArray_reg_0_31_0_13 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of DataArray_reg_0_31_0_13 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of DataArray_reg_0_31_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of DataArray_reg_0_31_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_31_14_27 : label is "";
  attribute RTL_RAM_BITS of DataArray_reg_0_31_14_27 : label is 2048;
  attribute RTL_RAM_NAME of DataArray_reg_0_31_14_27 : label is "MainDesign_DepthInterpolator_0_0/U0/BarycentricBCFIFO/DataArray_reg";
  attribute RTL_RAM_STYLE of DataArray_reg_0_31_14_27 : label is "auto";
  attribute RTL_RAM_TYPE of DataArray_reg_0_31_14_27 : label is "RAM_SDP";
  attribute ram_addr_begin of DataArray_reg_0_31_14_27 : label is 0;
  attribute ram_addr_end of DataArray_reg_0_31_14_27 : label is 31;
  attribute ram_offset of DataArray_reg_0_31_14_27 : label is 0;
  attribute ram_slice_begin of DataArray_reg_0_31_14_27 : label is 14;
  attribute ram_slice_end of DataArray_reg_0_31_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_31_28_41 : label is "";
  attribute RTL_RAM_BITS of DataArray_reg_0_31_28_41 : label is 2048;
  attribute RTL_RAM_NAME of DataArray_reg_0_31_28_41 : label is "MainDesign_DepthInterpolator_0_0/U0/BarycentricBCFIFO/DataArray_reg";
  attribute RTL_RAM_STYLE of DataArray_reg_0_31_28_41 : label is "auto";
  attribute RTL_RAM_TYPE of DataArray_reg_0_31_28_41 : label is "RAM_SDP";
  attribute ram_addr_begin of DataArray_reg_0_31_28_41 : label is 0;
  attribute ram_addr_end of DataArray_reg_0_31_28_41 : label is 31;
  attribute ram_offset of DataArray_reg_0_31_28_41 : label is 0;
  attribute ram_slice_begin of DataArray_reg_0_31_28_41 : label is 28;
  attribute ram_slice_end of DataArray_reg_0_31_28_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_31_42_55 : label is "";
  attribute RTL_RAM_BITS of DataArray_reg_0_31_42_55 : label is 2048;
  attribute RTL_RAM_NAME of DataArray_reg_0_31_42_55 : label is "MainDesign_DepthInterpolator_0_0/U0/BarycentricBCFIFO/DataArray_reg";
  attribute RTL_RAM_STYLE of DataArray_reg_0_31_42_55 : label is "auto";
  attribute RTL_RAM_TYPE of DataArray_reg_0_31_42_55 : label is "RAM_SDP";
  attribute ram_addr_begin of DataArray_reg_0_31_42_55 : label is 0;
  attribute ram_addr_end of DataArray_reg_0_31_42_55 : label is 31;
  attribute ram_offset of DataArray_reg_0_31_42_55 : label is 0;
  attribute ram_slice_begin of DataArray_reg_0_31_42_55 : label is 42;
  attribute ram_slice_end of DataArray_reg_0_31_42_55 : label is 55;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_31_56_63 : label is "";
  attribute RTL_RAM_BITS of DataArray_reg_0_31_56_63 : label is 2048;
  attribute RTL_RAM_NAME of DataArray_reg_0_31_56_63 : label is "MainDesign_DepthInterpolator_0_0/U0/BarycentricBCFIFO/DataArray_reg";
  attribute RTL_RAM_STYLE of DataArray_reg_0_31_56_63 : label is "auto";
  attribute RTL_RAM_TYPE of DataArray_reg_0_31_56_63 : label is "RAM_SDP";
  attribute ram_addr_begin of DataArray_reg_0_31_56_63 : label is 0;
  attribute ram_addr_end of DataArray_reg_0_31_56_63 : label is 31;
  attribute ram_offset of DataArray_reg_0_31_56_63 : label is 0;
  attribute ram_slice_begin of DataArray_reg_0_31_56_63 : label is 56;
  attribute ram_slice_end of DataArray_reg_0_31_56_63 : label is 63;
  attribute SOFT_HLUTNM of PixelXYFIFO_PushElement_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of STATE_ConsumeStateSlot_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of TRICACHE_PopTriangleSlot_i_6 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \currentDepthState[StencilPassOp][2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of readFromFifo_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \statCyclesWaitingForOutput[31]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \statCyclesWorking[31]_i_1\ : label is "soft_lutpair1";
begin
  \CurrentSize_reg[3]_0\(0) <= \^currentsize_reg[3]_0\(0);
  E(0) <= \^e\(0);
  \FSM_sequential_currentState_reg[1]_0\ <= \^fsm_sequential_currentstate_reg[1]_0\;
CMD_IsIdle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => RASTOUT_FIFO_rd_en,
      I1 => \CMD_IsIdle120_out__2\,
      I2 => outputProcessGoSignal,
      I3 => \CMD_IsIdle118_out__0\,
      I4 => \CMD_IsIdle122_out__0\,
      I5 => \currentState__0\(1),
      O => readFromFifo_reg
    );
\CurrentRdPtr_reg_rep[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_PopElement,
      D => \plusOp__2\(0),
      Q => \CurrentRdPtr_reg_rep_n_0_[0]\,
      R => '0'
    );
\CurrentRdPtr_reg_rep[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_PopElement,
      D => \plusOp__2\(1),
      Q => \CurrentRdPtr_reg_rep_n_0_[1]\,
      R => '0'
    );
\CurrentRdPtr_reg_rep[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_PopElement,
      D => \plusOp__2\(2),
      Q => \CurrentRdPtr_reg_rep_n_0_[2]\,
      R => '0'
    );
\CurrentRdPtr_reg_rep[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_PopElement,
      D => \plusOp__2\(3),
      Q => \CurrentRdPtr_reg_rep_n_0_[3]\,
      R => '0'
    );
\CurrentRdPtr_reg_rep[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_PopElement,
      D => \plusOp__2\(4),
      Q => \CurrentRdPtr_reg_rep_n_0_[4]\,
      R => '0'
    );
\CurrentRdPtr_rep[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CurrentRdPtr_reg_rep_n_0_[0]\,
      O => \plusOp__2\(0)
    );
\CurrentRdPtr_rep[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \CurrentRdPtr_reg_rep_n_0_[0]\,
      I1 => \CurrentRdPtr_reg_rep_n_0_[1]\,
      O => \plusOp__2\(1)
    );
\CurrentRdPtr_rep[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \CurrentRdPtr_reg_rep_n_0_[0]\,
      I1 => \CurrentRdPtr_reg_rep_n_0_[1]\,
      I2 => \CurrentRdPtr_reg_rep_n_0_[2]\,
      O => \plusOp__2\(2)
    );
\CurrentRdPtr_rep[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \CurrentRdPtr_reg_rep_n_0_[1]\,
      I1 => \CurrentRdPtr_reg_rep_n_0_[0]\,
      I2 => \CurrentRdPtr_reg_rep_n_0_[2]\,
      I3 => \CurrentRdPtr_reg_rep_n_0_[3]\,
      O => \plusOp__2\(3)
    );
\CurrentRdPtr_rep[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \CurrentRdPtr_reg_rep_n_0_[2]\,
      I1 => \CurrentRdPtr_reg_rep_n_0_[0]\,
      I2 => \CurrentRdPtr_reg_rep_n_0_[1]\,
      I3 => \CurrentRdPtr_reg_rep_n_0_[3]\,
      I4 => \CurrentRdPtr_reg_rep_n_0_[4]\,
      O => \plusOp__2\(4)
    );
\CurrentSize[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CurrentSize_reg(0),
      O => \CurrentSize[0]_i_1__0_n_0\
    );
\CurrentSize[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => CurrentSize_reg(0),
      I1 => BarycentricBCFIFO_PushElement,
      I2 => BarycentricBCFIFO_PopElement,
      I3 => CurrentSize_reg(1),
      O => \CurrentSize[1]_i_1__0_n_0\
    );
\CurrentSize[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708AE51"
    )
        port map (
      I0 => CurrentSize_reg(0),
      I1 => BarycentricBCFIFO_PushElement,
      I2 => BarycentricBCFIFO_PopElement,
      I3 => CurrentSize_reg(2),
      I4 => CurrentSize_reg(1),
      O => \CurrentSize[2]_i_1__0_n_0\
    );
\CurrentSize[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FFF4000B"
    )
        port map (
      I0 => BarycentricBCFIFO_PopElement,
      I1 => BarycentricBCFIFO_PushElement,
      I2 => CurrentSize_reg(0),
      I3 => CurrentSize_reg(1),
      I4 => CurrentSize_reg(3),
      I5 => CurrentSize_reg(2),
      O => \CurrentSize[3]_i_1__0_n_0\
    );
\CurrentSize[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => BarycentricBCFIFO_PushElement,
      I1 => BarycentricBCFIFO_PopElement,
      O => \CurrentSize[4]_i_1__0_n_0\
    );
\CurrentSize[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => CurrentSize_reg(1),
      I1 => CurrentSize_reg(0),
      I2 => CurrentSize10_out,
      I3 => CurrentSize_reg(2),
      I4 => CurrentSize_reg(4),
      I5 => CurrentSize_reg(3),
      O => \CurrentSize[4]_i_2__0_n_0\
    );
\CurrentSize[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => BarycentricBCFIFO_PushElement,
      I1 => BarycentricBCFIFO_PopElement,
      O => CurrentSize10_out
    );
\CurrentSize_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[4]_i_1__0_n_0\,
      D => \CurrentSize[0]_i_1__0_n_0\,
      Q => CurrentSize_reg(0),
      R => '0'
    );
\CurrentSize_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[4]_i_1__0_n_0\,
      D => \CurrentSize[1]_i_1__0_n_0\,
      Q => CurrentSize_reg(1),
      R => '0'
    );
\CurrentSize_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[4]_i_1__0_n_0\,
      D => \CurrentSize[2]_i_1__0_n_0\,
      Q => CurrentSize_reg(2),
      R => '0'
    );
\CurrentSize_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[4]_i_1__0_n_0\,
      D => \CurrentSize[3]_i_1__0_n_0\,
      Q => CurrentSize_reg(3),
      R => '0'
    );
\CurrentSize_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[4]_i_1__0_n_0\,
      D => \CurrentSize[4]_i_2__0_n_0\,
      Q => CurrentSize_reg(4),
      R => '0'
    );
\CurrentWrPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CurrentWrPtr_reg_n_0_[0]\,
      O => \plusOp__1\(0)
    );
\CurrentWrPtr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \CurrentWrPtr_reg_n_0_[0]\,
      I1 => \CurrentWrPtr_reg_n_0_[1]\,
      O => \plusOp__1\(1)
    );
\CurrentWrPtr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \CurrentWrPtr_reg_n_0_[0]\,
      I1 => \CurrentWrPtr_reg_n_0_[1]\,
      I2 => \CurrentWrPtr_reg_n_0_[2]\,
      O => \plusOp__1\(2)
    );
\CurrentWrPtr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \CurrentWrPtr_reg_n_0_[1]\,
      I1 => \CurrentWrPtr_reg_n_0_[0]\,
      I2 => \CurrentWrPtr_reg_n_0_[2]\,
      I3 => \CurrentWrPtr_reg_n_0_[3]\,
      O => \plusOp__1\(3)
    );
\CurrentWrPtr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \CurrentWrPtr_reg_n_0_[2]\,
      I1 => \CurrentWrPtr_reg_n_0_[0]\,
      I2 => \CurrentWrPtr_reg_n_0_[1]\,
      I3 => \CurrentWrPtr_reg_n_0_[3]\,
      I4 => \CurrentWrPtr_reg_n_0_[4]\,
      O => \plusOp__1\(4)
    );
\CurrentWrPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_PushElement,
      D => \plusOp__1\(0),
      Q => \CurrentWrPtr_reg_n_0_[0]\,
      R => '0'
    );
\CurrentWrPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_PushElement,
      D => \plusOp__1\(1),
      Q => \CurrentWrPtr_reg_n_0_[1]\,
      R => '0'
    );
\CurrentWrPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_PushElement,
      D => \plusOp__1\(2),
      Q => \CurrentWrPtr_reg_n_0_[2]\,
      R => '0'
    );
\CurrentWrPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_PushElement,
      D => \plusOp__1\(3),
      Q => \CurrentWrPtr_reg_n_0_[3]\,
      R => '0'
    );
\CurrentWrPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_PushElement,
      D => \plusOp__1\(4),
      Q => \CurrentWrPtr_reg_n_0_[4]\,
      R => '0'
    );
\DBG_IdleVector[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => CurrentSize_reg(3),
      I1 => CurrentSize_reg(1),
      I2 => CurrentSize_reg(0),
      I3 => CurrentSize_reg(4),
      I4 => CurrentSize_reg(2),
      O => \^currentsize_reg[3]_0\(0)
    );
DataArray_reg_0_31_0_13: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRA(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRA(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRA(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRA(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRB(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRB(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRB(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRB(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRB(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRC(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRC(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRC(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRC(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRC(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRD(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRD(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRD(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRD(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRD(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRE(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRE(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRE(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRE(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRE(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRF(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRF(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRF(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRF(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRF(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRG(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRG(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRG(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRG(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRG(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRH(4) => \CurrentWrPtr_reg_n_0_[4]\,
      ADDRH(3) => \CurrentWrPtr_reg_n_0_[3]\,
      ADDRH(2) => \CurrentWrPtr_reg_n_0_[2]\,
      ADDRH(1) => \CurrentWrPtr_reg_n_0_[1]\,
      ADDRH(0) => \CurrentWrPtr_reg_n_0_[0]\,
      DIA(1 downto 0) => BarycentricBCFIFO_InNewData(1 downto 0),
      DIB(1 downto 0) => BarycentricBCFIFO_InNewData(3 downto 2),
      DIC(1 downto 0) => BarycentricBCFIFO_InNewData(5 downto 4),
      DID(1 downto 0) => BarycentricBCFIFO_InNewData(7 downto 6),
      DIE(1 downto 0) => BarycentricBCFIFO_InNewData(9 downto 8),
      DIF(1 downto 0) => BarycentricBCFIFO_InNewData(11 downto 10),
      DIG(1 downto 0) => BarycentricBCFIFO_InNewData(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => FIFO_NextElementDataRd(1 downto 0),
      DOB(1 downto 0) => FIFO_NextElementDataRd(3 downto 2),
      DOC(1 downto 0) => FIFO_NextElementDataRd(5 downto 4),
      DOD(1 downto 0) => FIFO_NextElementDataRd(7 downto 6),
      DOE(1 downto 0) => FIFO_NextElementDataRd(9 downto 8),
      DOF(1 downto 0) => FIFO_NextElementDataRd(11 downto 10),
      DOG(1 downto 0) => FIFO_NextElementDataRd(13 downto 12),
      DOH(1 downto 0) => NLW_DataArray_reg_0_31_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => BarycentricBCFIFO_PushElement
    );
DataArray_reg_0_31_14_27: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRA(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRA(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRA(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRA(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRB(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRB(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRB(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRB(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRB(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRC(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRC(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRC(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRC(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRC(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRD(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRD(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRD(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRD(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRD(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRE(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRE(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRE(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRE(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRE(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRF(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRF(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRF(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRF(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRF(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRG(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRG(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRG(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRG(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRG(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRH(4) => \CurrentWrPtr_reg_n_0_[4]\,
      ADDRH(3) => \CurrentWrPtr_reg_n_0_[3]\,
      ADDRH(2) => \CurrentWrPtr_reg_n_0_[2]\,
      ADDRH(1) => \CurrentWrPtr_reg_n_0_[1]\,
      ADDRH(0) => \CurrentWrPtr_reg_n_0_[0]\,
      DIA(1 downto 0) => BarycentricBCFIFO_InNewData(15 downto 14),
      DIB(1 downto 0) => BarycentricBCFIFO_InNewData(17 downto 16),
      DIC(1 downto 0) => BarycentricBCFIFO_InNewData(19 downto 18),
      DID(1 downto 0) => BarycentricBCFIFO_InNewData(21 downto 20),
      DIE(1 downto 0) => BarycentricBCFIFO_InNewData(23 downto 22),
      DIF(1 downto 0) => BarycentricBCFIFO_InNewData(25 downto 24),
      DIG(1 downto 0) => BarycentricBCFIFO_InNewData(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => FIFO_NextElementDataRd(15 downto 14),
      DOB(1 downto 0) => FIFO_NextElementDataRd(17 downto 16),
      DOC(1 downto 0) => FIFO_NextElementDataRd(19 downto 18),
      DOD(1 downto 0) => FIFO_NextElementDataRd(21 downto 20),
      DOE(1 downto 0) => FIFO_NextElementDataRd(23 downto 22),
      DOF(1 downto 0) => FIFO_NextElementDataRd(25 downto 24),
      DOG(1 downto 0) => FIFO_NextElementDataRd(27 downto 26),
      DOH(1 downto 0) => NLW_DataArray_reg_0_31_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => BarycentricBCFIFO_PushElement
    );
DataArray_reg_0_31_28_41: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRA(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRA(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRA(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRA(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRB(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRB(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRB(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRB(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRB(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRC(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRC(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRC(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRC(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRC(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRD(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRD(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRD(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRD(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRD(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRE(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRE(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRE(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRE(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRE(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRF(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRF(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRF(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRF(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRF(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRG(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRG(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRG(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRG(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRG(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRH(4) => \CurrentWrPtr_reg_n_0_[4]\,
      ADDRH(3) => \CurrentWrPtr_reg_n_0_[3]\,
      ADDRH(2) => \CurrentWrPtr_reg_n_0_[2]\,
      ADDRH(1) => \CurrentWrPtr_reg_n_0_[1]\,
      ADDRH(0) => \CurrentWrPtr_reg_n_0_[0]\,
      DIA(1 downto 0) => BarycentricBCFIFO_InNewData(29 downto 28),
      DIB(1 downto 0) => BarycentricBCFIFO_InNewData(31 downto 30),
      DIC(1 downto 0) => BarycentricBCFIFO_InNewData(33 downto 32),
      DID(1 downto 0) => BarycentricBCFIFO_InNewData(35 downto 34),
      DIE(1 downto 0) => BarycentricBCFIFO_InNewData(37 downto 36),
      DIF(1 downto 0) => BarycentricBCFIFO_InNewData(39 downto 38),
      DIG(1 downto 0) => BarycentricBCFIFO_InNewData(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => FIFO_NextElementDataRd(29 downto 28),
      DOB(1 downto 0) => FIFO_NextElementDataRd(31 downto 30),
      DOC(1 downto 0) => FIFO_NextElementDataRd(33 downto 32),
      DOD(1 downto 0) => FIFO_NextElementDataRd(35 downto 34),
      DOE(1 downto 0) => FIFO_NextElementDataRd(37 downto 36),
      DOF(1 downto 0) => FIFO_NextElementDataRd(39 downto 38),
      DOG(1 downto 0) => FIFO_NextElementDataRd(41 downto 40),
      DOH(1 downto 0) => NLW_DataArray_reg_0_31_28_41_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => BarycentricBCFIFO_PushElement
    );
DataArray_reg_0_31_42_55: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRA(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRA(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRA(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRA(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRB(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRB(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRB(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRB(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRB(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRC(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRC(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRC(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRC(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRC(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRD(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRD(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRD(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRD(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRD(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRE(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRE(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRE(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRE(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRE(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRF(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRF(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRF(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRF(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRF(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRG(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRG(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRG(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRG(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRG(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRH(4) => \CurrentWrPtr_reg_n_0_[4]\,
      ADDRH(3) => \CurrentWrPtr_reg_n_0_[3]\,
      ADDRH(2) => \CurrentWrPtr_reg_n_0_[2]\,
      ADDRH(1) => \CurrentWrPtr_reg_n_0_[1]\,
      ADDRH(0) => \CurrentWrPtr_reg_n_0_[0]\,
      DIA(1 downto 0) => BarycentricBCFIFO_InNewData(43 downto 42),
      DIB(1 downto 0) => BarycentricBCFIFO_InNewData(45 downto 44),
      DIC(1 downto 0) => BarycentricBCFIFO_InNewData(47 downto 46),
      DID(1 downto 0) => BarycentricBCFIFO_InNewData(49 downto 48),
      DIE(1 downto 0) => BarycentricBCFIFO_InNewData(51 downto 50),
      DIF(1 downto 0) => BarycentricBCFIFO_InNewData(53 downto 52),
      DIG(1 downto 0) => BarycentricBCFIFO_InNewData(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => FIFO_NextElementDataRd(43 downto 42),
      DOB(1 downto 0) => FIFO_NextElementDataRd(45 downto 44),
      DOC(1 downto 0) => FIFO_NextElementDataRd(47 downto 46),
      DOD(1 downto 0) => FIFO_NextElementDataRd(49 downto 48),
      DOE(1 downto 0) => FIFO_NextElementDataRd(51 downto 50),
      DOF(1 downto 0) => FIFO_NextElementDataRd(53 downto 52),
      DOG(1 downto 0) => FIFO_NextElementDataRd(55 downto 54),
      DOH(1 downto 0) => NLW_DataArray_reg_0_31_42_55_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => BarycentricBCFIFO_PushElement
    );
DataArray_reg_0_31_56_63: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRA(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRA(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRA(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRA(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRB(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRB(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRB(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRB(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRB(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRC(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRC(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRC(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRC(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRC(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRD(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRD(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRD(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRD(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRD(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRE(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRE(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRE(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRE(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRE(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRF(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRF(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRF(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRF(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRF(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRG(4) => \CurrentRdPtr_reg_rep_n_0_[4]\,
      ADDRG(3) => \CurrentRdPtr_reg_rep_n_0_[3]\,
      ADDRG(2) => \CurrentRdPtr_reg_rep_n_0_[2]\,
      ADDRG(1) => \CurrentRdPtr_reg_rep_n_0_[1]\,
      ADDRG(0) => \CurrentRdPtr_reg_rep_n_0_[0]\,
      ADDRH(4) => \CurrentWrPtr_reg_n_0_[4]\,
      ADDRH(3) => \CurrentWrPtr_reg_n_0_[3]\,
      ADDRH(2) => \CurrentWrPtr_reg_n_0_[2]\,
      ADDRH(1) => \CurrentWrPtr_reg_n_0_[1]\,
      ADDRH(0) => \CurrentWrPtr_reg_n_0_[0]\,
      DIA(1 downto 0) => BarycentricBCFIFO_InNewData(57 downto 56),
      DIB(1 downto 0) => BarycentricBCFIFO_InNewData(59 downto 58),
      DIC(1 downto 0) => BarycentricBCFIFO_InNewData(61 downto 60),
      DID(1 downto 0) => BarycentricBCFIFO_InNewData(63 downto 62),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => FIFO_NextElementDataRd(57 downto 56),
      DOB(1 downto 0) => FIFO_NextElementDataRd(59 downto 58),
      DOC(1 downto 0) => FIFO_NextElementDataRd(61 downto 60),
      DOD(1 downto 0) => FIFO_NextElementDataRd(63 downto 62),
      DOE(1 downto 0) => NLW_DataArray_reg_0_31_56_63_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_DataArray_reg_0_31_56_63_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_DataArray_reg_0_31_56_63_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_DataArray_reg_0_31_56_63_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => BarycentricBCFIFO_PushElement
    );
\FSM_sequential_currentState[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000FF0100"
    )
        port map (
      I0 => \currentState__0\(1),
      I1 => \CMD_IsIdle122_out__0\,
      I2 => RASTOUT_FIFO_rd_data(2),
      I3 => \^e\(0),
      I4 => \currentState__0\(2),
      I5 => \currentState__0\(0),
      O => \FSM_sequential_currentState_reg[1]_4\
    );
PixelXYFIFO_PushElement_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => RASTOUT_FIFO_rd_data(2),
      I1 => \CMD_IsIdle122_out__0\,
      I2 => \CMD_IsIdle120_out__2\,
      I3 => \currentState__0\(1),
      O => \RASTOUT_FIFO_rd_data[79]\
    );
STATE_ConsumeStateSlot_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \currentState__0\(1),
      I1 => \CMD_IsIdle118_out__0\,
      I2 => \CMD_IsIdle122_out__0\,
      O => \FSM_sequential_currentState_reg[1]_2\
    );
STATE_ConsumeStateSlot_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => DBG_IdleVector(0),
      I1 => DBG_IdleVector(2),
      I2 => \^currentsize_reg[3]_0\(0),
      I3 => DBG_IdleVector(1),
      I4 => \currentDepthState_reg[ColorWritesEnabled]\,
      I5 => \currentDepthState_reg[ColorWritesEnabled]_0\,
      O => \CMD_IsIdle118_out__0\
    );
TRICACHE_PopTriangleSlot_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => TRICACHE_PopTriangleSlot_i_3_n_0,
      I1 => \CMD_IsIdle120_out__2\,
      I2 => TRICACHE_PopTriangleSlot_reg,
      I3 => RASTOUT_FIFO_rd_data(0),
      I4 => \currentState__0\(1),
      O => \RASTOUT_FIFO_rd_data[65]\
    );
TRICACHE_PopTriangleSlot_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \CMD_IsIdle118_out__0\,
      I1 => \statCyclesIdle_reg[31]_0\,
      I2 => \statCyclesIdle_reg[31]\,
      O => TRICACHE_PopTriangleSlot_i_3_n_0
    );
TRICACHE_PopTriangleSlot_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => RASTOUT_FIFO_empty,
      I1 => ATTR_FIFO_almost_full,
      I2 => BarycentricBCFIFO_IsFull,
      I3 => FIFO_IsFull,
      O => \CMD_IsIdle120_out__2\
    );
TRICACHE_PopTriangleSlot_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => CurrentSize_reg(3),
      I1 => CurrentSize_reg(1),
      I2 => CurrentSize_reg(0),
      I3 => CurrentSize_reg(4),
      I4 => CurrentSize_reg(2),
      O => BarycentricBCFIFO_IsFull
    );
\currentDepthState[StencilPassOp][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \currentState__0\(1),
      I1 => \CMD_IsIdle118_out__0\,
      I2 => \CMD_IsIdle122_out__0\,
      I3 => \currentState__0\(0),
      I4 => \currentState__0\(2),
      O => \FSM_sequential_currentState_reg[1]_3\
    );
\currentDrawEventID[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \currentState__0\(0),
      I1 => \currentState__0\(2),
      I2 => \currentDrawEventID[15]_i_2_n_0\,
      O => \FSM_sequential_currentState_reg[0]\(0)
    );
\currentDrawEventID[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \currentState__0\(1),
      I1 => \CMD_IsIdle122_out__0\,
      I2 => RASTOUT_FIFO_rd_data(2),
      I3 => \CMD_IsIdle120_out__2\,
      I4 => RASTOUT_FIFO_rd_data(1),
      I5 => TRICACHE_PopTriangleSlot_i_3_n_0,
      O => \currentDrawEventID[15]_i_2_n_0\
    );
\currentState[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => \currentState__0\(2),
      I1 => \currentState__0\(1),
      I2 => \currentState[2]_i_3_n_0\,
      I3 => \currentState__0\(0),
      I4 => DEPTH_DepthIsIdle,
      O => \^e\(0)
    );
\currentState[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE04AE04AE04EE04"
    )
        port map (
      I0 => \CMD_IsIdle122_out__0\,
      I1 => \CMD_IsIdle120_out__2\,
      I2 => RASTOUT_FIFO_rd_data(2),
      I3 => \CMD_IsIdle118_out__0\,
      I4 => \statCyclesIdle_reg[31]_0\,
      I5 => \statCyclesIdle_reg[31]\,
      O => \currentState[2]_i_3_n_0\
    );
outputDataSource_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F8F0F0F0F0"
    )
        port map (
      I0 => TRICACHE_PopTriangleSlot_i_3_n_0,
      I1 => \CMD_IsIdle120_out__2\,
      I2 => \currentState__0\(1),
      I3 => \currentState__0\(2),
      I4 => \currentState__0\(0),
      I5 => TRICACHE_PopTriangleSlot_reg,
      O => outputDataSource_0
    );
readFromFifo_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002022"
    )
        port map (
      I0 => \CMD_IsIdle120_out__2\,
      I1 => \CMD_IsIdle122_out__0\,
      I2 => TRICACHE_PopTriangleSlot_i_3_n_0,
      I3 => RASTOUT_FIFO_rd_data(2),
      I4 => \currentState__0\(1),
      O => \RASTOUT_FIFO_rd_data[79]_0\
    );
\statCyclesIdle[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \CMD_IsIdle118_out__0\,
      I1 => \currentState__0\(1),
      I2 => \currentState__0\(0),
      I3 => \currentState__0\(2),
      I4 => \statCyclesIdle_reg[31]\,
      I5 => \statCyclesIdle_reg[31]_0\,
      O => \^fsm_sequential_currentstate_reg[1]_0\
    );
\statCyclesWaitingForOutput[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \currentState__0\(1),
      I1 => \currentState__0\(0),
      I2 => \currentState__0\(2),
      I3 => ATTR_FIFO_almost_full,
      I4 => \^fsm_sequential_currentstate_reg[1]_0\,
      O => \FSM_sequential_currentState_reg[1]\
    );
\statCyclesWorking[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55545555"
    )
        port map (
      I0 => \^fsm_sequential_currentstate_reg[1]_0\,
      I1 => \currentState__0\(1),
      I2 => \currentState__0\(0),
      I3 => \currentState__0\(2),
      I4 => ATTR_FIFO_almost_full,
      O => \FSM_sequential_currentState_reg[1]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_ADD is
  port (
    p_1_in : out STD_LOGIC;
    addSameNumberDifferentSigns0 : out STD_LOGIC;
    \addEarlyOutBypassEnable0__0\ : out STD_LOGIC;
    addSameNumberDifferentSigns1_reg_0 : out STD_LOGIC;
    addFinalSignIsNeg_reg_0 : out STD_LOGIC;
    addEarlyOutBypassEnable1_reg_0 : out STD_LOGIC;
    \addDenormFlushedValB_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OADD_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pipelinedGoSignal_reg[8]\ : out STD_LOGIC;
    addEarlyOutBypassEnable0_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pipelinedAttr0_reg[8][30]__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pipelinedAttr0_reg[8][28]__0\ : out STD_LOGIC;
    \pipelinedAttr0_reg[8][28]__0_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \OADD_reg[28]_0\ : out STD_LOGIC;
    addExponentDeltaAMinusB0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addPostAddMantissa1_reg[25]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addExponentDeltaAMinusBShiftTooFar_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    OMUL : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \addDenormFlushedValA_reg[30]_0\ : in STD_LOGIC;
    addSameNumberDifferentSigns00 : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    addExponentDeltaAMinusBShiftTooFar_reg_1 : in STD_LOGIC;
    addExponentDeltaBMinusAShiftTooFar_reg_0 : in STD_LOGIC;
    addExponentDeltaAMinusB0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addEarlyOutBypassEnable0_reg_1 : in STD_LOGIC;
    addSameNumberDifferentSigns1_reg_1 : in STD_LOGIC;
    addFinalSignIsNeg_reg_1 : in STD_LOGIC;
    addEarlyOutBypassEnable1_reg_1 : in STD_LOGIC;
    \addEarlyOutBypassEnable0__0_1\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[0]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[1]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[2]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[3]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[4]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[5]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[6]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[7]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[8]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[9]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[10]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[11]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[12]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[13]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[14]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[15]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[16]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[17]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[18]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[19]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[20]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[21]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[22]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[23]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[24]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[25]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[26]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[27]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[28]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[29]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[30]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[31]_0\ : in STD_LOGIC;
    comBIsDenormal : in STD_LOGIC;
    \addExponentDeltaAMinusB_reg[4]_0\ : in STD_LOGIC;
    \addExponentDeltaAMinusB_reg[5]_0\ : in STD_LOGIC;
    \addExponentDeltaAMinusB_reg[6]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[31]_1\ : in STD_LOGIC;
    GetFloatIsINF013_in : in STD_LOGIC;
    multResultAttr20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addDenormFlushedValB_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \addExponentDeltaBMinusA_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \addEarlyOutBypass0_reg[31]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addEarlyOutBypass0_reg[31]_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \OADD_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addMaxVal1_reg[23]_0\ : in STD_LOGIC;
    addEarlyOutBypassEnable2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_ADD : entity is "StandaloneFloatALU_ADD";
end MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_ADD;

architecture STRUCTURE of MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_ADD is
  signal \ADDStage1.mantissaMin0\ : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \ADDStage2.postAddMantissa0\ : STD_LOGIC_VECTOR ( 24 downto 1 );
  signal \Adder1/GetFloatIsINF015_in\ : STD_LOGIC;
  signal \Adder1/GetFloatIsReal\ : STD_LOGIC;
  signal \Adder1/addEarlyOutBypassEnable00\ : STD_LOGIC;
  signal \Adder1/addEarlyOutBypassEnable01\ : STD_LOGIC;
  signal \Adder1/addEarlyOutBypassEnable0120_out\ : STD_LOGIC;
  signal \Adder1/addEarlyOutBypassEnable0123_out\ : STD_LOGIC;
  signal \Adder1/addEarlyOutBypassEnable013_out\ : STD_LOGIC;
  signal \Adder1/comAIsDenormal\ : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \OADD[0]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[0]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[10]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[10]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[11]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[11]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[11]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[12]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[12]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[12]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[13]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[13]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[13]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[14]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[14]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[14]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[15]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[15]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[15]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[15]_i_4_n_0\ : STD_LOGIC;
  signal \OADD[16]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[16]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[16]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[16]_i_4_n_0\ : STD_LOGIC;
  signal \OADD[17]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[17]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[17]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[17]_i_4_n_0\ : STD_LOGIC;
  signal \OADD[18]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[18]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[18]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[18]_i_4_n_0\ : STD_LOGIC;
  signal \OADD[19]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[19]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[19]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[1]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[1]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[20]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[20]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[20]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[21]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[21]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[21]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_10_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_11_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_4_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_5_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_6_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_7_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_8_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_9_n_0\ : STD_LOGIC;
  signal \OADD[23]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[24]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[25]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[25]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[26]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[26]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[27]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[27]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[28]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[28]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[29]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[2]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[2]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[2]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[30]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[30]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_4_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_5_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_6_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_7_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_8_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_9_n_0\ : STD_LOGIC;
  signal \OADD[3]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[3]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[4]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[4]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[5]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[5]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[6]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[6]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[7]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[7]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[7]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[8]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[8]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[8]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[9]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[9]_i_2_n_0\ : STD_LOGIC;
  signal OADD_Temp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \OADD_Temp[22]_i_1_n_0\ : STD_LOGIC;
  signal \OADD_Temp[22]_i_2_n_0\ : STD_LOGIC;
  signal \OADD_Temp[23]_i_1_n_0\ : STD_LOGIC;
  signal \OADD_Temp[24]_i_1_n_0\ : STD_LOGIC;
  signal \OADD_Temp[25]_i_1_n_0\ : STD_LOGIC;
  signal \OADD_Temp[26]_i_1_n_0\ : STD_LOGIC;
  signal \OADD_Temp[27]_i_1_n_0\ : STD_LOGIC;
  signal \OADD_Temp[28]_i_1_n_0\ : STD_LOGIC;
  signal \OADD_Temp[29]_i_1_n_0\ : STD_LOGIC;
  signal \OADD_Temp[30]_i_1_n_0\ : STD_LOGIC;
  signal \OADD_Temp[31]_i_1_n_0\ : STD_LOGIC;
  signal \^oadd_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal R : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal addALessThanB : STD_LOGIC;
  signal \addALessThanB_i_10__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_11__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_12__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_13__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_14__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_15__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_16__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_17__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_18__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_19__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_20__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_21__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_22__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_23__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_24__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_25__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_26__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_27__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_28__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_29__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_30__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_31__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_32__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_33__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_34__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_3__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_4__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_5__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_6__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_7__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_8__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_9__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_reg_i_1__0_n_1\ : STD_LOGIC;
  signal \addALessThanB_reg_i_1__0_n_2\ : STD_LOGIC;
  signal \addALessThanB_reg_i_1__0_n_3\ : STD_LOGIC;
  signal \addALessThanB_reg_i_1__0_n_4\ : STD_LOGIC;
  signal \addALessThanB_reg_i_1__0_n_5\ : STD_LOGIC;
  signal \addALessThanB_reg_i_1__0_n_6\ : STD_LOGIC;
  signal \addALessThanB_reg_i_1__0_n_7\ : STD_LOGIC;
  signal \addALessThanB_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_reg_i_2__0_n_1\ : STD_LOGIC;
  signal \addALessThanB_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \addALessThanB_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \addALessThanB_reg_i_2__0_n_4\ : STD_LOGIC;
  signal \addALessThanB_reg_i_2__0_n_5\ : STD_LOGIC;
  signal \addALessThanB_reg_i_2__0_n_6\ : STD_LOGIC;
  signal \addALessThanB_reg_i_2__0_n_7\ : STD_LOGIC;
  signal \addDenormFlushedValA[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[0]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[10]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[11]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[12]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[13]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[14]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[15]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[16]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[17]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[18]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[19]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[1]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[20]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[21]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[22]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[23]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[24]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[25]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[26]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[27]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[28]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[29]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[2]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[30]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[3]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[4]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[5]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[6]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[7]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[8]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[9]\ : STD_LOGIC;
  signal \^adddenormflushedvalb_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addDenormFlushedValB_reg_n_0_[0]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[10]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[11]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[12]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[13]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[14]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[15]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[16]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[17]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[18]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[19]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[1]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[20]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[21]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[22]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[23]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[24]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[25]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[26]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[27]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[28]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[29]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[2]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[30]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[3]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[4]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[5]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[6]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[7]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[8]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[9]\ : STD_LOGIC;
  signal addEarlyOutBypass0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \addEarlyOutBypass0[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[30]_i_6__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_21__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_22__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_23__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_26__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_27__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_9__0_n_0\ : STD_LOGIC;
  signal addEarlyOutBypass1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \addEarlyOutBypass1[0]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[10]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[11]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[12]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[13]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[14]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[15]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[16]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[17]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[18]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[19]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[1]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[20]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[21]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[22]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[23]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[24]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[25]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[26]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[27]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[28]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[29]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[2]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[30]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[31]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[3]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[4]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[5]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[6]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[7]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[8]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[9]_i_1_n_0\ : STD_LOGIC;
  signal \^addearlyoutbypassenable0__0\ : STD_LOGIC;
  signal \addEarlyOutBypassEnable0_i_3__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypassEnable0_i_4__0_n_0\ : STD_LOGIC;
  signal \^addearlyoutbypassenable1_reg_0\ : STD_LOGIC;
  signal addEarlyOutBypassEnable2_i_1_n_0 : STD_LOGIC;
  signal addEarlyOutBypassEnable2_reg_n_0 : STD_LOGIC;
  signal addExponentDeltaAMinusB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^addexponentdeltaaminusb0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addExponentDeltaAMinusBShiftTooFar : STD_LOGIC;
  signal \addExponentDeltaAMinusBShiftTooFar_i_2__0_n_0\ : STD_LOGIC;
  signal \^addexponentdeltaaminusbshifttoofar_reg_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[7]_i_5__0_n_0\ : STD_LOGIC;
  signal addExponentDeltaBMinusA : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal addExponentDeltaBMinusAShiftTooFar : STD_LOGIC;
  signal \addExponentDeltaBMinusAShiftTooFar_i_2__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[7]_i_5__0_n_0\ : STD_LOGIC;
  signal addFinalExp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \addFinalExp[0]_i_1_n_0\ : STD_LOGIC;
  signal \addFinalExp[1]_i_1_n_0\ : STD_LOGIC;
  signal \addFinalExp[2]_i_1_n_0\ : STD_LOGIC;
  signal \addFinalExp[3]_i_1_n_0\ : STD_LOGIC;
  signal \addFinalExp[4]_i_1_n_0\ : STD_LOGIC;
  signal \addFinalExp[5]_i_1_n_0\ : STD_LOGIC;
  signal \addFinalExp[5]_i_2_n_0\ : STD_LOGIC;
  signal \addFinalExp[6]_i_1_n_0\ : STD_LOGIC;
  signal \addFinalExp[6]_i_2_n_0\ : STD_LOGIC;
  signal \addFinalExp[7]_i_1_n_0\ : STD_LOGIC;
  signal \addFinalExp[7]_i_2_n_0\ : STD_LOGIC;
  signal \^addfinalsignisneg_reg_0\ : STD_LOGIC;
  signal addMaxVal1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addMaxVal1[23]_i_1_n_0\ : STD_LOGIC;
  signal \addMaxVal1[24]_i_1_n_0\ : STD_LOGIC;
  signal \addMaxVal1[25]_i_1_n_0\ : STD_LOGIC;
  signal \addMaxVal1[26]_i_1_n_0\ : STD_LOGIC;
  signal \addMaxVal1[27]_i_1_n_0\ : STD_LOGIC;
  signal \addMaxVal1[28]_i_1_n_0\ : STD_LOGIC;
  signal \addMaxVal1[29]_i_1_n_0\ : STD_LOGIC;
  signal \addMaxVal1[30]_i_2_n_0\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[23]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[24]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[25]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[26]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[27]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[28]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[29]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[30]\ : STD_LOGIC;
  signal addPostAddMantissa : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addPostAddMantissa1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addPostAddMantissa1[15]_i_10_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_11_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_12_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_13_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_14_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_15_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_16_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_17_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_18_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_19_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_20_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_21_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_22_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_23_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_24_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_25_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_26_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_27_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_28_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_29_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_30_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_31_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_32_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_33_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_34_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_35_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_36_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_37_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_38_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_39_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_3_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_40_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_41_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_42_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_43_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_44_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_45_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_46_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_4_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_5_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_6_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_7_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_8_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_9_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_10_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_11_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_12_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_13_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_14_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_15_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_16_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_17_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_18_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_19_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_20_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_21_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_22_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_23_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_24_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_25_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_26_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_27_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_28_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_29_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_30_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_31_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_32_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_34_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_35_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_36_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_37_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_38_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_39_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_3_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_40_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_41_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_42_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_43_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_45_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_46_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_47_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_48_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_49_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_4_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_50_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_51_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_52_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_53_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_54_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_55_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_56_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_57_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_58_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_5_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_60_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_61_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_62_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_63_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_64_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_65_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_66_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_67_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_68_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_69_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_6_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_70_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_71_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_72_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_73_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_74_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_75_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_76_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_7_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_8_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_9_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[25]_i_3_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[25]_i_4__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_10_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_11_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_12_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_13_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_14_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_15_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_16_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_17_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_18_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_19_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_20_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_21_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_22_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_23_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_24_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_25_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_26_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_27_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_28_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_29_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_30_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_31_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_32_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_33_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_34_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_35_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_36_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_37_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_38_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_39_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_3_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_40_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_41_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_42_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_43_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_44_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_45_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_46_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_47_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_48_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_49_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_4_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_50_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_51_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_52_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_53_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_54_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_55_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_56_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_57_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_58_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_5_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_6_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_7_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_8_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_9_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59_n_7\ : STD_LOGIC;
  signal \^addpostaddmantissa1_reg[25]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addPostAddMantissa1_reg[25]_i_2_n_14\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[25]_i_2_n_15\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[25]_i_2_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[0]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[10]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[11]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[12]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[13]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[14]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[15]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[16]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[17]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[18]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[19]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[1]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[20]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[21]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[22]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[23]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[24]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[2]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[3]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[4]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[5]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[6]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[7]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[8]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[9]\ : STD_LOGIC;
  signal \addPostAddMantissa[0]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[10]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[10]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[11]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[11]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[12]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[12]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[13]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[13]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[14]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[14]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[15]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[15]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_10_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_11_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_3_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_4_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_5_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_6_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_7_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_8_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_9_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[17]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[17]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[18]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[18]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[19]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[19]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[1]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[1]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[20]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[20]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[21]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[21]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[22]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[22]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[2]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[2]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[3]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[3]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[4]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[4]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[5]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[5]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[6]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[6]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[7]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[7]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_10_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_11_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_12_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_3_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_4_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_5_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_6_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_7_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_8_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_9_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[9]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[9]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_10_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_11_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_12_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_13_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_1_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_2_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_3_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_4_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_5_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_6_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_7_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_8_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_9_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_10_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_11_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_12_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_13_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_14_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_1_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_2_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_3_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_4_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_5_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_6_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_7_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_8_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_9_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_10_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_11_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_12_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_13_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_14_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_15_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_16_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_17_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_18_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_1_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_2_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_3_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_5_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_6_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_7_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_8_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_9_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[3]_i_1_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_10_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_11_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_2_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_3_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_4_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_5_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_6_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_7_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_8_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_9_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4_n_4\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4_n_5\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4_n_6\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4_n_7\ : STD_LOGIC;
  signal \^addsamenumberdifferentsigns0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_10__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_11__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_12__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_13__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_14__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_15__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_16__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_17__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_18__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_19__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_20__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_21__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_22__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_23__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_3__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_4__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_5__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_6__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_7__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_8__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_9__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_1__0_n_6\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_1__0_n_7\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_2__0_n_1\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_2__0_n_4\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_2__0_n_5\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_2__0_n_6\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_2__0_n_7\ : STD_LOGIC;
  signal \^addsamenumberdifferentsigns1_reg_0\ : STD_LOGIC;
  signal \in\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \^pipelinedattr0_reg[8][28]__0_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^pipelinedattr0_reg[8][30]__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_addALessThanB_reg_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_addALessThanB_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_addPostAddMantissa1_reg[23]_i_33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_addPostAddMantissa1_reg[23]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_addPostAddMantissa1_reg[25]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_addPostAddMantissa1_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_addRenormalizeShiftAmount_reg[2]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_addSameNumberDifferentSigns0_reg_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_addSameNumberDifferentSigns0_reg_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_addSameNumberDifferentSigns0_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \OADD[0]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \OADD[11]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \OADD[12]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \OADD[13]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \OADD[14]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \OADD[15]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \OADD[15]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \OADD[16]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \OADD[16]_i_4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \OADD[17]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \OADD[17]_i_4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \OADD[18]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \OADD[19]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \OADD[1]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \OADD[20]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \OADD[21]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \OADD[22]_i_11\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \OADD[22]_i_4\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \OADD[22]_i_5\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \OADD[22]_i_6\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \OADD[22]_i_8\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \OADD[22]_i_9\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \OADD[25]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \OADD[26]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \OADD[27]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \OADD[28]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \OADD[2]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \OADD[2]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \OADD[31]_i_8\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \OADD[31]_i_9\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \OADD_Temp[23]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \OADD_Temp[24]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \OADD_Temp[25]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \OADD_Temp[26]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \OADD_Temp[27]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \OADD_Temp[28]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \OADD_Temp[29]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \OADD_Temp[30]_i_1\ : label is "soft_lutpair59";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \addALessThanB_reg_i_1__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \addALessThanB_reg_i_2__0\ : label is 11;
  attribute SOFT_HLUTNM of \addDenormFlushedValA[30]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \addDenormFlushedValA[30]_i_3__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[23]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[30]_i_5__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_10__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_14__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_4__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_6__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[15]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[18]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[19]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[20]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[21]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[22]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[5]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[7]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \addEarlyOutBypassEnable0_i_2__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \addEarlyOutBypassEnable0_i_3__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[0]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[1]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \addExponentDeltaBMinusA[1]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \addExponentDeltaBMinusA[3]_i_3__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \addExponentDeltaBMinusA[5]_i_2__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \addExponentDeltaBMinusA[7]_i_3__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \addFinalExp[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \addFinalExp[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \addFinalExp[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \addFinalExp[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \addFinalExp[5]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \addMaxVal1[23]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \addMaxVal1[24]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \addMaxVal1[25]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \addMaxVal1[26]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \addMaxVal1[27]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \addMaxVal1[28]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \addMaxVal1[29]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \addMaxVal1[30]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[15]_i_46\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_20\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_21\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_29\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_30\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_31\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_24\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_46\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_48\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_49\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_50\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_51\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_52\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_53\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_54\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_55\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_56\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_57\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_58\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \addPostAddMantissa[10]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \addPostAddMantissa[10]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \addPostAddMantissa[11]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \addPostAddMantissa[12]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \addPostAddMantissa[13]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \addPostAddMantissa[14]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \addPostAddMantissa[15]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \addPostAddMantissa[16]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \addPostAddMantissa[17]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \addPostAddMantissa[18]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \addPostAddMantissa[19]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \addPostAddMantissa[1]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \addPostAddMantissa[20]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \addPostAddMantissa[22]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \addPostAddMantissa[2]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \addPostAddMantissa[3]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \addPostAddMantissa[4]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \addPostAddMantissa[5]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \addPostAddMantissa[6]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \addPostAddMantissa[7]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \addPostAddMantissa[8]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \addPostAddMantissa[9]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[0]_i_13\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[0]_i_8\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[1]_i_13\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[1]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[1]_i_7\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[1]_i_9\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[2]_i_18\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[2]_i_7\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[4]_i_11\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[4]_i_6\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[4]_i_9\ : label is "soft_lutpair33";
begin
  CO(0) <= \^co\(0);
  \OADD_reg[31]_0\(31 downto 0) <= \^oadd_reg[31]_0\(31 downto 0);
  \addDenormFlushedValB_reg[31]_0\(0) <= \^adddenormflushedvalb_reg[31]_0\(0);
  \addEarlyOutBypassEnable0__0\ <= \^addearlyoutbypassenable0__0\;
  addEarlyOutBypassEnable1_reg_0 <= \^addearlyoutbypassenable1_reg_0\;
  addExponentDeltaAMinusB0(7 downto 0) <= \^addexponentdeltaaminusb0\(7 downto 0);
  addExponentDeltaAMinusBShiftTooFar_reg_0 <= \^addexponentdeltaaminusbshifttoofar_reg_0\;
  addFinalSignIsNeg_reg_0 <= \^addfinalsignisneg_reg_0\;
  \addPostAddMantissa1_reg[25]_0\(0) <= \^addpostaddmantissa1_reg[25]_0\(0);
  addSameNumberDifferentSigns0 <= \^addsamenumberdifferentsigns0\;
  addSameNumberDifferentSigns1_reg_0 <= \^addsamenumberdifferentsigns1_reg_0\;
  p_1_in <= \^p_1_in\;
  \pipelinedAttr0_reg[8][28]__0_0\(6 downto 0) <= \^pipelinedattr0_reg[8][28]__0_0\(6 downto 0);
  \pipelinedAttr0_reg[8][30]__0\(0) <= \^pipelinedattr0_reg[8][30]__0\(0);
\OADD[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000AAAAC000"
    )
        port map (
      I0 => OADD_Temp(0),
      I1 => \OADD[2]_i_3_n_0\,
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      I3 => \OADD[0]_i_2_n_0\,
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      I5 => R(0),
      O => \OADD[0]_i_1_n_0\
    );
\OADD[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R(4),
      I1 => R(3),
      O => \OADD[0]_i_2_n_0\
    );
\OADD[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[11]_i_2_n_0\,
      I2 => \OADD[10]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(10),
      O => \OADD[10]_i_1_n_0\
    );
\OADD[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[3]\,
      I1 => R(2),
      I2 => \OADD[0]_i_2_n_0\,
      I3 => \addPostAddMantissa_reg_n_0_[7]\,
      I4 => R(1),
      I5 => \OADD[12]_i_3_n_0\,
      O => \OADD[10]_i_2_n_0\
    );
\OADD[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[12]_i_2_n_0\,
      I2 => \OADD[11]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(11),
      O => \OADD[11]_i_1_n_0\
    );
\OADD[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[11]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[13]_i_3_n_0\,
      O => \OADD[11]_i_2_n_0\
    );
\OADD[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[4]\,
      I1 => R(2),
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      I3 => \addPostAddMantissa_reg_n_0_[8]\,
      I4 => R(4),
      I5 => R(3),
      O => \OADD[11]_i_3_n_0\
    );
\OADD[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[13]_i_2_n_0\,
      I2 => \OADD[12]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(12),
      O => \OADD[12]_i_1_n_0\
    );
\OADD[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[12]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[14]_i_3_n_0\,
      O => \OADD[12]_i_2_n_0\
    );
\OADD[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[5]\,
      I1 => R(2),
      I2 => \addPostAddMantissa_reg_n_0_[1]\,
      I3 => \addPostAddMantissa_reg_n_0_[9]\,
      I4 => R(4),
      I5 => R(3),
      O => \OADD[12]_i_3_n_0\
    );
\OADD[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[14]_i_2_n_0\,
      I2 => \OADD[13]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(13),
      O => \OADD[13]_i_1_n_0\
    );
\OADD[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[13]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[15]_i_3_n_0\,
      O => \OADD[13]_i_2_n_0\
    );
\OADD[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[6]\,
      I1 => R(2),
      I2 => \addPostAddMantissa_reg_n_0_[2]\,
      I3 => \addPostAddMantissa_reg_n_0_[10]\,
      I4 => R(4),
      I5 => R(3),
      O => \OADD[13]_i_3_n_0\
    );
\OADD[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[15]_i_2_n_0\,
      I2 => \OADD[14]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(14),
      O => \OADD[14]_i_1_n_0\
    );
\OADD[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[14]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[16]_i_3_n_0\,
      O => \OADD[14]_i_2_n_0\
    );
\OADD[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[7]\,
      I1 => R(2),
      I2 => \addPostAddMantissa_reg_n_0_[3]\,
      I3 => \addPostAddMantissa_reg_n_0_[11]\,
      I4 => R(4),
      I5 => R(3),
      O => \OADD[14]_i_3_n_0\
    );
\OADD[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[16]_i_2_n_0\,
      I2 => \OADD[15]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(15),
      O => \OADD[15]_i_1_n_0\
    );
\OADD[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[15]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[17]_i_3_n_0\,
      O => \OADD[15]_i_2_n_0\
    );
\OADD[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[0]\,
      I1 => \addPostAddMantissa_reg_n_0_[8]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[15]_i_4_n_0\,
      O => \OADD[15]_i_3_n_0\
    );
\OADD[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[4]\,
      I1 => \addPostAddMantissa_reg_n_0_[12]\,
      I2 => R(4),
      I3 => R(3),
      O => \OADD[15]_i_4_n_0\
    );
\OADD[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[17]_i_2_n_0\,
      I2 => \OADD[16]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(16),
      O => \OADD[16]_i_1_n_0\
    );
\OADD[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[16]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[18]_i_3_n_0\,
      O => \OADD[16]_i_2_n_0\
    );
\OADD[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[1]\,
      I1 => \addPostAddMantissa_reg_n_0_[9]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[16]_i_4_n_0\,
      O => \OADD[16]_i_3_n_0\
    );
\OADD[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[5]\,
      I1 => \addPostAddMantissa_reg_n_0_[13]\,
      I2 => R(4),
      I3 => R(3),
      O => \OADD[16]_i_4_n_0\
    );
\OADD[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[18]_i_2_n_0\,
      I2 => \OADD[17]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(17),
      O => \OADD[17]_i_1_n_0\
    );
\OADD[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[17]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[19]_i_3_n_0\,
      O => \OADD[17]_i_2_n_0\
    );
\OADD[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[2]\,
      I1 => \addPostAddMantissa_reg_n_0_[10]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[17]_i_4_n_0\,
      O => \OADD[17]_i_3_n_0\
    );
\OADD[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[6]\,
      I1 => \addPostAddMantissa_reg_n_0_[14]\,
      I2 => R(4),
      I3 => R(3),
      O => \OADD[17]_i_4_n_0\
    );
\OADD[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[19]_i_2_n_0\,
      I2 => \OADD[18]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(18),
      O => \OADD[18]_i_1_n_0\
    );
\OADD[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[18]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[20]_i_3_n_0\,
      O => \OADD[18]_i_2_n_0\
    );
\OADD[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[3]\,
      I1 => \addPostAddMantissa_reg_n_0_[11]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[18]_i_4_n_0\,
      O => \OADD[18]_i_3_n_0\
    );
\OADD[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[7]\,
      I1 => \addPostAddMantissa_reg_n_0_[15]\,
      I2 => R(4),
      I3 => R(3),
      O => \OADD[18]_i_4_n_0\
    );
\OADD[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[20]_i_2_n_0\,
      I2 => \OADD[19]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(19),
      O => \OADD[19]_i_1_n_0\
    );
\OADD[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[19]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[21]_i_3_n_0\,
      O => \OADD[19]_i_2_n_0\
    );
\OADD[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[4]\,
      I1 => \addPostAddMantissa_reg_n_0_[12]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[22]_i_4_n_0\,
      O => \OADD[19]_i_3_n_0\
    );
\OADD[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0400000E040"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[2]_i_2_n_0\,
      I2 => \OADD[2]_i_3_n_0\,
      I3 => \OADD[1]_i_2_n_0\,
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      I5 => OADD_Temp(1),
      O => \OADD[1]_i_1_n_0\
    );
\OADD[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => R(3),
      I1 => R(4),
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      O => \OADD[1]_i_2_n_0\
    );
\OADD[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[21]_i_2_n_0\,
      I2 => \OADD[20]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(20),
      O => \OADD[20]_i_1_n_0\
    );
\OADD[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[20]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[22]_i_10_n_0\,
      O => \OADD[20]_i_2_n_0\
    );
\OADD[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[5]\,
      I1 => \addPostAddMantissa_reg_n_0_[13]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[22]_i_9_n_0\,
      O => \OADD[20]_i_3_n_0\
    );
\OADD[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[22]_i_3_n_0\,
      I2 => \OADD[21]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(21),
      O => \OADD[21]_i_1_n_0\
    );
\OADD[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \OADD[22]_i_4_n_0\,
      I1 => R(2),
      I2 => \OADD[22]_i_5_n_0\,
      I3 => \OADD[21]_i_3_n_0\,
      I4 => R(1),
      O => \OADD[21]_i_2_n_0\
    );
\OADD[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[6]\,
      I1 => \addPostAddMantissa_reg_n_0_[14]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[22]_i_7_n_0\,
      O => \OADD[21]_i_3_n_0\
    );
\OADD[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[22]_i_2_n_0\,
      I2 => \OADD[22]_i_3_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(22),
      O => \OADD[22]_i_1_n_0\
    );
\OADD[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[7]\,
      I1 => \addPostAddMantissa_reg_n_0_[15]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[22]_i_11_n_0\,
      O => \OADD[22]_i_10_n_0\
    );
\OADD[22]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[19]\,
      I1 => \addPostAddMantissa_reg_n_0_[11]\,
      I2 => \addPostAddMantissa_reg_n_0_[3]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_11_n_0\
    );
\OADD[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FFCC3300"
    )
        port map (
      I0 => \OADD[22]_i_4_n_0\,
      I1 => R(2),
      I2 => \OADD[22]_i_5_n_0\,
      I3 => \OADD[22]_i_6_n_0\,
      I4 => \OADD[22]_i_7_n_0\,
      I5 => R(1),
      O => \OADD[22]_i_2_n_0\
    );
\OADD[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(2),
      I1 => \OADD[22]_i_8_n_0\,
      I2 => \OADD[22]_i_9_n_0\,
      I3 => R(1),
      I4 => \OADD[22]_i_10_n_0\,
      O => \OADD[22]_i_3_n_0\
    );
\OADD[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[16]\,
      I1 => \addPostAddMantissa_reg_n_0_[8]\,
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_4_n_0\
    );
\OADD[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[20]\,
      I1 => \addPostAddMantissa_reg_n_0_[12]\,
      I2 => \addPostAddMantissa_reg_n_0_[4]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_5_n_0\
    );
\OADD[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[22]\,
      I1 => \addPostAddMantissa_reg_n_0_[14]\,
      I2 => \addPostAddMantissa_reg_n_0_[6]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_6_n_0\
    );
\OADD[22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[18]\,
      I1 => \addPostAddMantissa_reg_n_0_[10]\,
      I2 => \addPostAddMantissa_reg_n_0_[2]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_7_n_0\
    );
\OADD[22]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[21]\,
      I1 => \addPostAddMantissa_reg_n_0_[13]\,
      I2 => \addPostAddMantissa_reg_n_0_[5]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_8_n_0\
    );
\OADD[22]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[17]\,
      I1 => \addPostAddMantissa_reg_n_0_[9]\,
      I2 => \addPostAddMantissa_reg_n_0_[1]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_9_n_0\
    );
\OADD[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => R(0),
      I1 => addFinalExp(0),
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => OADD_Temp(23),
      O => \OADD[23]_i_1_n_0\
    );
\OADD[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969900009699"
    )
        port map (
      I0 => addFinalExp(1),
      I1 => R(1),
      I2 => R(0),
      I3 => addFinalExp(0),
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      I5 => OADD_Temp(24),
      O => \OADD[24]_i_1_n_0\
    );
\OADD[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF690069"
    )
        port map (
      I0 => addFinalExp(2),
      I1 => R(2),
      I2 => \OADD[25]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(25),
      O => \OADD[25]_i_1_n_0\
    );
\OADD[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => addFinalExp(0),
      I1 => R(0),
      I2 => R(1),
      I3 => addFinalExp(1),
      O => \OADD[25]_i_2_n_0\
    );
\OADD[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF690069"
    )
        port map (
      I0 => addFinalExp(3),
      I1 => R(3),
      I2 => \OADD[26]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(26),
      O => \OADD[26]_i_1_n_0\
    );
\OADD[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F02FFFF00002F02"
    )
        port map (
      I0 => addFinalExp(0),
      I1 => R(0),
      I2 => R(1),
      I3 => addFinalExp(1),
      I4 => R(2),
      I5 => addFinalExp(2),
      O => \OADD[26]_i_2_n_0\
    );
\OADD[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF690069"
    )
        port map (
      I0 => addFinalExp(4),
      I1 => R(4),
      I2 => \OADD[27]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(27),
      O => \OADD[27]_i_1_n_0\
    );
\OADD[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \OADD[26]_i_2_n_0\,
      I1 => R(3),
      I2 => addFinalExp(3),
      O => \OADD[27]_i_2_n_0\
    );
\OADD[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => addFinalExp(5),
      I1 => \OADD[28]_i_2_n_0\,
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => OADD_Temp(28),
      O => \OADD[28]_i_1_n_0\
    );
\OADD[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \OADD[26]_i_2_n_0\,
      I1 => R(3),
      I2 => addFinalExp(3),
      I3 => R(4),
      I4 => addFinalExp(4),
      O => \OADD[28]_i_2_n_0\
    );
\OADD[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => addFinalExp(6),
      I1 => \OADD[30]_i_2_n_0\,
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => OADD_Temp(29),
      O => \OADD[29]_i_1_n_0\
    );
\OADD[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE4440000E444"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[3]_i_2_n_0\,
      I2 => \OADD[2]_i_2_n_0\,
      I3 => \OADD[2]_i_3_n_0\,
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      I5 => OADD_Temp(2),
      O => \OADD[2]_i_1_n_0\
    );
\OADD[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => R(3),
      I1 => R(4),
      I2 => \addPostAddMantissa_reg_n_0_[1]\,
      O => \OADD[2]_i_2_n_0\
    );
\OADD[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R(2),
      I1 => R(1),
      O => \OADD[2]_i_3_n_0\
    );
\OADD[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF560056"
    )
        port map (
      I0 => addFinalExp(7),
      I1 => addFinalExp(6),
      I2 => \OADD[30]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(30),
      O => \OADD[30]_i_1_n_0\
    );
\OADD[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB2BB22B2"
    )
        port map (
      I0 => addFinalExp(4),
      I1 => R(4),
      I2 => addFinalExp(3),
      I3 => R(3),
      I4 => \OADD[26]_i_2_n_0\,
      I5 => addFinalExp(5),
      O => \OADD[30]_i_2_n_0\
    );
\OADD[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080000000000"
    )
        port map (
      I0 => addFinalExp(7),
      I1 => \OADD_reg[0]_0\(0),
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => addFinalExp(6),
      I4 => \OADD[31]_i_3_n_0\,
      I5 => \OADD[31]_i_4_n_0\,
      O => \OADD[31]_i_1_n_0\
    );
\OADD[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OADD_Temp(31),
      I1 => addEarlyOutBypassEnable2_reg_n_0,
      I2 => \^addfinalsignisneg_reg_0\,
      O => \OADD[31]_i_2_n_0\
    );
\OADD[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB2BB22B2"
    )
        port map (
      I0 => addFinalExp(4),
      I1 => R(4),
      I2 => addFinalExp(3),
      I3 => R(3),
      I4 => \OADD[31]_i_5_n_0\,
      I5 => addFinalExp(5),
      O => \OADD[31]_i_3_n_0\
    );
\OADD[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00208208"
    )
        port map (
      I0 => \OADD[31]_i_6_n_0\,
      I1 => \OADD[31]_i_7_n_0\,
      I2 => R(4),
      I3 => addFinalExp(4),
      I4 => addFinalExp(5),
      O => \OADD[31]_i_4_n_0\
    );
\OADD[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF0BFFFF0000BF0B"
    )
        port map (
      I0 => addFinalExp(0),
      I1 => R(0),
      I2 => R(1),
      I3 => addFinalExp(1),
      I4 => R(2),
      I5 => addFinalExp(2),
      O => \OADD[31]_i_5_n_0\
    );
\OADD[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9204009200000400"
    )
        port map (
      I0 => \OADD[31]_i_8_n_0\,
      I1 => R(1),
      I2 => addFinalExp(1),
      I3 => R(2),
      I4 => addFinalExp(2),
      I5 => \OADD[31]_i_9_n_0\,
      O => \OADD[31]_i_6_n_0\
    );
\OADD[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \OADD[31]_i_5_n_0\,
      I1 => R(3),
      I2 => addFinalExp(3),
      O => \OADD[31]_i_7_n_0\
    );
\OADD[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => addFinalExp(0),
      I1 => R(0),
      O => \OADD[31]_i_8_n_0\
    );
\OADD[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => addFinalExp(3),
      I1 => R(3),
      O => \OADD[31]_i_9_n_0\
    );
\OADD[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[4]_i_2_n_0\,
      I2 => \OADD[3]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(3),
      O => \OADD[3]_i_1_n_0\
    );
\OADD[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200000300"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[0]\,
      I1 => R(3),
      I2 => R(4),
      I3 => \addPostAddMantissa_reg_n_0_[2]\,
      I4 => R(2),
      I5 => R(1),
      O => \OADD[3]_i_2_n_0\
    );
\OADD[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[5]_i_2_n_0\,
      I2 => \OADD[4]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(4),
      O => \OADD[4]_i_1_n_0\
    );
\OADD[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200000300"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[1]\,
      I1 => R(3),
      I2 => R(4),
      I3 => \addPostAddMantissa_reg_n_0_[3]\,
      I4 => R(2),
      I5 => R(1),
      O => \OADD[4]_i_2_n_0\
    );
\OADD[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[6]_i_2_n_0\,
      I2 => \OADD[5]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(5),
      O => \OADD[5]_i_1_n_0\
    );
\OADD[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[2]\,
      I1 => R(1),
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      I3 => R(2),
      I4 => \OADD[0]_i_2_n_0\,
      I5 => \addPostAddMantissa_reg_n_0_[4]\,
      O => \OADD[5]_i_2_n_0\
    );
\OADD[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCF0AA"
    )
        port map (
      I0 => \OADD[7]_i_2_n_0\,
      I1 => OADD_Temp(6),
      I2 => \OADD[6]_i_2_n_0\,
      I3 => R(0),
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      O => \OADD[6]_i_1_n_0\
    );
\OADD[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[3]\,
      I1 => R(1),
      I2 => \addPostAddMantissa_reg_n_0_[1]\,
      I3 => R(2),
      I4 => \OADD[0]_i_2_n_0\,
      I5 => \addPostAddMantissa_reg_n_0_[5]\,
      O => \OADD[6]_i_2_n_0\
    );
\OADD[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[8]_i_2_n_0\,
      I2 => \OADD[7]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(7),
      O => \OADD[7]_i_1_n_0\
    );
\OADD[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[0]\,
      I1 => R(2),
      I2 => \OADD[0]_i_2_n_0\,
      I3 => \addPostAddMantissa_reg_n_0_[4]\,
      I4 => R(1),
      I5 => \OADD[7]_i_3_n_0\,
      O => \OADD[7]_i_2_n_0\
    );
\OADD[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[2]\,
      I1 => R(2),
      I2 => R(3),
      I3 => R(4),
      I4 => \addPostAddMantissa_reg_n_0_[6]\,
      O => \OADD[7]_i_3_n_0\
    );
\OADD[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[9]_i_2_n_0\,
      I2 => \OADD[8]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(8),
      O => \OADD[8]_i_1_n_0\
    );
\OADD[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[1]\,
      I1 => R(2),
      I2 => \OADD[0]_i_2_n_0\,
      I3 => \addPostAddMantissa_reg_n_0_[5]\,
      I4 => R(1),
      I5 => \OADD[8]_i_3_n_0\,
      O => \OADD[8]_i_2_n_0\
    );
\OADD[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[3]\,
      I1 => R(2),
      I2 => R(3),
      I3 => R(4),
      I4 => \addPostAddMantissa_reg_n_0_[7]\,
      O => \OADD[8]_i_3_n_0\
    );
\OADD[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[10]_i_2_n_0\,
      I2 => \OADD[9]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(9),
      O => \OADD[9]_i_1_n_0\
    );
\OADD[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[2]\,
      I1 => R(2),
      I2 => \OADD[0]_i_2_n_0\,
      I3 => \addPostAddMantissa_reg_n_0_[6]\,
      I4 => R(1),
      I5 => \OADD[11]_i_3_n_0\,
      O => \OADD[9]_i_2_n_0\
    );
\OADD_Temp[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OADD_Temp[22]_i_2_n_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      O => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_3_n_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => \^addsamenumberdifferentsigns1_reg_0\,
      I3 => addEarlyOutBypassEnable2_reg_0,
      O => \OADD_Temp[22]_i_2_n_0\
    );
\OADD_Temp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(23),
      O => \OADD_Temp[23]_i_1_n_0\
    );
\OADD_Temp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(24),
      O => \OADD_Temp[24]_i_1_n_0\
    );
\OADD_Temp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(25),
      O => \OADD_Temp[25]_i_1_n_0\
    );
\OADD_Temp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(26),
      O => \OADD_Temp[26]_i_1_n_0\
    );
\OADD_Temp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(27),
      O => \OADD_Temp[27]_i_1_n_0\
    );
\OADD_Temp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(28),
      O => \OADD_Temp[28]_i_1_n_0\
    );
\OADD_Temp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(29),
      O => \OADD_Temp[29]_i_1_n_0\
    );
\OADD_Temp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(30),
      O => \OADD_Temp[30]_i_1_n_0\
    );
\OADD_Temp[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88FFFF8B880000"
    )
        port map (
      I0 => addEarlyOutBypass1(31),
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => \^addsamenumberdifferentsigns1_reg_0\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      I4 => \OADD_Temp[22]_i_2_n_0\,
      I5 => OADD_Temp(31),
      O => \OADD_Temp[31]_i_1_n_0\
    );
\OADD_Temp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(0),
      Q => OADD_Temp(0),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(10),
      Q => OADD_Temp(10),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(11),
      Q => OADD_Temp(11),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(12),
      Q => OADD_Temp(12),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(13),
      Q => OADD_Temp(13),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(14),
      Q => OADD_Temp(14),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(15),
      Q => OADD_Temp(15),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(16),
      Q => OADD_Temp(16),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(17),
      Q => OADD_Temp(17),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(18),
      Q => OADD_Temp(18),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(19),
      Q => OADD_Temp(19),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(1),
      Q => OADD_Temp(1),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(20),
      Q => OADD_Temp(20),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(21),
      Q => OADD_Temp(21),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(22),
      Q => OADD_Temp(22),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => \OADD_Temp[23]_i_1_n_0\,
      Q => OADD_Temp(23),
      S => '0'
    );
\OADD_Temp_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => \OADD_Temp[24]_i_1_n_0\,
      Q => OADD_Temp(24),
      S => '0'
    );
\OADD_Temp_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => \OADD_Temp[25]_i_1_n_0\,
      Q => OADD_Temp(25),
      S => '0'
    );
\OADD_Temp_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => \OADD_Temp[26]_i_1_n_0\,
      Q => OADD_Temp(26),
      S => '0'
    );
\OADD_Temp_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => \OADD_Temp[27]_i_1_n_0\,
      Q => OADD_Temp(27),
      S => '0'
    );
\OADD_Temp_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => \OADD_Temp[28]_i_1_n_0\,
      Q => OADD_Temp(28),
      S => '0'
    );
\OADD_Temp_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => \OADD_Temp[29]_i_1_n_0\,
      Q => OADD_Temp(29),
      S => '0'
    );
\OADD_Temp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(2),
      Q => OADD_Temp(2),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => \OADD_Temp[30]_i_1_n_0\,
      Q => OADD_Temp(30),
      S => '0'
    );
\OADD_Temp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \OADD_Temp[31]_i_1_n_0\,
      Q => OADD_Temp(31),
      R => '0'
    );
\OADD_Temp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(3),
      Q => OADD_Temp(3),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(4),
      Q => OADD_Temp(4),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(5),
      Q => OADD_Temp(5),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(6),
      Q => OADD_Temp(6),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(7),
      Q => OADD_Temp(7),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(8),
      Q => OADD_Temp(8),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(9),
      Q => OADD_Temp(9),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[0]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(0),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[10]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(10),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[11]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(11),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[12]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(12),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[13]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(13),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[14]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(14),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[15]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(15),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[16]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(16),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[17]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(17),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[18]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(18),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[19]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(19),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[1]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(1),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[20]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(20),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[21]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(21),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[22]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(22),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[23]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(23),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[24]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(24),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[25]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(25),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[26]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(26),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[27]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(27),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[28]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(28),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[29]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(29),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[2]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(2),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[30]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(30),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[31]_i_2_n_0\,
      Q => \^oadd_reg[31]_0\(31),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[3]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(3),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[4]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(4),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[5]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(5),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[6]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(6),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[7]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(7),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[8]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(8),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[9]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(9),
      R => \OADD[31]_i_1_n_0\
    );
\addALessThanB_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[17]_0\,
      I1 => \^oadd_reg[31]_0\(17),
      I2 => \addEarlyOutBypass0_reg[16]_0\,
      I3 => \^oadd_reg[31]_0\(16),
      O => \addALessThanB_i_10__0_n_0\
    );
\addALessThanB_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(30),
      I1 => \addEarlyOutBypass0_reg[30]_0\,
      O => \addALessThanB_i_11__0_n_0\
    );
\addALessThanB_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[29]_0\,
      I1 => \addEarlyOutBypass0_reg[28]_0\,
      I2 => \^oadd_reg[31]_0\(29),
      I3 => \^oadd_reg[31]_0\(28),
      O => \addALessThanB_i_12__0_n_0\
    );
\addALessThanB_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(27),
      I1 => \addEarlyOutBypass0_reg[27]_0\,
      I2 => \addEarlyOutBypass0_reg[26]_0\,
      I3 => \^oadd_reg[31]_0\(26),
      O => \addALessThanB_i_13__0_n_0\
    );
\addALessThanB_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[24]_0\,
      I1 => \addEarlyOutBypass0_reg[25]_0\,
      I2 => \^oadd_reg[31]_0\(24),
      I3 => \^oadd_reg[31]_0\(25),
      O => \addALessThanB_i_14__0_n_0\
    );
\addALessThanB_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[23]_0\,
      I1 => \^oadd_reg[31]_0\(23),
      I2 => \addEarlyOutBypass0_reg[22]_0\,
      I3 => \^oadd_reg[31]_0\(22),
      O => \addALessThanB_i_15__0_n_0\
    );
\addALessThanB_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(20),
      I1 => \addEarlyOutBypass0_reg[20]_0\,
      I2 => \addEarlyOutBypass0_reg[21]_0\,
      I3 => \^oadd_reg[31]_0\(21),
      O => \addALessThanB_i_16__0_n_0\
    );
\addALessThanB_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(18),
      I1 => \addEarlyOutBypass0_reg[18]_0\,
      I2 => \addEarlyOutBypass0_reg[19]_0\,
      I3 => \^oadd_reg[31]_0\(19),
      O => \addALessThanB_i_17__0_n_0\
    );
\addALessThanB_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(16),
      I1 => \addEarlyOutBypass0_reg[16]_0\,
      I2 => \addEarlyOutBypass0_reg[17]_0\,
      I3 => \^oadd_reg[31]_0\(17),
      O => \addALessThanB_i_18__0_n_0\
    );
\addALessThanB_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[15]_0\,
      I1 => \^oadd_reg[31]_0\(15),
      I2 => \addEarlyOutBypass0_reg[14]_0\,
      I3 => \^oadd_reg[31]_0\(14),
      O => \addALessThanB_i_19__0_n_0\
    );
\addALessThanB_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[13]_0\,
      I1 => \^oadd_reg[31]_0\(13),
      I2 => \addEarlyOutBypass0_reg[12]_0\,
      I3 => \^oadd_reg[31]_0\(12),
      O => \addALessThanB_i_20__0_n_0\
    );
\addALessThanB_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[11]_0\,
      I1 => \^oadd_reg[31]_0\(11),
      I2 => \addEarlyOutBypass0_reg[10]_0\,
      I3 => \^oadd_reg[31]_0\(10),
      O => \addALessThanB_i_21__0_n_0\
    );
\addALessThanB_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[9]_0\,
      I1 => \^oadd_reg[31]_0\(9),
      I2 => \addEarlyOutBypass0_reg[8]_0\,
      I3 => \^oadd_reg[31]_0\(8),
      O => \addALessThanB_i_22__0_n_0\
    );
\addALessThanB_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[7]_0\,
      I1 => \^oadd_reg[31]_0\(7),
      I2 => \addEarlyOutBypass0_reg[6]_0\,
      I3 => \^oadd_reg[31]_0\(6),
      O => \addALessThanB_i_23__0_n_0\
    );
\addALessThanB_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[5]_0\,
      I1 => \^oadd_reg[31]_0\(5),
      I2 => \addEarlyOutBypass0_reg[4]_0\,
      I3 => \^oadd_reg[31]_0\(4),
      O => \addALessThanB_i_24__0_n_0\
    );
\addALessThanB_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[3]_0\,
      I1 => \^oadd_reg[31]_0\(3),
      I2 => \addEarlyOutBypass0_reg[2]_0\,
      I3 => \^oadd_reg[31]_0\(2),
      O => \addALessThanB_i_25__0_n_0\
    );
\addALessThanB_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[1]_0\,
      I1 => \^oadd_reg[31]_0\(1),
      I2 => \addEarlyOutBypass0_reg[0]_0\,
      I3 => \^oadd_reg[31]_0\(0),
      O => \addALessThanB_i_26__0_n_0\
    );
\addALessThanB_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(14),
      I1 => \addEarlyOutBypass0_reg[14]_0\,
      I2 => \addEarlyOutBypass0_reg[15]_0\,
      I3 => \^oadd_reg[31]_0\(15),
      O => \addALessThanB_i_27__0_n_0\
    );
\addALessThanB_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(12),
      I1 => \addEarlyOutBypass0_reg[12]_0\,
      I2 => \addEarlyOutBypass0_reg[13]_0\,
      I3 => \^oadd_reg[31]_0\(13),
      O => \addALessThanB_i_28__0_n_0\
    );
\addALessThanB_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(10),
      I1 => \addEarlyOutBypass0_reg[10]_0\,
      I2 => \addEarlyOutBypass0_reg[11]_0\,
      I3 => \^oadd_reg[31]_0\(11),
      O => \addALessThanB_i_29__0_n_0\
    );
\addALessThanB_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(8),
      I1 => \addEarlyOutBypass0_reg[8]_0\,
      I2 => \addEarlyOutBypass0_reg[9]_0\,
      I3 => \^oadd_reg[31]_0\(9),
      O => \addALessThanB_i_30__0_n_0\
    );
\addALessThanB_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(6),
      I1 => \addEarlyOutBypass0_reg[6]_0\,
      I2 => \addEarlyOutBypass0_reg[7]_0\,
      I3 => \^oadd_reg[31]_0\(7),
      O => \addALessThanB_i_31__0_n_0\
    );
\addALessThanB_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(4),
      I1 => \addEarlyOutBypass0_reg[4]_0\,
      I2 => \addEarlyOutBypass0_reg[5]_0\,
      I3 => \^oadd_reg[31]_0\(5),
      O => \addALessThanB_i_32__0_n_0\
    );
\addALessThanB_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(2),
      I1 => \addEarlyOutBypass0_reg[2]_0\,
      I2 => \addEarlyOutBypass0_reg[3]_0\,
      I3 => \^oadd_reg[31]_0\(3),
      O => \addALessThanB_i_33__0_n_0\
    );
\addALessThanB_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(0),
      I1 => \addEarlyOutBypass0_reg[0]_0\,
      I2 => \addEarlyOutBypass0_reg[1]_0\,
      I3 => \^oadd_reg[31]_0\(1),
      O => \addALessThanB_i_34__0_n_0\
    );
\addALessThanB_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[30]_0\,
      I1 => \^oadd_reg[31]_0\(30),
      O => \addALessThanB_i_3__0_n_0\
    );
\addALessThanB_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(29),
      I1 => \^oadd_reg[31]_0\(28),
      I2 => \addEarlyOutBypass0_reg[28]_0\,
      I3 => \addEarlyOutBypass0_reg[29]_0\,
      O => \addALessThanB_i_4__0_n_0\
    );
\addALessThanB_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[27]_0\,
      I1 => \^oadd_reg[31]_0\(27),
      I2 => \addEarlyOutBypass0_reg[26]_0\,
      I3 => \^oadd_reg[31]_0\(26),
      O => \addALessThanB_i_5__0_n_0\
    );
\addALessThanB_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(25),
      I1 => \^oadd_reg[31]_0\(24),
      I2 => \addEarlyOutBypass0_reg[24]_0\,
      I3 => \addEarlyOutBypass0_reg[25]_0\,
      O => \addALessThanB_i_6__0_n_0\
    );
\addALessThanB_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[22]_0\,
      I1 => \^oadd_reg[31]_0\(22),
      I2 => \^oadd_reg[31]_0\(23),
      I3 => \addEarlyOutBypass0_reg[23]_0\,
      O => \addALessThanB_i_7__0_n_0\
    );
\addALessThanB_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[21]_0\,
      I1 => \^oadd_reg[31]_0\(21),
      I2 => \addEarlyOutBypass0_reg[20]_0\,
      I3 => \^oadd_reg[31]_0\(20),
      O => \addALessThanB_i_8__0_n_0\
    );
\addALessThanB_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[19]_0\,
      I1 => \^oadd_reg[31]_0\(19),
      I2 => \addEarlyOutBypass0_reg[18]_0\,
      I3 => \^oadd_reg[31]_0\(18),
      O => \addALessThanB_i_9__0_n_0\
    );
addALessThanB_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => sel0(0),
      Q => addALessThanB,
      R => '0'
    );
\addALessThanB_reg_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addALessThanB_reg_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \^pipelinedattr0_reg[8][30]__0\(0),
      CO(6) => \addALessThanB_reg_i_1__0_n_1\,
      CO(5) => \addALessThanB_reg_i_1__0_n_2\,
      CO(4) => \addALessThanB_reg_i_1__0_n_3\,
      CO(3) => \addALessThanB_reg_i_1__0_n_4\,
      CO(2) => \addALessThanB_reg_i_1__0_n_5\,
      CO(1) => \addALessThanB_reg_i_1__0_n_6\,
      CO(0) => \addALessThanB_reg_i_1__0_n_7\,
      DI(7) => \addALessThanB_i_3__0_n_0\,
      DI(6) => \addALessThanB_i_4__0_n_0\,
      DI(5) => \addALessThanB_i_5__0_n_0\,
      DI(4) => \addALessThanB_i_6__0_n_0\,
      DI(3) => \addALessThanB_i_7__0_n_0\,
      DI(2) => \addALessThanB_i_8__0_n_0\,
      DI(1) => \addALessThanB_i_9__0_n_0\,
      DI(0) => \addALessThanB_i_10__0_n_0\,
      O(7 downto 0) => \NLW_addALessThanB_reg_i_1__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \addALessThanB_i_11__0_n_0\,
      S(6) => \addALessThanB_i_12__0_n_0\,
      S(5) => \addALessThanB_i_13__0_n_0\,
      S(4) => \addALessThanB_i_14__0_n_0\,
      S(3) => \addALessThanB_i_15__0_n_0\,
      S(2) => \addALessThanB_i_16__0_n_0\,
      S(1) => \addALessThanB_i_17__0_n_0\,
      S(0) => \addALessThanB_i_18__0_n_0\
    );
\addALessThanB_reg_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \addALessThanB_reg_i_2__0_n_0\,
      CO(6) => \addALessThanB_reg_i_2__0_n_1\,
      CO(5) => \addALessThanB_reg_i_2__0_n_2\,
      CO(4) => \addALessThanB_reg_i_2__0_n_3\,
      CO(3) => \addALessThanB_reg_i_2__0_n_4\,
      CO(2) => \addALessThanB_reg_i_2__0_n_5\,
      CO(1) => \addALessThanB_reg_i_2__0_n_6\,
      CO(0) => \addALessThanB_reg_i_2__0_n_7\,
      DI(7) => \addALessThanB_i_19__0_n_0\,
      DI(6) => \addALessThanB_i_20__0_n_0\,
      DI(5) => \addALessThanB_i_21__0_n_0\,
      DI(4) => \addALessThanB_i_22__0_n_0\,
      DI(3) => \addALessThanB_i_23__0_n_0\,
      DI(2) => \addALessThanB_i_24__0_n_0\,
      DI(1) => \addALessThanB_i_25__0_n_0\,
      DI(0) => \addALessThanB_i_26__0_n_0\,
      O(7 downto 0) => \NLW_addALessThanB_reg_i_2__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \addALessThanB_i_27__0_n_0\,
      S(6) => \addALessThanB_i_28__0_n_0\,
      S(5) => \addALessThanB_i_29__0_n_0\,
      S(4) => \addALessThanB_i_30__0_n_0\,
      S(3) => \addALessThanB_i_31__0_n_0\,
      S(2) => \addALessThanB_i_32__0_n_0\,
      S(1) => \addALessThanB_i_33__0_n_0\,
      S(0) => \addALessThanB_i_34__0_n_0\
    );
\addDenormFlushedValA[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Adder1/comAIsDenormal\,
      I1 => Q(1),
      O => \pipelinedGoSignal_reg[8]\
    );
\addDenormFlushedValA[30]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(27),
      I1 => \^oadd_reg[31]_0\(30),
      I2 => \^oadd_reg[31]_0\(28),
      I3 => \^oadd_reg[31]_0\(29),
      I4 => \addDenormFlushedValA[30]_i_3__0_n_0\,
      O => \Adder1/comAIsDenormal\
    );
\addDenormFlushedValA[30]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(24),
      I1 => \^oadd_reg[31]_0\(23),
      I2 => \^oadd_reg[31]_0\(26),
      I3 => \^oadd_reg[31]_0\(25),
      O => \addDenormFlushedValA[30]_i_3__0_n_0\
    );
\addDenormFlushedValA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(0),
      Q => \addDenormFlushedValA_reg_n_0_[0]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(10),
      Q => \addDenormFlushedValA_reg_n_0_[10]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(11),
      Q => \addDenormFlushedValA_reg_n_0_[11]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(12),
      Q => \addDenormFlushedValA_reg_n_0_[12]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(13),
      Q => \addDenormFlushedValA_reg_n_0_[13]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(14),
      Q => \addDenormFlushedValA_reg_n_0_[14]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(15),
      Q => \addDenormFlushedValA_reg_n_0_[15]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(16),
      Q => \addDenormFlushedValA_reg_n_0_[16]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(17),
      Q => \addDenormFlushedValA_reg_n_0_[17]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(18),
      Q => \addDenormFlushedValA_reg_n_0_[18]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(19),
      Q => \addDenormFlushedValA_reg_n_0_[19]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(1),
      Q => \addDenormFlushedValA_reg_n_0_[1]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(20),
      Q => \addDenormFlushedValA_reg_n_0_[20]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(21),
      Q => \addDenormFlushedValA_reg_n_0_[21]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(22),
      Q => \addDenormFlushedValA_reg_n_0_[22]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(23),
      Q => \addDenormFlushedValA_reg_n_0_[23]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(24),
      Q => \addDenormFlushedValA_reg_n_0_[24]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(25),
      Q => \addDenormFlushedValA_reg_n_0_[25]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(26),
      Q => \addDenormFlushedValA_reg_n_0_[26]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(27),
      Q => \addDenormFlushedValA_reg_n_0_[27]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(28),
      Q => \addDenormFlushedValA_reg_n_0_[28]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(29),
      Q => \addDenormFlushedValA_reg_n_0_[29]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(2),
      Q => \addDenormFlushedValA_reg_n_0_[2]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(30),
      Q => \addDenormFlushedValA_reg_n_0_[30]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(31),
      Q => \^p_1_in\,
      R => '0'
    );
\addDenormFlushedValA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(3),
      Q => \addDenormFlushedValA_reg_n_0_[3]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(4),
      Q => \addDenormFlushedValA_reg_n_0_[4]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(5),
      Q => \addDenormFlushedValA_reg_n_0_[5]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(6),
      Q => \addDenormFlushedValA_reg_n_0_[6]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(7),
      Q => \addDenormFlushedValA_reg_n_0_[7]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(8),
      Q => \addDenormFlushedValA_reg_n_0_[8]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(9),
      Q => \addDenormFlushedValA_reg_n_0_[9]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(0),
      Q => \addDenormFlushedValB_reg_n_0_[0]\,
      R => '0'
    );
\addDenormFlushedValB_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(10),
      Q => \addDenormFlushedValB_reg_n_0_[10]\,
      R => '0'
    );
\addDenormFlushedValB_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(11),
      Q => \addDenormFlushedValB_reg_n_0_[11]\,
      R => '0'
    );
\addDenormFlushedValB_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(12),
      Q => \addDenormFlushedValB_reg_n_0_[12]\,
      R => '0'
    );
\addDenormFlushedValB_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(13),
      Q => \addDenormFlushedValB_reg_n_0_[13]\,
      R => '0'
    );
\addDenormFlushedValB_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(14),
      Q => \addDenormFlushedValB_reg_n_0_[14]\,
      R => '0'
    );
\addDenormFlushedValB_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(15),
      Q => \addDenormFlushedValB_reg_n_0_[15]\,
      R => '0'
    );
\addDenormFlushedValB_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(16),
      Q => \addDenormFlushedValB_reg_n_0_[16]\,
      R => '0'
    );
\addDenormFlushedValB_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(17),
      Q => \addDenormFlushedValB_reg_n_0_[17]\,
      R => '0'
    );
\addDenormFlushedValB_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(18),
      Q => \addDenormFlushedValB_reg_n_0_[18]\,
      R => '0'
    );
\addDenormFlushedValB_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(19),
      Q => \addDenormFlushedValB_reg_n_0_[19]\,
      R => '0'
    );
\addDenormFlushedValB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(1),
      Q => \addDenormFlushedValB_reg_n_0_[1]\,
      R => '0'
    );
\addDenormFlushedValB_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(20),
      Q => \addDenormFlushedValB_reg_n_0_[20]\,
      R => '0'
    );
\addDenormFlushedValB_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(21),
      Q => \addDenormFlushedValB_reg_n_0_[21]\,
      R => '0'
    );
\addDenormFlushedValB_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(22),
      Q => \addDenormFlushedValB_reg_n_0_[22]\,
      R => '0'
    );
\addDenormFlushedValB_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(23),
      Q => \addDenormFlushedValB_reg_n_0_[23]\,
      R => '0'
    );
\addDenormFlushedValB_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(24),
      Q => \addDenormFlushedValB_reg_n_0_[24]\,
      R => '0'
    );
\addDenormFlushedValB_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(25),
      Q => \addDenormFlushedValB_reg_n_0_[25]\,
      R => '0'
    );
\addDenormFlushedValB_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(26),
      Q => \addDenormFlushedValB_reg_n_0_[26]\,
      R => '0'
    );
\addDenormFlushedValB_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(27),
      Q => \addDenormFlushedValB_reg_n_0_[27]\,
      R => '0'
    );
\addDenormFlushedValB_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(28),
      Q => \addDenormFlushedValB_reg_n_0_[28]\,
      R => '0'
    );
\addDenormFlushedValB_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(29),
      Q => \addDenormFlushedValB_reg_n_0_[29]\,
      R => '0'
    );
\addDenormFlushedValB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(2),
      Q => \addDenormFlushedValB_reg_n_0_[2]\,
      R => '0'
    );
\addDenormFlushedValB_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(30),
      Q => \addDenormFlushedValB_reg_n_0_[30]\,
      R => '0'
    );
\addDenormFlushedValB_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => multResultAttr20(0),
      Q => \^adddenormflushedvalb_reg[31]_0\(0),
      R => '0'
    );
\addDenormFlushedValB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(3),
      Q => \addDenormFlushedValB_reg_n_0_[3]\,
      R => '0'
    );
\addDenormFlushedValB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(4),
      Q => \addDenormFlushedValB_reg_n_0_[4]\,
      R => '0'
    );
\addDenormFlushedValB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(5),
      Q => \addDenormFlushedValB_reg_n_0_[5]\,
      R => '0'
    );
\addDenormFlushedValB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(6),
      Q => \addDenormFlushedValB_reg_n_0_[6]\,
      R => '0'
    );
\addDenormFlushedValB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(7),
      Q => \addDenormFlushedValB_reg_n_0_[7]\,
      R => '0'
    );
\addDenormFlushedValB_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(8),
      Q => \addDenormFlushedValB_reg_n_0_[8]\,
      R => '0'
    );
\addDenormFlushedValB_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(9),
      Q => \addDenormFlushedValB_reg_n_0_[9]\,
      R => '0'
    );
\addEarlyOutBypass0[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[0]_0\,
      I3 => \^oadd_reg[31]_0\(0),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(0)
    );
\addEarlyOutBypass0[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[10]_0\,
      I3 => \^oadd_reg[31]_0\(10),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(10)
    );
\addEarlyOutBypass0[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[11]_0\,
      I3 => \^oadd_reg[31]_0\(11),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(11)
    );
\addEarlyOutBypass0[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[12]_0\,
      I3 => \^oadd_reg[31]_0\(12),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(12)
    );
\addEarlyOutBypass0[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[13]_0\,
      I3 => \^oadd_reg[31]_0\(13),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(13)
    );
\addEarlyOutBypass0[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[14]_0\,
      I3 => \^oadd_reg[31]_0\(14),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(14)
    );
\addEarlyOutBypass0[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[15]_0\,
      I3 => \^oadd_reg[31]_0\(15),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(15)
    );
\addEarlyOutBypass0[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[16]_0\,
      I3 => \^oadd_reg[31]_0\(16),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(16)
    );
\addEarlyOutBypass0[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[17]_0\,
      I3 => \^oadd_reg[31]_0\(17),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(17)
    );
\addEarlyOutBypass0[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[18]_0\,
      I3 => \^oadd_reg[31]_0\(18),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(18)
    );
\addEarlyOutBypass0[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[19]_0\,
      I3 => \^oadd_reg[31]_0\(19),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(19)
    );
\addEarlyOutBypass0[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[1]_0\,
      I3 => \^oadd_reg[31]_0\(1),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(1)
    );
\addEarlyOutBypass0[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[20]_0\,
      I3 => \^oadd_reg[31]_0\(20),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(20)
    );
\addEarlyOutBypass0[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[21]_0\,
      I3 => \^oadd_reg[31]_0\(21),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(21)
    );
\addEarlyOutBypass0[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[22]_0\,
      I3 => \^oadd_reg[31]_0\(22),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(22)
    );
\addEarlyOutBypass0[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[23]_0\,
      I3 => \^oadd_reg[31]_0\(23),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(23)
    );
\addEarlyOutBypass0[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[24]_0\,
      I3 => \^oadd_reg[31]_0\(24),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(24)
    );
\addEarlyOutBypass0[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[25]_0\,
      I3 => \^oadd_reg[31]_0\(25),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(25)
    );
\addEarlyOutBypass0[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[26]_0\,
      I3 => \^oadd_reg[31]_0\(26),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(26)
    );
\addEarlyOutBypass0[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[27]_0\,
      I3 => \^oadd_reg[31]_0\(27),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(27)
    );
\addEarlyOutBypass0[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[28]_0\,
      I3 => \^oadd_reg[31]_0\(28),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(28)
    );
\addEarlyOutBypass0[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[29]_0\,
      I3 => \^oadd_reg[31]_0\(29),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(29)
    );
\addEarlyOutBypass0[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[2]_0\,
      I3 => \^oadd_reg[31]_0\(2),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(2)
    );
\addEarlyOutBypass0[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[30]_0\,
      I3 => \^oadd_reg[31]_0\(30),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(30)
    );
\addEarlyOutBypass0[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000060"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[31]_0\,
      I1 => \^oadd_reg[31]_0\(31),
      I2 => \Adder1/addEarlyOutBypassEnable0120_out\,
      I3 => \Adder1/addEarlyOutBypassEnable0123_out\,
      I4 => \Adder1/addEarlyOutBypassEnable013_out\,
      I5 => \Adder1/addEarlyOutBypassEnable01\,
      O => \addEarlyOutBypass0[30]_i_2__0_n_0\
    );
\addEarlyOutBypass0[30]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_3__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_5__0_n_0\,
      I2 => \Adder1/addEarlyOutBypassEnable013_out\,
      I3 => \Adder1/GetFloatIsReal\,
      I4 => \addEarlyOutBypass0[31]_i_5__0_n_0\,
      O => \addEarlyOutBypass0[30]_i_3__0_n_0\
    );
\addEarlyOutBypass0[30]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003332FFFFFFFE"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_6__0_n_0\,
      I1 => \Adder1/addEarlyOutBypassEnable013_out\,
      I2 => \Adder1/addEarlyOutBypassEnable0120_out\,
      I3 => \Adder1/addEarlyOutBypassEnable0123_out\,
      I4 => \Adder1/addEarlyOutBypassEnable01\,
      I5 => \Adder1/GetFloatIsReal\,
      O => \addEarlyOutBypass0[30]_i_4__0_n_0\
    );
\addEarlyOutBypass0[30]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D700"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^oadd_reg[31]_0\(31),
      I2 => \addEarlyOutBypass0_reg[31]_0\,
      I3 => \^pipelinedattr0_reg[8][30]__0\(0),
      I4 => comBIsDenormal,
      O => \addEarlyOutBypass0[30]_i_5__0_n_0\
    );
\addEarlyOutBypass0[30]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005115"
    )
        port map (
      I0 => \^pipelinedattr0_reg[8][30]__0\(0),
      I1 => \^co\(0),
      I2 => \^oadd_reg[31]_0\(31),
      I3 => \addEarlyOutBypass0_reg[31]_0\,
      I4 => \Adder1/comAIsDenormal\,
      O => \addEarlyOutBypass0[30]_i_6__0_n_0\
    );
\addEarlyOutBypass0[31]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(28),
      I1 => \^oadd_reg[31]_0\(29),
      I2 => \^oadd_reg[31]_0\(27),
      I3 => \^oadd_reg[31]_0\(30),
      I4 => \addExponentDeltaBMinusA[5]_i_2__0_n_0\,
      O => \Adder1/GetFloatIsReal\
    );
\addEarlyOutBypass0[31]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_21__0_n_0\,
      I1 => \addEarlyOutBypass0[31]_i_22__0_n_0\,
      I2 => \^oadd_reg[31]_0\(20),
      I3 => \^oadd_reg[31]_0\(22),
      I4 => \^oadd_reg[31]_0\(17),
      I5 => \addEarlyOutBypass0[31]_i_23__0_n_0\,
      O => \Adder1/GetFloatIsINF015_in\
    );
\addEarlyOutBypass0[31]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \addExponentDeltaBMinusA[5]_i_2__0_n_0\,
      I1 => \^oadd_reg[31]_0\(30),
      I2 => \^oadd_reg[31]_0\(27),
      I3 => \^oadd_reg[31]_0\(29),
      I4 => \^oadd_reg[31]_0\(28),
      O => \addEarlyOutBypass0[31]_i_14__0_n_0\
    );
\addEarlyOutBypass0[31]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[28]_0\,
      I1 => \addEarlyOutBypass0_reg[29]_0\,
      I2 => \addEarlyOutBypass0_reg[27]_0\,
      I3 => \addEarlyOutBypass0_reg[30]_0\,
      I4 => \addExponentDeltaAMinusB_reg[5]_0\,
      I5 => \addEarlyOutBypass0[31]_i_14__0_n_0\,
      O => \addEarlyOutBypass0[31]_i_15__0_n_0\
    );
\addEarlyOutBypass0[31]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888088808880"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_14__0_n_0\,
      I1 => \Adder1/GetFloatIsINF015_in\,
      I2 => \addExponentDeltaAMinusB_reg[5]_0\,
      I3 => \addEarlyOutBypass0_reg[31]_1\,
      I4 => GetFloatIsINF013_in,
      I5 => \Adder1/GetFloatIsReal\,
      O => \Adder1/addEarlyOutBypassEnable013_out\
    );
\addEarlyOutBypass0[31]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22202220222F2220"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_14__0_n_0\,
      I1 => \Adder1/GetFloatIsINF015_in\,
      I2 => \addExponentDeltaAMinusB_reg[5]_0\,
      I3 => \addEarlyOutBypass0_reg[31]_1\,
      I4 => \Adder1/GetFloatIsReal\,
      I5 => GetFloatIsINF013_in,
      O => \Adder1/addEarlyOutBypassEnable01\
    );
\addEarlyOutBypass0[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD0000FAF80000"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_3__0_n_0\,
      I1 => \Adder1/addEarlyOutBypassEnable0120_out\,
      I2 => \addEarlyOutBypass0[31]_i_5__0_n_0\,
      I3 => \Adder1/addEarlyOutBypassEnable0123_out\,
      I4 => Q(1),
      I5 => \addEarlyOutBypass0[31]_i_7__0_n_0\,
      O => E(0)
    );
\addEarlyOutBypass0[31]_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(12),
      I1 => \^oadd_reg[31]_0\(13),
      I2 => \^oadd_reg[31]_0\(14),
      I3 => \^oadd_reg[31]_0\(15),
      I4 => \addEarlyOutBypass0[31]_i_26__0_n_0\,
      O => \addEarlyOutBypass0[31]_i_21__0_n_0\
    );
\addEarlyOutBypass0[31]_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(2),
      I1 => \^oadd_reg[31]_0\(3),
      I2 => \^oadd_reg[31]_0\(0),
      I3 => \^oadd_reg[31]_0\(1),
      I4 => \addEarlyOutBypass0[31]_i_27__0_n_0\,
      O => \addEarlyOutBypass0[31]_i_22__0_n_0\
    );
\addEarlyOutBypass0[31]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(19),
      I1 => \^oadd_reg[31]_0\(16),
      I2 => \^oadd_reg[31]_0\(21),
      I3 => \^oadd_reg[31]_0\(18),
      O => \addEarlyOutBypass0[31]_i_23__0_n_0\
    );
\addEarlyOutBypass0[31]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(11),
      I1 => \^oadd_reg[31]_0\(10),
      I2 => \^oadd_reg[31]_0\(9),
      I3 => \^oadd_reg[31]_0\(8),
      O => \addEarlyOutBypass0[31]_i_26__0_n_0\
    );
\addEarlyOutBypass0[31]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(7),
      I1 => \^oadd_reg[31]_0\(6),
      I2 => \^oadd_reg[31]_0\(5),
      I3 => \^oadd_reg[31]_0\(4),
      O => \addEarlyOutBypass0[31]_i_27__0_n_0\
    );
\addEarlyOutBypass0[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFCFCFCFCFC"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[31]_0\,
      I1 => \addEarlyOutBypass0[31]_i_8__0_n_0\,
      I2 => \addEarlyOutBypass0[31]_i_9__0_n_0\,
      I3 => \Adder1/GetFloatIsReal\,
      I4 => \^oadd_reg[31]_0\(31),
      I5 => \addEarlyOutBypass0[31]_i_5__0_n_0\,
      O => D(31)
    );
\addEarlyOutBypass0[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFF500040004"
    )
        port map (
      I0 => GetFloatIsINF013_in,
      I1 => \Adder1/GetFloatIsReal\,
      I2 => \addEarlyOutBypass0_reg[31]_1\,
      I3 => \addExponentDeltaAMinusB_reg[5]_0\,
      I4 => \Adder1/GetFloatIsINF015_in\,
      I5 => \addEarlyOutBypass0[31]_i_14__0_n_0\,
      O => \addEarlyOutBypass0[31]_i_3__0_n_0\
    );
\addEarlyOutBypass0[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_15__0_n_0\,
      I1 => GetFloatIsINF013_in,
      I2 => \Adder1/GetFloatIsINF015_in\,
      O => \Adder1/addEarlyOutBypassEnable0120_out\
    );
\addEarlyOutBypass0[31]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \Adder1/GetFloatIsReal\,
      I1 => \addEarlyOutBypass0_reg[31]_1\,
      I2 => \addExponentDeltaAMinusB_reg[5]_0\,
      I3 => \addEarlyOutBypass0[31]_i_14__0_n_0\,
      O => \addEarlyOutBypass0[31]_i_5__0_n_0\
    );
\addEarlyOutBypass0[31]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_15__0_n_0\,
      I1 => GetFloatIsINF013_in,
      I2 => \Adder1/GetFloatIsINF015_in\,
      O => \Adder1/addEarlyOutBypassEnable0123_out\
    );
\addEarlyOutBypass0[31]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFE2E2E2E2E2"
    )
        port map (
      I0 => comBIsDenormal,
      I1 => \^pipelinedattr0_reg[8][30]__0\(0),
      I2 => \Adder1/comAIsDenormal\,
      I3 => \addEarlyOutBypass0_reg[31]_0\,
      I4 => \^oadd_reg[31]_0\(31),
      I5 => \^co\(0),
      O => \addEarlyOutBypass0[31]_i_7__0_n_0\
    );
\addEarlyOutBypass0[31]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000000500000"
    )
        port map (
      I0 => \Adder1/addEarlyOutBypassEnable013_out\,
      I1 => \Adder1/addEarlyOutBypassEnable0120_out\,
      I2 => \Adder1/addEarlyOutBypassEnable0123_out\,
      I3 => \Adder1/addEarlyOutBypassEnable01\,
      I4 => \^oadd_reg[31]_0\(31),
      I5 => \addEarlyOutBypass0_reg[31]_0\,
      O => \addEarlyOutBypass0[31]_i_8__0_n_0\
    );
\addEarlyOutBypass0[31]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050005140"
    )
        port map (
      I0 => \Adder1/addEarlyOutBypassEnable013_out\,
      I1 => \^pipelinedattr0_reg[8][30]__0\(0),
      I2 => \addEarlyOutBypass0_reg[31]_0\,
      I3 => \^oadd_reg[31]_0\(31),
      I4 => \^co\(0),
      I5 => \addEarlyOutBypass0[31]_i_3__0_n_0\,
      O => \addEarlyOutBypass0[31]_i_9__0_n_0\
    );
\addEarlyOutBypass0[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[3]_0\,
      I3 => \^oadd_reg[31]_0\(3),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(3)
    );
\addEarlyOutBypass0[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[4]_0\,
      I3 => \^oadd_reg[31]_0\(4),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(4)
    );
\addEarlyOutBypass0[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[5]_0\,
      I3 => \^oadd_reg[31]_0\(5),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(5)
    );
\addEarlyOutBypass0[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[6]_0\,
      I3 => \^oadd_reg[31]_0\(6),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(6)
    );
\addEarlyOutBypass0[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[7]_0\,
      I3 => \^oadd_reg[31]_0\(7),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(7)
    );
\addEarlyOutBypass0[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[8]_0\,
      I3 => \^oadd_reg[31]_0\(8),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(8)
    );
\addEarlyOutBypass0[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[9]_0\,
      I3 => \^oadd_reg[31]_0\(9),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(9)
    );
\addEarlyOutBypass0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(0),
      Q => addEarlyOutBypass0(0),
      R => '0'
    );
\addEarlyOutBypass0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(10),
      Q => addEarlyOutBypass0(10),
      R => '0'
    );
\addEarlyOutBypass0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(11),
      Q => addEarlyOutBypass0(11),
      R => '0'
    );
\addEarlyOutBypass0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(12),
      Q => addEarlyOutBypass0(12),
      R => '0'
    );
\addEarlyOutBypass0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(13),
      Q => addEarlyOutBypass0(13),
      R => '0'
    );
\addEarlyOutBypass0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(14),
      Q => addEarlyOutBypass0(14),
      R => '0'
    );
\addEarlyOutBypass0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(15),
      Q => addEarlyOutBypass0(15),
      R => '0'
    );
\addEarlyOutBypass0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(16),
      Q => addEarlyOutBypass0(16),
      R => '0'
    );
\addEarlyOutBypass0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(17),
      Q => addEarlyOutBypass0(17),
      R => '0'
    );
\addEarlyOutBypass0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(18),
      Q => addEarlyOutBypass0(18),
      R => '0'
    );
\addEarlyOutBypass0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(19),
      Q => addEarlyOutBypass0(19),
      R => '0'
    );
\addEarlyOutBypass0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(1),
      Q => addEarlyOutBypass0(1),
      R => '0'
    );
\addEarlyOutBypass0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(20),
      Q => addEarlyOutBypass0(20),
      R => '0'
    );
\addEarlyOutBypass0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(21),
      Q => addEarlyOutBypass0(21),
      R => '0'
    );
\addEarlyOutBypass0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(22),
      Q => addEarlyOutBypass0(22),
      R => '0'
    );
\addEarlyOutBypass0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(23),
      Q => addEarlyOutBypass0(23),
      R => '0'
    );
\addEarlyOutBypass0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(24),
      Q => addEarlyOutBypass0(24),
      R => '0'
    );
\addEarlyOutBypass0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(25),
      Q => addEarlyOutBypass0(25),
      R => '0'
    );
\addEarlyOutBypass0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(26),
      Q => addEarlyOutBypass0(26),
      R => '0'
    );
\addEarlyOutBypass0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(27),
      Q => addEarlyOutBypass0(27),
      R => '0'
    );
\addEarlyOutBypass0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(28),
      Q => addEarlyOutBypass0(28),
      R => '0'
    );
\addEarlyOutBypass0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(29),
      Q => addEarlyOutBypass0(29),
      R => '0'
    );
\addEarlyOutBypass0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(2),
      Q => addEarlyOutBypass0(2),
      R => '0'
    );
\addEarlyOutBypass0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(30),
      Q => addEarlyOutBypass0(30),
      R => '0'
    );
\addEarlyOutBypass0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(31),
      Q => addEarlyOutBypass0(31),
      R => '0'
    );
\addEarlyOutBypass0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(3),
      Q => addEarlyOutBypass0(3),
      R => '0'
    );
\addEarlyOutBypass0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(4),
      Q => addEarlyOutBypass0(4),
      R => '0'
    );
\addEarlyOutBypass0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(5),
      Q => addEarlyOutBypass0(5),
      R => '0'
    );
\addEarlyOutBypass0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(6),
      Q => addEarlyOutBypass0(6),
      R => '0'
    );
\addEarlyOutBypass0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(7),
      Q => addEarlyOutBypass0(7),
      R => '0'
    );
\addEarlyOutBypass0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(8),
      Q => addEarlyOutBypass0(8),
      R => '0'
    );
\addEarlyOutBypass0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(9),
      Q => addEarlyOutBypass0(9),
      R => '0'
    );
\addEarlyOutBypass1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(0),
      I1 => \addDenormFlushedValB_reg_n_0_[0]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[0]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[0]_i_1_n_0\
    );
\addEarlyOutBypass1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(10),
      I1 => \addDenormFlushedValB_reg_n_0_[10]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[10]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[10]_i_1_n_0\
    );
\addEarlyOutBypass1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(11),
      I1 => \addDenormFlushedValB_reg_n_0_[11]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[11]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[11]_i_1_n_0\
    );
\addEarlyOutBypass1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(12),
      I1 => \addDenormFlushedValB_reg_n_0_[12]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[12]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[12]_i_1_n_0\
    );
\addEarlyOutBypass1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(13),
      I1 => \addDenormFlushedValB_reg_n_0_[13]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[13]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[13]_i_1_n_0\
    );
\addEarlyOutBypass1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(14),
      I1 => \addDenormFlushedValB_reg_n_0_[14]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[14]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[14]_i_1_n_0\
    );
\addEarlyOutBypass1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(15),
      I1 => \addDenormFlushedValB_reg_n_0_[15]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[15]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[15]_i_1_n_0\
    );
\addEarlyOutBypass1[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(16),
      I1 => \addDenormFlushedValB_reg_n_0_[16]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[16]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[16]_i_1_n_0\
    );
\addEarlyOutBypass1[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(17),
      I1 => \addDenormFlushedValB_reg_n_0_[17]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[17]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[17]_i_1_n_0\
    );
\addEarlyOutBypass1[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(18),
      I1 => \addDenormFlushedValB_reg_n_0_[18]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[18]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[18]_i_1_n_0\
    );
\addEarlyOutBypass1[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(19),
      I1 => \addDenormFlushedValB_reg_n_0_[19]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[19]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[19]_i_1_n_0\
    );
\addEarlyOutBypass1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(1),
      I1 => \addDenormFlushedValB_reg_n_0_[1]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[1]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[1]_i_1_n_0\
    );
\addEarlyOutBypass1[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(20),
      I1 => \addDenormFlushedValB_reg_n_0_[20]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[20]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[20]_i_1_n_0\
    );
\addEarlyOutBypass1[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(21),
      I1 => \addDenormFlushedValB_reg_n_0_[21]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[21]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[21]_i_1_n_0\
    );
\addEarlyOutBypass1[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(22),
      I1 => \addDenormFlushedValB_reg_n_0_[22]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[22]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[22]_i_1_n_0\
    );
\addEarlyOutBypass1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[23]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[23]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(23),
      O => \addEarlyOutBypass1[23]_i_1_n_0\
    );
\addEarlyOutBypass1[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[24]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[24]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(24),
      O => \addEarlyOutBypass1[24]_i_1_n_0\
    );
\addEarlyOutBypass1[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[25]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[25]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(25),
      O => \addEarlyOutBypass1[25]_i_1_n_0\
    );
\addEarlyOutBypass1[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[26]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[26]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(26),
      O => \addEarlyOutBypass1[26]_i_1_n_0\
    );
\addEarlyOutBypass1[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[27]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[27]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(27),
      O => \addEarlyOutBypass1[27]_i_1_n_0\
    );
\addEarlyOutBypass1[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[28]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[28]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(28),
      O => \addEarlyOutBypass1[28]_i_1_n_0\
    );
\addEarlyOutBypass1[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[29]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[29]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(29),
      O => \addEarlyOutBypass1[29]_i_1_n_0\
    );
\addEarlyOutBypass1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(2),
      I1 => \addDenormFlushedValB_reg_n_0_[2]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[2]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[2]_i_1_n_0\
    );
\addEarlyOutBypass1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[30]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[30]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(30),
      O => \addEarlyOutBypass1[30]_i_1_n_0\
    );
\addEarlyOutBypass1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => addALessThanB,
      I2 => \^adddenormflushedvalb_reg[31]_0\(0),
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(31),
      O => \addEarlyOutBypass1[31]_i_1_n_0\
    );
\addEarlyOutBypass1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => addExponentDeltaAMinusBShiftTooFar,
      I1 => addALessThanB,
      I2 => addExponentDeltaBMinusAShiftTooFar,
      I3 => addMaxVal1(0),
      O => \^addexponentdeltaaminusbshifttoofar_reg_0\
    );
\addEarlyOutBypass1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(3),
      I1 => \addDenormFlushedValB_reg_n_0_[3]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[3]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[3]_i_1_n_0\
    );
\addEarlyOutBypass1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(4),
      I1 => \addDenormFlushedValB_reg_n_0_[4]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[4]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[4]_i_1_n_0\
    );
\addEarlyOutBypass1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(5),
      I1 => \addDenormFlushedValB_reg_n_0_[5]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[5]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[5]_i_1_n_0\
    );
\addEarlyOutBypass1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(6),
      I1 => \addDenormFlushedValB_reg_n_0_[6]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[6]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[6]_i_1_n_0\
    );
\addEarlyOutBypass1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(7),
      I1 => \addDenormFlushedValB_reg_n_0_[7]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[7]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[7]_i_1_n_0\
    );
\addEarlyOutBypass1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(8),
      I1 => \addDenormFlushedValB_reg_n_0_[8]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[8]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[8]_i_1_n_0\
    );
\addEarlyOutBypass1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(9),
      I1 => \addDenormFlushedValB_reg_n_0_[9]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[9]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[9]_i_1_n_0\
    );
\addEarlyOutBypass1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[0]_i_1_n_0\,
      Q => addEarlyOutBypass1(0),
      R => '0'
    );
\addEarlyOutBypass1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[10]_i_1_n_0\,
      Q => addEarlyOutBypass1(10),
      R => '0'
    );
\addEarlyOutBypass1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[11]_i_1_n_0\,
      Q => addEarlyOutBypass1(11),
      R => '0'
    );
\addEarlyOutBypass1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[12]_i_1_n_0\,
      Q => addEarlyOutBypass1(12),
      R => '0'
    );
\addEarlyOutBypass1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[13]_i_1_n_0\,
      Q => addEarlyOutBypass1(13),
      R => '0'
    );
\addEarlyOutBypass1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[14]_i_1_n_0\,
      Q => addEarlyOutBypass1(14),
      R => '0'
    );
\addEarlyOutBypass1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[15]_i_1_n_0\,
      Q => addEarlyOutBypass1(15),
      R => '0'
    );
\addEarlyOutBypass1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[16]_i_1_n_0\,
      Q => addEarlyOutBypass1(16),
      R => '0'
    );
\addEarlyOutBypass1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[17]_i_1_n_0\,
      Q => addEarlyOutBypass1(17),
      R => '0'
    );
\addEarlyOutBypass1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[18]_i_1_n_0\,
      Q => addEarlyOutBypass1(18),
      R => '0'
    );
\addEarlyOutBypass1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[19]_i_1_n_0\,
      Q => addEarlyOutBypass1(19),
      R => '0'
    );
\addEarlyOutBypass1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[1]_i_1_n_0\,
      Q => addEarlyOutBypass1(1),
      R => '0'
    );
\addEarlyOutBypass1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[20]_i_1_n_0\,
      Q => addEarlyOutBypass1(20),
      R => '0'
    );
\addEarlyOutBypass1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[21]_i_1_n_0\,
      Q => addEarlyOutBypass1(21),
      R => '0'
    );
\addEarlyOutBypass1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[22]_i_1_n_0\,
      Q => addEarlyOutBypass1(22),
      R => '0'
    );
\addEarlyOutBypass1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[23]_i_1_n_0\,
      Q => addEarlyOutBypass1(23),
      R => '0'
    );
\addEarlyOutBypass1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[24]_i_1_n_0\,
      Q => addEarlyOutBypass1(24),
      R => '0'
    );
\addEarlyOutBypass1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[25]_i_1_n_0\,
      Q => addEarlyOutBypass1(25),
      R => '0'
    );
\addEarlyOutBypass1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[26]_i_1_n_0\,
      Q => addEarlyOutBypass1(26),
      R => '0'
    );
\addEarlyOutBypass1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[27]_i_1_n_0\,
      Q => addEarlyOutBypass1(27),
      R => '0'
    );
\addEarlyOutBypass1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[28]_i_1_n_0\,
      Q => addEarlyOutBypass1(28),
      R => '0'
    );
\addEarlyOutBypass1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[29]_i_1_n_0\,
      Q => addEarlyOutBypass1(29),
      R => '0'
    );
\addEarlyOutBypass1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[2]_i_1_n_0\,
      Q => addEarlyOutBypass1(2),
      R => '0'
    );
\addEarlyOutBypass1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[30]_i_1_n_0\,
      Q => addEarlyOutBypass1(30),
      R => '0'
    );
\addEarlyOutBypass1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[31]_i_1_n_0\,
      Q => addEarlyOutBypass1(31),
      R => '0'
    );
\addEarlyOutBypass1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[3]_i_1_n_0\,
      Q => addEarlyOutBypass1(3),
      R => '0'
    );
\addEarlyOutBypass1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[4]_i_1_n_0\,
      Q => addEarlyOutBypass1(4),
      R => '0'
    );
\addEarlyOutBypass1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[5]_i_1_n_0\,
      Q => addEarlyOutBypass1(5),
      R => '0'
    );
\addEarlyOutBypass1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[6]_i_1_n_0\,
      Q => addEarlyOutBypass1(6),
      R => '0'
    );
\addEarlyOutBypass1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[7]_i_1_n_0\,
      Q => addEarlyOutBypass1(7),
      R => '0'
    );
\addEarlyOutBypass1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[8]_i_1_n_0\,
      Q => addEarlyOutBypass1(8),
      R => '0'
    );
\addEarlyOutBypass1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[9]_i_1_n_0\,
      Q => addEarlyOutBypass1(9),
      R => '0'
    );
\addEarlyOutBypassEnable0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F0FFEEF0F0"
    )
        port map (
      I0 => \Adder1/addEarlyOutBypassEnable0120_out\,
      I1 => \Adder1/addEarlyOutBypassEnable00\,
      I2 => \addEarlyOutBypassEnable0__0_1\,
      I3 => \addEarlyOutBypassEnable0_i_3__0_n_0\,
      I4 => Q(1),
      I5 => \addEarlyOutBypassEnable0_i_4__0_n_0\,
      O => addEarlyOutBypassEnable0_reg_0
    );
\addEarlyOutBypassEnable0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^oadd_reg[31]_0\(31),
      I2 => \addEarlyOutBypass0_reg[31]_0\,
      O => \Adder1/addEarlyOutBypassEnable00\
    );
\addEarlyOutBypassEnable0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Adder1/comAIsDenormal\,
      I1 => \^pipelinedattr0_reg[8][30]__0\(0),
      I2 => comBIsDenormal,
      O => \addEarlyOutBypassEnable0_i_3__0_n_0\
    );
\addEarlyOutBypassEnable0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \Adder1/addEarlyOutBypassEnable01\,
      I1 => \Adder1/addEarlyOutBypassEnable013_out\,
      I2 => \Adder1/addEarlyOutBypassEnable0123_out\,
      O => \addEarlyOutBypassEnable0_i_4__0_n_0\
    );
addEarlyOutBypassEnable0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => addEarlyOutBypassEnable0_reg_1,
      Q => \^addearlyoutbypassenable0__0\,
      R => '0'
    );
addEarlyOutBypassEnable1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => addEarlyOutBypassEnable1_reg_1,
      Q => \^addearlyoutbypassenable1_reg_0\,
      R => '0'
    );
addEarlyOutBypassEnable2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0BBF0"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \addRenormalizeShiftAmount[4]_i_3_n_0\,
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => addEarlyOutBypassEnable2_reg_0,
      I4 => \^addearlyoutbypassenable1_reg_0\,
      O => addEarlyOutBypassEnable2_i_1_n_0
    );
addEarlyOutBypassEnable2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => addEarlyOutBypassEnable2_i_1_n_0,
      Q => addEarlyOutBypassEnable2_reg_n_0,
      R => '0'
    );
\addExponentDeltaAMinusBShiftTooFar_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \^addexponentdeltaaminusb0\(7),
      I1 => \^addexponentdeltaaminusb0\(3),
      I2 => \addExponentDeltaAMinusBShiftTooFar_i_2__0_n_0\,
      I3 => \^addexponentdeltaaminusb0\(4),
      I4 => \^addexponentdeltaaminusb0\(5),
      I5 => \^addexponentdeltaaminusb0\(6),
      O => \OADD_reg[28]_0\
    );
\addExponentDeltaAMinusBShiftTooFar_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFF6FFFF6FFFF6"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[25]_0\,
      I1 => \^oadd_reg[31]_0\(25),
      I2 => \addEarlyOutBypass0_reg[24]_0\,
      I3 => \addEarlyOutBypass0_reg[23]_0\,
      I4 => \^oadd_reg[31]_0\(24),
      I5 => \^oadd_reg[31]_0\(23),
      O => \addExponentDeltaAMinusBShiftTooFar_i_2__0_n_0\
    );
addExponentDeltaAMinusBShiftTooFar_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusBShiftTooFar_reg_1,
      Q => addExponentDeltaAMinusBShiftTooFar,
      R => '0'
    );
\addExponentDeltaAMinusB[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(23),
      I1 => \addEarlyOutBypass0_reg[23]_0\,
      O => \^addexponentdeltaaminusb0\(0)
    );
\addExponentDeltaAMinusB[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"639C"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(23),
      I1 => \^oadd_reg[31]_0\(24),
      I2 => \addEarlyOutBypass0_reg[23]_0\,
      I3 => \addEarlyOutBypass0_reg[24]_0\,
      O => \^addexponentdeltaaminusb0\(1)
    );
\addExponentDeltaAMinusB[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666966696969996"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[25]_0\,
      I1 => \^oadd_reg[31]_0\(25),
      I2 => \addEarlyOutBypass0_reg[24]_0\,
      I3 => \addEarlyOutBypass0_reg[23]_0\,
      I4 => \^oadd_reg[31]_0\(23),
      I5 => \^oadd_reg[31]_0\(24),
      O => \^addexponentdeltaaminusb0\(2)
    );
\addExponentDeltaAMinusB[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"820A7DF57DF5820A"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(25),
      I1 => \addEarlyOutBypass0_reg[23]_0\,
      I2 => \addEarlyOutBypass0_reg[25]_0\,
      I3 => \addEarlyOutBypass0_reg[24]_0\,
      I4 => \addExponentDeltaAMinusB[3]_i_2__0_n_0\,
      I5 => \addExponentDeltaAMinusB[3]_i_3__0_n_0\,
      O => \^addexponentdeltaaminusb0\(3)
    );
\addExponentDeltaAMinusB[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F999609969996009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(25),
      I1 => \addEarlyOutBypass0_reg[25]_0\,
      I2 => \addEarlyOutBypass0_reg[23]_0\,
      I3 => \addEarlyOutBypass0_reg[24]_0\,
      I4 => \^oadd_reg[31]_0\(24),
      I5 => \^oadd_reg[31]_0\(23),
      O => \addExponentDeltaAMinusB[3]_i_2__0_n_0\
    );
\addExponentDeltaAMinusB[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(26),
      I1 => \addEarlyOutBypass0_reg[23]_0\,
      I2 => \addEarlyOutBypass0_reg[24]_0\,
      I3 => \addEarlyOutBypass0_reg[25]_0\,
      I4 => \addEarlyOutBypass0_reg[26]_0\,
      O => \addExponentDeltaAMinusB[3]_i_3__0_n_0\
    );
\addExponentDeltaAMinusB[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A59A69A65A659"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(27),
      I1 => \addEarlyOutBypass0_reg[26]_0\,
      I2 => \addExponentDeltaAMinusB_reg[4]_0\,
      I3 => \addEarlyOutBypass0_reg[27]_0\,
      I4 => \^oadd_reg[31]_0\(26),
      I5 => \addExponentDeltaAMinusB[4]_i_3__0_n_0\,
      O => \^addexponentdeltaaminusb0\(4)
    );
\addExponentDeltaAMinusB[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBAFAAAA820A0000"
    )
        port map (
      I0 => \addExponentDeltaAMinusB[3]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0_reg[24]_0\,
      I2 => \addEarlyOutBypass0_reg[25]_0\,
      I3 => \addEarlyOutBypass0_reg[23]_0\,
      I4 => \^oadd_reg[31]_0\(25),
      I5 => \addExponentDeltaAMinusB[3]_i_3__0_n_0\,
      O => \addExponentDeltaAMinusB[4]_i_3__0_n_0\
    );
\addExponentDeltaAMinusB[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A59A69A65A659"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(28),
      I1 => \addEarlyOutBypass0_reg[27]_0\,
      I2 => \addExponentDeltaAMinusB_reg[5]_0\,
      I3 => \addEarlyOutBypass0_reg[28]_0\,
      I4 => \^oadd_reg[31]_0\(27),
      I5 => \addExponentDeltaAMinusB[5]_i_3__0_n_0\,
      O => \^addexponentdeltaaminusb0\(5)
    );
\addExponentDeltaAMinusB[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8A38203820AE8A"
    )
        port map (
      I0 => \addExponentDeltaAMinusB[4]_i_3__0_n_0\,
      I1 => \addExponentDeltaAMinusB_reg[4]_0\,
      I2 => \addEarlyOutBypass0_reg[26]_0\,
      I3 => \^oadd_reg[31]_0\(26),
      I4 => \^oadd_reg[31]_0\(27),
      I5 => \addEarlyOutBypass0_reg[27]_0\,
      O => \addExponentDeltaAMinusB[5]_i_3__0_n_0\
    );
\addExponentDeltaAMinusB[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966669696999969"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(29),
      I1 => \addEarlyOutBypass0_reg[29]_0\,
      I2 => \addEarlyOutBypass0_reg[28]_0\,
      I3 => \addExponentDeltaAMinusB_reg[6]_0\,
      I4 => \^oadd_reg[31]_0\(28),
      I5 => \addExponentDeltaAMinusB[7]_i_4__0_n_0\,
      O => \^addexponentdeltaaminusb0\(6)
    );
\addExponentDeltaAMinusB[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5115F77FAEEA0880"
    )
        port map (
      I0 => \addExponentDeltaAMinusB[7]_i_2__0_n_0\,
      I1 => \^oadd_reg[31]_0\(28),
      I2 => \addEarlyOutBypass0_reg[28]_0\,
      I3 => \addExponentDeltaAMinusB_reg[6]_0\,
      I4 => \addExponentDeltaAMinusB[7]_i_4__0_n_0\,
      I5 => \addExponentDeltaAMinusB[7]_i_5__0_n_0\,
      O => \^addexponentdeltaaminusb0\(7)
    );
\addExponentDeltaAMinusB[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99996999"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(29),
      I1 => \addEarlyOutBypass0_reg[29]_0\,
      I2 => \addEarlyOutBypass0_reg[28]_0\,
      I3 => \addEarlyOutBypass0_reg[27]_0\,
      I4 => \addExponentDeltaAMinusB_reg[5]_0\,
      O => \addExponentDeltaAMinusB[7]_i_2__0_n_0\
    );
\addExponentDeltaAMinusB[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8A38203820AE8A"
    )
        port map (
      I0 => \addExponentDeltaAMinusB[5]_i_3__0_n_0\,
      I1 => \addExponentDeltaAMinusB_reg[5]_0\,
      I2 => \addEarlyOutBypass0_reg[27]_0\,
      I3 => \^oadd_reg[31]_0\(27),
      I4 => \^oadd_reg[31]_0\(28),
      I5 => \addEarlyOutBypass0_reg[28]_0\,
      O => \addExponentDeltaAMinusB[7]_i_4__0_n_0\
    );
\addExponentDeltaAMinusB[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9CC6C6636339399"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(29),
      I1 => \^oadd_reg[31]_0\(30),
      I2 => \addExponentDeltaAMinusB_reg[6]_0\,
      I3 => \addEarlyOutBypass0_reg[28]_0\,
      I4 => \addEarlyOutBypass0_reg[29]_0\,
      I5 => \addEarlyOutBypass0_reg[30]_0\,
      O => \addExponentDeltaAMinusB[7]_i_5__0_n_0\
    );
\addExponentDeltaAMinusB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0_0(0),
      Q => addExponentDeltaAMinusB(0),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0_0(1),
      Q => addExponentDeltaAMinusB(1),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0_0(2),
      Q => addExponentDeltaAMinusB(2),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0_0(3),
      Q => addExponentDeltaAMinusB(3),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0_0(4),
      Q => addExponentDeltaAMinusB(4),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0_0(5),
      Q => addExponentDeltaAMinusB(5),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0_0(6),
      Q => addExponentDeltaAMinusB(6),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0_0(7),
      Q => addExponentDeltaAMinusB(7),
      R => '0'
    );
\addExponentDeltaBMinusAShiftTooFar_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \^pipelinedattr0_reg[8][28]__0_0\(6),
      I1 => \^pipelinedattr0_reg[8][28]__0_0\(2),
      I2 => \addExponentDeltaBMinusAShiftTooFar_i_2__0_n_0\,
      I3 => \^pipelinedattr0_reg[8][28]__0_0\(3),
      I4 => \^pipelinedattr0_reg[8][28]__0_0\(4),
      I5 => \^pipelinedattr0_reg[8][28]__0_0\(5),
      O => \pipelinedAttr0_reg[8][28]__0\
    );
\addExponentDeltaBMinusAShiftTooFar_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFF6FFFF6FFFF6"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(25),
      I1 => \addEarlyOutBypass0_reg[25]_0\,
      I2 => \^oadd_reg[31]_0\(24),
      I3 => \^oadd_reg[31]_0\(23),
      I4 => \addEarlyOutBypass0_reg[24]_0\,
      I5 => \addEarlyOutBypass0_reg[23]_0\,
      O => \addExponentDeltaBMinusAShiftTooFar_i_2__0_n_0\
    );
addExponentDeltaBMinusAShiftTooFar_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaBMinusAShiftTooFar_reg_0,
      Q => addExponentDeltaBMinusAShiftTooFar,
      R => '0'
    );
\addExponentDeltaBMinusA[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"639C"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[23]_0\,
      I1 => \addEarlyOutBypass0_reg[24]_0\,
      I2 => \^oadd_reg[31]_0\(23),
      I3 => \^oadd_reg[31]_0\(24),
      O => \^pipelinedattr0_reg[8][28]__0_0\(0)
    );
\addExponentDeltaBMinusA[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696666696999696"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(25),
      I1 => \addEarlyOutBypass0_reg[25]_0\,
      I2 => \^oadd_reg[31]_0\(24),
      I3 => \addEarlyOutBypass0_reg[23]_0\,
      I4 => \^oadd_reg[31]_0\(23),
      I5 => \addEarlyOutBypass0_reg[24]_0\,
      O => \^pipelinedattr0_reg[8][28]__0_0\(1)
    );
\addExponentDeltaBMinusA[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82227DDD7DDD8222"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[25]_0\,
      I1 => \^oadd_reg[31]_0\(25),
      I2 => \^oadd_reg[31]_0\(24),
      I3 => \^oadd_reg[31]_0\(23),
      I4 => \addExponentDeltaBMinusA[3]_i_2__0_n_0\,
      I5 => \addExponentDeltaBMinusA[3]_i_3__0_n_0\,
      O => \^pipelinedattr0_reg[8][28]__0_0\(2)
    );
\addExponentDeltaBMinusA[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F999609969996009"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[25]_0\,
      I1 => \^oadd_reg[31]_0\(25),
      I2 => \^oadd_reg[31]_0\(23),
      I3 => \^oadd_reg[31]_0\(24),
      I4 => \addEarlyOutBypass0_reg[24]_0\,
      I5 => \addEarlyOutBypass0_reg[23]_0\,
      O => \addExponentDeltaBMinusA[3]_i_2__0_n_0\
    );
\addExponentDeltaBMinusA[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[26]_0\,
      I1 => \^oadd_reg[31]_0\(25),
      I2 => \^oadd_reg[31]_0\(24),
      I3 => \^oadd_reg[31]_0\(23),
      I4 => \^oadd_reg[31]_0\(26),
      O => \addExponentDeltaBMinusA[3]_i_3__0_n_0\
    );
\addExponentDeltaBMinusA[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A59A69A65A659"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[27]_0\,
      I1 => \^oadd_reg[31]_0\(26),
      I2 => \addExponentDeltaBMinusA[4]_i_2__0_n_0\,
      I3 => \^oadd_reg[31]_0\(27),
      I4 => \addEarlyOutBypass0_reg[26]_0\,
      I5 => \addExponentDeltaBMinusA[4]_i_3__0_n_0\,
      O => \^pipelinedattr0_reg[8][28]__0_0\(3)
    );
\addExponentDeltaBMinusA[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(23),
      I1 => \^oadd_reg[31]_0\(24),
      I2 => \^oadd_reg[31]_0\(25),
      O => \addExponentDeltaBMinusA[4]_i_2__0_n_0\
    );
\addExponentDeltaBMinusA[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABFAAAA802A0000"
    )
        port map (
      I0 => \addExponentDeltaBMinusA[3]_i_2__0_n_0\,
      I1 => \^oadd_reg[31]_0\(23),
      I2 => \^oadd_reg[31]_0\(24),
      I3 => \^oadd_reg[31]_0\(25),
      I4 => \addEarlyOutBypass0_reg[25]_0\,
      I5 => \addExponentDeltaBMinusA[3]_i_3__0_n_0\,
      O => \addExponentDeltaBMinusA[4]_i_3__0_n_0\
    );
\addExponentDeltaBMinusA[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696696699699699"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[28]_0\,
      I1 => \^oadd_reg[31]_0\(28),
      I2 => \addExponentDeltaBMinusA[5]_i_2__0_n_0\,
      I3 => \^oadd_reg[31]_0\(27),
      I4 => \addEarlyOutBypass0_reg[27]_0\,
      I5 => \addExponentDeltaBMinusA[5]_i_3__0_n_0\,
      O => \^pipelinedattr0_reg[8][28]__0_0\(4)
    );
\addExponentDeltaBMinusA[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(25),
      I1 => \^oadd_reg[31]_0\(24),
      I2 => \^oadd_reg[31]_0\(23),
      I3 => \^oadd_reg[31]_0\(26),
      O => \addExponentDeltaBMinusA[5]_i_2__0_n_0\
    );
\addExponentDeltaBMinusA[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8A38203820AE8A"
    )
        port map (
      I0 => \addExponentDeltaBMinusA[4]_i_3__0_n_0\,
      I1 => \addExponentDeltaBMinusA[4]_i_2__0_n_0\,
      I2 => \^oadd_reg[31]_0\(26),
      I3 => \addEarlyOutBypass0_reg[26]_0\,
      I4 => \addEarlyOutBypass0_reg[27]_0\,
      I5 => \^oadd_reg[31]_0\(27),
      O => \addExponentDeltaBMinusA[5]_i_3__0_n_0\
    );
\addExponentDeltaBMinusA[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A96695AA56996A5"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[29]_0\,
      I1 => \addExponentDeltaBMinusA[7]_i_3__0_n_0\,
      I2 => \^oadd_reg[31]_0\(29),
      I3 => \^oadd_reg[31]_0\(28),
      I4 => \addEarlyOutBypass0_reg[28]_0\,
      I5 => \addExponentDeltaBMinusA[7]_i_4__0_n_0\,
      O => \^pipelinedattr0_reg[8][28]__0_0\(5)
    );
\addExponentDeltaBMinusA[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5115F77FAEEA0880"
    )
        port map (
      I0 => \addExponentDeltaBMinusA[7]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0_reg[28]_0\,
      I2 => \addExponentDeltaBMinusA[7]_i_3__0_n_0\,
      I3 => \^oadd_reg[31]_0\(28),
      I4 => \addExponentDeltaBMinusA[7]_i_4__0_n_0\,
      I5 => \addExponentDeltaBMinusA[7]_i_5__0_n_0\,
      O => \^pipelinedattr0_reg[8][28]__0_0\(6)
    );
\addExponentDeltaBMinusA[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A659AA55"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[29]_0\,
      I1 => \^oadd_reg[31]_0\(27),
      I2 => \addExponentDeltaBMinusA[5]_i_2__0_n_0\,
      I3 => \^oadd_reg[31]_0\(29),
      I4 => \^oadd_reg[31]_0\(28),
      O => \addExponentDeltaBMinusA[7]_i_2__0_n_0\
    );
\addExponentDeltaBMinusA[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(26),
      I1 => \^oadd_reg[31]_0\(23),
      I2 => \^oadd_reg[31]_0\(24),
      I3 => \^oadd_reg[31]_0\(25),
      I4 => \^oadd_reg[31]_0\(27),
      O => \addExponentDeltaBMinusA[7]_i_3__0_n_0\
    );
\addExponentDeltaBMinusA[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8A38203820AE8A"
    )
        port map (
      I0 => \addExponentDeltaBMinusA[5]_i_3__0_n_0\,
      I1 => \addExponentDeltaBMinusA[5]_i_2__0_n_0\,
      I2 => \^oadd_reg[31]_0\(27),
      I3 => \addEarlyOutBypass0_reg[27]_0\,
      I4 => \addEarlyOutBypass0_reg[28]_0\,
      I5 => \^oadd_reg[31]_0\(28),
      O => \addExponentDeltaBMinusA[7]_i_4__0_n_0\
    );
\addExponentDeltaBMinusA[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9CC6C6636339399"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[29]_0\,
      I1 => \addEarlyOutBypass0_reg[30]_0\,
      I2 => \addExponentDeltaBMinusA[7]_i_3__0_n_0\,
      I3 => \^oadd_reg[31]_0\(28),
      I4 => \^oadd_reg[31]_0\(29),
      I5 => \^oadd_reg[31]_0\(30),
      O => \addExponentDeltaBMinusA[7]_i_5__0_n_0\
    );
\addExponentDeltaBMinusA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(0),
      Q => addExponentDeltaBMinusA(1),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(1),
      Q => addExponentDeltaBMinusA(2),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(2),
      Q => addExponentDeltaBMinusA(3),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(3),
      Q => addExponentDeltaBMinusA(4),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(4),
      Q => addExponentDeltaBMinusA(5),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(5),
      Q => addExponentDeltaBMinusA(6),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(6),
      Q => addExponentDeltaBMinusA(7),
      R => '0'
    );
\addFinalExp[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[23]\,
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \addPostAddMantissa1_reg_n_0_[24]\,
      O => \addFinalExp[0]_i_1_n_0\
    );
\addFinalExp[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1015EFEA"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[23]\,
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \addPostAddMantissa1_reg_n_0_[24]\,
      I4 => \addMaxVal1_reg_n_0_[24]\,
      O => \addFinalExp[1]_i_1_n_0\
    );
\addFinalExp[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7AAAAA808"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[24]\,
      I1 => \addPostAddMantissa1_reg_n_0_[24]\,
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(24),
      I4 => \addMaxVal1_reg_n_0_[23]\,
      I5 => \addMaxVal1_reg_n_0_[25]\,
      O => \addFinalExp[2]_i_1_n_0\
    );
\addFinalExp[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \addFinalExp[5]_i_2_n_0\,
      I1 => \addMaxVal1_reg_n_0_[24]\,
      I2 => \addMaxVal1_reg_n_0_[25]\,
      I3 => \addMaxVal1_reg_n_0_[26]\,
      O => \addFinalExp[3]_i_1_n_0\
    );
\addFinalExp[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \addFinalExp[5]_i_2_n_0\,
      I1 => \addMaxVal1_reg_n_0_[25]\,
      I2 => \addMaxVal1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[26]\,
      I4 => \addMaxVal1_reg_n_0_[27]\,
      O => \addFinalExp[4]_i_1_n_0\
    );
\addFinalExp[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \addFinalExp[5]_i_2_n_0\,
      I1 => \addMaxVal1_reg_n_0_[26]\,
      I2 => \addMaxVal1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[25]\,
      I4 => \addMaxVal1_reg_n_0_[27]\,
      I5 => \addMaxVal1_reg_n_0_[28]\,
      O => \addFinalExp[5]_i_1_n_0\
    );
\addFinalExp[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[24]\,
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \ADDStage2.postAddMantissa0\(24),
      I3 => \addMaxVal1_reg_n_0_[23]\,
      O => \addFinalExp[5]_i_2_n_0\
    );
\addFinalExp[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001D0000FFE2"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[24]\,
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \ADDStage2.postAddMantissa0\(24),
      I3 => \addMaxVal1_reg_n_0_[23]\,
      I4 => \addFinalExp[6]_i_2_n_0\,
      I5 => \addMaxVal1_reg_n_0_[29]\,
      O => \addFinalExp[6]_i_1_n_0\
    );
\addFinalExp[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[27]\,
      I1 => \addMaxVal1_reg_n_0_[25]\,
      I2 => \addMaxVal1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[26]\,
      I4 => \addMaxVal1_reg_n_0_[28]\,
      O => \addFinalExp[6]_i_2_n_0\
    );
\addFinalExp[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666633363"
    )
        port map (
      I0 => \addFinalExp[7]_i_2_n_0\,
      I1 => \addMaxVal1_reg_n_0_[30]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      I4 => \ADDStage2.postAddMantissa0\(24),
      I5 => \addMaxVal1_reg_n_0_[23]\,
      O => \addFinalExp[7]_i_1_n_0\
    );
\addFinalExp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[28]\,
      I1 => \addMaxVal1_reg_n_0_[26]\,
      I2 => \addMaxVal1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[25]\,
      I4 => \addMaxVal1_reg_n_0_[27]\,
      I5 => \addMaxVal1_reg_n_0_[29]\,
      O => \addFinalExp[7]_i_2_n_0\
    );
\addFinalExp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[0]_i_1_n_0\,
      Q => addFinalExp(0),
      R => '0'
    );
\addFinalExp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[1]_i_1_n_0\,
      Q => addFinalExp(1),
      R => '0'
    );
\addFinalExp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[2]_i_1_n_0\,
      Q => addFinalExp(2),
      R => '0'
    );
\addFinalExp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[3]_i_1_n_0\,
      Q => addFinalExp(3),
      R => '0'
    );
\addFinalExp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[4]_i_1_n_0\,
      Q => addFinalExp(4),
      R => '0'
    );
\addFinalExp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[5]_i_1_n_0\,
      Q => addFinalExp(5),
      R => '0'
    );
\addFinalExp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[6]_i_1_n_0\,
      Q => addFinalExp(6),
      R => '0'
    );
\addFinalExp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[7]_i_1_n_0\,
      Q => addFinalExp(7),
      R => '0'
    );
addFinalSignIsNeg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => addFinalSignIsNeg_reg_1,
      Q => \^addfinalsignisneg_reg_0\,
      R => '0'
    );
\addMaxVal1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[23]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[23]\,
      O => \addMaxVal1[23]_i_1_n_0\
    );
\addMaxVal1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[24]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[24]\,
      O => \addMaxVal1[24]_i_1_n_0\
    );
\addMaxVal1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[25]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[25]\,
      O => \addMaxVal1[25]_i_1_n_0\
    );
\addMaxVal1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[26]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[26]\,
      O => \addMaxVal1[26]_i_1_n_0\
    );
\addMaxVal1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[27]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[27]\,
      O => \addMaxVal1[27]_i_1_n_0\
    );
\addMaxVal1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[28]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[28]\,
      O => \addMaxVal1[28]_i_1_n_0\
    );
\addMaxVal1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[29]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[29]\,
      O => \addMaxVal1[29]_i_1_n_0\
    );
\addMaxVal1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40044444"
    )
        port map (
      I0 => \^addearlyoutbypassenable0__0\,
      I1 => \addMaxVal1_reg[23]_0\,
      I2 => \^p_1_in\,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \^addsamenumberdifferentsigns0\,
      O => addMaxVal1(0)
    );
\addMaxVal1[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[30]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[30]\,
      O => \addMaxVal1[30]_i_2_n_0\
    );
\addMaxVal1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[23]_i_1_n_0\,
      Q => \addMaxVal1_reg_n_0_[23]\,
      R => '0'
    );
\addMaxVal1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[24]_i_1_n_0\,
      Q => \addMaxVal1_reg_n_0_[24]\,
      R => '0'
    );
\addMaxVal1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[25]_i_1_n_0\,
      Q => \addMaxVal1_reg_n_0_[25]\,
      R => '0'
    );
\addMaxVal1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[26]_i_1_n_0\,
      Q => \addMaxVal1_reg_n_0_[26]\,
      R => '0'
    );
\addMaxVal1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[27]_i_1_n_0\,
      Q => \addMaxVal1_reg_n_0_[27]\,
      R => '0'
    );
\addMaxVal1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[28]_i_1_n_0\,
      Q => \addMaxVal1_reg_n_0_[28]\,
      R => '0'
    );
\addMaxVal1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[29]_i_1_n_0\,
      Q => \addMaxVal1_reg_n_0_[29]\,
      R => '0'
    );
\addMaxVal1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[30]_i_2_n_0\,
      Q => \addMaxVal1_reg_n_0_[30]\,
      R => '0'
    );
\addPostAddMantissa1[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_2_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[15]_i_18_n_0\,
      I4 => \addPostAddMantissa1[23]_i_28_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[15]_i_10_n_0\
    );
\addPostAddMantissa1[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_3_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[15]_i_18_n_0\,
      I4 => \addPostAddMantissa1[15]_i_19_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[15]_i_11_n_0\
    );
\addPostAddMantissa1[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_4_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[15]_i_19_n_0\,
      I4 => \addPostAddMantissa1[15]_i_20_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[15]_i_12_n_0\
    );
\addPostAddMantissa1[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_5_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[15]_i_21_n_0\,
      I4 => \addPostAddMantissa1[15]_i_20_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[15]_i_13_n_0\
    );
\addPostAddMantissa1[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_6_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[15]_i_21_n_0\,
      I4 => \addPostAddMantissa1[15]_i_22_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[15]_i_14_n_0\
    );
\addPostAddMantissa1[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_7_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[15]_i_22_n_0\,
      I4 => \addPostAddMantissa1[15]_i_23_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[15]_i_15_n_0\
    );
\addPostAddMantissa1[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_8_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[15]_i_24_n_0\,
      I4 => \addPostAddMantissa1[15]_i_23_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[15]_i_16_n_0\
    );
\addPostAddMantissa1[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_9_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[15]_i_25_n_0\,
      I4 => \addPostAddMantissa1[15]_i_24_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[15]_i_17_n_0\
    );
\addPostAddMantissa1[15]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_42_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_26_n_0\,
      O => \addPostAddMantissa1[15]_i_18_n_0\
    );
\addPostAddMantissa1[15]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_43_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_27_n_0\,
      O => \addPostAddMantissa1[15]_i_19_n_0\
    );
\addPostAddMantissa1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[15]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[15]\,
      O => \addPostAddMantissa1[15]_i_2_n_0\
    );
\addPostAddMantissa1[15]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_26_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_28_n_0\,
      O => \addPostAddMantissa1[15]_i_20_n_0\
    );
\addPostAddMantissa1[15]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_27_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_29_n_0\,
      O => \addPostAddMantissa1[15]_i_21_n_0\
    );
\addPostAddMantissa1[15]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_28_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_30_n_0\,
      O => \addPostAddMantissa1[15]_i_22_n_0\
    );
\addPostAddMantissa1[15]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_29_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_31_n_0\,
      O => \addPostAddMantissa1[15]_i_23_n_0\
    );
\addPostAddMantissa1[15]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_30_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_32_n_0\,
      O => \addPostAddMantissa1[15]_i_24_n_0\
    );
\addPostAddMantissa1[15]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_31_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_33_n_0\,
      O => \addPostAddMantissa1[15]_i_25_n_0\
    );
\addPostAddMantissa1[15]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_34_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31_n_0\,
      I2 => \addPostAddMantissa1[15]_i_34_n_0\,
      I3 => \addPostAddMantissa1[23]_i_30_n_0\,
      I4 => \addPostAddMantissa1[15]_i_35_n_0\,
      O => \addPostAddMantissa1[15]_i_26_n_0\
    );
\addPostAddMantissa1[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_34_n_0\,
      I1 => \addPostAddMantissa1[15]_i_36_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[23]_i_36_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[15]_i_37_n_0\,
      O => \addPostAddMantissa1[15]_i_27_n_0\
    );
\addPostAddMantissa1[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_34_n_0\,
      I1 => \addPostAddMantissa1[15]_i_38_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[23]_i_38_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[15]_i_39_n_0\,
      O => \addPostAddMantissa1[15]_i_28_n_0\
    );
\addPostAddMantissa1[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_34_n_0\,
      I1 => \addPostAddMantissa1[15]_i_40_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[23]_i_39_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[15]_i_41_n_0\,
      O => \addPostAddMantissa1[15]_i_29_n_0\
    );
\addPostAddMantissa1[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[14]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[14]\,
      O => \addPostAddMantissa1[15]_i_3_n_0\
    );
\addPostAddMantissa1[15]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_35_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30_n_0\,
      I2 => \addPostAddMantissa1[15]_i_34_n_0\,
      I3 => \addPostAddMantissa1[23]_i_31_n_0\,
      I4 => \addPostAddMantissa1[15]_i_42_n_0\,
      O => \addPostAddMantissa1[15]_i_30_n_0\
    );
\addPostAddMantissa1[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_36_n_0\,
      I1 => \addPostAddMantissa1[15]_i_37_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[15]_i_36_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[15]_i_43_n_0\,
      O => \addPostAddMantissa1[15]_i_31_n_0\
    );
\addPostAddMantissa1[15]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_38_n_0\,
      I1 => \addPostAddMantissa1[15]_i_39_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[15]_i_38_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[15]_i_44_n_0\,
      O => \addPostAddMantissa1[15]_i_32_n_0\
    );
\addPostAddMantissa1[15]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_39_n_0\,
      I1 => \addPostAddMantissa1[15]_i_41_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[15]_i_40_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[15]_i_45_n_0\,
      O => \addPostAddMantissa1[15]_i_33_n_0\
    );
\addPostAddMantissa1[15]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(19),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[19]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[19]\,
      O => \addPostAddMantissa1[15]_i_34_n_0\
    );
\addPostAddMantissa1[15]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF80F0FFBF80C0C"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(23),
      I1 => \addPostAddMantissa1[23]_i_31_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32_n_0\,
      I3 => \ADDStage1.mantissaMin0\(15),
      I4 => \addPostAddMantissa1[23]_i_34_n_0\,
      I5 => \addPostAddMantissa1[15]_i_46_n_0\,
      O => \addPostAddMantissa1[15]_i_35_n_0\
    );
\addPostAddMantissa1[15]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(18),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[18]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[18]\,
      O => \addPostAddMantissa1[15]_i_36_n_0\
    );
\addPostAddMantissa1[15]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(14),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[14]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[14]\,
      O => \addPostAddMantissa1[15]_i_37_n_0\
    );
\addPostAddMantissa1[15]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(17),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[17]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[17]\,
      O => \addPostAddMantissa1[15]_i_38_n_0\
    );
\addPostAddMantissa1[15]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(13),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[13]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[13]\,
      O => \addPostAddMantissa1[15]_i_39_n_0\
    );
\addPostAddMantissa1[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[13]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[13]\,
      O => \addPostAddMantissa1[15]_i_4_n_0\
    );
\addPostAddMantissa1[15]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(16),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[16]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[16]\,
      O => \addPostAddMantissa1[15]_i_40_n_0\
    );
\addPostAddMantissa1[15]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(12),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[12]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[12]\,
      O => \addPostAddMantissa1[15]_i_41_n_0\
    );
\addPostAddMantissa1[15]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(11),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[11]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[11]\,
      O => \addPostAddMantissa1[15]_i_42_n_0\
    );
\addPostAddMantissa1[15]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(10),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[10]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[10]\,
      O => \addPostAddMantissa1[15]_i_43_n_0\
    );
\addPostAddMantissa1[15]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(9),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[9]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[9]\,
      O => \addPostAddMantissa1[15]_i_44_n_0\
    );
\addPostAddMantissa1[15]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(8),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[8]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[8]\,
      O => \addPostAddMantissa1[15]_i_45_n_0\
    );
\addPostAddMantissa1[15]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[15]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[15]\,
      O => \addPostAddMantissa1[15]_i_46_n_0\
    );
\addPostAddMantissa1[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[12]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[12]\,
      O => \addPostAddMantissa1[15]_i_5_n_0\
    );
\addPostAddMantissa1[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[11]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[11]\,
      O => \addPostAddMantissa1[15]_i_6_n_0\
    );
\addPostAddMantissa1[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[10]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[10]\,
      O => \addPostAddMantissa1[15]_i_7_n_0\
    );
\addPostAddMantissa1[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[9]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[9]\,
      O => \addPostAddMantissa1[15]_i_8_n_0\
    );
\addPostAddMantissa1[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[8]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[8]\,
      O => \addPostAddMantissa1[15]_i_9_n_0\
    );
\addPostAddMantissa1[23]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E22D1D"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_18_n_0\,
      I1 => \addPostAddMantissa1[23]_i_19_n_0\,
      I2 => \^adddenormflushedvalb_reg[31]_0\(0),
      I3 => addALessThanB,
      I4 => \^p_1_in\,
      O => \addPostAddMantissa1[23]_i_10_n_0\
    );
\addPostAddMantissa1[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_3_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[23]_i_18_n_0\,
      I4 => \addPostAddMantissa1[23]_i_22_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[23]_i_11_n_0\
    );
\addPostAddMantissa1[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_4_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[23]_i_23_n_0\,
      I4 => \addPostAddMantissa1[23]_i_22_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[23]_i_12_n_0\
    );
\addPostAddMantissa1[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_5_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[23]_i_23_n_0\,
      I4 => \addPostAddMantissa1[23]_i_24_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[23]_i_13_n_0\
    );
\addPostAddMantissa1[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_6_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[23]_i_25_n_0\,
      I4 => \addPostAddMantissa1[23]_i_24_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[23]_i_14_n_0\
    );
\addPostAddMantissa1[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_7_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[23]_i_26_n_0\,
      I4 => \addPostAddMantissa1[23]_i_25_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[23]_i_15_n_0\
    );
\addPostAddMantissa1[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_8_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[23]_i_27_n_0\,
      I4 => \addPostAddMantissa1[23]_i_26_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[23]_i_16_n_0\
    );
\addPostAddMantissa1[23]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_9_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[23]_i_28_n_0\,
      I4 => \addPostAddMantissa1[23]_i_27_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[23]_i_17_n_0\
    );
\addPostAddMantissa1[23]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00010001"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_29_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32_n_0\,
      I4 => \ADDStage1.mantissaMin0\(23),
      I5 => \addPostAddMantissa1[23]_i_34_n_0\,
      O => \addPostAddMantissa1[23]_i_18_n_0\
    );
\addPostAddMantissa1[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => addExponentDeltaAMinusB(0),
      I1 => \addPostAddMantissa1[23]_i_35_n_0\,
      O => \addPostAddMantissa1[23]_i_19_n_0\
    );
\addPostAddMantissa1[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^adddenormflushedvalb_reg[31]_0\(0),
      I1 => addALessThanB,
      I2 => \^p_1_in\,
      O => \in\
    );
\addPostAddMantissa1[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_35_n_0\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => addALessThanB,
      I3 => \^p_1_in\,
      O => \addPostAddMantissa1[23]_i_20_n_0\
    );
\addPostAddMantissa1[23]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_35_n_0\,
      I1 => addExponentDeltaAMinusB(0),
      O => \addPostAddMantissa1[23]_i_21_n_0\
    );
\addPostAddMantissa1[23]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_29_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30_n_0\,
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addPostAddMantissa1[23]_i_31_n_0\,
      I4 => \addPostAddMantissa1[23]_i_36_n_0\,
      O => \addPostAddMantissa1[23]_i_22_n_0\
    );
\addPostAddMantissa1[23]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_37_n_0\,
      I1 => \addPostAddMantissa1[23]_i_29_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[23]_i_38_n_0\,
      O => \addPostAddMantissa1[23]_i_23_n_0\
    );
\addPostAddMantissa1[23]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_36_n_0\,
      I1 => \addPostAddMantissa1[23]_i_29_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[23]_i_39_n_0\,
      O => \addPostAddMantissa1[23]_i_24_n_0\
    );
\addPostAddMantissa1[23]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_30_n_0\,
      I1 => \addPostAddMantissa1[23]_i_34_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31_n_0\,
      I3 => \addPostAddMantissa1[23]_i_38_n_0\,
      I4 => \addPostAddMantissa1[23]_i_29_n_0\,
      I5 => \addPostAddMantissa1[23]_i_40_n_0\,
      O => \addPostAddMantissa1[23]_i_25_n_0\
    );
\addPostAddMantissa1[23]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_30_n_0\,
      I1 => \addPostAddMantissa1[23]_i_34_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31_n_0\,
      I3 => \addPostAddMantissa1[23]_i_39_n_0\,
      I4 => \addPostAddMantissa1[23]_i_29_n_0\,
      I5 => \addPostAddMantissa1[23]_i_41_n_0\,
      O => \addPostAddMantissa1[23]_i_26_n_0\
    );
\addPostAddMantissa1[23]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_40_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[23]_i_42_n_0\,
      O => \addPostAddMantissa1[23]_i_27_n_0\
    );
\addPostAddMantissa1[23]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_41_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[23]_i_43_n_0\,
      O => \addPostAddMantissa1[23]_i_28_n_0\
    );
\addPostAddMantissa1[23]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addExponentDeltaBMinusA(1),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(1),
      O => \addPostAddMantissa1[23]_i_29_n_0\
    );
\addPostAddMantissa1[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[22]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[22]\,
      O => \addPostAddMantissa1[23]_i_3_n_0\
    );
\addPostAddMantissa1[23]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addExponentDeltaBMinusA(2),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(2),
      O => \addPostAddMantissa1[23]_i_30_n_0\
    );
\addPostAddMantissa1[23]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addExponentDeltaBMinusA(3),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(3),
      O => \addPostAddMantissa1[23]_i_31_n_0\
    );
\addPostAddMantissa1[23]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addExponentDeltaBMinusA(4),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(4),
      O => \addPostAddMantissa1[23]_i_32_n_0\
    );
\addPostAddMantissa1[23]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => addALessThanB,
      I2 => \^adddenormflushedvalb_reg[31]_0\(0),
      O => \addPostAddMantissa1[23]_i_34_n_0\
    );
\addPostAddMantissa1[23]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => addExponentDeltaAMinusB(6),
      I1 => addExponentDeltaAMinusB(7),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(5),
      I4 => \addPostAddMantissa1[23]_i_51_n_0\,
      O => \addPostAddMantissa1[23]_i_35_n_0\
    );
\addPostAddMantissa1[23]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(22),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[22]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[22]\,
      O => \addPostAddMantissa1[23]_i_36_n_0\
    );
\addPostAddMantissa1[23]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8CF8B77744747"
    )
        port map (
      I0 => addExponentDeltaBMinusA(4),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(4),
      I3 => \ADDStage1.mantissaMin0\(23),
      I4 => \^adddenormflushedvalb_reg[31]_0\(0),
      I5 => \^p_1_in\,
      O => \addPostAddMantissa1[23]_i_37_n_0\
    );
\addPostAddMantissa1[23]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(21),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[21]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[21]\,
      O => \addPostAddMantissa1[23]_i_38_n_0\
    );
\addPostAddMantissa1[23]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(20),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[20]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[20]\,
      O => \addPostAddMantissa1[23]_i_39_n_0\
    );
\addPostAddMantissa1[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[21]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[21]\,
      O => \addPostAddMantissa1[23]_i_4_n_0\
    );
\addPostAddMantissa1[23]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0FFF00F80C"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(23),
      I1 => \addPostAddMantissa1[23]_i_30_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34_n_0\,
      I4 => \addPostAddMantissa1[23]_i_32_n_0\,
      I5 => \addPostAddMantissa1[23]_i_52_n_0\,
      O => \addPostAddMantissa1[23]_i_40_n_0\
    );
\addPostAddMantissa1[23]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_53_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34_n_0\,
      I4 => \addPostAddMantissa1[23]_i_32_n_0\,
      I5 => \addPostAddMantissa1[23]_i_54_n_0\,
      O => \addPostAddMantissa1[23]_i_41_n_0\
    );
\addPostAddMantissa1[23]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_55_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34_n_0\,
      I4 => \addPostAddMantissa1[23]_i_32_n_0\,
      I5 => \addPostAddMantissa1[23]_i_56_n_0\,
      O => \addPostAddMantissa1[23]_i_42_n_0\
    );
\addPostAddMantissa1[23]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_57_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34_n_0\,
      I4 => \addPostAddMantissa1[23]_i_32_n_0\,
      I5 => \addPostAddMantissa1[23]_i_58_n_0\,
      O => \addPostAddMantissa1[23]_i_43_n_0\
    );
\addPostAddMantissa1[23]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[22]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[22]\,
      O => \addPostAddMantissa1[23]_i_45_n_0\
    );
\addPostAddMantissa1[23]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[21]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[21]\,
      O => \addPostAddMantissa1[23]_i_46_n_0\
    );
\addPostAddMantissa1[23]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[20]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[20]\,
      O => \addPostAddMantissa1[23]_i_47_n_0\
    );
\addPostAddMantissa1[23]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[19]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[19]\,
      O => \addPostAddMantissa1[23]_i_48_n_0\
    );
\addPostAddMantissa1[23]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[18]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[18]\,
      O => \addPostAddMantissa1[23]_i_49_n_0\
    );
\addPostAddMantissa1[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[20]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[20]\,
      O => \addPostAddMantissa1[23]_i_5_n_0\
    );
\addPostAddMantissa1[23]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[17]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[17]\,
      O => \addPostAddMantissa1[23]_i_50_n_0\
    );
\addPostAddMantissa1[23]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => addExponentDeltaBMinusA(6),
      I1 => addExponentDeltaBMinusA(5),
      I2 => addALessThanB,
      I3 => addExponentDeltaBMinusA(7),
      O => \addPostAddMantissa1[23]_i_51_n_0\
    );
\addPostAddMantissa1[23]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(19),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[19]\,
      I5 => \addDenormFlushedValB_reg_n_0_[19]\,
      O => \addPostAddMantissa1[23]_i_52_n_0\
    );
\addPostAddMantissa1[23]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(22),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[22]\,
      I5 => \addDenormFlushedValB_reg_n_0_[22]\,
      O => \addPostAddMantissa1[23]_i_53_n_0\
    );
\addPostAddMantissa1[23]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(18),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[18]\,
      I5 => \addDenormFlushedValB_reg_n_0_[18]\,
      O => \addPostAddMantissa1[23]_i_54_n_0\
    );
\addPostAddMantissa1[23]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(21),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[21]\,
      I5 => \addDenormFlushedValB_reg_n_0_[21]\,
      O => \addPostAddMantissa1[23]_i_55_n_0\
    );
\addPostAddMantissa1[23]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(17),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[17]\,
      I5 => \addDenormFlushedValB_reg_n_0_[17]\,
      O => \addPostAddMantissa1[23]_i_56_n_0\
    );
\addPostAddMantissa1[23]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(20),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[20]\,
      I5 => \addDenormFlushedValB_reg_n_0_[20]\,
      O => \addPostAddMantissa1[23]_i_57_n_0\
    );
\addPostAddMantissa1[23]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(16),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[16]\,
      I5 => \addDenormFlushedValB_reg_n_0_[16]\,
      O => \addPostAddMantissa1[23]_i_58_n_0\
    );
\addPostAddMantissa1[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[19]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[19]\,
      O => \addPostAddMantissa1[23]_i_6_n_0\
    );
\addPostAddMantissa1[23]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[16]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[16]\,
      O => \addPostAddMantissa1[23]_i_60_n_0\
    );
\addPostAddMantissa1[23]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[15]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[15]\,
      O => \addPostAddMantissa1[23]_i_61_n_0\
    );
\addPostAddMantissa1[23]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[14]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[14]\,
      O => \addPostAddMantissa1[23]_i_62_n_0\
    );
\addPostAddMantissa1[23]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[13]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[13]\,
      O => \addPostAddMantissa1[23]_i_63_n_0\
    );
\addPostAddMantissa1[23]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[12]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[12]\,
      O => \addPostAddMantissa1[23]_i_64_n_0\
    );
\addPostAddMantissa1[23]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[11]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[11]\,
      O => \addPostAddMantissa1[23]_i_65_n_0\
    );
\addPostAddMantissa1[23]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[10]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[10]\,
      O => \addPostAddMantissa1[23]_i_66_n_0\
    );
\addPostAddMantissa1[23]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[9]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[9]\,
      O => \addPostAddMantissa1[23]_i_67_n_0\
    );
\addPostAddMantissa1[23]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[0]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[0]\,
      O => \addPostAddMantissa1[23]_i_68_n_0\
    );
\addPostAddMantissa1[23]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[8]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[8]\,
      O => \addPostAddMantissa1[23]_i_69_n_0\
    );
\addPostAddMantissa1[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[18]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[18]\,
      O => \addPostAddMantissa1[23]_i_7_n_0\
    );
\addPostAddMantissa1[23]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[7]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[7]\,
      O => \addPostAddMantissa1[23]_i_70_n_0\
    );
\addPostAddMantissa1[23]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[6]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[6]\,
      O => \addPostAddMantissa1[23]_i_71_n_0\
    );
\addPostAddMantissa1[23]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[5]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[5]\,
      O => \addPostAddMantissa1[23]_i_72_n_0\
    );
\addPostAddMantissa1[23]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[4]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[4]\,
      O => \addPostAddMantissa1[23]_i_73_n_0\
    );
\addPostAddMantissa1[23]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[3]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[3]\,
      O => \addPostAddMantissa1[23]_i_74_n_0\
    );
\addPostAddMantissa1[23]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[2]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[2]\,
      O => \addPostAddMantissa1[23]_i_75_n_0\
    );
\addPostAddMantissa1[23]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[1]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[1]\,
      O => \addPostAddMantissa1[23]_i_76_n_0\
    );
\addPostAddMantissa1[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[17]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[17]\,
      O => \addPostAddMantissa1[23]_i_8_n_0\
    );
\addPostAddMantissa1[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[16]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[16]\,
      O => \addPostAddMantissa1[23]_i_9_n_0\
    );
\addPostAddMantissa1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => addMaxVal1(0),
      I1 => addExponentDeltaAMinusBShiftTooFar,
      I2 => addALessThanB,
      I3 => addExponentDeltaBMinusAShiftTooFar,
      O => addPostAddMantissa1(0)
    );
\addPostAddMantissa1[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^adddenormflushedvalb_reg[31]_0\(0),
      I1 => addALessThanB,
      I2 => \^p_1_in\,
      O => \addPostAddMantissa1[25]_i_3_n_0\
    );
\addPostAddMantissa1[25]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      O => \addPostAddMantissa1[25]_i_4__0_n_0\
    );
\addPostAddMantissa1[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[0]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[0]\,
      O => \addPostAddMantissa1[7]_i_10_n_0\
    );
\addPostAddMantissa1[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_3_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[15]_i_25_n_0\,
      I4 => \addPostAddMantissa1[7]_i_19_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[7]_i_11_n_0\
    );
\addPostAddMantissa1[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_4_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[7]_i_19_n_0\,
      I4 => \addPostAddMantissa1[7]_i_20_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[7]_i_12_n_0\
    );
\addPostAddMantissa1[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_5_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[7]_i_20_n_0\,
      I4 => \addPostAddMantissa1[7]_i_21_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[7]_i_13_n_0\
    );
\addPostAddMantissa1[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_6_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[7]_i_22_n_0\,
      I4 => \addPostAddMantissa1[7]_i_21_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[7]_i_14_n_0\
    );
\addPostAddMantissa1[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_7_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[7]_i_22_n_0\,
      I4 => \addPostAddMantissa1[7]_i_23_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[7]_i_15_n_0\
    );
\addPostAddMantissa1[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_8_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[7]_i_24_n_0\,
      I4 => \addPostAddMantissa1[7]_i_23_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[7]_i_16_n_0\
    );
\addPostAddMantissa1[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_9_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[7]_i_24_n_0\,
      I4 => \addPostAddMantissa1[7]_i_25_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[7]_i_17_n_0\
    );
\addPostAddMantissa1[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56565556"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_10_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[7]_i_26_n_0\,
      I3 => \addPostAddMantissa1[7]_i_25_n_0\,
      I4 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[7]_i_18_n_0\
    );
\addPostAddMantissa1[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_32_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_27_n_0\,
      O => \addPostAddMantissa1[7]_i_19_n_0\
    );
\addPostAddMantissa1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => addALessThanB,
      I2 => \^adddenormflushedvalb_reg[31]_0\(0),
      O => \addPostAddMantissa1[7]_i_2_n_0\
    );
\addPostAddMantissa1[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_33_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_28_n_0\,
      O => \addPostAddMantissa1[7]_i_20_n_0\
    );
\addPostAddMantissa1[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_27_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_29_n_0\,
      O => \addPostAddMantissa1[7]_i_21_n_0\
    );
\addPostAddMantissa1[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_28_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_30_n_0\,
      O => \addPostAddMantissa1[7]_i_22_n_0\
    );
\addPostAddMantissa1[7]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_29_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_31_n_0\,
      O => \addPostAddMantissa1[7]_i_23_n_0\
    );
\addPostAddMantissa1[7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_30_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_32_n_0\,
      O => \addPostAddMantissa1[7]_i_24_n_0\
    );
\addPostAddMantissa1[7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_31_n_0\,
      I1 => \addPostAddMantissa1[23]_i_29_n_0\,
      I2 => \addPostAddMantissa1[7]_i_33_n_0\,
      I3 => \addPostAddMantissa1[23]_i_30_n_0\,
      I4 => \addPostAddMantissa1[7]_i_34_n_0\,
      O => \addPostAddMantissa1[7]_i_25_n_0\
    );
\addPostAddMantissa1[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_35_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30_n_0\,
      I2 => \addPostAddMantissa1[7]_i_36_n_0\,
      I3 => \addPostAddMantissa1[23]_i_29_n_0\,
      I4 => \addPostAddMantissa1[7]_i_32_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[7]_i_26_n_0\
    );
\addPostAddMantissa1[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_34_n_0\,
      I1 => \addPostAddMantissa1[15]_i_42_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[7]_i_37_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[7]_i_38_n_0\,
      O => \addPostAddMantissa1[7]_i_27_n_0\
    );
\addPostAddMantissa1[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_36_n_0\,
      I1 => \addPostAddMantissa1[15]_i_43_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[15]_i_37_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[7]_i_39_n_0\,
      O => \addPostAddMantissa1[7]_i_28_n_0\
    );
\addPostAddMantissa1[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_38_n_0\,
      I1 => \addPostAddMantissa1[15]_i_44_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[15]_i_39_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[7]_i_40_n_0\,
      O => \addPostAddMantissa1[7]_i_29_n_0\
    );
\addPostAddMantissa1[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[7]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[7]\,
      O => \addPostAddMantissa1[7]_i_3_n_0\
    );
\addPostAddMantissa1[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_40_n_0\,
      I1 => \addPostAddMantissa1[15]_i_45_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[15]_i_41_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[7]_i_41_n_0\,
      O => \addPostAddMantissa1[7]_i_30_n_0\
    );
\addPostAddMantissa1[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_37_n_0\,
      I1 => \addPostAddMantissa1[7]_i_38_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[15]_i_42_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[7]_i_42_n_0\,
      O => \addPostAddMantissa1[7]_i_31_n_0\
    );
\addPostAddMantissa1[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_37_n_0\,
      I1 => \addPostAddMantissa1[7]_i_39_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[15]_i_43_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[7]_i_43_n_0\,
      O => \addPostAddMantissa1[7]_i_32_n_0\
    );
\addPostAddMantissa1[7]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_39_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31_n_0\,
      I2 => \addPostAddMantissa1[23]_i_55_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32_n_0\,
      I4 => \addPostAddMantissa1[7]_i_44_n_0\,
      O => \addPostAddMantissa1[7]_i_33_n_0\
    );
\addPostAddMantissa1[7]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_44_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31_n_0\,
      I2 => \addPostAddMantissa1[23]_i_56_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32_n_0\,
      I4 => \addPostAddMantissa1[7]_i_45_n_0\,
      O => \addPostAddMantissa1[7]_i_34_n_0\
    );
\addPostAddMantissa1[7]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_45_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31_n_0\,
      I2 => \addPostAddMantissa1[23]_i_58_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32_n_0\,
      I4 => \addPostAddMantissa1[7]_i_46_n_0\,
      O => \addPostAddMantissa1[7]_i_35_n_0\
    );
\addPostAddMantissa1[7]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_41_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31_n_0\,
      I2 => \addPostAddMantissa1[23]_i_57_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32_n_0\,
      I4 => \addPostAddMantissa1[7]_i_47_n_0\,
      O => \addPostAddMantissa1[7]_i_36_n_0\
    );
\addPostAddMantissa1[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(15),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[15]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[15]\,
      O => \addPostAddMantissa1[7]_i_37_n_0\
    );
\addPostAddMantissa1[7]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(23),
      I1 => \addPostAddMantissa1[23]_i_32_n_0\,
      I2 => \ADDStage1.mantissaMin0\(7),
      I3 => \addPostAddMantissa1[23]_i_34_n_0\,
      I4 => \addPostAddMantissa1[7]_i_48_n_0\,
      O => \addPostAddMantissa1[7]_i_38_n_0\
    );
\addPostAddMantissa1[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(22),
      I1 => \addPostAddMantissa1[7]_i_49_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32_n_0\,
      I3 => \ADDStage1.mantissaMin0\(6),
      I4 => \addPostAddMantissa1[23]_i_34_n_0\,
      I5 => \addPostAddMantissa1[7]_i_50_n_0\,
      O => \addPostAddMantissa1[7]_i_39_n_0\
    );
\addPostAddMantissa1[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[6]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[6]\,
      O => \addPostAddMantissa1[7]_i_4_n_0\
    );
\addPostAddMantissa1[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(21),
      I1 => \addPostAddMantissa1[7]_i_51_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32_n_0\,
      I3 => \ADDStage1.mantissaMin0\(5),
      I4 => \addPostAddMantissa1[23]_i_34_n_0\,
      I5 => \addPostAddMantissa1[7]_i_52_n_0\,
      O => \addPostAddMantissa1[7]_i_40_n_0\
    );
\addPostAddMantissa1[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(20),
      I1 => \addPostAddMantissa1[7]_i_53_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32_n_0\,
      I3 => \ADDStage1.mantissaMin0\(4),
      I4 => \addPostAddMantissa1[23]_i_34_n_0\,
      I5 => \addPostAddMantissa1[7]_i_54_n_0\,
      O => \addPostAddMantissa1[7]_i_41_n_0\
    );
\addPostAddMantissa1[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(19),
      I1 => \addPostAddMantissa1[7]_i_55_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32_n_0\,
      I3 => \ADDStage1.mantissaMin0\(3),
      I4 => \addPostAddMantissa1[23]_i_34_n_0\,
      I5 => \addPostAddMantissa1[7]_i_56_n_0\,
      O => \addPostAddMantissa1[7]_i_42_n_0\
    );
\addPostAddMantissa1[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(18),
      I1 => \addPostAddMantissa1[7]_i_57_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32_n_0\,
      I3 => \ADDStage1.mantissaMin0\(2),
      I4 => \addPostAddMantissa1[23]_i_34_n_0\,
      I5 => \addPostAddMantissa1[7]_i_58_n_0\,
      O => \addPostAddMantissa1[7]_i_43_n_0\
    );
\addPostAddMantissa1[7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(5),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[5]\,
      I5 => \addDenormFlushedValB_reg_n_0_[5]\,
      O => \addPostAddMantissa1[7]_i_44_n_0\
    );
\addPostAddMantissa1[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(1),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[1]\,
      I5 => \addDenormFlushedValB_reg_n_0_[1]\,
      O => \addPostAddMantissa1[7]_i_45_n_0\
    );
\addPostAddMantissa1[7]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[0]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[0]\,
      O => \addPostAddMantissa1[7]_i_46_n_0\
    );
\addPostAddMantissa1[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(4),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[4]\,
      I5 => \addDenormFlushedValB_reg_n_0_[4]\,
      O => \addPostAddMantissa1[7]_i_47_n_0\
    );
\addPostAddMantissa1[7]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[7]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[7]\,
      O => \addPostAddMantissa1[7]_i_48_n_0\
    );
\addPostAddMantissa1[7]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[22]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[22]\,
      O => \addPostAddMantissa1[7]_i_49_n_0\
    );
\addPostAddMantissa1[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[5]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[5]\,
      O => \addPostAddMantissa1[7]_i_5_n_0\
    );
\addPostAddMantissa1[7]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[6]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[6]\,
      O => \addPostAddMantissa1[7]_i_50_n_0\
    );
\addPostAddMantissa1[7]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[21]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[21]\,
      O => \addPostAddMantissa1[7]_i_51_n_0\
    );
\addPostAddMantissa1[7]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[5]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[5]\,
      O => \addPostAddMantissa1[7]_i_52_n_0\
    );
\addPostAddMantissa1[7]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[20]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[20]\,
      O => \addPostAddMantissa1[7]_i_53_n_0\
    );
\addPostAddMantissa1[7]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[4]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[4]\,
      O => \addPostAddMantissa1[7]_i_54_n_0\
    );
\addPostAddMantissa1[7]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[19]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[19]\,
      O => \addPostAddMantissa1[7]_i_55_n_0\
    );
\addPostAddMantissa1[7]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[3]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[3]\,
      O => \addPostAddMantissa1[7]_i_56_n_0\
    );
\addPostAddMantissa1[7]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[18]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[18]\,
      O => \addPostAddMantissa1[7]_i_57_n_0\
    );
\addPostAddMantissa1[7]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[2]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[2]\,
      O => \addPostAddMantissa1[7]_i_58_n_0\
    );
\addPostAddMantissa1[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[4]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[4]\,
      O => \addPostAddMantissa1[7]_i_6_n_0\
    );
\addPostAddMantissa1[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[3]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[3]\,
      O => \addPostAddMantissa1[7]_i_7_n_0\
    );
\addPostAddMantissa1[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[2]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[2]\,
      O => \addPostAddMantissa1[7]_i_8_n_0\
    );
\addPostAddMantissa1[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[1]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[1]\,
      O => \addPostAddMantissa1[7]_i_9_n_0\
    );
\addPostAddMantissa1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1_n_15\,
      Q => \addPostAddMantissa1_reg_n_0_[0]\,
      R => '0'
    );
\addPostAddMantissa1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1_n_13\,
      Q => \addPostAddMantissa1_reg_n_0_[10]\,
      R => '0'
    );
\addPostAddMantissa1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1_n_12\,
      Q => \addPostAddMantissa1_reg_n_0_[11]\,
      R => '0'
    );
\addPostAddMantissa1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1_n_11\,
      Q => \addPostAddMantissa1_reg_n_0_[12]\,
      R => '0'
    );
\addPostAddMantissa1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1_n_10\,
      Q => \addPostAddMantissa1_reg_n_0_[13]\,
      R => '0'
    );
\addPostAddMantissa1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1_n_9\,
      Q => \addPostAddMantissa1_reg_n_0_[14]\,
      R => '0'
    );
\addPostAddMantissa1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1_n_8\,
      Q => \addPostAddMantissa1_reg_n_0_[15]\,
      R => '0'
    );
\addPostAddMantissa1_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[15]_i_1_n_0\,
      CO(6) => \addPostAddMantissa1_reg[15]_i_1_n_1\,
      CO(5) => \addPostAddMantissa1_reg[15]_i_1_n_2\,
      CO(4) => \addPostAddMantissa1_reg[15]_i_1_n_3\,
      CO(3) => \addPostAddMantissa1_reg[15]_i_1_n_4\,
      CO(2) => \addPostAddMantissa1_reg[15]_i_1_n_5\,
      CO(1) => \addPostAddMantissa1_reg[15]_i_1_n_6\,
      CO(0) => \addPostAddMantissa1_reg[15]_i_1_n_7\,
      DI(7) => \addPostAddMantissa1[15]_i_2_n_0\,
      DI(6) => \addPostAddMantissa1[15]_i_3_n_0\,
      DI(5) => \addPostAddMantissa1[15]_i_4_n_0\,
      DI(4) => \addPostAddMantissa1[15]_i_5_n_0\,
      DI(3) => \addPostAddMantissa1[15]_i_6_n_0\,
      DI(2) => \addPostAddMantissa1[15]_i_7_n_0\,
      DI(1) => \addPostAddMantissa1[15]_i_8_n_0\,
      DI(0) => \addPostAddMantissa1[15]_i_9_n_0\,
      O(7) => \addPostAddMantissa1_reg[15]_i_1_n_8\,
      O(6) => \addPostAddMantissa1_reg[15]_i_1_n_9\,
      O(5) => \addPostAddMantissa1_reg[15]_i_1_n_10\,
      O(4) => \addPostAddMantissa1_reg[15]_i_1_n_11\,
      O(3) => \addPostAddMantissa1_reg[15]_i_1_n_12\,
      O(2) => \addPostAddMantissa1_reg[15]_i_1_n_13\,
      O(1) => \addPostAddMantissa1_reg[15]_i_1_n_14\,
      O(0) => \addPostAddMantissa1_reg[15]_i_1_n_15\,
      S(7) => \addPostAddMantissa1[15]_i_10_n_0\,
      S(6) => \addPostAddMantissa1[15]_i_11_n_0\,
      S(5) => \addPostAddMantissa1[15]_i_12_n_0\,
      S(4) => \addPostAddMantissa1[15]_i_13_n_0\,
      S(3) => \addPostAddMantissa1[15]_i_14_n_0\,
      S(2) => \addPostAddMantissa1[15]_i_15_n_0\,
      S(1) => \addPostAddMantissa1[15]_i_16_n_0\,
      S(0) => \addPostAddMantissa1[15]_i_17_n_0\
    );
\addPostAddMantissa1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1_n_15\,
      Q => \addPostAddMantissa1_reg_n_0_[16]\,
      R => '0'
    );
\addPostAddMantissa1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1_n_14\,
      Q => \addPostAddMantissa1_reg_n_0_[17]\,
      R => '0'
    );
\addPostAddMantissa1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1_n_13\,
      Q => \addPostAddMantissa1_reg_n_0_[18]\,
      R => '0'
    );
\addPostAddMantissa1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1_n_12\,
      Q => \addPostAddMantissa1_reg_n_0_[19]\,
      R => '0'
    );
\addPostAddMantissa1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1_n_14\,
      Q => \addPostAddMantissa1_reg_n_0_[1]\,
      R => '0'
    );
\addPostAddMantissa1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1_n_11\,
      Q => \addPostAddMantissa1_reg_n_0_[20]\,
      R => '0'
    );
\addPostAddMantissa1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1_n_10\,
      Q => \addPostAddMantissa1_reg_n_0_[21]\,
      R => '0'
    );
\addPostAddMantissa1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1_n_9\,
      Q => \addPostAddMantissa1_reg_n_0_[22]\,
      R => '0'
    );
\addPostAddMantissa1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1_n_8\,
      Q => \addPostAddMantissa1_reg_n_0_[23]\,
      R => '0'
    );
\addPostAddMantissa1_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[23]_i_1_n_0\,
      CO(6) => \addPostAddMantissa1_reg[23]_i_1_n_1\,
      CO(5) => \addPostAddMantissa1_reg[23]_i_1_n_2\,
      CO(4) => \addPostAddMantissa1_reg[23]_i_1_n_3\,
      CO(3) => \addPostAddMantissa1_reg[23]_i_1_n_4\,
      CO(2) => \addPostAddMantissa1_reg[23]_i_1_n_5\,
      CO(1) => \addPostAddMantissa1_reg[23]_i_1_n_6\,
      CO(0) => \addPostAddMantissa1_reg[23]_i_1_n_7\,
      DI(7) => \in\,
      DI(6) => \addPostAddMantissa1[23]_i_3_n_0\,
      DI(5) => \addPostAddMantissa1[23]_i_4_n_0\,
      DI(4) => \addPostAddMantissa1[23]_i_5_n_0\,
      DI(3) => \addPostAddMantissa1[23]_i_6_n_0\,
      DI(2) => \addPostAddMantissa1[23]_i_7_n_0\,
      DI(1) => \addPostAddMantissa1[23]_i_8_n_0\,
      DI(0) => \addPostAddMantissa1[23]_i_9_n_0\,
      O(7) => \addPostAddMantissa1_reg[23]_i_1_n_8\,
      O(6) => \addPostAddMantissa1_reg[23]_i_1_n_9\,
      O(5) => \addPostAddMantissa1_reg[23]_i_1_n_10\,
      O(4) => \addPostAddMantissa1_reg[23]_i_1_n_11\,
      O(3) => \addPostAddMantissa1_reg[23]_i_1_n_12\,
      O(2) => \addPostAddMantissa1_reg[23]_i_1_n_13\,
      O(1) => \addPostAddMantissa1_reg[23]_i_1_n_14\,
      O(0) => \addPostAddMantissa1_reg[23]_i_1_n_15\,
      S(7) => \addPostAddMantissa1[23]_i_10_n_0\,
      S(6) => \addPostAddMantissa1[23]_i_11_n_0\,
      S(5) => \addPostAddMantissa1[23]_i_12_n_0\,
      S(4) => \addPostAddMantissa1[23]_i_13_n_0\,
      S(3) => \addPostAddMantissa1[23]_i_14_n_0\,
      S(2) => \addPostAddMantissa1[23]_i_15_n_0\,
      S(1) => \addPostAddMantissa1[23]_i_16_n_0\,
      S(0) => \addPostAddMantissa1[23]_i_17_n_0\
    );
\addPostAddMantissa1_reg[23]_i_33\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[23]_i_44_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_addPostAddMantissa1_reg[23]_i_33_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \ADDStage1.mantissaMin0\(23),
      CO(4) => \addPostAddMantissa1_reg[23]_i_33_n_3\,
      CO(3) => \addPostAddMantissa1_reg[23]_i_33_n_4\,
      CO(2) => \addPostAddMantissa1_reg[23]_i_33_n_5\,
      CO(1) => \addPostAddMantissa1_reg[23]_i_33_n_6\,
      CO(0) => \addPostAddMantissa1_reg[23]_i_33_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_addPostAddMantissa1_reg[23]_i_33_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \ADDStage1.mantissaMin0\(22 downto 17),
      S(7 downto 6) => B"00",
      S(5) => \addPostAddMantissa1[23]_i_45_n_0\,
      S(4) => \addPostAddMantissa1[23]_i_46_n_0\,
      S(3) => \addPostAddMantissa1[23]_i_47_n_0\,
      S(2) => \addPostAddMantissa1[23]_i_48_n_0\,
      S(1) => \addPostAddMantissa1[23]_i_49_n_0\,
      S(0) => \addPostAddMantissa1[23]_i_50_n_0\
    );
\addPostAddMantissa1_reg[23]_i_44\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[23]_i_59_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[23]_i_44_n_0\,
      CO(6) => \addPostAddMantissa1_reg[23]_i_44_n_1\,
      CO(5) => \addPostAddMantissa1_reg[23]_i_44_n_2\,
      CO(4) => \addPostAddMantissa1_reg[23]_i_44_n_3\,
      CO(3) => \addPostAddMantissa1_reg[23]_i_44_n_4\,
      CO(2) => \addPostAddMantissa1_reg[23]_i_44_n_5\,
      CO(1) => \addPostAddMantissa1_reg[23]_i_44_n_6\,
      CO(0) => \addPostAddMantissa1_reg[23]_i_44_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage1.mantissaMin0\(16 downto 9),
      S(7) => \addPostAddMantissa1[23]_i_60_n_0\,
      S(6) => \addPostAddMantissa1[23]_i_61_n_0\,
      S(5) => \addPostAddMantissa1[23]_i_62_n_0\,
      S(4) => \addPostAddMantissa1[23]_i_63_n_0\,
      S(3) => \addPostAddMantissa1[23]_i_64_n_0\,
      S(2) => \addPostAddMantissa1[23]_i_65_n_0\,
      S(1) => \addPostAddMantissa1[23]_i_66_n_0\,
      S(0) => \addPostAddMantissa1[23]_i_67_n_0\
    );
\addPostAddMantissa1_reg[23]_i_59\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1[23]_i_68_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[23]_i_59_n_0\,
      CO(6) => \addPostAddMantissa1_reg[23]_i_59_n_1\,
      CO(5) => \addPostAddMantissa1_reg[23]_i_59_n_2\,
      CO(4) => \addPostAddMantissa1_reg[23]_i_59_n_3\,
      CO(3) => \addPostAddMantissa1_reg[23]_i_59_n_4\,
      CO(2) => \addPostAddMantissa1_reg[23]_i_59_n_5\,
      CO(1) => \addPostAddMantissa1_reg[23]_i_59_n_6\,
      CO(0) => \addPostAddMantissa1_reg[23]_i_59_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage1.mantissaMin0\(8 downto 1),
      S(7) => \addPostAddMantissa1[23]_i_69_n_0\,
      S(6) => \addPostAddMantissa1[23]_i_70_n_0\,
      S(5) => \addPostAddMantissa1[23]_i_71_n_0\,
      S(4) => \addPostAddMantissa1[23]_i_72_n_0\,
      S(3) => \addPostAddMantissa1[23]_i_73_n_0\,
      S(2) => \addPostAddMantissa1[23]_i_74_n_0\,
      S(1) => \addPostAddMantissa1[23]_i_75_n_0\,
      S(0) => \addPostAddMantissa1[23]_i_76_n_0\
    );
\addPostAddMantissa1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[25]_i_2_n_15\,
      Q => \addPostAddMantissa1_reg_n_0_[24]\,
      R => '0'
    );
\addPostAddMantissa1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[25]_i_2_n_14\,
      Q => \^addpostaddmantissa1_reg[25]_0\(0),
      R => '0'
    );
\addPostAddMantissa1_reg[25]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_addPostAddMantissa1_reg[25]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \addPostAddMantissa1_reg[25]_i_2_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \addPostAddMantissa1[25]_i_3_n_0\,
      O(7 downto 2) => \NLW_addPostAddMantissa1_reg[25]_i_2_O_UNCONNECTED\(7 downto 2),
      O(1) => \addPostAddMantissa1_reg[25]_i_2_n_14\,
      O(0) => \addPostAddMantissa1_reg[25]_i_2_n_15\,
      S(7 downto 1) => B"0000001",
      S(0) => \addPostAddMantissa1[25]_i_4__0_n_0\
    );
\addPostAddMantissa1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1_n_13\,
      Q => \addPostAddMantissa1_reg_n_0_[2]\,
      R => '0'
    );
\addPostAddMantissa1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1_n_12\,
      Q => \addPostAddMantissa1_reg_n_0_[3]\,
      R => '0'
    );
\addPostAddMantissa1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1_n_11\,
      Q => \addPostAddMantissa1_reg_n_0_[4]\,
      R => '0'
    );
\addPostAddMantissa1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1_n_10\,
      Q => \addPostAddMantissa1_reg_n_0_[5]\,
      R => '0'
    );
\addPostAddMantissa1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1_n_9\,
      Q => \addPostAddMantissa1_reg_n_0_[6]\,
      R => '0'
    );
\addPostAddMantissa1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1_n_8\,
      Q => \addPostAddMantissa1_reg_n_0_[7]\,
      R => '0'
    );
\addPostAddMantissa1_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[7]_i_1_n_0\,
      CO(6) => \addPostAddMantissa1_reg[7]_i_1_n_1\,
      CO(5) => \addPostAddMantissa1_reg[7]_i_1_n_2\,
      CO(4) => \addPostAddMantissa1_reg[7]_i_1_n_3\,
      CO(3) => \addPostAddMantissa1_reg[7]_i_1_n_4\,
      CO(2) => \addPostAddMantissa1_reg[7]_i_1_n_5\,
      CO(1) => \addPostAddMantissa1_reg[7]_i_1_n_6\,
      CO(0) => \addPostAddMantissa1_reg[7]_i_1_n_7\,
      DI(7) => \addPostAddMantissa1[7]_i_3_n_0\,
      DI(6) => \addPostAddMantissa1[7]_i_4_n_0\,
      DI(5) => \addPostAddMantissa1[7]_i_5_n_0\,
      DI(4) => \addPostAddMantissa1[7]_i_6_n_0\,
      DI(3) => \addPostAddMantissa1[7]_i_7_n_0\,
      DI(2) => \addPostAddMantissa1[7]_i_8_n_0\,
      DI(1) => \addPostAddMantissa1[7]_i_9_n_0\,
      DI(0) => \addPostAddMantissa1[7]_i_10_n_0\,
      O(7) => \addPostAddMantissa1_reg[7]_i_1_n_8\,
      O(6) => \addPostAddMantissa1_reg[7]_i_1_n_9\,
      O(5) => \addPostAddMantissa1_reg[7]_i_1_n_10\,
      O(4) => \addPostAddMantissa1_reg[7]_i_1_n_11\,
      O(3) => \addPostAddMantissa1_reg[7]_i_1_n_12\,
      O(2) => \addPostAddMantissa1_reg[7]_i_1_n_13\,
      O(1) => \addPostAddMantissa1_reg[7]_i_1_n_14\,
      O(0) => \addPostAddMantissa1_reg[7]_i_1_n_15\,
      S(7) => \addPostAddMantissa1[7]_i_11_n_0\,
      S(6) => \addPostAddMantissa1[7]_i_12_n_0\,
      S(5) => \addPostAddMantissa1[7]_i_13_n_0\,
      S(4) => \addPostAddMantissa1[7]_i_14_n_0\,
      S(3) => \addPostAddMantissa1[7]_i_15_n_0\,
      S(2) => \addPostAddMantissa1[7]_i_16_n_0\,
      S(1) => \addPostAddMantissa1[7]_i_17_n_0\,
      S(0) => \addPostAddMantissa1[7]_i_18_n_0\
    );
\addPostAddMantissa1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1_n_15\,
      Q => \addPostAddMantissa1_reg_n_0_[8]\,
      R => '0'
    );
\addPostAddMantissa1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1_n_14\,
      Q => \addPostAddMantissa1_reg_n_0_[9]\,
      R => '0'
    );
\addPostAddMantissa[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAE2E2E2E2"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[0]\,
      I1 => \addPostAddMantissa1_reg_n_0_[24]\,
      I2 => \addPostAddMantissa1_reg_n_0_[1]\,
      I3 => \ADDStage2.postAddMantissa0\(1),
      I4 => \ADDStage2.postAddMantissa0\(24),
      I5 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[0]_i_1_n_0\
    );
\addPostAddMantissa[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(11),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(10),
      I4 => \addPostAddMantissa[10]_i_2_n_0\,
      O => \addPostAddMantissa[10]_i_1_n_0\
    );
\addPostAddMantissa[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[11]\,
      I1 => \addPostAddMantissa1_reg_n_0_[10]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[10]_i_2_n_0\
    );
\addPostAddMantissa[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(12),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(11),
      I4 => \addPostAddMantissa[11]_i_2_n_0\,
      O => \addPostAddMantissa[11]_i_1_n_0\
    );
\addPostAddMantissa[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[12]\,
      I1 => \addPostAddMantissa1_reg_n_0_[11]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[11]_i_2_n_0\
    );
\addPostAddMantissa[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(13),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(12),
      I4 => \addPostAddMantissa[12]_i_2_n_0\,
      O => \addPostAddMantissa[12]_i_1_n_0\
    );
\addPostAddMantissa[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[13]\,
      I1 => \addPostAddMantissa1_reg_n_0_[12]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[12]_i_2_n_0\
    );
\addPostAddMantissa[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(14),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(13),
      I4 => \addPostAddMantissa[13]_i_2_n_0\,
      O => \addPostAddMantissa[13]_i_1_n_0\
    );
\addPostAddMantissa[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[14]\,
      I1 => \addPostAddMantissa1_reg_n_0_[13]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[13]_i_2_n_0\
    );
\addPostAddMantissa[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(15),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(14),
      I4 => \addPostAddMantissa[14]_i_2_n_0\,
      O => \addPostAddMantissa[14]_i_1_n_0\
    );
\addPostAddMantissa[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[15]\,
      I1 => \addPostAddMantissa1_reg_n_0_[14]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[14]_i_2_n_0\
    );
\addPostAddMantissa[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(16),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(15),
      I4 => \addPostAddMantissa[15]_i_2_n_0\,
      O => \addPostAddMantissa[15]_i_1_n_0\
    );
\addPostAddMantissa[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[16]\,
      I1 => \addPostAddMantissa1_reg_n_0_[15]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[15]_i_2_n_0\
    );
\addPostAddMantissa[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(17),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(16),
      I4 => \addPostAddMantissa[16]_i_3_n_0\,
      O => \addPostAddMantissa[16]_i_1_n_0\
    );
\addPostAddMantissa[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[10]\,
      O => \addPostAddMantissa[16]_i_10_n_0\
    );
\addPostAddMantissa[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[9]\,
      O => \addPostAddMantissa[16]_i_11_n_0\
    );
\addPostAddMantissa[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[17]\,
      I1 => \addPostAddMantissa1_reg_n_0_[16]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[16]_i_3_n_0\
    );
\addPostAddMantissa[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[16]\,
      O => \addPostAddMantissa[16]_i_4_n_0\
    );
\addPostAddMantissa[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[15]\,
      O => \addPostAddMantissa[16]_i_5_n_0\
    );
\addPostAddMantissa[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[14]\,
      O => \addPostAddMantissa[16]_i_6_n_0\
    );
\addPostAddMantissa[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[13]\,
      O => \addPostAddMantissa[16]_i_7_n_0\
    );
\addPostAddMantissa[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[12]\,
      O => \addPostAddMantissa[16]_i_8_n_0\
    );
\addPostAddMantissa[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[11]\,
      O => \addPostAddMantissa[16]_i_9_n_0\
    );
\addPostAddMantissa[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(18),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(17),
      I4 => \addPostAddMantissa[17]_i_2_n_0\,
      O => \addPostAddMantissa[17]_i_1_n_0\
    );
\addPostAddMantissa[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[18]\,
      I1 => \addPostAddMantissa1_reg_n_0_[17]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[17]_i_2_n_0\
    );
\addPostAddMantissa[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(19),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(18),
      I4 => \addPostAddMantissa[18]_i_2_n_0\,
      O => \addPostAddMantissa[18]_i_1_n_0\
    );
\addPostAddMantissa[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[19]\,
      I1 => \addPostAddMantissa1_reg_n_0_[18]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[18]_i_2_n_0\
    );
\addPostAddMantissa[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(20),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(19),
      I4 => \addPostAddMantissa[19]_i_2_n_0\,
      O => \addPostAddMantissa[19]_i_1_n_0\
    );
\addPostAddMantissa[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[20]\,
      I1 => \addPostAddMantissa1_reg_n_0_[19]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[19]_i_2_n_0\
    );
\addPostAddMantissa[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(2),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(1),
      I4 => \addPostAddMantissa[1]_i_2_n_0\,
      O => \addPostAddMantissa[1]_i_1_n_0\
    );
\addPostAddMantissa[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[2]\,
      I1 => \addPostAddMantissa1_reg_n_0_[1]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[1]_i_2_n_0\
    );
\addPostAddMantissa[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(21),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(20),
      I4 => \addPostAddMantissa[20]_i_2_n_0\,
      O => \addPostAddMantissa[20]_i_1_n_0\
    );
\addPostAddMantissa[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[21]\,
      I1 => \addPostAddMantissa1_reg_n_0_[20]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[20]_i_2_n_0\
    );
\addPostAddMantissa[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(22),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(21),
      I4 => \addPostAddMantissa[21]_i_2_n_0\,
      O => \addPostAddMantissa[21]_i_1_n_0\
    );
\addPostAddMantissa[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[22]\,
      I1 => \addPostAddMantissa1_reg_n_0_[21]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[21]_i_2_n_0\
    );
\addPostAddMantissa[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(23),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(22),
      I4 => \addPostAddMantissa[22]_i_2_n_0\,
      O => \addPostAddMantissa[22]_i_1_n_0\
    );
\addPostAddMantissa[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[23]\,
      I1 => \addPostAddMantissa1_reg_n_0_[22]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[22]_i_2_n_0\
    );
\addPostAddMantissa[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(3),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(2),
      I4 => \addPostAddMantissa[2]_i_2_n_0\,
      O => \addPostAddMantissa[2]_i_1_n_0\
    );
\addPostAddMantissa[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[3]\,
      I1 => \addPostAddMantissa1_reg_n_0_[2]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[2]_i_2_n_0\
    );
\addPostAddMantissa[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(4),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(3),
      I4 => \addPostAddMantissa[3]_i_2_n_0\,
      O => \addPostAddMantissa[3]_i_1_n_0\
    );
\addPostAddMantissa[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[4]\,
      I1 => \addPostAddMantissa1_reg_n_0_[3]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[3]_i_2_n_0\
    );
\addPostAddMantissa[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(5),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(4),
      I4 => \addPostAddMantissa[4]_i_2_n_0\,
      O => \addPostAddMantissa[4]_i_1_n_0\
    );
\addPostAddMantissa[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[5]\,
      I1 => \addPostAddMantissa1_reg_n_0_[4]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[4]_i_2_n_0\
    );
\addPostAddMantissa[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(6),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(5),
      I4 => \addPostAddMantissa[5]_i_2_n_0\,
      O => \addPostAddMantissa[5]_i_1_n_0\
    );
\addPostAddMantissa[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[6]\,
      I1 => \addPostAddMantissa1_reg_n_0_[5]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[5]_i_2_n_0\
    );
\addPostAddMantissa[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(7),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(6),
      I4 => \addPostAddMantissa[6]_i_2_n_0\,
      O => \addPostAddMantissa[6]_i_1_n_0\
    );
\addPostAddMantissa[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[7]\,
      I1 => \addPostAddMantissa1_reg_n_0_[6]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[6]_i_2_n_0\
    );
\addPostAddMantissa[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(8),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(7),
      I4 => \addPostAddMantissa[7]_i_2_n_0\,
      O => \addPostAddMantissa[7]_i_1_n_0\
    );
\addPostAddMantissa[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[8]\,
      I1 => \addPostAddMantissa1_reg_n_0_[7]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[7]_i_2_n_0\
    );
\addPostAddMantissa[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(9),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(8),
      I4 => \addPostAddMantissa[8]_i_3_n_0\,
      O => \addPostAddMantissa[8]_i_1_n_0\
    );
\addPostAddMantissa[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[3]\,
      O => \addPostAddMantissa[8]_i_10_n_0\
    );
\addPostAddMantissa[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[2]\,
      O => \addPostAddMantissa[8]_i_11_n_0\
    );
\addPostAddMantissa[8]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[1]\,
      O => \addPostAddMantissa[8]_i_12_n_0\
    );
\addPostAddMantissa[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[9]\,
      I1 => \addPostAddMantissa1_reg_n_0_[8]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[8]_i_3_n_0\
    );
\addPostAddMantissa[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[0]\,
      O => \addPostAddMantissa[8]_i_4_n_0\
    );
\addPostAddMantissa[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[8]\,
      O => \addPostAddMantissa[8]_i_5_n_0\
    );
\addPostAddMantissa[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[7]\,
      O => \addPostAddMantissa[8]_i_6_n_0\
    );
\addPostAddMantissa[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[6]\,
      O => \addPostAddMantissa[8]_i_7_n_0\
    );
\addPostAddMantissa[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[5]\,
      O => \addPostAddMantissa[8]_i_8_n_0\
    );
\addPostAddMantissa[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[4]\,
      O => \addPostAddMantissa[8]_i_9_n_0\
    );
\addPostAddMantissa[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(10),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(9),
      I4 => \addPostAddMantissa[9]_i_2_n_0\,
      O => \addPostAddMantissa[9]_i_1_n_0\
    );
\addPostAddMantissa[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[10]\,
      I1 => \addPostAddMantissa1_reg_n_0_[9]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[9]_i_2_n_0\
    );
\addPostAddMantissa_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[0]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[0]\,
      R => '0'
    );
\addPostAddMantissa_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[10]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[10]\,
      R => '0'
    );
\addPostAddMantissa_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[11]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[11]\,
      R => '0'
    );
\addPostAddMantissa_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[12]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[12]\,
      R => '0'
    );
\addPostAddMantissa_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[13]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[13]\,
      R => '0'
    );
\addPostAddMantissa_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[14]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[14]\,
      R => '0'
    );
\addPostAddMantissa_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[15]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[15]\,
      R => '0'
    );
\addPostAddMantissa_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[16]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[16]\,
      R => '0'
    );
\addPostAddMantissa_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa_reg[8]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa_reg[16]_i_2_n_0\,
      CO(6) => \addPostAddMantissa_reg[16]_i_2_n_1\,
      CO(5) => \addPostAddMantissa_reg[16]_i_2_n_2\,
      CO(4) => \addPostAddMantissa_reg[16]_i_2_n_3\,
      CO(3) => \addPostAddMantissa_reg[16]_i_2_n_4\,
      CO(2) => \addPostAddMantissa_reg[16]_i_2_n_5\,
      CO(1) => \addPostAddMantissa_reg[16]_i_2_n_6\,
      CO(0) => \addPostAddMantissa_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage2.postAddMantissa0\(16 downto 9),
      S(7) => \addPostAddMantissa[16]_i_4_n_0\,
      S(6) => \addPostAddMantissa[16]_i_5_n_0\,
      S(5) => \addPostAddMantissa[16]_i_6_n_0\,
      S(4) => \addPostAddMantissa[16]_i_7_n_0\,
      S(3) => \addPostAddMantissa[16]_i_8_n_0\,
      S(2) => \addPostAddMantissa[16]_i_9_n_0\,
      S(1) => \addPostAddMantissa[16]_i_10_n_0\,
      S(0) => \addPostAddMantissa[16]_i_11_n_0\
    );
\addPostAddMantissa_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[17]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[17]\,
      R => '0'
    );
\addPostAddMantissa_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[18]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[18]\,
      R => '0'
    );
\addPostAddMantissa_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[19]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[19]\,
      R => '0'
    );
\addPostAddMantissa_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[1]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[1]\,
      R => '0'
    );
\addPostAddMantissa_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[20]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[20]\,
      R => '0'
    );
\addPostAddMantissa_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[21]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[21]\,
      R => '0'
    );
\addPostAddMantissa_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[22]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[22]\,
      R => '0'
    );
\addPostAddMantissa_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[2]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[2]\,
      R => '0'
    );
\addPostAddMantissa_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[3]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[3]\,
      R => '0'
    );
\addPostAddMantissa_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[4]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[4]\,
      R => '0'
    );
\addPostAddMantissa_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[5]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[5]\,
      R => '0'
    );
\addPostAddMantissa_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[6]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[6]\,
      R => '0'
    );
\addPostAddMantissa_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[7]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[7]\,
      R => '0'
    );
\addPostAddMantissa_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[8]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[8]\,
      R => '0'
    );
\addPostAddMantissa_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa[8]_i_4_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa_reg[8]_i_2_n_0\,
      CO(6) => \addPostAddMantissa_reg[8]_i_2_n_1\,
      CO(5) => \addPostAddMantissa_reg[8]_i_2_n_2\,
      CO(4) => \addPostAddMantissa_reg[8]_i_2_n_3\,
      CO(3) => \addPostAddMantissa_reg[8]_i_2_n_4\,
      CO(2) => \addPostAddMantissa_reg[8]_i_2_n_5\,
      CO(1) => \addPostAddMantissa_reg[8]_i_2_n_6\,
      CO(0) => \addPostAddMantissa_reg[8]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage2.postAddMantissa0\(8 downto 1),
      S(7) => \addPostAddMantissa[8]_i_5_n_0\,
      S(6) => \addPostAddMantissa[8]_i_6_n_0\,
      S(5) => \addPostAddMantissa[8]_i_7_n_0\,
      S(4) => \addPostAddMantissa[8]_i_8_n_0\,
      S(3) => \addPostAddMantissa[8]_i_9_n_0\,
      S(2) => \addPostAddMantissa[8]_i_10_n_0\,
      S(1) => \addPostAddMantissa[8]_i_11_n_0\,
      S(0) => \addPostAddMantissa[8]_i_12_n_0\
    );
\addPostAddMantissa_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[9]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[9]\,
      R => '0'
    );
\addRenormalizeShiftAmount[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[0]_i_2_n_0\,
      I1 => \addRenormalizeShiftAmount[0]_i_3_n_0\,
      I2 => \addRenormalizeShiftAmount[0]_i_4_n_0\,
      I3 => \addPostAddMantissa1_reg_n_0_[16]\,
      I4 => \addRenormalizeShiftAmount[4]_i_7_n_0\,
      I5 => \addRenormalizeShiftAmount[0]_i_5_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_1_n_0\
    );
\addRenormalizeShiftAmount[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEFE"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[10]\,
      I1 => \addPostAddMantissa1_reg_n_0_[8]\,
      I2 => \addRenormalizeShiftAmount[0]_i_12_n_0\,
      I3 => \addPostAddMantissa1_reg_n_0_[7]\,
      I4 => \addPostAddMantissa1_reg_n_0_[9]\,
      I5 => \addPostAddMantissa1_reg_n_0_[11]\,
      O => \addRenormalizeShiftAmount[0]_i_10_n_0\
    );
\addRenormalizeShiftAmount[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF000400"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[17]\,
      I1 => \addPostAddMantissa1_reg_n_0_[14]\,
      I2 => \addPostAddMantissa1_reg_n_0_[15]\,
      I3 => \addRenormalizeShiftAmount[0]_i_13_n_0\,
      I4 => \addPostAddMantissa1_reg_n_0_[18]\,
      I5 => \addPostAddMantissa1_reg_n_0_[19]\,
      O => \addRenormalizeShiftAmount[0]_i_11_n_0\
    );
\addRenormalizeShiftAmount[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55551011"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[5]\,
      I1 => \addPostAddMantissa1_reg_n_0_[3]\,
      I2 => \addPostAddMantissa1_reg_n_0_[2]\,
      I3 => \addPostAddMantissa1_reg_n_0_[1]\,
      I4 => \addPostAddMantissa1_reg_n_0_[4]\,
      I5 => \addPostAddMantissa1_reg_n_0_[6]\,
      O => \addRenormalizeShiftAmount[0]_i_12_n_0\
    );
\addRenormalizeShiftAmount[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[23]\,
      I1 => \addPostAddMantissa1_reg_n_0_[24]\,
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \addPostAddMantissa1_reg_n_0_[21]\,
      O => \addRenormalizeShiftAmount[0]_i_13_n_0\
    );
\addRenormalizeShiftAmount[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C8"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(16),
      I1 => \addRenormalizeShiftAmount[4]_i_4_n_0\,
      I2 => \ADDStage2.postAddMantissa0\(14),
      I3 => \ADDStage2.postAddMantissa0\(15),
      O => \addRenormalizeShiftAmount[0]_i_2_n_0\
    );
\addRenormalizeShiftAmount[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(13),
      I1 => \ADDStage2.postAddMantissa0\(15),
      I2 => \addRenormalizeShiftAmount[4]_i_4_n_0\,
      I3 => \ADDStage2.postAddMantissa0\(12),
      I4 => \addRenormalizeShiftAmount[0]_i_6_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_3_n_0\
    );
\addRenormalizeShiftAmount[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F2"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[20]\,
      I1 => \addPostAddMantissa1_reg_n_0_[21]\,
      I2 => \addPostAddMantissa1_reg_n_0_[22]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      I4 => \addPostAddMantissa1_reg_n_0_[24]\,
      I5 => \addPostAddMantissa1_reg_n_0_[23]\,
      O => \addRenormalizeShiftAmount[0]_i_4_n_0\
    );
\addRenormalizeShiftAmount[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAFF08"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[2]_i_5_n_0\,
      I1 => \ADDStage2.postAddMantissa0\(18),
      I2 => \ADDStage2.postAddMantissa0\(19),
      I3 => \addRenormalizeShiftAmount[0]_i_7_n_0\,
      I4 => \ADDStage2.postAddMantissa0\(20),
      I5 => \addRenormalizeShiftAmount[0]_i_8_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_5_n_0\
    );
\addRenormalizeShiftAmount[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(10),
      I1 => \ADDStage2.postAddMantissa0\(8),
      I2 => \addRenormalizeShiftAmount[0]_i_9_n_0\,
      I3 => \ADDStage2.postAddMantissa0\(7),
      I4 => \ADDStage2.postAddMantissa0\(9),
      I5 => \ADDStage2.postAddMantissa0\(11),
      O => \addRenormalizeShiftAmount[0]_i_6_n_0\
    );
\addRenormalizeShiftAmount[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[13]\,
      I1 => \addPostAddMantissa1_reg_n_0_[15]\,
      I2 => \addRenormalizeShiftAmount[4]_i_7_n_0\,
      I3 => \addPostAddMantissa1_reg_n_0_[12]\,
      I4 => \addRenormalizeShiftAmount[0]_i_10_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_7_n_0\
    );
\addRenormalizeShiftAmount[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(22),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(23),
      I4 => \addRenormalizeShiftAmount[0]_i_11_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_8_n_0\
    );
\addRenormalizeShiftAmount[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55551011"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(5),
      I1 => \ADDStage2.postAddMantissa0\(3),
      I2 => \ADDStage2.postAddMantissa0\(2),
      I3 => \ADDStage2.postAddMantissa0\(1),
      I4 => \ADDStage2.postAddMantissa0\(4),
      I5 => \ADDStage2.postAddMantissa0\(6),
      O => \addRenormalizeShiftAmount[0]_i_9_n_0\
    );
\addRenormalizeShiftAmount[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBAAAAA"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_2_n_0\,
      I1 => \ADDStage2.postAddMantissa0\(22),
      I2 => \ADDStage2.postAddMantissa0\(20),
      I3 => \ADDStage2.postAddMantissa0\(21),
      I4 => \addRenormalizeShiftAmount[1]_i_3_n_0\,
      I5 => \addRenormalizeShiftAmount[1]_i_4_n_0\,
      O => \addRenormalizeShiftAmount[1]_i_1_n_0\
    );
\addRenormalizeShiftAmount[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111011101111"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(7),
      I1 => \ADDStage2.postAddMantissa0\(6),
      I2 => \ADDStage2.postAddMantissa0\(4),
      I3 => \ADDStage2.postAddMantissa0\(5),
      I4 => \ADDStage2.postAddMantissa0\(2),
      I5 => \ADDStage2.postAddMantissa0\(3),
      O => \addRenormalizeShiftAmount[1]_i_10_n_0\
    );
\addRenormalizeShiftAmount[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[19]\,
      I1 => \addPostAddMantissa1_reg_n_0_[18]\,
      I2 => \addPostAddMantissa1_reg_n_0_[22]\,
      I3 => \addPostAddMantissa1_reg_n_0_[23]\,
      I4 => \addPostAddMantissa1_reg_n_0_[24]\,
      I5 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addRenormalizeShiftAmount[1]_i_11_n_0\
    );
\addRenormalizeShiftAmount[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5554"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_13_n_0\,
      I1 => \addRenormalizeShiftAmount[1]_i_14_n_0\,
      I2 => \addPostAddMantissa1_reg_n_0_[9]\,
      I3 => \addPostAddMantissa1_reg_n_0_[8]\,
      I4 => \addPostAddMantissa1_reg_n_0_[13]\,
      I5 => \addPostAddMantissa1_reg_n_0_[12]\,
      O => \addRenormalizeShiftAmount[1]_i_12_n_0\
    );
\addRenormalizeShiftAmount[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[10]\,
      I1 => \addPostAddMantissa1_reg_n_0_[11]\,
      O => \addRenormalizeShiftAmount[1]_i_13_n_0\
    );
\addRenormalizeShiftAmount[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111011101111"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[7]\,
      I1 => \addPostAddMantissa1_reg_n_0_[6]\,
      I2 => \addPostAddMantissa1_reg_n_0_[4]\,
      I3 => \addPostAddMantissa1_reg_n_0_[5]\,
      I4 => \addPostAddMantissa1_reg_n_0_[2]\,
      I5 => \addPostAddMantissa1_reg_n_0_[3]\,
      O => \addRenormalizeShiftAmount[1]_i_14_n_0\
    );
\addRenormalizeShiftAmount[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAA8A8A8A8"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_5_n_0\,
      I1 => \ADDStage2.postAddMantissa0\(16),
      I2 => \ADDStage2.postAddMantissa0\(17),
      I3 => \ADDStage2.postAddMantissa0\(15),
      I4 => \ADDStage2.postAddMantissa0\(14),
      I5 => \addRenormalizeShiftAmount[1]_i_6_n_0\,
      O => \addRenormalizeShiftAmount[1]_i_2_n_0\
    );
\addRenormalizeShiftAmount[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(24),
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \ADDStage2.postAddMantissa0\(23),
      O => \addRenormalizeShiftAmount[1]_i_3_n_0\
    );
\addRenormalizeShiftAmount[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002220"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_7_n_0\,
      I1 => \addPostAddMantissa1_reg_n_0_[23]\,
      I2 => \addPostAddMantissa1_reg_n_0_[21]\,
      I3 => \addPostAddMantissa1_reg_n_0_[20]\,
      I4 => \addPostAddMantissa1_reg_n_0_[22]\,
      I5 => \addRenormalizeShiftAmount[1]_i_8_n_0\,
      O => \addRenormalizeShiftAmount[1]_i_4_n_0\
    );
\addRenormalizeShiftAmount[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(19),
      I1 => \ADDStage2.postAddMantissa0\(18),
      I2 => \ADDStage2.postAddMantissa0\(22),
      I3 => \ADDStage2.postAddMantissa0\(23),
      I4 => \^addpostaddmantissa1_reg[25]_0\(0),
      I5 => \ADDStage2.postAddMantissa0\(24),
      O => \addRenormalizeShiftAmount[1]_i_5_n_0\
    );
\addRenormalizeShiftAmount[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5554"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_9_n_0\,
      I1 => \addRenormalizeShiftAmount[1]_i_10_n_0\,
      I2 => \ADDStage2.postAddMantissa0\(9),
      I3 => \ADDStage2.postAddMantissa0\(8),
      I4 => \ADDStage2.postAddMantissa0\(13),
      I5 => \ADDStage2.postAddMantissa0\(12),
      O => \addRenormalizeShiftAmount[1]_i_6_n_0\
    );
\addRenormalizeShiftAmount[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[24]\,
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addRenormalizeShiftAmount[1]_i_7_n_0\
    );
\addRenormalizeShiftAmount[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAA8A8A8A8"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_11_n_0\,
      I1 => \addPostAddMantissa1_reg_n_0_[16]\,
      I2 => \addPostAddMantissa1_reg_n_0_[17]\,
      I3 => \addPostAddMantissa1_reg_n_0_[15]\,
      I4 => \addPostAddMantissa1_reg_n_0_[14]\,
      I5 => \addRenormalizeShiftAmount[1]_i_12_n_0\,
      O => \addRenormalizeShiftAmount[1]_i_8_n_0\
    );
\addRenormalizeShiftAmount[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(10),
      I1 => \ADDStage2.postAddMantissa0\(11),
      O => \addRenormalizeShiftAmount[1]_i_9_n_0\
    );
\addRenormalizeShiftAmount[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000E0000"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[2]_i_2_n_0\,
      I1 => \addRenormalizeShiftAmount[2]_i_3_n_0\,
      I2 => \ADDStage2.postAddMantissa0\(22),
      I3 => \ADDStage2.postAddMantissa0\(20),
      I4 => \addRenormalizeShiftAmount[2]_i_5_n_0\,
      I5 => \addRenormalizeShiftAmount[2]_i_6_n_0\,
      O => \addRenormalizeShiftAmount[2]_i_1_n_0\
    );
\addRenormalizeShiftAmount[2]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[22]\,
      O => \addRenormalizeShiftAmount[2]_i_10_n_0\
    );
\addRenormalizeShiftAmount[2]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[21]\,
      O => \addRenormalizeShiftAmount[2]_i_11_n_0\
    );
\addRenormalizeShiftAmount[2]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[20]\,
      O => \addRenormalizeShiftAmount[2]_i_12_n_0\
    );
\addRenormalizeShiftAmount[2]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[19]\,
      O => \addRenormalizeShiftAmount[2]_i_13_n_0\
    );
\addRenormalizeShiftAmount[2]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[18]\,
      O => \addRenormalizeShiftAmount[2]_i_14_n_0\
    );
\addRenormalizeShiftAmount[2]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[17]\,
      O => \addRenormalizeShiftAmount[2]_i_15_n_0\
    );
\addRenormalizeShiftAmount[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[22]\,
      I1 => \addPostAddMantissa1_reg_n_0_[20]\,
      I2 => \addPostAddMantissa1_reg_n_0_[21]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      I4 => \addPostAddMantissa1_reg_n_0_[24]\,
      I5 => \addPostAddMantissa1_reg_n_0_[23]\,
      O => \addRenormalizeShiftAmount[2]_i_16_n_0\
    );
\addRenormalizeShiftAmount[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAB"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_11_n_0\,
      I1 => \addPostAddMantissa1_reg_n_0_[7]\,
      I2 => \addPostAddMantissa1_reg_n_0_[6]\,
      I3 => \addPostAddMantissa1_reg_n_0_[5]\,
      I4 => \addPostAddMantissa1_reg_n_0_[4]\,
      I5 => \addRenormalizeShiftAmount[2]_i_18_n_0\,
      O => \addRenormalizeShiftAmount[2]_i_17_n_0\
    );
\addRenormalizeShiftAmount[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[14]\,
      I1 => \addPostAddMantissa1_reg_n_0_[12]\,
      I2 => \addPostAddMantissa1_reg_n_0_[15]\,
      I3 => \addPostAddMantissa1_reg_n_0_[13]\,
      O => \addRenormalizeShiftAmount[2]_i_18_n_0\
    );
\addRenormalizeShiftAmount[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAB"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_10_n_0\,
      I1 => \ADDStage2.postAddMantissa0\(7),
      I2 => \ADDStage2.postAddMantissa0\(6),
      I3 => \ADDStage2.postAddMantissa0\(5),
      I4 => \ADDStage2.postAddMantissa0\(4),
      I5 => \addRenormalizeShiftAmount[2]_i_7_n_0\,
      O => \addRenormalizeShiftAmount[2]_i_2_n_0\
    );
\addRenormalizeShiftAmount[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(18),
      I1 => \ADDStage2.postAddMantissa0\(16),
      I2 => \ADDStage2.postAddMantissa0\(19),
      I3 => \ADDStage2.postAddMantissa0\(17),
      O => \addRenormalizeShiftAmount[2]_i_3_n_0\
    );
\addRenormalizeShiftAmount[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(23),
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \ADDStage2.postAddMantissa0\(24),
      I3 => \ADDStage2.postAddMantissa0\(21),
      O => \addRenormalizeShiftAmount[2]_i_5_n_0\
    );
\addRenormalizeShiftAmount[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[2]_i_16_n_0\,
      I1 => \addPostAddMantissa1_reg_n_0_[18]\,
      I2 => \addPostAddMantissa1_reg_n_0_[16]\,
      I3 => \addPostAddMantissa1_reg_n_0_[19]\,
      I4 => \addPostAddMantissa1_reg_n_0_[17]\,
      I5 => \addRenormalizeShiftAmount[2]_i_17_n_0\,
      O => \addRenormalizeShiftAmount[2]_i_6_n_0\
    );
\addRenormalizeShiftAmount[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(14),
      I1 => \ADDStage2.postAddMantissa0\(12),
      I2 => \ADDStage2.postAddMantissa0\(15),
      I3 => \ADDStage2.postAddMantissa0\(13),
      O => \addRenormalizeShiftAmount[2]_i_7_n_0\
    );
\addRenormalizeShiftAmount[2]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[24]\,
      O => \addRenormalizeShiftAmount[2]_i_8_n_0\
    );
\addRenormalizeShiftAmount[2]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[23]\,
      O => \addRenormalizeShiftAmount[2]_i_9_n_0\
    );
\addRenormalizeShiftAmount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_4_n_0\,
      I1 => \addRenormalizeShiftAmount[4]_i_5_n_0\,
      I2 => \addRenormalizeShiftAmount[4]_i_6_n_0\,
      I3 => \addRenormalizeShiftAmount[4]_i_7_n_0\,
      I4 => \addRenormalizeShiftAmount[4]_i_8_n_0\,
      I5 => \addRenormalizeShiftAmount[4]_i_9_n_0\,
      O => \addRenormalizeShiftAmount[3]_i_1_n_0\
    );
\addRenormalizeShiftAmount[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addEarlyOutBypassEnable2_reg_0,
      I1 => \addRenormalizeShiftAmount[4]_i_3_n_0\,
      I2 => \^addearlyoutbypassenable1_reg_0\,
      I3 => \^addsamenumberdifferentsigns1_reg_0\,
      O => addPostAddMantissa(0)
    );
\addRenormalizeShiftAmount[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(11),
      I1 => \ADDStage2.postAddMantissa0\(10),
      I2 => \ADDStage2.postAddMantissa0\(9),
      I3 => \ADDStage2.postAddMantissa0\(8),
      O => \addRenormalizeShiftAmount[4]_i_10_n_0\
    );
\addRenormalizeShiftAmount[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[11]\,
      I1 => \addPostAddMantissa1_reg_n_0_[10]\,
      I2 => \addPostAddMantissa1_reg_n_0_[9]\,
      I3 => \addPostAddMantissa1_reg_n_0_[8]\,
      O => \addRenormalizeShiftAmount[4]_i_11_n_0\
    );
\addRenormalizeShiftAmount[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_4_n_0\,
      I1 => \addRenormalizeShiftAmount[4]_i_5_n_0\,
      I2 => \addRenormalizeShiftAmount[4]_i_6_n_0\,
      I3 => \addRenormalizeShiftAmount[4]_i_7_n_0\,
      I4 => \addRenormalizeShiftAmount[4]_i_8_n_0\,
      I5 => \addRenormalizeShiftAmount[4]_i_9_n_0\,
      O => \addRenormalizeShiftAmount[4]_i_2_n_0\
    );
\addRenormalizeShiftAmount[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF47FFFF"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(24),
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[23]\,
      I4 => \addMaxVal1_reg_n_0_[30]\,
      I5 => \addFinalExp[7]_i_2_n_0\,
      O => \addRenormalizeShiftAmount[4]_i_3_n_0\
    );
\addRenormalizeShiftAmount[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(21),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(23),
      I4 => \ADDStage2.postAddMantissa0\(19),
      I5 => \ADDStage2.postAddMantissa0\(17),
      O => \addRenormalizeShiftAmount[4]_i_4_n_0\
    );
\addRenormalizeShiftAmount[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(20),
      I1 => \ADDStage2.postAddMantissa0\(16),
      I2 => \ADDStage2.postAddMantissa0\(22),
      I3 => \ADDStage2.postAddMantissa0\(18),
      O => \addRenormalizeShiftAmount[4]_i_5_n_0\
    );
\addRenormalizeShiftAmount[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(13),
      I1 => \ADDStage2.postAddMantissa0\(15),
      I2 => \ADDStage2.postAddMantissa0\(12),
      I3 => \ADDStage2.postAddMantissa0\(14),
      I4 => \addRenormalizeShiftAmount[4]_i_10_n_0\,
      O => \addRenormalizeShiftAmount[4]_i_6_n_0\
    );
\addRenormalizeShiftAmount[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[21]\,
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \addPostAddMantissa1_reg_n_0_[23]\,
      I4 => \addPostAddMantissa1_reg_n_0_[19]\,
      I5 => \addPostAddMantissa1_reg_n_0_[17]\,
      O => \addRenormalizeShiftAmount[4]_i_7_n_0\
    );
\addRenormalizeShiftAmount[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[20]\,
      I1 => \addPostAddMantissa1_reg_n_0_[16]\,
      I2 => \addPostAddMantissa1_reg_n_0_[22]\,
      I3 => \addPostAddMantissa1_reg_n_0_[18]\,
      O => \addRenormalizeShiftAmount[4]_i_8_n_0\
    );
\addRenormalizeShiftAmount[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[13]\,
      I1 => \addPostAddMantissa1_reg_n_0_[15]\,
      I2 => \addPostAddMantissa1_reg_n_0_[12]\,
      I3 => \addPostAddMantissa1_reg_n_0_[14]\,
      I4 => \addRenormalizeShiftAmount[4]_i_11_n_0\,
      O => \addRenormalizeShiftAmount[4]_i_9_n_0\
    );
\addRenormalizeShiftAmount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[0]_i_1_n_0\,
      Q => R(0),
      R => '0'
    );
\addRenormalizeShiftAmount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[1]_i_1_n_0\,
      Q => R(1),
      R => '0'
    );
\addRenormalizeShiftAmount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[2]_i_1_n_0\,
      Q => R(2),
      R => '0'
    );
\addRenormalizeShiftAmount_reg[2]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_addRenormalizeShiftAmount_reg[2]_i_4_CO_UNCONNECTED\(7),
      CO(6) => \addRenormalizeShiftAmount_reg[2]_i_4_n_1\,
      CO(5) => \addRenormalizeShiftAmount_reg[2]_i_4_n_2\,
      CO(4) => \addRenormalizeShiftAmount_reg[2]_i_4_n_3\,
      CO(3) => \addRenormalizeShiftAmount_reg[2]_i_4_n_4\,
      CO(2) => \addRenormalizeShiftAmount_reg[2]_i_4_n_5\,
      CO(1) => \addRenormalizeShiftAmount_reg[2]_i_4_n_6\,
      CO(0) => \addRenormalizeShiftAmount_reg[2]_i_4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage2.postAddMantissa0\(24 downto 17),
      S(7) => \addRenormalizeShiftAmount[2]_i_8_n_0\,
      S(6) => \addRenormalizeShiftAmount[2]_i_9_n_0\,
      S(5) => \addRenormalizeShiftAmount[2]_i_10_n_0\,
      S(4) => \addRenormalizeShiftAmount[2]_i_11_n_0\,
      S(3) => \addRenormalizeShiftAmount[2]_i_12_n_0\,
      S(2) => \addRenormalizeShiftAmount[2]_i_13_n_0\,
      S(1) => \addRenormalizeShiftAmount[2]_i_14_n_0\,
      S(0) => \addRenormalizeShiftAmount[2]_i_15_n_0\
    );
\addRenormalizeShiftAmount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[3]_i_1_n_0\,
      Q => R(3),
      R => '0'
    );
\addRenormalizeShiftAmount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[4]_i_2_n_0\,
      Q => R(4),
      R => '0'
    );
\addSameNumberDifferentSigns0_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[11]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_20__0_n_0\,
      I3 => \^oadd_reg[31]_0\(11),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_10__0_n_0\
    );
\addSameNumberDifferentSigns0_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[8]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_21__0_n_0\,
      I3 => \^oadd_reg[31]_0\(8),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_11__0_n_0\
    );
\addSameNumberDifferentSigns0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[5]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_22__0_n_0\,
      I3 => \^oadd_reg[31]_0\(5),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_12__0_n_0\
    );
\addSameNumberDifferentSigns0_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[2]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_23__0_n_0\,
      I3 => \^oadd_reg[31]_0\(2),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_13__0_n_0\
    );
\addSameNumberDifferentSigns0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(27),
      I1 => \addEarlyOutBypass0_reg[27]_0\,
      I2 => \^oadd_reg[31]_0\(28),
      I3 => \addEarlyOutBypass0_reg[28]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_14__0_n_0\
    );
\addSameNumberDifferentSigns0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(24),
      I1 => \addEarlyOutBypass0_reg[24]_0\,
      I2 => \^oadd_reg[31]_0\(25),
      I3 => \addEarlyOutBypass0_reg[25]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_15__0_n_0\
    );
\addSameNumberDifferentSigns0_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(21),
      I1 => \addEarlyOutBypass0_reg[21]_0\,
      I2 => \^oadd_reg[31]_0\(22),
      I3 => \addEarlyOutBypass0_reg[22]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_16__0_n_0\
    );
\addSameNumberDifferentSigns0_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(18),
      I1 => \addEarlyOutBypass0_reg[18]_0\,
      I2 => \^oadd_reg[31]_0\(19),
      I3 => \addEarlyOutBypass0_reg[19]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_17__0_n_0\
    );
\addSameNumberDifferentSigns0_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(15),
      I1 => \addEarlyOutBypass0_reg[15]_0\,
      I2 => \^oadd_reg[31]_0\(16),
      I3 => \addEarlyOutBypass0_reg[16]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_18__0_n_0\
    );
\addSameNumberDifferentSigns0_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(12),
      I1 => \addEarlyOutBypass0_reg[12]_0\,
      I2 => \^oadd_reg[31]_0\(13),
      I3 => \addEarlyOutBypass0_reg[13]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_19__0_n_0\
    );
\addSameNumberDifferentSigns0_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(9),
      I1 => \addEarlyOutBypass0_reg[9]_0\,
      I2 => \^oadd_reg[31]_0\(10),
      I3 => \addEarlyOutBypass0_reg[10]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_20__0_n_0\
    );
\addSameNumberDifferentSigns0_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(6),
      I1 => \addEarlyOutBypass0_reg[6]_0\,
      I2 => \^oadd_reg[31]_0\(7),
      I3 => \addEarlyOutBypass0_reg[7]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_21__0_n_0\
    );
\addSameNumberDifferentSigns0_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(3),
      I1 => \addEarlyOutBypass0_reg[3]_0\,
      I2 => \^oadd_reg[31]_0\(4),
      I3 => \addEarlyOutBypass0_reg[4]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_22__0_n_0\
    );
\addSameNumberDifferentSigns0_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(0),
      I1 => \addEarlyOutBypass0_reg[0]_0\,
      I2 => \^oadd_reg[31]_0\(1),
      I3 => \addEarlyOutBypass0_reg[1]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_23__0_n_0\
    );
\addSameNumberDifferentSigns0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2DD"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[30]_0\,
      I1 => comBIsDenormal,
      I2 => \Adder1/comAIsDenormal\,
      I3 => \^oadd_reg[31]_0\(30),
      O => \addSameNumberDifferentSigns0_i_3__0_n_0\
    );
\addSameNumberDifferentSigns0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[29]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_14__0_n_0\,
      I3 => \^oadd_reg[31]_0\(29),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_4__0_n_0\
    );
\addSameNumberDifferentSigns0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[26]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_15__0_n_0\,
      I3 => \^oadd_reg[31]_0\(26),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_5__0_n_0\
    );
\addSameNumberDifferentSigns0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[23]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_16__0_n_0\,
      I3 => \^oadd_reg[31]_0\(23),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_6__0_n_0\
    );
\addSameNumberDifferentSigns0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[20]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_17__0_n_0\,
      I3 => \^oadd_reg[31]_0\(20),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_7__0_n_0\
    );
\addSameNumberDifferentSigns0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[17]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_18__0_n_0\,
      I3 => \^oadd_reg[31]_0\(17),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_8__0_n_0\
    );
\addSameNumberDifferentSigns0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[14]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_19__0_n_0\,
      I3 => \^oadd_reg[31]_0\(14),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_9__0_n_0\
    );
addSameNumberDifferentSigns0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addSameNumberDifferentSigns00,
      Q => \^addsamenumberdifferentsigns0\,
      R => '0'
    );
\addSameNumberDifferentSigns0_reg_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addSameNumberDifferentSigns0_reg_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_addSameNumberDifferentSigns0_reg_i_1__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \^co\(0),
      CO(1) => \addSameNumberDifferentSigns0_reg_i_1__0_n_6\,
      CO(0) => \addSameNumberDifferentSigns0_reg_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_addSameNumberDifferentSigns0_reg_i_1__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \addSameNumberDifferentSigns0_i_3__0_n_0\,
      S(1) => \addSameNumberDifferentSigns0_i_4__0_n_0\,
      S(0) => \addSameNumberDifferentSigns0_i_5__0_n_0\
    );
\addSameNumberDifferentSigns0_reg_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \addSameNumberDifferentSigns0_reg_i_2__0_n_0\,
      CO(6) => \addSameNumberDifferentSigns0_reg_i_2__0_n_1\,
      CO(5) => \addSameNumberDifferentSigns0_reg_i_2__0_n_2\,
      CO(4) => \addSameNumberDifferentSigns0_reg_i_2__0_n_3\,
      CO(3) => \addSameNumberDifferentSigns0_reg_i_2__0_n_4\,
      CO(2) => \addSameNumberDifferentSigns0_reg_i_2__0_n_5\,
      CO(1) => \addSameNumberDifferentSigns0_reg_i_2__0_n_6\,
      CO(0) => \addSameNumberDifferentSigns0_reg_i_2__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_addSameNumberDifferentSigns0_reg_i_2__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \addSameNumberDifferentSigns0_i_6__0_n_0\,
      S(6) => \addSameNumberDifferentSigns0_i_7__0_n_0\,
      S(5) => \addSameNumberDifferentSigns0_i_8__0_n_0\,
      S(4) => \addSameNumberDifferentSigns0_i_9__0_n_0\,
      S(3) => \addSameNumberDifferentSigns0_i_10__0_n_0\,
      S(2) => \addSameNumberDifferentSigns0_i_11__0_n_0\,
      S(1) => \addSameNumberDifferentSigns0_i_12__0_n_0\,
      S(0) => \addSameNumberDifferentSigns0_i_13__0_n_0\
    );
addSameNumberDifferentSigns1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => addSameNumberDifferentSigns1_reg_1,
      Q => \^addsamenumberdifferentsigns1_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_ADD_0 is
  port (
    addPipelineValidStage0 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    addSameNumberDifferentSigns0 : out STD_LOGIC;
    addPipelineValidStage1 : out STD_LOGIC;
    \addEarlyOutBypassEnable0__0\ : out STD_LOGIC;
    addSameNumberDifferentSigns1_reg_0 : out STD_LOGIC;
    addFinalSignIsNeg_reg_0 : out STD_LOGIC;
    addEarlyOutBypassEnable1_reg_0 : out STD_LOGIC;
    \pipelinedAttr0_reg[8][26]__0\ : out STD_LOGIC;
    \addDenormFlushedValB_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \OADD_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    comBIsDenormal : out STD_LOGIC;
    \pipelinedAttr0_reg[8][23]__0\ : out STD_LOGIC;
    \pipelinedAttr0_reg[8][25]__0\ : out STD_LOGIC;
    \pipelinedAttr0_reg[8][30]__0\ : out STD_LOGIC;
    GetFloatIsINF013_in : out STD_LOGIC;
    \addPostAddMantissa1_reg[25]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \OADD_reg[24]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OADD_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OADD_reg[8]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \OADD_reg[16]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \OADD_reg[30]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \OADD_reg[0]_1\ : out STD_LOGIC;
    \OADD_reg[8]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \OADD_reg[16]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addExponentDeltaAMinusBShiftTooFar_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \addDenormFlushedValA_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addDenormFlushedValA_reg[30]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    addALessThanB_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    addExponentDeltaAMinusBShiftTooFar_reg_1 : in STD_LOGIC;
    addExponentDeltaBMinusAShiftTooFar_reg_0 : in STD_LOGIC;
    addExponentDeltaAMinusB0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addEarlyOutBypassEnable0_reg_0 : in STD_LOGIC;
    addSameNumberDifferentSigns1_reg_1 : in STD_LOGIC;
    addFinalSignIsNeg_reg_1 : in STD_LOGIC;
    addEarlyOutBypassEnable1_reg_1 : in STD_LOGIC;
    \addDenormFlushedValB_reg[26]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[25]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[24]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[23]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[27]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[30]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[0]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[1]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[2]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[3]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[4]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[5]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[6]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[7]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[8]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[9]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[10]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[11]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[12]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[13]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[14]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[15]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[16]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[17]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[18]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[19]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[20]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[21]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[22]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[28]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[29]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addExponentDeltaBMinusA_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addEarlyOutBypass0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_ADD_0 : entity is "StandaloneFloatALU_ADD";
end MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_ADD_0;

architecture STRUCTURE of MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_ADD_0 is
  signal \ADDStage1.mantissaMin0\ : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \ADDStage2.postAddMantissa0\ : STD_LOGIC_VECTOR ( 24 downto 1 );
  signal \OADD[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \OADD[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \OADD[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[17]_i_4__0_n_0\ : STD_LOGIC;
  signal \OADD[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[18]_i_4__0_n_0\ : STD_LOGIC;
  signal \OADD[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_10__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_11__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_6__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_7__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_8__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_9__0_n_0\ : STD_LOGIC;
  signal \OADD[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \OADD[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[9]_i_2__0_n_0\ : STD_LOGIC;
  signal OADD_Temp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \OADD_Temp[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \^oadd_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal R : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal addALessThanB : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[0]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[10]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[11]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[12]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[13]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[14]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[15]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[16]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[17]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[18]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[19]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[1]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[20]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[21]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[22]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[23]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[24]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[25]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[26]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[27]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[28]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[29]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[2]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[30]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[3]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[4]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[5]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[6]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[7]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[8]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[9]\ : STD_LOGIC;
  signal \addDenormFlushedValB[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \^adddenormflushedvalb_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addDenormFlushedValB_reg_n_0_[0]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[10]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[11]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[12]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[13]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[14]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[15]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[16]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[17]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[18]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[19]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[1]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[20]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[21]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[22]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[23]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[24]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[25]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[26]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[27]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[28]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[29]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[2]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[30]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[3]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[4]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[5]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[6]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[7]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[8]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[9]\ : STD_LOGIC;
  signal addEarlyOutBypass0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \addEarlyOutBypass0[31]_i_18__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_19__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_20__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_24__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_25__0_n_0\ : STD_LOGIC;
  signal addEarlyOutBypass1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \addEarlyOutBypass1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^addearlyoutbypassenable0__0\ : STD_LOGIC;
  signal \^addearlyoutbypassenable1_reg_0\ : STD_LOGIC;
  signal \addEarlyOutBypassEnable2_i_1__0_n_0\ : STD_LOGIC;
  signal addEarlyOutBypassEnable2_reg_n_0 : STD_LOGIC;
  signal addExponentDeltaAMinusB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addExponentDeltaAMinusBShiftTooFar : STD_LOGIC;
  signal \^addexponentdeltaaminusbshifttoofar_reg_0\ : STD_LOGIC;
  signal addExponentDeltaBMinusA : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal addExponentDeltaBMinusAShiftTooFar : STD_LOGIC;
  signal addFinalExp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \addFinalExp[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \^addfinalsignisneg_reg_0\ : STD_LOGIC;
  signal addMaxVal1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addMaxVal1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \addMaxVal1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \addMaxVal1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \addMaxVal1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \addMaxVal1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \addMaxVal1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \addMaxVal1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \addMaxVal1[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[23]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[24]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[25]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[26]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[27]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[28]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[29]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[30]\ : STD_LOGIC;
  signal \^addpipelinevalidstage0\ : STD_LOGIC;
  signal \^addpipelinevalidstage1\ : STD_LOGIC;
  signal addPipelineValidStage2 : STD_LOGIC;
  signal addPostAddMantissa : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addPostAddMantissa1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addPostAddMantissa1[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_15__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_16__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_17__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_18__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_19__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_20__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_21__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_22__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_23__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_24__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_25__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_26__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_27__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_28__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_29__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_30__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_31__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_32__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_33__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_34__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_35__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_36__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_37__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_38__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_39__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_40__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_41__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_42__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_43__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_44__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_45__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_46__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_10__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_11__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_12__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_13__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_14__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_15__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_16__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_17__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_18__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_19__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_20__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_21__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_22__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_23__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_24__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_25__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_26__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_27__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_28__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_29__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_30__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_31__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_32__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_34__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_35__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_36__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_37__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_38__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_39__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_40__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_41__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_42__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_43__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_45__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_46__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_47__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_48__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_49__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_50__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_51__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_52__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_53__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_54__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_55__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_56__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_57__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_58__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_60__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_61__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_62__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_63__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_64__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_65__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_66__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_67__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_68__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_69__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_70__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_71__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_72__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_73__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_74__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_75__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_76__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[25]_i_3__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[25]_i_4_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_14__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_15__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_16__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_17__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_18__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_19__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_20__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_21__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_22__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_23__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_24__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_25__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_26__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_27__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_28__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_29__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_30__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_31__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_32__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_33__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_34__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_35__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_36__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_37__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_38__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_39__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_40__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_41__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_42__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_43__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_44__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_45__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_46__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_47__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_48__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_49__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_50__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_51__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_52__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_53__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_54__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_55__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_56__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_57__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_58__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_10\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_11\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_12\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_13\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_14\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_15\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_8\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_9\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_10\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_11\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_12\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_13\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_14\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_15\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_8\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_9\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33__0_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33__0_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33__0_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33__0_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33__0_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44__0_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44__0_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44__0_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44__0_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44__0_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44__0_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44__0_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59__0_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59__0_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59__0_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59__0_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59__0_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59__0_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59__0_n_7\ : STD_LOGIC;
  signal \^addpostaddmantissa1_reg[25]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addPostAddMantissa1_reg[25]_i_2__0_n_14\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[25]_i_2__0_n_15\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[25]_i_2__0_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_10\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_11\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_12\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_13\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_14\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_15\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_8\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_9\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[0]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[10]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[11]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[12]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[13]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[14]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[15]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[16]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[17]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[18]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[19]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[1]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[20]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[21]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[22]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[23]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[24]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[2]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[3]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[4]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[5]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[6]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[7]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[8]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[9]\ : STD_LOGIC;
  signal \addPostAddMantissa[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_10__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_11__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_8__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_9__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_12__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_9__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2__0_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2__0_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2__0_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2__0_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2__0_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2__0_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_11__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_12__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_13__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_14__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_9__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_13__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_14__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_15__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_16__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_17__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_18__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4__0_n_1\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4__0_n_2\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4__0_n_3\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4__0_n_4\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4__0_n_5\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4__0_n_6\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4__0_n_7\ : STD_LOGIC;
  signal \^addsamenumberdifferentsigns0\ : STD_LOGIC;
  signal \^addsamenumberdifferentsigns1_reg_0\ : STD_LOGIC;
  signal \^combisdenormal\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \in\ : STD_LOGIC;
  signal minusOp_carry_i_18_n_0 : STD_LOGIC;
  signal minusOp_carry_i_19_n_0 : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \pixelDepth[0]_i_2_n_0\ : STD_LOGIC;
  signal \pixelDepth[0]_i_3_n_0\ : STD_LOGIC;
  signal \pixelDepth[30]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_addPostAddMantissa1_reg[23]_i_33__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_addPostAddMantissa1_reg[23]_i_33__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_addPostAddMantissa1_reg[25]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_addPostAddMantissa1_reg[25]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_addRenormalizeShiftAmount_reg[2]_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \OADD[0]_i_2__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \OADD[11]_i_2__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \OADD[12]_i_2__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \OADD[13]_i_2__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \OADD[14]_i_2__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \OADD[15]_i_2__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \OADD[15]_i_4__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \OADD[16]_i_2__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \OADD[16]_i_4__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \OADD[17]_i_2__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \OADD[17]_i_4__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \OADD[18]_i_2__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \OADD[19]_i_2__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \OADD[1]_i_2__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \OADD[20]_i_2__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \OADD[21]_i_2__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \OADD[22]_i_11__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \OADD[22]_i_4__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \OADD[22]_i_5__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \OADD[22]_i_6__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \OADD[22]_i_8__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \OADD[22]_i_9__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \OADD[25]_i_2__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \OADD[26]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \OADD[27]_i_2__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \OADD[28]_i_2__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \OADD[2]_i_2__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \OADD[2]_i_3__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \OADD[31]_i_8__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \OADD[31]_i_9__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \OADD_Temp[23]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \OADD_Temp[24]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \OADD_Temp[25]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \OADD_Temp[26]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \OADD_Temp[27]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \OADD_Temp[28]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \OADD_Temp[29]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \OADD_Temp[30]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[0]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[10]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[11]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[12]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[13]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[14]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[15]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[16]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[17]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[18]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[19]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[1]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[20]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[21]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[22]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[23]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[24]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[25]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[26]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[27]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[28]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[2]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[30]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[30]_i_3__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[3]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[4]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[5]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[6]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[7]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[8]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[9]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_12__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_20__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_24__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_25__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[0]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[15]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[18]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[19]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[20]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[21]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[22]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[2]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[3]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[4]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[5]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[6]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[7]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[4]_i_2__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[5]_i_2__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[7]_i_3__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \addFinalExp[0]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \addFinalExp[1]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \addFinalExp[3]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \addFinalExp[4]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \addFinalExp[5]_i_2__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \addMaxVal1[23]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \addMaxVal1[24]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \addMaxVal1[25]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \addMaxVal1[26]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \addMaxVal1[27]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \addMaxVal1[28]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \addMaxVal1[29]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \addMaxVal1[30]_i_2__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[15]_i_46__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_20__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_21__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_29__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_30__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_31__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_24__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_46__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_48__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_49__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_50__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_51__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_52__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_53__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_54__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_55__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_56__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_57__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_58__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \addPostAddMantissa[10]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \addPostAddMantissa[10]_i_2__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \addPostAddMantissa[11]_i_2__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \addPostAddMantissa[12]_i_2__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \addPostAddMantissa[13]_i_2__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \addPostAddMantissa[14]_i_2__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \addPostAddMantissa[15]_i_2__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \addPostAddMantissa[16]_i_3__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \addPostAddMantissa[17]_i_2__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \addPostAddMantissa[18]_i_2__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \addPostAddMantissa[19]_i_2__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \addPostAddMantissa[1]_i_2__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \addPostAddMantissa[20]_i_2__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \addPostAddMantissa[22]_i_2__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \addPostAddMantissa[2]_i_2__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \addPostAddMantissa[3]_i_2__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \addPostAddMantissa[4]_i_2__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \addPostAddMantissa[5]_i_2__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \addPostAddMantissa[6]_i_2__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \addPostAddMantissa[7]_i_2__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \addPostAddMantissa[8]_i_3__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \addPostAddMantissa[9]_i_2__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[0]_i_13__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[0]_i_8__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[1]_i_13__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[1]_i_3__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[1]_i_7__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[1]_i_9__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[2]_i_18__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[2]_i_7__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[4]_i_11__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[4]_i_6__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[4]_i_9__0\ : label is "soft_lutpair95";
begin
  \OADD_reg[31]_0\(31 downto 0) <= \^oadd_reg[31]_0\(31 downto 0);
  \addDenormFlushedValB_reg[31]_0\(0) <= \^adddenormflushedvalb_reg[31]_0\(0);
  \addEarlyOutBypassEnable0__0\ <= \^addearlyoutbypassenable0__0\;
  addEarlyOutBypassEnable1_reg_0 <= \^addearlyoutbypassenable1_reg_0\;
  addExponentDeltaAMinusBShiftTooFar_reg_0 <= \^addexponentdeltaaminusbshifttoofar_reg_0\;
  addFinalSignIsNeg_reg_0 <= \^addfinalsignisneg_reg_0\;
  addPipelineValidStage0 <= \^addpipelinevalidstage0\;
  addPipelineValidStage1 <= \^addpipelinevalidstage1\;
  \addPostAddMantissa1_reg[25]_0\(0) <= \^addpostaddmantissa1_reg[25]_0\(0);
  addSameNumberDifferentSigns0 <= \^addsamenumberdifferentsigns0\;
  addSameNumberDifferentSigns1_reg_0 <= \^addsamenumberdifferentsigns1_reg_0\;
  comBIsDenormal <= \^combisdenormal\;
  p_1_in <= \^p_1_in\;
\OADD[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000AAAAC000"
    )
        port map (
      I0 => OADD_Temp(0),
      I1 => \OADD[2]_i_3__0_n_0\,
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      I3 => \OADD[0]_i_2__0_n_0\,
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      I5 => R(0),
      O => \OADD[0]_i_1__0_n_0\
    );
\OADD[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R(4),
      I1 => R(3),
      O => \OADD[0]_i_2__0_n_0\
    );
\OADD[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[11]_i_2__0_n_0\,
      I2 => \OADD[10]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(10),
      O => \OADD[10]_i_1__0_n_0\
    );
\OADD[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[3]\,
      I1 => R(2),
      I2 => \OADD[0]_i_2__0_n_0\,
      I3 => \addPostAddMantissa_reg_n_0_[7]\,
      I4 => R(1),
      I5 => \OADD[12]_i_3__0_n_0\,
      O => \OADD[10]_i_2__0_n_0\
    );
\OADD[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[12]_i_2__0_n_0\,
      I2 => \OADD[11]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(11),
      O => \OADD[11]_i_1__0_n_0\
    );
\OADD[11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[11]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[13]_i_3__0_n_0\,
      O => \OADD[11]_i_2__0_n_0\
    );
\OADD[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[4]\,
      I1 => R(2),
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      I3 => \addPostAddMantissa_reg_n_0_[8]\,
      I4 => R(4),
      I5 => R(3),
      O => \OADD[11]_i_3__0_n_0\
    );
\OADD[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[13]_i_2__0_n_0\,
      I2 => \OADD[12]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(12),
      O => \OADD[12]_i_1__0_n_0\
    );
\OADD[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[12]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[14]_i_3__0_n_0\,
      O => \OADD[12]_i_2__0_n_0\
    );
\OADD[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[5]\,
      I1 => R(2),
      I2 => \addPostAddMantissa_reg_n_0_[1]\,
      I3 => \addPostAddMantissa_reg_n_0_[9]\,
      I4 => R(4),
      I5 => R(3),
      O => \OADD[12]_i_3__0_n_0\
    );
\OADD[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[14]_i_2__0_n_0\,
      I2 => \OADD[13]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(13),
      O => \OADD[13]_i_1__0_n_0\
    );
\OADD[13]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[13]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[15]_i_3__0_n_0\,
      O => \OADD[13]_i_2__0_n_0\
    );
\OADD[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[6]\,
      I1 => R(2),
      I2 => \addPostAddMantissa_reg_n_0_[2]\,
      I3 => \addPostAddMantissa_reg_n_0_[10]\,
      I4 => R(4),
      I5 => R(3),
      O => \OADD[13]_i_3__0_n_0\
    );
\OADD[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[15]_i_2__0_n_0\,
      I2 => \OADD[14]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(14),
      O => \OADD[14]_i_1__0_n_0\
    );
\OADD[14]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[14]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[16]_i_3__0_n_0\,
      O => \OADD[14]_i_2__0_n_0\
    );
\OADD[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[7]\,
      I1 => R(2),
      I2 => \addPostAddMantissa_reg_n_0_[3]\,
      I3 => \addPostAddMantissa_reg_n_0_[11]\,
      I4 => R(4),
      I5 => R(3),
      O => \OADD[14]_i_3__0_n_0\
    );
\OADD[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[16]_i_2__0_n_0\,
      I2 => \OADD[15]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(15),
      O => \OADD[15]_i_1__0_n_0\
    );
\OADD[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[15]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[17]_i_3__0_n_0\,
      O => \OADD[15]_i_2__0_n_0\
    );
\OADD[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[0]\,
      I1 => \addPostAddMantissa_reg_n_0_[8]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[15]_i_4__0_n_0\,
      O => \OADD[15]_i_3__0_n_0\
    );
\OADD[15]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[4]\,
      I1 => \addPostAddMantissa_reg_n_0_[12]\,
      I2 => R(4),
      I3 => R(3),
      O => \OADD[15]_i_4__0_n_0\
    );
\OADD[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[17]_i_2__0_n_0\,
      I2 => \OADD[16]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(16),
      O => \OADD[16]_i_1__0_n_0\
    );
\OADD[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[16]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[18]_i_3__0_n_0\,
      O => \OADD[16]_i_2__0_n_0\
    );
\OADD[16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[1]\,
      I1 => \addPostAddMantissa_reg_n_0_[9]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[16]_i_4__0_n_0\,
      O => \OADD[16]_i_3__0_n_0\
    );
\OADD[16]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[5]\,
      I1 => \addPostAddMantissa_reg_n_0_[13]\,
      I2 => R(4),
      I3 => R(3),
      O => \OADD[16]_i_4__0_n_0\
    );
\OADD[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[18]_i_2__0_n_0\,
      I2 => \OADD[17]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(17),
      O => \OADD[17]_i_1__0_n_0\
    );
\OADD[17]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[17]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[19]_i_3__0_n_0\,
      O => \OADD[17]_i_2__0_n_0\
    );
\OADD[17]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[2]\,
      I1 => \addPostAddMantissa_reg_n_0_[10]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[17]_i_4__0_n_0\,
      O => \OADD[17]_i_3__0_n_0\
    );
\OADD[17]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[6]\,
      I1 => \addPostAddMantissa_reg_n_0_[14]\,
      I2 => R(4),
      I3 => R(3),
      O => \OADD[17]_i_4__0_n_0\
    );
\OADD[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[19]_i_2__0_n_0\,
      I2 => \OADD[18]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(18),
      O => \OADD[18]_i_1__0_n_0\
    );
\OADD[18]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[18]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[20]_i_3__0_n_0\,
      O => \OADD[18]_i_2__0_n_0\
    );
\OADD[18]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[3]\,
      I1 => \addPostAddMantissa_reg_n_0_[11]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[18]_i_4__0_n_0\,
      O => \OADD[18]_i_3__0_n_0\
    );
\OADD[18]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[7]\,
      I1 => \addPostAddMantissa_reg_n_0_[15]\,
      I2 => R(4),
      I3 => R(3),
      O => \OADD[18]_i_4__0_n_0\
    );
\OADD[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[20]_i_2__0_n_0\,
      I2 => \OADD[19]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(19),
      O => \OADD[19]_i_1__0_n_0\
    );
\OADD[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[19]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[21]_i_3__0_n_0\,
      O => \OADD[19]_i_2__0_n_0\
    );
\OADD[19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[4]\,
      I1 => \addPostAddMantissa_reg_n_0_[12]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[22]_i_4__0_n_0\,
      O => \OADD[19]_i_3__0_n_0\
    );
\OADD[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0400000E040"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[2]_i_2__0_n_0\,
      I2 => \OADD[2]_i_3__0_n_0\,
      I3 => \OADD[1]_i_2__0_n_0\,
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      I5 => OADD_Temp(1),
      O => \OADD[1]_i_1__0_n_0\
    );
\OADD[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => R(3),
      I1 => R(4),
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      O => \OADD[1]_i_2__0_n_0\
    );
\OADD[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[21]_i_2__0_n_0\,
      I2 => \OADD[20]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(20),
      O => \OADD[20]_i_1__0_n_0\
    );
\OADD[20]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[20]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[22]_i_10__0_n_0\,
      O => \OADD[20]_i_2__0_n_0\
    );
\OADD[20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[5]\,
      I1 => \addPostAddMantissa_reg_n_0_[13]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[22]_i_9__0_n_0\,
      O => \OADD[20]_i_3__0_n_0\
    );
\OADD[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[22]_i_3__0_n_0\,
      I2 => \OADD[21]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(21),
      O => \OADD[21]_i_1__0_n_0\
    );
\OADD[21]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \OADD[22]_i_4__0_n_0\,
      I1 => R(2),
      I2 => \OADD[22]_i_5__0_n_0\,
      I3 => \OADD[21]_i_3__0_n_0\,
      I4 => R(1),
      O => \OADD[21]_i_2__0_n_0\
    );
\OADD[21]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[6]\,
      I1 => \addPostAddMantissa_reg_n_0_[14]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[22]_i_7__0_n_0\,
      O => \OADD[21]_i_3__0_n_0\
    );
\OADD[22]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[7]\,
      I1 => \addPostAddMantissa_reg_n_0_[15]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[22]_i_11__0_n_0\,
      O => \OADD[22]_i_10__0_n_0\
    );
\OADD[22]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[19]\,
      I1 => \addPostAddMantissa_reg_n_0_[11]\,
      I2 => \addPostAddMantissa_reg_n_0_[3]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_11__0_n_0\
    );
\OADD[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[22]_i_2__0_n_0\,
      I2 => \OADD[22]_i_3__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(22),
      O => \OADD[22]_i_1__0_n_0\
    );
\OADD[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FFCC3300"
    )
        port map (
      I0 => \OADD[22]_i_4__0_n_0\,
      I1 => R(2),
      I2 => \OADD[22]_i_5__0_n_0\,
      I3 => \OADD[22]_i_6__0_n_0\,
      I4 => \OADD[22]_i_7__0_n_0\,
      I5 => R(1),
      O => \OADD[22]_i_2__0_n_0\
    );
\OADD[22]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(2),
      I1 => \OADD[22]_i_8__0_n_0\,
      I2 => \OADD[22]_i_9__0_n_0\,
      I3 => R(1),
      I4 => \OADD[22]_i_10__0_n_0\,
      O => \OADD[22]_i_3__0_n_0\
    );
\OADD[22]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[16]\,
      I1 => \addPostAddMantissa_reg_n_0_[8]\,
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_4__0_n_0\
    );
\OADD[22]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[20]\,
      I1 => \addPostAddMantissa_reg_n_0_[12]\,
      I2 => \addPostAddMantissa_reg_n_0_[4]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_5__0_n_0\
    );
\OADD[22]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[22]\,
      I1 => \addPostAddMantissa_reg_n_0_[14]\,
      I2 => \addPostAddMantissa_reg_n_0_[6]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_6__0_n_0\
    );
\OADD[22]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[18]\,
      I1 => \addPostAddMantissa_reg_n_0_[10]\,
      I2 => \addPostAddMantissa_reg_n_0_[2]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_7__0_n_0\
    );
\OADD[22]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[21]\,
      I1 => \addPostAddMantissa_reg_n_0_[13]\,
      I2 => \addPostAddMantissa_reg_n_0_[5]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_8__0_n_0\
    );
\OADD[22]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[17]\,
      I1 => \addPostAddMantissa_reg_n_0_[9]\,
      I2 => \addPostAddMantissa_reg_n_0_[1]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_9__0_n_0\
    );
\OADD[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => R(0),
      I1 => addFinalExp(0),
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => OADD_Temp(23),
      O => \OADD[23]_i_1__0_n_0\
    );
\OADD[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969900009699"
    )
        port map (
      I0 => addFinalExp(1),
      I1 => R(1),
      I2 => R(0),
      I3 => addFinalExp(0),
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      I5 => OADD_Temp(24),
      O => \OADD[24]_i_1__0_n_0\
    );
\OADD[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF690069"
    )
        port map (
      I0 => addFinalExp(2),
      I1 => R(2),
      I2 => \OADD[25]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(25),
      O => \OADD[25]_i_1__0_n_0\
    );
\OADD[25]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => addFinalExp(0),
      I1 => R(0),
      I2 => R(1),
      I3 => addFinalExp(1),
      O => \OADD[25]_i_2__0_n_0\
    );
\OADD[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF690069"
    )
        port map (
      I0 => addFinalExp(3),
      I1 => R(3),
      I2 => \OADD[26]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(26),
      O => \OADD[26]_i_1__0_n_0\
    );
\OADD[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F02FFFF00002F02"
    )
        port map (
      I0 => addFinalExp(0),
      I1 => R(0),
      I2 => R(1),
      I3 => addFinalExp(1),
      I4 => R(2),
      I5 => addFinalExp(2),
      O => \OADD[26]_i_2__0_n_0\
    );
\OADD[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF690069"
    )
        port map (
      I0 => addFinalExp(4),
      I1 => R(4),
      I2 => \OADD[27]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(27),
      O => \OADD[27]_i_1__0_n_0\
    );
\OADD[27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \OADD[26]_i_2__0_n_0\,
      I1 => R(3),
      I2 => addFinalExp(3),
      O => \OADD[27]_i_2__0_n_0\
    );
\OADD[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => addFinalExp(5),
      I1 => \OADD[28]_i_2__0_n_0\,
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => OADD_Temp(28),
      O => \OADD[28]_i_1__0_n_0\
    );
\OADD[28]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \OADD[26]_i_2__0_n_0\,
      I1 => R(3),
      I2 => addFinalExp(3),
      I3 => R(4),
      I4 => addFinalExp(4),
      O => \OADD[28]_i_2__0_n_0\
    );
\OADD[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => addFinalExp(6),
      I1 => \OADD[30]_i_2__0_n_0\,
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => OADD_Temp(29),
      O => \OADD[29]_i_1__0_n_0\
    );
\OADD[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE4440000E444"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[3]_i_2__0_n_0\,
      I2 => \OADD[2]_i_2__0_n_0\,
      I3 => \OADD[2]_i_3__0_n_0\,
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      I5 => OADD_Temp(2),
      O => \OADD[2]_i_1__0_n_0\
    );
\OADD[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => R(3),
      I1 => R(4),
      I2 => \addPostAddMantissa_reg_n_0_[1]\,
      O => \OADD[2]_i_2__0_n_0\
    );
\OADD[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R(2),
      I1 => R(1),
      O => \OADD[2]_i_3__0_n_0\
    );
\OADD[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF560056"
    )
        port map (
      I0 => addFinalExp(7),
      I1 => addFinalExp(6),
      I2 => \OADD[30]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(30),
      O => \OADD[30]_i_1__0_n_0\
    );
\OADD[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB2BB22B2"
    )
        port map (
      I0 => addFinalExp(4),
      I1 => R(4),
      I2 => addFinalExp(3),
      I3 => R(3),
      I4 => \OADD[26]_i_2__0_n_0\,
      I5 => addFinalExp(5),
      O => \OADD[30]_i_2__0_n_0\
    );
\OADD[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080000000000"
    )
        port map (
      I0 => addFinalExp(7),
      I1 => addPipelineValidStage2,
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => addFinalExp(6),
      I4 => \OADD[31]_i_3__0_n_0\,
      I5 => \OADD[31]_i_4__0_n_0\,
      O => \OADD[31]_i_1__0_n_0\
    );
\OADD[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OADD_Temp(31),
      I1 => addEarlyOutBypassEnable2_reg_n_0,
      I2 => \^addfinalsignisneg_reg_0\,
      O => \OADD[31]_i_2__0_n_0\
    );
\OADD[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB2BB22B2"
    )
        port map (
      I0 => addFinalExp(4),
      I1 => R(4),
      I2 => addFinalExp(3),
      I3 => R(3),
      I4 => \OADD[31]_i_5__0_n_0\,
      I5 => addFinalExp(5),
      O => \OADD[31]_i_3__0_n_0\
    );
\OADD[31]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00208208"
    )
        port map (
      I0 => \OADD[31]_i_6__0_n_0\,
      I1 => \OADD[31]_i_7__0_n_0\,
      I2 => R(4),
      I3 => addFinalExp(4),
      I4 => addFinalExp(5),
      O => \OADD[31]_i_4__0_n_0\
    );
\OADD[31]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF0BFFFF0000BF0B"
    )
        port map (
      I0 => addFinalExp(0),
      I1 => R(0),
      I2 => R(1),
      I3 => addFinalExp(1),
      I4 => R(2),
      I5 => addFinalExp(2),
      O => \OADD[31]_i_5__0_n_0\
    );
\OADD[31]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9204009200000400"
    )
        port map (
      I0 => \OADD[31]_i_8__0_n_0\,
      I1 => R(1),
      I2 => addFinalExp(1),
      I3 => R(2),
      I4 => addFinalExp(2),
      I5 => \OADD[31]_i_9__0_n_0\,
      O => \OADD[31]_i_6__0_n_0\
    );
\OADD[31]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \OADD[31]_i_5__0_n_0\,
      I1 => R(3),
      I2 => addFinalExp(3),
      O => \OADD[31]_i_7__0_n_0\
    );
\OADD[31]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => addFinalExp(0),
      I1 => R(0),
      O => \OADD[31]_i_8__0_n_0\
    );
\OADD[31]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => addFinalExp(3),
      I1 => R(3),
      O => \OADD[31]_i_9__0_n_0\
    );
\OADD[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[4]_i_2__0_n_0\,
      I2 => \OADD[3]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(3),
      O => \OADD[3]_i_1__0_n_0\
    );
\OADD[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200000300"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[0]\,
      I1 => R(3),
      I2 => R(4),
      I3 => \addPostAddMantissa_reg_n_0_[2]\,
      I4 => R(2),
      I5 => R(1),
      O => \OADD[3]_i_2__0_n_0\
    );
\OADD[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[5]_i_2__0_n_0\,
      I2 => \OADD[4]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(4),
      O => \OADD[4]_i_1__0_n_0\
    );
\OADD[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200000300"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[1]\,
      I1 => R(3),
      I2 => R(4),
      I3 => \addPostAddMantissa_reg_n_0_[3]\,
      I4 => R(2),
      I5 => R(1),
      O => \OADD[4]_i_2__0_n_0\
    );
\OADD[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[6]_i_2__0_n_0\,
      I2 => \OADD[5]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(5),
      O => \OADD[5]_i_1__0_n_0\
    );
\OADD[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[2]\,
      I1 => R(1),
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      I3 => R(2),
      I4 => \OADD[0]_i_2__0_n_0\,
      I5 => \addPostAddMantissa_reg_n_0_[4]\,
      O => \OADD[5]_i_2__0_n_0\
    );
\OADD[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCF0AA"
    )
        port map (
      I0 => \OADD[7]_i_2__0_n_0\,
      I1 => OADD_Temp(6),
      I2 => \OADD[6]_i_2__0_n_0\,
      I3 => R(0),
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      O => \OADD[6]_i_1__0_n_0\
    );
\OADD[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[3]\,
      I1 => R(1),
      I2 => \addPostAddMantissa_reg_n_0_[1]\,
      I3 => R(2),
      I4 => \OADD[0]_i_2__0_n_0\,
      I5 => \addPostAddMantissa_reg_n_0_[5]\,
      O => \OADD[6]_i_2__0_n_0\
    );
\OADD[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[8]_i_2__0_n_0\,
      I2 => \OADD[7]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(7),
      O => \OADD[7]_i_1__0_n_0\
    );
\OADD[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[0]\,
      I1 => R(2),
      I2 => \OADD[0]_i_2__0_n_0\,
      I3 => \addPostAddMantissa_reg_n_0_[4]\,
      I4 => R(1),
      I5 => \OADD[7]_i_3__0_n_0\,
      O => \OADD[7]_i_2__0_n_0\
    );
\OADD[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[2]\,
      I1 => R(2),
      I2 => R(3),
      I3 => R(4),
      I4 => \addPostAddMantissa_reg_n_0_[6]\,
      O => \OADD[7]_i_3__0_n_0\
    );
\OADD[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[9]_i_2__0_n_0\,
      I2 => \OADD[8]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(8),
      O => \OADD[8]_i_1__0_n_0\
    );
\OADD[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[1]\,
      I1 => R(2),
      I2 => \OADD[0]_i_2__0_n_0\,
      I3 => \addPostAddMantissa_reg_n_0_[5]\,
      I4 => R(1),
      I5 => \OADD[8]_i_3__0_n_0\,
      O => \OADD[8]_i_2__0_n_0\
    );
\OADD[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[3]\,
      I1 => R(2),
      I2 => R(3),
      I3 => R(4),
      I4 => \addPostAddMantissa_reg_n_0_[7]\,
      O => \OADD[8]_i_3__0_n_0\
    );
\OADD[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[10]_i_2__0_n_0\,
      I2 => \OADD[9]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(9),
      O => \OADD[9]_i_1__0_n_0\
    );
\OADD[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[2]\,
      I1 => R(2),
      I2 => \OADD[0]_i_2__0_n_0\,
      I3 => \addPostAddMantissa_reg_n_0_[6]\,
      I4 => R(1),
      I5 => \OADD[11]_i_3__0_n_0\,
      O => \OADD[9]_i_2__0_n_0\
    );
\OADD_Temp[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OADD_Temp[22]_i_2__0_n_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      O => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp[22]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_3__0_n_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => \^addsamenumberdifferentsigns1_reg_0\,
      I3 => \^addpipelinevalidstage1\,
      O => \OADD_Temp[22]_i_2__0_n_0\
    );
\OADD_Temp[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(23),
      O => \OADD_Temp[23]_i_1__0_n_0\
    );
\OADD_Temp[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(24),
      O => \OADD_Temp[24]_i_1__0_n_0\
    );
\OADD_Temp[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(25),
      O => \OADD_Temp[25]_i_1__0_n_0\
    );
\OADD_Temp[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(26),
      O => \OADD_Temp[26]_i_1__0_n_0\
    );
\OADD_Temp[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(27),
      O => \OADD_Temp[27]_i_1__0_n_0\
    );
\OADD_Temp[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(28),
      O => \OADD_Temp[28]_i_1__0_n_0\
    );
\OADD_Temp[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(29),
      O => \OADD_Temp[29]_i_1__0_n_0\
    );
\OADD_Temp[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(30),
      O => \OADD_Temp[30]_i_1__0_n_0\
    );
\OADD_Temp[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88FFFF8B880000"
    )
        port map (
      I0 => addEarlyOutBypass1(31),
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => \^addsamenumberdifferentsigns1_reg_0\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      I4 => \OADD_Temp[22]_i_2__0_n_0\,
      I5 => OADD_Temp(31),
      O => \OADD_Temp[31]_i_1__0_n_0\
    );
\OADD_Temp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(0),
      Q => OADD_Temp(0),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(10),
      Q => OADD_Temp(10),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(11),
      Q => OADD_Temp(11),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(12),
      Q => OADD_Temp(12),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(13),
      Q => OADD_Temp(13),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(14),
      Q => OADD_Temp(14),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(15),
      Q => OADD_Temp(15),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(16),
      Q => OADD_Temp(16),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(17),
      Q => OADD_Temp(17),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(18),
      Q => OADD_Temp(18),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(19),
      Q => OADD_Temp(19),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(1),
      Q => OADD_Temp(1),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(20),
      Q => OADD_Temp(20),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(21),
      Q => OADD_Temp(21),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(22),
      Q => OADD_Temp(22),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => \OADD_Temp[23]_i_1__0_n_0\,
      Q => OADD_Temp(23),
      S => '0'
    );
\OADD_Temp_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => \OADD_Temp[24]_i_1__0_n_0\,
      Q => OADD_Temp(24),
      S => '0'
    );
\OADD_Temp_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => \OADD_Temp[25]_i_1__0_n_0\,
      Q => OADD_Temp(25),
      S => '0'
    );
\OADD_Temp_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => \OADD_Temp[26]_i_1__0_n_0\,
      Q => OADD_Temp(26),
      S => '0'
    );
\OADD_Temp_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => \OADD_Temp[27]_i_1__0_n_0\,
      Q => OADD_Temp(27),
      S => '0'
    );
\OADD_Temp_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => \OADD_Temp[28]_i_1__0_n_0\,
      Q => OADD_Temp(28),
      S => '0'
    );
\OADD_Temp_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => \OADD_Temp[29]_i_1__0_n_0\,
      Q => OADD_Temp(29),
      S => '0'
    );
\OADD_Temp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(2),
      Q => OADD_Temp(2),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => \OADD_Temp[30]_i_1__0_n_0\,
      Q => OADD_Temp(30),
      S => '0'
    );
\OADD_Temp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \OADD_Temp[31]_i_1__0_n_0\,
      Q => OADD_Temp(31),
      R => '0'
    );
\OADD_Temp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(3),
      Q => OADD_Temp(3),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(4),
      Q => OADD_Temp(4),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(5),
      Q => OADD_Temp(5),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(6),
      Q => OADD_Temp(6),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(7),
      Q => OADD_Temp(7),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(8),
      Q => OADD_Temp(8),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(9),
      Q => OADD_Temp(9),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[0]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(0),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[10]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(10),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[11]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(11),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[12]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(12),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[13]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(13),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[14]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(14),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[15]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(15),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[16]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(16),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[17]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(17),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[18]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(18),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[19]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(19),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[1]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(1),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[20]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(20),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[21]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(21),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[22]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(22),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[23]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(23),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[24]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(24),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[25]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(25),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[26]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(26),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[27]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(27),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[28]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(28),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[29]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(29),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[2]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(2),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[30]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(30),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[31]_i_2__0_n_0\,
      Q => \^oadd_reg[31]_0\(31),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[3]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(3),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[4]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(4),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[5]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(5),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[6]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(6),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[7]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(7),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[8]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(8),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[9]_i_1__0_n_0\,
      Q => \^oadd_reg[31]_0\(9),
      R => \OADD[31]_i_1__0_n_0\
    );
addALessThanB_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addALessThanB_reg_0(0),
      Q => addALessThanB,
      R => '0'
    );
\addDenormFlushedValA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(0),
      Q => \addDenormFlushedValA_reg_n_0_[0]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(10),
      Q => \addDenormFlushedValA_reg_n_0_[10]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(11),
      Q => \addDenormFlushedValA_reg_n_0_[11]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(12),
      Q => \addDenormFlushedValA_reg_n_0_[12]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(13),
      Q => \addDenormFlushedValA_reg_n_0_[13]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(14),
      Q => \addDenormFlushedValA_reg_n_0_[14]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(15),
      Q => \addDenormFlushedValA_reg_n_0_[15]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(16),
      Q => \addDenormFlushedValA_reg_n_0_[16]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(17),
      Q => \addDenormFlushedValA_reg_n_0_[17]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(18),
      Q => \addDenormFlushedValA_reg_n_0_[18]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(19),
      Q => \addDenormFlushedValA_reg_n_0_[19]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(1),
      Q => \addDenormFlushedValA_reg_n_0_[1]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(20),
      Q => \addDenormFlushedValA_reg_n_0_[20]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(21),
      Q => \addDenormFlushedValA_reg_n_0_[21]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(22),
      Q => \addDenormFlushedValA_reg_n_0_[22]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(23),
      Q => \addDenormFlushedValA_reg_n_0_[23]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(24),
      Q => \addDenormFlushedValA_reg_n_0_[24]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(25),
      Q => \addDenormFlushedValA_reg_n_0_[25]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(26),
      Q => \addDenormFlushedValA_reg_n_0_[26]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(27),
      Q => \addDenormFlushedValA_reg_n_0_[27]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(28),
      Q => \addDenormFlushedValA_reg_n_0_[28]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(29),
      Q => \addDenormFlushedValA_reg_n_0_[29]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(2),
      Q => \addDenormFlushedValA_reg_n_0_[2]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(30),
      Q => \addDenormFlushedValA_reg_n_0_[30]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(31),
      Q => \^p_1_in\,
      R => '0'
    );
\addDenormFlushedValA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(3),
      Q => \addDenormFlushedValA_reg_n_0_[3]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(4),
      Q => \addDenormFlushedValA_reg_n_0_[4]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(5),
      Q => \addDenormFlushedValA_reg_n_0_[5]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(6),
      Q => \addDenormFlushedValA_reg_n_0_[6]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(7),
      Q => \addDenormFlushedValA_reg_n_0_[7]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(8),
      Q => \addDenormFlushedValA_reg_n_0_[8]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(9),
      Q => \addDenormFlushedValA_reg_n_0_[9]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValB[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[0]_0\,
      I1 => \^combisdenormal\,
      O => data3(0)
    );
\addDenormFlushedValB[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[10]_0\,
      I1 => \^combisdenormal\,
      O => data3(10)
    );
\addDenormFlushedValB[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[11]_0\,
      I1 => \^combisdenormal\,
      O => data3(11)
    );
\addDenormFlushedValB[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[12]_0\,
      I1 => \^combisdenormal\,
      O => data3(12)
    );
\addDenormFlushedValB[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[13]_0\,
      I1 => \^combisdenormal\,
      O => data3(13)
    );
\addDenormFlushedValB[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[14]_0\,
      I1 => \^combisdenormal\,
      O => data3(14)
    );
\addDenormFlushedValB[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[15]_0\,
      I1 => \^combisdenormal\,
      O => data3(15)
    );
\addDenormFlushedValB[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[16]_0\,
      I1 => \^combisdenormal\,
      O => data3(16)
    );
\addDenormFlushedValB[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[17]_0\,
      I1 => \^combisdenormal\,
      O => data3(17)
    );
\addDenormFlushedValB[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[18]_0\,
      I1 => \^combisdenormal\,
      O => data3(18)
    );
\addDenormFlushedValB[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[19]_0\,
      I1 => \^combisdenormal\,
      O => data3(19)
    );
\addDenormFlushedValB[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[1]_0\,
      I1 => \^combisdenormal\,
      O => data3(1)
    );
\addDenormFlushedValB[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[20]_0\,
      I1 => \^combisdenormal\,
      O => data3(20)
    );
\addDenormFlushedValB[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[21]_0\,
      I1 => \^combisdenormal\,
      O => data3(21)
    );
\addDenormFlushedValB[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[22]_0\,
      I1 => \^combisdenormal\,
      O => data3(22)
    );
\addDenormFlushedValB[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[23]_0\,
      I1 => \^combisdenormal\,
      O => data3(23)
    );
\addDenormFlushedValB[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[24]_0\,
      I1 => \^combisdenormal\,
      O => data3(24)
    );
\addDenormFlushedValB[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[25]_0\,
      I1 => \^combisdenormal\,
      O => data3(25)
    );
\addDenormFlushedValB[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[26]_0\,
      I1 => \^combisdenormal\,
      O => data3(26)
    );
\addDenormFlushedValB[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[27]_0\,
      I1 => \^combisdenormal\,
      O => data3(27)
    );
\addDenormFlushedValB[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[28]_0\,
      I1 => \^combisdenormal\,
      O => data3(28)
    );
\addDenormFlushedValB[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[29]_0\,
      I1 => \^combisdenormal\,
      O => data3(29)
    );
\addDenormFlushedValB[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[2]_0\,
      I1 => \^combisdenormal\,
      O => data3(2)
    );
\addDenormFlushedValB[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[30]_0\,
      I1 => \^combisdenormal\,
      O => data3(30)
    );
\addDenormFlushedValB[30]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[27]_0\,
      I1 => \addDenormFlushedValB_reg[28]_0\,
      I2 => \addDenormFlushedValB_reg[29]_0\,
      I3 => \addDenormFlushedValB_reg[30]_0\,
      I4 => \addDenormFlushedValB[30]_i_3__0_n_0\,
      O => \^combisdenormal\
    );
\addDenormFlushedValB[30]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[24]_0\,
      I1 => \addDenormFlushedValB_reg[23]_0\,
      I2 => \addDenormFlushedValB_reg[26]_0\,
      I3 => \addDenormFlushedValB_reg[25]_0\,
      O => \addDenormFlushedValB[30]_i_3__0_n_0\
    );
\addDenormFlushedValB[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[3]_0\,
      I1 => \^combisdenormal\,
      O => data3(3)
    );
\addDenormFlushedValB[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[4]_0\,
      I1 => \^combisdenormal\,
      O => data3(4)
    );
\addDenormFlushedValB[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[5]_0\,
      I1 => \^combisdenormal\,
      O => data3(5)
    );
\addDenormFlushedValB[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[6]_0\,
      I1 => \^combisdenormal\,
      O => data3(6)
    );
\addDenormFlushedValB[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[7]_0\,
      I1 => \^combisdenormal\,
      O => data3(7)
    );
\addDenormFlushedValB[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[8]_0\,
      I1 => \^combisdenormal\,
      O => data3(8)
    );
\addDenormFlushedValB[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[9]_0\,
      I1 => \^combisdenormal\,
      O => data3(9)
    );
\addDenormFlushedValB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(0),
      Q => \addDenormFlushedValB_reg_n_0_[0]\,
      R => '0'
    );
\addDenormFlushedValB_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(10),
      Q => \addDenormFlushedValB_reg_n_0_[10]\,
      R => '0'
    );
\addDenormFlushedValB_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(11),
      Q => \addDenormFlushedValB_reg_n_0_[11]\,
      R => '0'
    );
\addDenormFlushedValB_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(12),
      Q => \addDenormFlushedValB_reg_n_0_[12]\,
      R => '0'
    );
\addDenormFlushedValB_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(13),
      Q => \addDenormFlushedValB_reg_n_0_[13]\,
      R => '0'
    );
\addDenormFlushedValB_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(14),
      Q => \addDenormFlushedValB_reg_n_0_[14]\,
      R => '0'
    );
\addDenormFlushedValB_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(15),
      Q => \addDenormFlushedValB_reg_n_0_[15]\,
      R => '0'
    );
\addDenormFlushedValB_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(16),
      Q => \addDenormFlushedValB_reg_n_0_[16]\,
      R => '0'
    );
\addDenormFlushedValB_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(17),
      Q => \addDenormFlushedValB_reg_n_0_[17]\,
      R => '0'
    );
\addDenormFlushedValB_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(18),
      Q => \addDenormFlushedValB_reg_n_0_[18]\,
      R => '0'
    );
\addDenormFlushedValB_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(19),
      Q => \addDenormFlushedValB_reg_n_0_[19]\,
      R => '0'
    );
\addDenormFlushedValB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(1),
      Q => \addDenormFlushedValB_reg_n_0_[1]\,
      R => '0'
    );
\addDenormFlushedValB_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(20),
      Q => \addDenormFlushedValB_reg_n_0_[20]\,
      R => '0'
    );
\addDenormFlushedValB_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(21),
      Q => \addDenormFlushedValB_reg_n_0_[21]\,
      R => '0'
    );
\addDenormFlushedValB_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(22),
      Q => \addDenormFlushedValB_reg_n_0_[22]\,
      R => '0'
    );
\addDenormFlushedValB_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(23),
      Q => \addDenormFlushedValB_reg_n_0_[23]\,
      R => '0'
    );
\addDenormFlushedValB_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(24),
      Q => \addDenormFlushedValB_reg_n_0_[24]\,
      R => '0'
    );
\addDenormFlushedValB_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(25),
      Q => \addDenormFlushedValB_reg_n_0_[25]\,
      R => '0'
    );
\addDenormFlushedValB_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(26),
      Q => \addDenormFlushedValB_reg_n_0_[26]\,
      R => '0'
    );
\addDenormFlushedValB_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(27),
      Q => \addDenormFlushedValB_reg_n_0_[27]\,
      R => '0'
    );
\addDenormFlushedValB_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(28),
      Q => \addDenormFlushedValB_reg_n_0_[28]\,
      R => '0'
    );
\addDenormFlushedValB_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(29),
      Q => \addDenormFlushedValB_reg_n_0_[29]\,
      R => '0'
    );
\addDenormFlushedValB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(2),
      Q => \addDenormFlushedValB_reg_n_0_[2]\,
      R => '0'
    );
\addDenormFlushedValB_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(30),
      Q => \addDenormFlushedValB_reg_n_0_[30]\,
      R => '0'
    );
\addDenormFlushedValB_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => D(0),
      Q => \^adddenormflushedvalb_reg[31]_0\(0),
      R => '0'
    );
\addDenormFlushedValB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(3),
      Q => \addDenormFlushedValB_reg_n_0_[3]\,
      R => '0'
    );
\addDenormFlushedValB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(4),
      Q => \addDenormFlushedValB_reg_n_0_[4]\,
      R => '0'
    );
\addDenormFlushedValB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(5),
      Q => \addDenormFlushedValB_reg_n_0_[5]\,
      R => '0'
    );
\addDenormFlushedValB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(6),
      Q => \addDenormFlushedValB_reg_n_0_[6]\,
      R => '0'
    );
\addDenormFlushedValB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(7),
      Q => \addDenormFlushedValB_reg_n_0_[7]\,
      R => '0'
    );
\addDenormFlushedValB_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(8),
      Q => \addDenormFlushedValB_reg_n_0_[8]\,
      R => '0'
    );
\addDenormFlushedValB_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(9),
      Q => \addDenormFlushedValB_reg_n_0_[9]\,
      R => '0'
    );
\addEarlyOutBypass0[31]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_18__0_n_0\,
      I1 => \addEarlyOutBypass0[31]_i_19__0_n_0\,
      I2 => \addDenormFlushedValB_reg[20]_0\,
      I3 => \addDenormFlushedValB_reg[22]_0\,
      I4 => \addDenormFlushedValB_reg[17]_0\,
      I5 => \addEarlyOutBypass0[31]_i_20__0_n_0\,
      O => GetFloatIsINF013_in
    );
\addEarlyOutBypass0[31]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[30]_0\,
      I1 => \addDenormFlushedValB_reg[27]_0\,
      I2 => \addDenormFlushedValB_reg[29]_0\,
      I3 => \addDenormFlushedValB_reg[28]_0\,
      O => \pipelinedAttr0_reg[8][30]__0\
    );
\addEarlyOutBypass0[31]_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[12]_0\,
      I1 => \addDenormFlushedValB_reg[13]_0\,
      I2 => \addDenormFlushedValB_reg[14]_0\,
      I3 => \addDenormFlushedValB_reg[15]_0\,
      I4 => \addEarlyOutBypass0[31]_i_24__0_n_0\,
      O => \addEarlyOutBypass0[31]_i_18__0_n_0\
    );
\addEarlyOutBypass0[31]_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[2]_0\,
      I1 => \addDenormFlushedValB_reg[3]_0\,
      I2 => \addDenormFlushedValB_reg[0]_0\,
      I3 => \addDenormFlushedValB_reg[1]_0\,
      I4 => \addEarlyOutBypass0[31]_i_25__0_n_0\,
      O => \addEarlyOutBypass0[31]_i_19__0_n_0\
    );
\addEarlyOutBypass0[31]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[19]_0\,
      I1 => \addDenormFlushedValB_reg[16]_0\,
      I2 => \addDenormFlushedValB_reg[21]_0\,
      I3 => \addDenormFlushedValB_reg[18]_0\,
      O => \addEarlyOutBypass0[31]_i_20__0_n_0\
    );
\addEarlyOutBypass0[31]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[11]_0\,
      I1 => \addDenormFlushedValB_reg[10]_0\,
      I2 => \addDenormFlushedValB_reg[9]_0\,
      I3 => \addDenormFlushedValB_reg[8]_0\,
      O => \addEarlyOutBypass0[31]_i_24__0_n_0\
    );
\addEarlyOutBypass0[31]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[7]_0\,
      I1 => \addDenormFlushedValB_reg[6]_0\,
      I2 => \addDenormFlushedValB_reg[5]_0\,
      I3 => \addDenormFlushedValB_reg[4]_0\,
      O => \addEarlyOutBypass0[31]_i_25__0_n_0\
    );
\addEarlyOutBypass0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(0),
      Q => addEarlyOutBypass0(0),
      R => '0'
    );
\addEarlyOutBypass0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(10),
      Q => addEarlyOutBypass0(10),
      R => '0'
    );
\addEarlyOutBypass0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(11),
      Q => addEarlyOutBypass0(11),
      R => '0'
    );
\addEarlyOutBypass0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(12),
      Q => addEarlyOutBypass0(12),
      R => '0'
    );
\addEarlyOutBypass0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(13),
      Q => addEarlyOutBypass0(13),
      R => '0'
    );
\addEarlyOutBypass0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(14),
      Q => addEarlyOutBypass0(14),
      R => '0'
    );
\addEarlyOutBypass0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(15),
      Q => addEarlyOutBypass0(15),
      R => '0'
    );
\addEarlyOutBypass0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(16),
      Q => addEarlyOutBypass0(16),
      R => '0'
    );
\addEarlyOutBypass0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(17),
      Q => addEarlyOutBypass0(17),
      R => '0'
    );
\addEarlyOutBypass0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(18),
      Q => addEarlyOutBypass0(18),
      R => '0'
    );
\addEarlyOutBypass0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(19),
      Q => addEarlyOutBypass0(19),
      R => '0'
    );
\addEarlyOutBypass0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(1),
      Q => addEarlyOutBypass0(1),
      R => '0'
    );
\addEarlyOutBypass0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(20),
      Q => addEarlyOutBypass0(20),
      R => '0'
    );
\addEarlyOutBypass0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(21),
      Q => addEarlyOutBypass0(21),
      R => '0'
    );
\addEarlyOutBypass0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(22),
      Q => addEarlyOutBypass0(22),
      R => '0'
    );
\addEarlyOutBypass0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(23),
      Q => addEarlyOutBypass0(23),
      R => '0'
    );
\addEarlyOutBypass0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(24),
      Q => addEarlyOutBypass0(24),
      R => '0'
    );
\addEarlyOutBypass0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(25),
      Q => addEarlyOutBypass0(25),
      R => '0'
    );
\addEarlyOutBypass0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(26),
      Q => addEarlyOutBypass0(26),
      R => '0'
    );
\addEarlyOutBypass0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(27),
      Q => addEarlyOutBypass0(27),
      R => '0'
    );
\addEarlyOutBypass0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(28),
      Q => addEarlyOutBypass0(28),
      R => '0'
    );
\addEarlyOutBypass0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(29),
      Q => addEarlyOutBypass0(29),
      R => '0'
    );
\addEarlyOutBypass0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(2),
      Q => addEarlyOutBypass0(2),
      R => '0'
    );
\addEarlyOutBypass0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(30),
      Q => addEarlyOutBypass0(30),
      R => '0'
    );
\addEarlyOutBypass0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(31),
      Q => addEarlyOutBypass0(31),
      R => '0'
    );
\addEarlyOutBypass0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(3),
      Q => addEarlyOutBypass0(3),
      R => '0'
    );
\addEarlyOutBypass0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(4),
      Q => addEarlyOutBypass0(4),
      R => '0'
    );
\addEarlyOutBypass0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(5),
      Q => addEarlyOutBypass0(5),
      R => '0'
    );
\addEarlyOutBypass0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(6),
      Q => addEarlyOutBypass0(6),
      R => '0'
    );
\addEarlyOutBypass0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(7),
      Q => addEarlyOutBypass0(7),
      R => '0'
    );
\addEarlyOutBypass0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(8),
      Q => addEarlyOutBypass0(8),
      R => '0'
    );
\addEarlyOutBypass0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(9),
      Q => addEarlyOutBypass0(9),
      R => '0'
    );
\addEarlyOutBypass1[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(0),
      I1 => \addDenormFlushedValB_reg_n_0_[0]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[0]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[0]_i_1__0_n_0\
    );
\addEarlyOutBypass1[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(10),
      I1 => \addDenormFlushedValB_reg_n_0_[10]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[10]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[10]_i_1__0_n_0\
    );
\addEarlyOutBypass1[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(11),
      I1 => \addDenormFlushedValB_reg_n_0_[11]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[11]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[11]_i_1__0_n_0\
    );
\addEarlyOutBypass1[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(12),
      I1 => \addDenormFlushedValB_reg_n_0_[12]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[12]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[12]_i_1__0_n_0\
    );
\addEarlyOutBypass1[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(13),
      I1 => \addDenormFlushedValB_reg_n_0_[13]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[13]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[13]_i_1__0_n_0\
    );
\addEarlyOutBypass1[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(14),
      I1 => \addDenormFlushedValB_reg_n_0_[14]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[14]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[14]_i_1__0_n_0\
    );
\addEarlyOutBypass1[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(15),
      I1 => \addDenormFlushedValB_reg_n_0_[15]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[15]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[15]_i_1__0_n_0\
    );
\addEarlyOutBypass1[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(16),
      I1 => \addDenormFlushedValB_reg_n_0_[16]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[16]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[16]_i_1__0_n_0\
    );
\addEarlyOutBypass1[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(17),
      I1 => \addDenormFlushedValB_reg_n_0_[17]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[17]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[17]_i_1__0_n_0\
    );
\addEarlyOutBypass1[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(18),
      I1 => \addDenormFlushedValB_reg_n_0_[18]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[18]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[18]_i_1__0_n_0\
    );
\addEarlyOutBypass1[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(19),
      I1 => \addDenormFlushedValB_reg_n_0_[19]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[19]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[19]_i_1__0_n_0\
    );
\addEarlyOutBypass1[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(1),
      I1 => \addDenormFlushedValB_reg_n_0_[1]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[1]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[1]_i_1__0_n_0\
    );
\addEarlyOutBypass1[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(20),
      I1 => \addDenormFlushedValB_reg_n_0_[20]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[20]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[20]_i_1__0_n_0\
    );
\addEarlyOutBypass1[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(21),
      I1 => \addDenormFlushedValB_reg_n_0_[21]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[21]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[21]_i_1__0_n_0\
    );
\addEarlyOutBypass1[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(22),
      I1 => \addDenormFlushedValB_reg_n_0_[22]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[22]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[22]_i_1__0_n_0\
    );
\addEarlyOutBypass1[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[23]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[23]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(23),
      O => \addEarlyOutBypass1[23]_i_1__0_n_0\
    );
\addEarlyOutBypass1[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[24]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[24]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(24),
      O => \addEarlyOutBypass1[24]_i_1__0_n_0\
    );
\addEarlyOutBypass1[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[25]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[25]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(25),
      O => \addEarlyOutBypass1[25]_i_1__0_n_0\
    );
\addEarlyOutBypass1[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[26]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[26]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(26),
      O => \addEarlyOutBypass1[26]_i_1__0_n_0\
    );
\addEarlyOutBypass1[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[27]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[27]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(27),
      O => \addEarlyOutBypass1[27]_i_1__0_n_0\
    );
\addEarlyOutBypass1[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[28]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[28]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(28),
      O => \addEarlyOutBypass1[28]_i_1__0_n_0\
    );
\addEarlyOutBypass1[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[29]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[29]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(29),
      O => \addEarlyOutBypass1[29]_i_1__0_n_0\
    );
\addEarlyOutBypass1[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(2),
      I1 => \addDenormFlushedValB_reg_n_0_[2]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[2]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[2]_i_1__0_n_0\
    );
\addEarlyOutBypass1[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[30]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[30]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(30),
      O => \addEarlyOutBypass1[30]_i_1__0_n_0\
    );
\addEarlyOutBypass1[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => addALessThanB,
      I2 => \^adddenormflushedvalb_reg[31]_0\(0),
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(31),
      O => \addEarlyOutBypass1[31]_i_1__0_n_0\
    );
\addEarlyOutBypass1[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => addExponentDeltaAMinusBShiftTooFar,
      I1 => addALessThanB,
      I2 => addExponentDeltaBMinusAShiftTooFar,
      I3 => addMaxVal1(0),
      O => \^addexponentdeltaaminusbshifttoofar_reg_0\
    );
\addEarlyOutBypass1[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(3),
      I1 => \addDenormFlushedValB_reg_n_0_[3]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[3]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[3]_i_1__0_n_0\
    );
\addEarlyOutBypass1[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(4),
      I1 => \addDenormFlushedValB_reg_n_0_[4]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[4]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[4]_i_1__0_n_0\
    );
\addEarlyOutBypass1[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(5),
      I1 => \addDenormFlushedValB_reg_n_0_[5]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[5]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[5]_i_1__0_n_0\
    );
\addEarlyOutBypass1[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(6),
      I1 => \addDenormFlushedValB_reg_n_0_[6]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[6]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[6]_i_1__0_n_0\
    );
\addEarlyOutBypass1[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(7),
      I1 => \addDenormFlushedValB_reg_n_0_[7]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[7]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[7]_i_1__0_n_0\
    );
\addEarlyOutBypass1[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(8),
      I1 => \addDenormFlushedValB_reg_n_0_[8]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[8]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[8]_i_1__0_n_0\
    );
\addEarlyOutBypass1[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(9),
      I1 => \addDenormFlushedValB_reg_n_0_[9]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[9]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[9]_i_1__0_n_0\
    );
\addEarlyOutBypass1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[0]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(0),
      R => '0'
    );
\addEarlyOutBypass1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[10]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(10),
      R => '0'
    );
\addEarlyOutBypass1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[11]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(11),
      R => '0'
    );
\addEarlyOutBypass1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[12]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(12),
      R => '0'
    );
\addEarlyOutBypass1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[13]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(13),
      R => '0'
    );
\addEarlyOutBypass1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[14]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(14),
      R => '0'
    );
\addEarlyOutBypass1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[15]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(15),
      R => '0'
    );
\addEarlyOutBypass1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[16]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(16),
      R => '0'
    );
\addEarlyOutBypass1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[17]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(17),
      R => '0'
    );
\addEarlyOutBypass1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[18]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(18),
      R => '0'
    );
\addEarlyOutBypass1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[19]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(19),
      R => '0'
    );
\addEarlyOutBypass1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[1]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(1),
      R => '0'
    );
\addEarlyOutBypass1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[20]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(20),
      R => '0'
    );
\addEarlyOutBypass1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[21]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(21),
      R => '0'
    );
\addEarlyOutBypass1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[22]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(22),
      R => '0'
    );
\addEarlyOutBypass1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[23]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(23),
      R => '0'
    );
\addEarlyOutBypass1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[24]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(24),
      R => '0'
    );
\addEarlyOutBypass1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[25]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(25),
      R => '0'
    );
\addEarlyOutBypass1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[26]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(26),
      R => '0'
    );
\addEarlyOutBypass1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[27]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(27),
      R => '0'
    );
\addEarlyOutBypass1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[28]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(28),
      R => '0'
    );
\addEarlyOutBypass1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[29]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(29),
      R => '0'
    );
\addEarlyOutBypass1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[2]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(2),
      R => '0'
    );
\addEarlyOutBypass1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[30]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(30),
      R => '0'
    );
\addEarlyOutBypass1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[31]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(31),
      R => '0'
    );
\addEarlyOutBypass1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[3]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(3),
      R => '0'
    );
\addEarlyOutBypass1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[4]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(4),
      R => '0'
    );
\addEarlyOutBypass1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[5]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(5),
      R => '0'
    );
\addEarlyOutBypass1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[6]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(6),
      R => '0'
    );
\addEarlyOutBypass1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[7]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(7),
      R => '0'
    );
\addEarlyOutBypass1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[8]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(8),
      R => '0'
    );
\addEarlyOutBypass1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[9]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(9),
      R => '0'
    );
addEarlyOutBypassEnable0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => addEarlyOutBypassEnable0_reg_0,
      Q => \^addearlyoutbypassenable0__0\,
      R => '0'
    );
addEarlyOutBypassEnable1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => addEarlyOutBypassEnable1_reg_1,
      Q => \^addearlyoutbypassenable1_reg_0\,
      R => '0'
    );
\addEarlyOutBypassEnable2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0BBF0"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \addRenormalizeShiftAmount[4]_i_3__0_n_0\,
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => \^addpipelinevalidstage1\,
      I4 => \^addearlyoutbypassenable1_reg_0\,
      O => \addEarlyOutBypassEnable2_i_1__0_n_0\
    );
addEarlyOutBypassEnable2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypassEnable2_i_1__0_n_0\,
      Q => addEarlyOutBypassEnable2_reg_n_0,
      R => '0'
    );
addExponentDeltaAMinusBShiftTooFar_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusBShiftTooFar_reg_1,
      Q => addExponentDeltaAMinusBShiftTooFar,
      R => '0'
    );
\addExponentDeltaAMinusB[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[25]_0\,
      I1 => \addDenormFlushedValB_reg[24]_0\,
      I2 => \addDenormFlushedValB_reg[23]_0\,
      O => \pipelinedAttr0_reg[8][25]__0\
    );
\addExponentDeltaAMinusB[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[23]_0\,
      I1 => \addDenormFlushedValB_reg[24]_0\,
      I2 => \addDenormFlushedValB_reg[25]_0\,
      I3 => \addDenormFlushedValB_reg[26]_0\,
      O => \pipelinedAttr0_reg[8][23]__0\
    );
\addExponentDeltaAMinusB[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[26]_0\,
      I1 => \addDenormFlushedValB_reg[25]_0\,
      I2 => \addDenormFlushedValB_reg[24]_0\,
      I3 => \addDenormFlushedValB_reg[23]_0\,
      I4 => \addDenormFlushedValB_reg[27]_0\,
      O => \pipelinedAttr0_reg[8][26]__0\
    );
\addExponentDeltaAMinusB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0(0),
      Q => addExponentDeltaAMinusB(0),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0(1),
      Q => addExponentDeltaAMinusB(1),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0(2),
      Q => addExponentDeltaAMinusB(2),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0(3),
      Q => addExponentDeltaAMinusB(3),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0(4),
      Q => addExponentDeltaAMinusB(4),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0(5),
      Q => addExponentDeltaAMinusB(5),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0(6),
      Q => addExponentDeltaAMinusB(6),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0(7),
      Q => addExponentDeltaAMinusB(7),
      R => '0'
    );
addExponentDeltaBMinusAShiftTooFar_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaBMinusAShiftTooFar_reg_0,
      Q => addExponentDeltaBMinusAShiftTooFar,
      R => '0'
    );
\addExponentDeltaBMinusA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(0),
      Q => addExponentDeltaBMinusA(1),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(1),
      Q => addExponentDeltaBMinusA(2),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(2),
      Q => addExponentDeltaBMinusA(3),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(3),
      Q => addExponentDeltaBMinusA(4),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(4),
      Q => addExponentDeltaBMinusA(5),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(5),
      Q => addExponentDeltaBMinusA(6),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(6),
      Q => addExponentDeltaBMinusA(7),
      R => '0'
    );
\addFinalExp[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[23]\,
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \addPostAddMantissa1_reg_n_0_[24]\,
      O => \addFinalExp[0]_i_1__0_n_0\
    );
\addFinalExp[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1015EFEA"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[23]\,
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \addPostAddMantissa1_reg_n_0_[24]\,
      I4 => \addMaxVal1_reg_n_0_[24]\,
      O => \addFinalExp[1]_i_1__0_n_0\
    );
\addFinalExp[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7AAAAA808"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[24]\,
      I1 => \addPostAddMantissa1_reg_n_0_[24]\,
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(24),
      I4 => \addMaxVal1_reg_n_0_[23]\,
      I5 => \addMaxVal1_reg_n_0_[25]\,
      O => \addFinalExp[2]_i_1__0_n_0\
    );
\addFinalExp[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \addFinalExp[5]_i_2__0_n_0\,
      I1 => \addMaxVal1_reg_n_0_[24]\,
      I2 => \addMaxVal1_reg_n_0_[25]\,
      I3 => \addMaxVal1_reg_n_0_[26]\,
      O => \addFinalExp[3]_i_1__0_n_0\
    );
\addFinalExp[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \addFinalExp[5]_i_2__0_n_0\,
      I1 => \addMaxVal1_reg_n_0_[25]\,
      I2 => \addMaxVal1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[26]\,
      I4 => \addMaxVal1_reg_n_0_[27]\,
      O => \addFinalExp[4]_i_1__0_n_0\
    );
\addFinalExp[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \addFinalExp[5]_i_2__0_n_0\,
      I1 => \addMaxVal1_reg_n_0_[26]\,
      I2 => \addMaxVal1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[25]\,
      I4 => \addMaxVal1_reg_n_0_[27]\,
      I5 => \addMaxVal1_reg_n_0_[28]\,
      O => \addFinalExp[5]_i_1__0_n_0\
    );
\addFinalExp[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[24]\,
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \ADDStage2.postAddMantissa0\(24),
      I3 => \addMaxVal1_reg_n_0_[23]\,
      O => \addFinalExp[5]_i_2__0_n_0\
    );
\addFinalExp[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001D0000FFE2"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[24]\,
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \ADDStage2.postAddMantissa0\(24),
      I3 => \addMaxVal1_reg_n_0_[23]\,
      I4 => \addFinalExp[6]_i_2__0_n_0\,
      I5 => \addMaxVal1_reg_n_0_[29]\,
      O => \addFinalExp[6]_i_1__0_n_0\
    );
\addFinalExp[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[27]\,
      I1 => \addMaxVal1_reg_n_0_[25]\,
      I2 => \addMaxVal1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[26]\,
      I4 => \addMaxVal1_reg_n_0_[28]\,
      O => \addFinalExp[6]_i_2__0_n_0\
    );
\addFinalExp[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666633363"
    )
        port map (
      I0 => \addFinalExp[7]_i_2__0_n_0\,
      I1 => \addMaxVal1_reg_n_0_[30]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      I4 => \ADDStage2.postAddMantissa0\(24),
      I5 => \addMaxVal1_reg_n_0_[23]\,
      O => \addFinalExp[7]_i_1__0_n_0\
    );
\addFinalExp[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[28]\,
      I1 => \addMaxVal1_reg_n_0_[26]\,
      I2 => \addMaxVal1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[25]\,
      I4 => \addMaxVal1_reg_n_0_[27]\,
      I5 => \addMaxVal1_reg_n_0_[29]\,
      O => \addFinalExp[7]_i_2__0_n_0\
    );
\addFinalExp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[0]_i_1__0_n_0\,
      Q => addFinalExp(0),
      R => '0'
    );
\addFinalExp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[1]_i_1__0_n_0\,
      Q => addFinalExp(1),
      R => '0'
    );
\addFinalExp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[2]_i_1__0_n_0\,
      Q => addFinalExp(2),
      R => '0'
    );
\addFinalExp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[3]_i_1__0_n_0\,
      Q => addFinalExp(3),
      R => '0'
    );
\addFinalExp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[4]_i_1__0_n_0\,
      Q => addFinalExp(4),
      R => '0'
    );
\addFinalExp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[5]_i_1__0_n_0\,
      Q => addFinalExp(5),
      R => '0'
    );
\addFinalExp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[6]_i_1__0_n_0\,
      Q => addFinalExp(6),
      R => '0'
    );
\addFinalExp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[7]_i_1__0_n_0\,
      Q => addFinalExp(7),
      R => '0'
    );
addFinalSignIsNeg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => addFinalSignIsNeg_reg_1,
      Q => \^addfinalsignisneg_reg_0\,
      R => '0'
    );
\addMaxVal1[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[23]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[23]\,
      O => \addMaxVal1[23]_i_1__0_n_0\
    );
\addMaxVal1[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[24]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[24]\,
      O => \addMaxVal1[24]_i_1__0_n_0\
    );
\addMaxVal1[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[25]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[25]\,
      O => \addMaxVal1[25]_i_1__0_n_0\
    );
\addMaxVal1[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[26]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[26]\,
      O => \addMaxVal1[26]_i_1__0_n_0\
    );
\addMaxVal1[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[27]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[27]\,
      O => \addMaxVal1[27]_i_1__0_n_0\
    );
\addMaxVal1[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[28]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[28]\,
      O => \addMaxVal1[28]_i_1__0_n_0\
    );
\addMaxVal1[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[29]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[29]\,
      O => \addMaxVal1[29]_i_1__0_n_0\
    );
\addMaxVal1[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40044444"
    )
        port map (
      I0 => \^addearlyoutbypassenable0__0\,
      I1 => \^addpipelinevalidstage0\,
      I2 => \^p_1_in\,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \^addsamenumberdifferentsigns0\,
      O => addMaxVal1(0)
    );
\addMaxVal1[30]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[30]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[30]\,
      O => \addMaxVal1[30]_i_2__0_n_0\
    );
\addMaxVal1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[23]_i_1__0_n_0\,
      Q => \addMaxVal1_reg_n_0_[23]\,
      R => '0'
    );
\addMaxVal1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[24]_i_1__0_n_0\,
      Q => \addMaxVal1_reg_n_0_[24]\,
      R => '0'
    );
\addMaxVal1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[25]_i_1__0_n_0\,
      Q => \addMaxVal1_reg_n_0_[25]\,
      R => '0'
    );
\addMaxVal1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[26]_i_1__0_n_0\,
      Q => \addMaxVal1_reg_n_0_[26]\,
      R => '0'
    );
\addMaxVal1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[27]_i_1__0_n_0\,
      Q => \addMaxVal1_reg_n_0_[27]\,
      R => '0'
    );
\addMaxVal1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[28]_i_1__0_n_0\,
      Q => \addMaxVal1_reg_n_0_[28]\,
      R => '0'
    );
\addMaxVal1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[29]_i_1__0_n_0\,
      Q => \addMaxVal1_reg_n_0_[29]\,
      R => '0'
    );
\addMaxVal1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[30]_i_2__0_n_0\,
      Q => \addMaxVal1_reg_n_0_[30]\,
      R => '0'
    );
addPipelineValidStage0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Q(0),
      Q => \^addpipelinevalidstage0\,
      R => '0'
    );
addPipelineValidStage1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^addpipelinevalidstage0\,
      Q => \^addpipelinevalidstage1\,
      R => '0'
    );
addPipelineValidStage2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^addpipelinevalidstage1\,
      Q => addPipelineValidStage2,
      R => '0'
    );
\addPostAddMantissa1[15]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_2__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_18__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_28__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[15]_i_10__0_n_0\
    );
\addPostAddMantissa1[15]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_3__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_18__0_n_0\,
      I4 => \addPostAddMantissa1[15]_i_19__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[15]_i_11__0_n_0\
    );
\addPostAddMantissa1[15]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_4__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_19__0_n_0\,
      I4 => \addPostAddMantissa1[15]_i_20__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[15]_i_12__0_n_0\
    );
\addPostAddMantissa1[15]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_5__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_21__0_n_0\,
      I4 => \addPostAddMantissa1[15]_i_20__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[15]_i_13__0_n_0\
    );
\addPostAddMantissa1[15]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_6__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_21__0_n_0\,
      I4 => \addPostAddMantissa1[15]_i_22__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[15]_i_14__0_n_0\
    );
\addPostAddMantissa1[15]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_7__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_22__0_n_0\,
      I4 => \addPostAddMantissa1[15]_i_23__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[15]_i_15__0_n_0\
    );
\addPostAddMantissa1[15]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_8__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_24__0_n_0\,
      I4 => \addPostAddMantissa1[15]_i_23__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[15]_i_16__0_n_0\
    );
\addPostAddMantissa1[15]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_9__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_25__0_n_0\,
      I4 => \addPostAddMantissa1[15]_i_24__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[15]_i_17__0_n_0\
    );
\addPostAddMantissa1[15]_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_42__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_26__0_n_0\,
      O => \addPostAddMantissa1[15]_i_18__0_n_0\
    );
\addPostAddMantissa1[15]_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_43__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_27__0_n_0\,
      O => \addPostAddMantissa1[15]_i_19__0_n_0\
    );
\addPostAddMantissa1[15]_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_26__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_28__0_n_0\,
      O => \addPostAddMantissa1[15]_i_20__0_n_0\
    );
\addPostAddMantissa1[15]_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_27__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_29__0_n_0\,
      O => \addPostAddMantissa1[15]_i_21__0_n_0\
    );
\addPostAddMantissa1[15]_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_28__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_30__0_n_0\,
      O => \addPostAddMantissa1[15]_i_22__0_n_0\
    );
\addPostAddMantissa1[15]_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_29__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_31__0_n_0\,
      O => \addPostAddMantissa1[15]_i_23__0_n_0\
    );
\addPostAddMantissa1[15]_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_30__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_32__0_n_0\,
      O => \addPostAddMantissa1[15]_i_24__0_n_0\
    );
\addPostAddMantissa1[15]_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_31__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_33__0_n_0\,
      O => \addPostAddMantissa1[15]_i_25__0_n_0\
    );
\addPostAddMantissa1[15]_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I2 => \addPostAddMantissa1[15]_i_34__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I4 => \addPostAddMantissa1[15]_i_35__0_n_0\,
      O => \addPostAddMantissa1[15]_i_26__0_n_0\
    );
\addPostAddMantissa1[15]_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_36__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_36__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[15]_i_37__0_n_0\,
      O => \addPostAddMantissa1[15]_i_27__0_n_0\
    );
\addPostAddMantissa1[15]_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_38__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_38__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[15]_i_39__0_n_0\,
      O => \addPostAddMantissa1[15]_i_28__0_n_0\
    );
\addPostAddMantissa1[15]_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_40__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_39__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[15]_i_41__0_n_0\,
      O => \addPostAddMantissa1[15]_i_29__0_n_0\
    );
\addPostAddMantissa1[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[15]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[15]\,
      O => \addPostAddMantissa1[15]_i_2__0_n_0\
    );
\addPostAddMantissa1[15]_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_35__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I2 => \addPostAddMantissa1[15]_i_34__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I4 => \addPostAddMantissa1[15]_i_42__0_n_0\,
      O => \addPostAddMantissa1[15]_i_30__0_n_0\
    );
\addPostAddMantissa1[15]_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_36__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_37__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_36__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[15]_i_43__0_n_0\,
      O => \addPostAddMantissa1[15]_i_31__0_n_0\
    );
\addPostAddMantissa1[15]_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_38__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_39__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_38__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[15]_i_44__0_n_0\,
      O => \addPostAddMantissa1[15]_i_32__0_n_0\
    );
\addPostAddMantissa1[15]_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_39__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_41__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_40__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[15]_i_45__0_n_0\,
      O => \addPostAddMantissa1[15]_i_33__0_n_0\
    );
\addPostAddMantissa1[15]_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(19),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[19]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[19]\,
      O => \addPostAddMantissa1[15]_i_34__0_n_0\
    );
\addPostAddMantissa1[15]_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF80F0FFBF80C0C"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(23),
      I1 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I3 => \ADDStage1.mantissaMin0\(15),
      I4 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I5 => \addPostAddMantissa1[15]_i_46__0_n_0\,
      O => \addPostAddMantissa1[15]_i_35__0_n_0\
    );
\addPostAddMantissa1[15]_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(18),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[18]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[18]\,
      O => \addPostAddMantissa1[15]_i_36__0_n_0\
    );
\addPostAddMantissa1[15]_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(14),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[14]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[14]\,
      O => \addPostAddMantissa1[15]_i_37__0_n_0\
    );
\addPostAddMantissa1[15]_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(17),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[17]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[17]\,
      O => \addPostAddMantissa1[15]_i_38__0_n_0\
    );
\addPostAddMantissa1[15]_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(13),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[13]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[13]\,
      O => \addPostAddMantissa1[15]_i_39__0_n_0\
    );
\addPostAddMantissa1[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[14]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[14]\,
      O => \addPostAddMantissa1[15]_i_3__0_n_0\
    );
\addPostAddMantissa1[15]_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(16),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[16]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[16]\,
      O => \addPostAddMantissa1[15]_i_40__0_n_0\
    );
\addPostAddMantissa1[15]_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(12),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[12]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[12]\,
      O => \addPostAddMantissa1[15]_i_41__0_n_0\
    );
\addPostAddMantissa1[15]_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(11),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[11]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[11]\,
      O => \addPostAddMantissa1[15]_i_42__0_n_0\
    );
\addPostAddMantissa1[15]_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(10),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[10]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[10]\,
      O => \addPostAddMantissa1[15]_i_43__0_n_0\
    );
\addPostAddMantissa1[15]_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(9),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[9]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[9]\,
      O => \addPostAddMantissa1[15]_i_44__0_n_0\
    );
\addPostAddMantissa1[15]_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(8),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[8]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[8]\,
      O => \addPostAddMantissa1[15]_i_45__0_n_0\
    );
\addPostAddMantissa1[15]_i_46__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[15]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[15]\,
      O => \addPostAddMantissa1[15]_i_46__0_n_0\
    );
\addPostAddMantissa1[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[13]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[13]\,
      O => \addPostAddMantissa1[15]_i_4__0_n_0\
    );
\addPostAddMantissa1[15]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[12]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[12]\,
      O => \addPostAddMantissa1[15]_i_5__0_n_0\
    );
\addPostAddMantissa1[15]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[11]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[11]\,
      O => \addPostAddMantissa1[15]_i_6__0_n_0\
    );
\addPostAddMantissa1[15]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[10]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[10]\,
      O => \addPostAddMantissa1[15]_i_7__0_n_0\
    );
\addPostAddMantissa1[15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[9]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[9]\,
      O => \addPostAddMantissa1[15]_i_8__0_n_0\
    );
\addPostAddMantissa1[15]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[8]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[8]\,
      O => \addPostAddMantissa1[15]_i_9__0_n_0\
    );
\addPostAddMantissa1[23]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E22D1D"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_18__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I2 => \^adddenormflushedvalb_reg[31]_0\(0),
      I3 => addALessThanB,
      I4 => \^p_1_in\,
      O => \addPostAddMantissa1[23]_i_10__0_n_0\
    );
\addPostAddMantissa1[23]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_3__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_18__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_22__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[23]_i_11__0_n_0\
    );
\addPostAddMantissa1[23]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_4__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_23__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_22__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[23]_i_12__0_n_0\
    );
\addPostAddMantissa1[23]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_5__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_23__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_24__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[23]_i_13__0_n_0\
    );
\addPostAddMantissa1[23]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_6__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_25__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_24__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[23]_i_14__0_n_0\
    );
\addPostAddMantissa1[23]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_7__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_26__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_25__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[23]_i_15__0_n_0\
    );
\addPostAddMantissa1[23]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_8__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_27__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_26__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[23]_i_16__0_n_0\
    );
\addPostAddMantissa1[23]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_9__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_28__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_27__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[23]_i_17__0_n_0\
    );
\addPostAddMantissa1[23]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00010001"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_29__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I4 => \ADDStage1.mantissaMin0\(23),
      I5 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      O => \addPostAddMantissa1[23]_i_18__0_n_0\
    );
\addPostAddMantissa1[23]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => addExponentDeltaAMinusB(0),
      I1 => \addPostAddMantissa1[23]_i_35__0_n_0\,
      O => \addPostAddMantissa1[23]_i_19__0_n_0\
    );
\addPostAddMantissa1[23]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_35__0_n_0\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => addALessThanB,
      I3 => \^p_1_in\,
      O => \addPostAddMantissa1[23]_i_20__0_n_0\
    );
\addPostAddMantissa1[23]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_35__0_n_0\,
      I1 => addExponentDeltaAMinusB(0),
      O => \addPostAddMantissa1[23]_i_21__0_n_0\
    );
\addPostAddMantissa1[23]_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_29__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_36__0_n_0\,
      O => \addPostAddMantissa1[23]_i_22__0_n_0\
    );
\addPostAddMantissa1[23]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_37__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_29__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_38__0_n_0\,
      O => \addPostAddMantissa1[23]_i_23__0_n_0\
    );
\addPostAddMantissa1[23]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_36__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_29__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_39__0_n_0\,
      O => \addPostAddMantissa1[23]_i_24__0_n_0\
    );
\addPostAddMantissa1[23]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_38__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_29__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_40__0_n_0\,
      O => \addPostAddMantissa1[23]_i_25__0_n_0\
    );
\addPostAddMantissa1[23]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_39__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_29__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_41__0_n_0\,
      O => \addPostAddMantissa1[23]_i_26__0_n_0\
    );
\addPostAddMantissa1[23]_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_40__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[23]_i_42__0_n_0\,
      O => \addPostAddMantissa1[23]_i_27__0_n_0\
    );
\addPostAddMantissa1[23]_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_41__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[23]_i_43__0_n_0\,
      O => \addPostAddMantissa1[23]_i_28__0_n_0\
    );
\addPostAddMantissa1[23]_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addExponentDeltaBMinusA(1),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(1),
      O => \addPostAddMantissa1[23]_i_29__0_n_0\
    );
\addPostAddMantissa1[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^adddenormflushedvalb_reg[31]_0\(0),
      I1 => addALessThanB,
      I2 => \^p_1_in\,
      O => \in\
    );
\addPostAddMantissa1[23]_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addExponentDeltaBMinusA(2),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(2),
      O => \addPostAddMantissa1[23]_i_30__0_n_0\
    );
\addPostAddMantissa1[23]_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addExponentDeltaBMinusA(3),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(3),
      O => \addPostAddMantissa1[23]_i_31__0_n_0\
    );
\addPostAddMantissa1[23]_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addExponentDeltaBMinusA(4),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(4),
      O => \addPostAddMantissa1[23]_i_32__0_n_0\
    );
\addPostAddMantissa1[23]_i_34__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => addALessThanB,
      I2 => \^adddenormflushedvalb_reg[31]_0\(0),
      O => \addPostAddMantissa1[23]_i_34__0_n_0\
    );
\addPostAddMantissa1[23]_i_35__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => addExponentDeltaAMinusB(6),
      I1 => addExponentDeltaAMinusB(7),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(5),
      I4 => \addPostAddMantissa1[23]_i_51__0_n_0\,
      O => \addPostAddMantissa1[23]_i_35__0_n_0\
    );
\addPostAddMantissa1[23]_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(22),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[22]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[22]\,
      O => \addPostAddMantissa1[23]_i_36__0_n_0\
    );
\addPostAddMantissa1[23]_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8CF8B77744747"
    )
        port map (
      I0 => addExponentDeltaBMinusA(4),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(4),
      I3 => \ADDStage1.mantissaMin0\(23),
      I4 => \^adddenormflushedvalb_reg[31]_0\(0),
      I5 => \^p_1_in\,
      O => \addPostAddMantissa1[23]_i_37__0_n_0\
    );
\addPostAddMantissa1[23]_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(21),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[21]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[21]\,
      O => \addPostAddMantissa1[23]_i_38__0_n_0\
    );
\addPostAddMantissa1[23]_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(20),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[20]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[20]\,
      O => \addPostAddMantissa1[23]_i_39__0_n_0\
    );
\addPostAddMantissa1[23]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[22]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[22]\,
      O => \addPostAddMantissa1[23]_i_3__0_n_0\
    );
\addPostAddMantissa1[23]_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0FFF00F80C"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(23),
      I1 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_52__0_n_0\,
      O => \addPostAddMantissa1[23]_i_40__0_n_0\
    );
\addPostAddMantissa1[23]_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_53__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_54__0_n_0\,
      O => \addPostAddMantissa1[23]_i_41__0_n_0\
    );
\addPostAddMantissa1[23]_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_55__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_56__0_n_0\,
      O => \addPostAddMantissa1[23]_i_42__0_n_0\
    );
\addPostAddMantissa1[23]_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_57__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_58__0_n_0\,
      O => \addPostAddMantissa1[23]_i_43__0_n_0\
    );
\addPostAddMantissa1[23]_i_45__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[22]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[22]\,
      O => \addPostAddMantissa1[23]_i_45__0_n_0\
    );
\addPostAddMantissa1[23]_i_46__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[21]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[21]\,
      O => \addPostAddMantissa1[23]_i_46__0_n_0\
    );
\addPostAddMantissa1[23]_i_47__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[20]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[20]\,
      O => \addPostAddMantissa1[23]_i_47__0_n_0\
    );
\addPostAddMantissa1[23]_i_48__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[19]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[19]\,
      O => \addPostAddMantissa1[23]_i_48__0_n_0\
    );
\addPostAddMantissa1[23]_i_49__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[18]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[18]\,
      O => \addPostAddMantissa1[23]_i_49__0_n_0\
    );
\addPostAddMantissa1[23]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[21]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[21]\,
      O => \addPostAddMantissa1[23]_i_4__0_n_0\
    );
\addPostAddMantissa1[23]_i_50__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[17]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[17]\,
      O => \addPostAddMantissa1[23]_i_50__0_n_0\
    );
\addPostAddMantissa1[23]_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => addExponentDeltaBMinusA(6),
      I1 => addExponentDeltaBMinusA(5),
      I2 => addALessThanB,
      I3 => addExponentDeltaBMinusA(7),
      O => \addPostAddMantissa1[23]_i_51__0_n_0\
    );
\addPostAddMantissa1[23]_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(19),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[19]\,
      I5 => \addDenormFlushedValB_reg_n_0_[19]\,
      O => \addPostAddMantissa1[23]_i_52__0_n_0\
    );
\addPostAddMantissa1[23]_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(22),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[22]\,
      I5 => \addDenormFlushedValB_reg_n_0_[22]\,
      O => \addPostAddMantissa1[23]_i_53__0_n_0\
    );
\addPostAddMantissa1[23]_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(18),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[18]\,
      I5 => \addDenormFlushedValB_reg_n_0_[18]\,
      O => \addPostAddMantissa1[23]_i_54__0_n_0\
    );
\addPostAddMantissa1[23]_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(21),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[21]\,
      I5 => \addDenormFlushedValB_reg_n_0_[21]\,
      O => \addPostAddMantissa1[23]_i_55__0_n_0\
    );
\addPostAddMantissa1[23]_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(17),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[17]\,
      I5 => \addDenormFlushedValB_reg_n_0_[17]\,
      O => \addPostAddMantissa1[23]_i_56__0_n_0\
    );
\addPostAddMantissa1[23]_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(20),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[20]\,
      I5 => \addDenormFlushedValB_reg_n_0_[20]\,
      O => \addPostAddMantissa1[23]_i_57__0_n_0\
    );
\addPostAddMantissa1[23]_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(16),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[16]\,
      I5 => \addDenormFlushedValB_reg_n_0_[16]\,
      O => \addPostAddMantissa1[23]_i_58__0_n_0\
    );
\addPostAddMantissa1[23]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[20]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[20]\,
      O => \addPostAddMantissa1[23]_i_5__0_n_0\
    );
\addPostAddMantissa1[23]_i_60__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[16]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[16]\,
      O => \addPostAddMantissa1[23]_i_60__0_n_0\
    );
\addPostAddMantissa1[23]_i_61__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[15]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[15]\,
      O => \addPostAddMantissa1[23]_i_61__0_n_0\
    );
\addPostAddMantissa1[23]_i_62__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[14]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[14]\,
      O => \addPostAddMantissa1[23]_i_62__0_n_0\
    );
\addPostAddMantissa1[23]_i_63__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[13]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[13]\,
      O => \addPostAddMantissa1[23]_i_63__0_n_0\
    );
\addPostAddMantissa1[23]_i_64__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[12]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[12]\,
      O => \addPostAddMantissa1[23]_i_64__0_n_0\
    );
\addPostAddMantissa1[23]_i_65__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[11]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[11]\,
      O => \addPostAddMantissa1[23]_i_65__0_n_0\
    );
\addPostAddMantissa1[23]_i_66__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[10]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[10]\,
      O => \addPostAddMantissa1[23]_i_66__0_n_0\
    );
\addPostAddMantissa1[23]_i_67__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[9]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[9]\,
      O => \addPostAddMantissa1[23]_i_67__0_n_0\
    );
\addPostAddMantissa1[23]_i_68__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[0]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[0]\,
      O => \addPostAddMantissa1[23]_i_68__0_n_0\
    );
\addPostAddMantissa1[23]_i_69__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[8]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[8]\,
      O => \addPostAddMantissa1[23]_i_69__0_n_0\
    );
\addPostAddMantissa1[23]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[19]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[19]\,
      O => \addPostAddMantissa1[23]_i_6__0_n_0\
    );
\addPostAddMantissa1[23]_i_70__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[7]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[7]\,
      O => \addPostAddMantissa1[23]_i_70__0_n_0\
    );
\addPostAddMantissa1[23]_i_71__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[6]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[6]\,
      O => \addPostAddMantissa1[23]_i_71__0_n_0\
    );
\addPostAddMantissa1[23]_i_72__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[5]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[5]\,
      O => \addPostAddMantissa1[23]_i_72__0_n_0\
    );
\addPostAddMantissa1[23]_i_73__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[4]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[4]\,
      O => \addPostAddMantissa1[23]_i_73__0_n_0\
    );
\addPostAddMantissa1[23]_i_74__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[3]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[3]\,
      O => \addPostAddMantissa1[23]_i_74__0_n_0\
    );
\addPostAddMantissa1[23]_i_75__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[2]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[2]\,
      O => \addPostAddMantissa1[23]_i_75__0_n_0\
    );
\addPostAddMantissa1[23]_i_76__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[1]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[1]\,
      O => \addPostAddMantissa1[23]_i_76__0_n_0\
    );
\addPostAddMantissa1[23]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[18]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[18]\,
      O => \addPostAddMantissa1[23]_i_7__0_n_0\
    );
\addPostAddMantissa1[23]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[17]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[17]\,
      O => \addPostAddMantissa1[23]_i_8__0_n_0\
    );
\addPostAddMantissa1[23]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[16]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[16]\,
      O => \addPostAddMantissa1[23]_i_9__0_n_0\
    );
\addPostAddMantissa1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => addMaxVal1(0),
      I1 => addExponentDeltaAMinusBShiftTooFar,
      I2 => addALessThanB,
      I3 => addExponentDeltaBMinusAShiftTooFar,
      O => addPostAddMantissa1(0)
    );
\addPostAddMantissa1[25]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^adddenormflushedvalb_reg[31]_0\(0),
      I1 => addALessThanB,
      I2 => \^p_1_in\,
      O => \addPostAddMantissa1[25]_i_3__0_n_0\
    );
\addPostAddMantissa1[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      O => \addPostAddMantissa1[25]_i_4_n_0\
    );
\addPostAddMantissa1[7]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[0]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[0]\,
      O => \addPostAddMantissa1[7]_i_10__0_n_0\
    );
\addPostAddMantissa1[7]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_3__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_25__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_19__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[7]_i_11__0_n_0\
    );
\addPostAddMantissa1[7]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_4__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[7]_i_19__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_20__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[7]_i_12__0_n_0\
    );
\addPostAddMantissa1[7]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_5__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[7]_i_20__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_21__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[7]_i_13__0_n_0\
    );
\addPostAddMantissa1[7]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_6__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[7]_i_22__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_21__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[7]_i_14__0_n_0\
    );
\addPostAddMantissa1[7]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_7__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[7]_i_22__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_23__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[7]_i_15__0_n_0\
    );
\addPostAddMantissa1[7]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_8__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[7]_i_24__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_23__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[7]_i_16__0_n_0\
    );
\addPostAddMantissa1[7]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_9__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[7]_i_24__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_25__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[7]_i_17__0_n_0\
    );
\addPostAddMantissa1[7]_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56565556"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_10__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[7]_i_26__0_n_0\,
      I3 => \addPostAddMantissa1[7]_i_25__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[7]_i_18__0_n_0\
    );
\addPostAddMantissa1[7]_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_32__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_27__0_n_0\,
      O => \addPostAddMantissa1[7]_i_19__0_n_0\
    );
\addPostAddMantissa1[7]_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_33__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_28__0_n_0\,
      O => \addPostAddMantissa1[7]_i_20__0_n_0\
    );
\addPostAddMantissa1[7]_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_27__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_29__0_n_0\,
      O => \addPostAddMantissa1[7]_i_21__0_n_0\
    );
\addPostAddMantissa1[7]_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_28__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_30__0_n_0\,
      O => \addPostAddMantissa1[7]_i_22__0_n_0\
    );
\addPostAddMantissa1[7]_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_29__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_31__0_n_0\,
      O => \addPostAddMantissa1[7]_i_23__0_n_0\
    );
\addPostAddMantissa1[7]_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_30__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_32__0_n_0\,
      O => \addPostAddMantissa1[7]_i_24__0_n_0\
    );
\addPostAddMantissa1[7]_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_31__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_29__0_n_0\,
      I2 => \addPostAddMantissa1[7]_i_33__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_34__0_n_0\,
      O => \addPostAddMantissa1[7]_i_25__0_n_0\
    );
\addPostAddMantissa1[7]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_35__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I2 => \addPostAddMantissa1[7]_i_36__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_29__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_32__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[7]_i_26__0_n_0\
    );
\addPostAddMantissa1[7]_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_34__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_42__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[7]_i_37__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_38__0_n_0\,
      O => \addPostAddMantissa1[7]_i_27__0_n_0\
    );
\addPostAddMantissa1[7]_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_36__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_43__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_37__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_39__0_n_0\,
      O => \addPostAddMantissa1[7]_i_28__0_n_0\
    );
\addPostAddMantissa1[7]_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_38__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_44__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_39__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_40__0_n_0\,
      O => \addPostAddMantissa1[7]_i_29__0_n_0\
    );
\addPostAddMantissa1[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => addALessThanB,
      I2 => \^adddenormflushedvalb_reg[31]_0\(0),
      O => \addPostAddMantissa1[7]_i_2__0_n_0\
    );
\addPostAddMantissa1[7]_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_40__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_45__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_41__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_41__0_n_0\,
      O => \addPostAddMantissa1[7]_i_30__0_n_0\
    );
\addPostAddMantissa1[7]_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_37__0_n_0\,
      I1 => \addPostAddMantissa1[7]_i_38__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_42__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_42__0_n_0\,
      O => \addPostAddMantissa1[7]_i_31__0_n_0\
    );
\addPostAddMantissa1[7]_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_37__0_n_0\,
      I1 => \addPostAddMantissa1[7]_i_39__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_43__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_43__0_n_0\,
      O => \addPostAddMantissa1[7]_i_32__0_n_0\
    );
\addPostAddMantissa1[7]_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_39__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_55__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_44__0_n_0\,
      O => \addPostAddMantissa1[7]_i_33__0_n_0\
    );
\addPostAddMantissa1[7]_i_34__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_44__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_56__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_45__0_n_0\,
      O => \addPostAddMantissa1[7]_i_34__0_n_0\
    );
\addPostAddMantissa1[7]_i_35__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_45__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_58__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_46__0_n_0\,
      O => \addPostAddMantissa1[7]_i_35__0_n_0\
    );
\addPostAddMantissa1[7]_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_41__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_57__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_47__0_n_0\,
      O => \addPostAddMantissa1[7]_i_36__0_n_0\
    );
\addPostAddMantissa1[7]_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(15),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[15]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[15]\,
      O => \addPostAddMantissa1[7]_i_37__0_n_0\
    );
\addPostAddMantissa1[7]_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(23),
      I1 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I2 => \ADDStage1.mantissaMin0\(7),
      I3 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_48__0_n_0\,
      O => \addPostAddMantissa1[7]_i_38__0_n_0\
    );
\addPostAddMantissa1[7]_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(22),
      I1 => \addPostAddMantissa1[7]_i_49__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I3 => \ADDStage1.mantissaMin0\(6),
      I4 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_50__0_n_0\,
      O => \addPostAddMantissa1[7]_i_39__0_n_0\
    );
\addPostAddMantissa1[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[7]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[7]\,
      O => \addPostAddMantissa1[7]_i_3__0_n_0\
    );
\addPostAddMantissa1[7]_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(21),
      I1 => \addPostAddMantissa1[7]_i_51__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I3 => \ADDStage1.mantissaMin0\(5),
      I4 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_52__0_n_0\,
      O => \addPostAddMantissa1[7]_i_40__0_n_0\
    );
\addPostAddMantissa1[7]_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(20),
      I1 => \addPostAddMantissa1[7]_i_53__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I3 => \ADDStage1.mantissaMin0\(4),
      I4 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_54__0_n_0\,
      O => \addPostAddMantissa1[7]_i_41__0_n_0\
    );
\addPostAddMantissa1[7]_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(19),
      I1 => \addPostAddMantissa1[7]_i_55__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I3 => \ADDStage1.mantissaMin0\(3),
      I4 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_56__0_n_0\,
      O => \addPostAddMantissa1[7]_i_42__0_n_0\
    );
\addPostAddMantissa1[7]_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(18),
      I1 => \addPostAddMantissa1[7]_i_57__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I3 => \ADDStage1.mantissaMin0\(2),
      I4 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_58__0_n_0\,
      O => \addPostAddMantissa1[7]_i_43__0_n_0\
    );
\addPostAddMantissa1[7]_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(5),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[5]\,
      I5 => \addDenormFlushedValB_reg_n_0_[5]\,
      O => \addPostAddMantissa1[7]_i_44__0_n_0\
    );
\addPostAddMantissa1[7]_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(1),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[1]\,
      I5 => \addDenormFlushedValB_reg_n_0_[1]\,
      O => \addPostAddMantissa1[7]_i_45__0_n_0\
    );
\addPostAddMantissa1[7]_i_46__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[0]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[0]\,
      O => \addPostAddMantissa1[7]_i_46__0_n_0\
    );
\addPostAddMantissa1[7]_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(4),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[4]\,
      I5 => \addDenormFlushedValB_reg_n_0_[4]\,
      O => \addPostAddMantissa1[7]_i_47__0_n_0\
    );
\addPostAddMantissa1[7]_i_48__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[7]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[7]\,
      O => \addPostAddMantissa1[7]_i_48__0_n_0\
    );
\addPostAddMantissa1[7]_i_49__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[22]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[22]\,
      O => \addPostAddMantissa1[7]_i_49__0_n_0\
    );
\addPostAddMantissa1[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[6]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[6]\,
      O => \addPostAddMantissa1[7]_i_4__0_n_0\
    );
\addPostAddMantissa1[7]_i_50__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[6]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[6]\,
      O => \addPostAddMantissa1[7]_i_50__0_n_0\
    );
\addPostAddMantissa1[7]_i_51__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[21]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[21]\,
      O => \addPostAddMantissa1[7]_i_51__0_n_0\
    );
\addPostAddMantissa1[7]_i_52__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[5]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[5]\,
      O => \addPostAddMantissa1[7]_i_52__0_n_0\
    );
\addPostAddMantissa1[7]_i_53__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[20]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[20]\,
      O => \addPostAddMantissa1[7]_i_53__0_n_0\
    );
\addPostAddMantissa1[7]_i_54__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[4]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[4]\,
      O => \addPostAddMantissa1[7]_i_54__0_n_0\
    );
\addPostAddMantissa1[7]_i_55__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[19]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[19]\,
      O => \addPostAddMantissa1[7]_i_55__0_n_0\
    );
\addPostAddMantissa1[7]_i_56__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[3]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[3]\,
      O => \addPostAddMantissa1[7]_i_56__0_n_0\
    );
\addPostAddMantissa1[7]_i_57__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[18]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[18]\,
      O => \addPostAddMantissa1[7]_i_57__0_n_0\
    );
\addPostAddMantissa1[7]_i_58__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[2]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[2]\,
      O => \addPostAddMantissa1[7]_i_58__0_n_0\
    );
\addPostAddMantissa1[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[5]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[5]\,
      O => \addPostAddMantissa1[7]_i_5__0_n_0\
    );
\addPostAddMantissa1[7]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[4]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[4]\,
      O => \addPostAddMantissa1[7]_i_6__0_n_0\
    );
\addPostAddMantissa1[7]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[3]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[3]\,
      O => \addPostAddMantissa1[7]_i_7__0_n_0\
    );
\addPostAddMantissa1[7]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[2]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[2]\,
      O => \addPostAddMantissa1[7]_i_8__0_n_0\
    );
\addPostAddMantissa1[7]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[1]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[1]\,
      O => \addPostAddMantissa1[7]_i_9__0_n_0\
    );
\addPostAddMantissa1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1__0_n_15\,
      Q => \addPostAddMantissa1_reg_n_0_[0]\,
      R => '0'
    );
\addPostAddMantissa1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1__0_n_13\,
      Q => \addPostAddMantissa1_reg_n_0_[10]\,
      R => '0'
    );
\addPostAddMantissa1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1__0_n_12\,
      Q => \addPostAddMantissa1_reg_n_0_[11]\,
      R => '0'
    );
\addPostAddMantissa1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1__0_n_11\,
      Q => \addPostAddMantissa1_reg_n_0_[12]\,
      R => '0'
    );
\addPostAddMantissa1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1__0_n_10\,
      Q => \addPostAddMantissa1_reg_n_0_[13]\,
      R => '0'
    );
\addPostAddMantissa1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1__0_n_9\,
      Q => \addPostAddMantissa1_reg_n_0_[14]\,
      R => '0'
    );
\addPostAddMantissa1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1__0_n_8\,
      Q => \addPostAddMantissa1_reg_n_0_[15]\,
      R => '0'
    );
\addPostAddMantissa1_reg[15]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[7]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[15]_i_1__0_n_0\,
      CO(6) => \addPostAddMantissa1_reg[15]_i_1__0_n_1\,
      CO(5) => \addPostAddMantissa1_reg[15]_i_1__0_n_2\,
      CO(4) => \addPostAddMantissa1_reg[15]_i_1__0_n_3\,
      CO(3) => \addPostAddMantissa1_reg[15]_i_1__0_n_4\,
      CO(2) => \addPostAddMantissa1_reg[15]_i_1__0_n_5\,
      CO(1) => \addPostAddMantissa1_reg[15]_i_1__0_n_6\,
      CO(0) => \addPostAddMantissa1_reg[15]_i_1__0_n_7\,
      DI(7) => \addPostAddMantissa1[15]_i_2__0_n_0\,
      DI(6) => \addPostAddMantissa1[15]_i_3__0_n_0\,
      DI(5) => \addPostAddMantissa1[15]_i_4__0_n_0\,
      DI(4) => \addPostAddMantissa1[15]_i_5__0_n_0\,
      DI(3) => \addPostAddMantissa1[15]_i_6__0_n_0\,
      DI(2) => \addPostAddMantissa1[15]_i_7__0_n_0\,
      DI(1) => \addPostAddMantissa1[15]_i_8__0_n_0\,
      DI(0) => \addPostAddMantissa1[15]_i_9__0_n_0\,
      O(7) => \addPostAddMantissa1_reg[15]_i_1__0_n_8\,
      O(6) => \addPostAddMantissa1_reg[15]_i_1__0_n_9\,
      O(5) => \addPostAddMantissa1_reg[15]_i_1__0_n_10\,
      O(4) => \addPostAddMantissa1_reg[15]_i_1__0_n_11\,
      O(3) => \addPostAddMantissa1_reg[15]_i_1__0_n_12\,
      O(2) => \addPostAddMantissa1_reg[15]_i_1__0_n_13\,
      O(1) => \addPostAddMantissa1_reg[15]_i_1__0_n_14\,
      O(0) => \addPostAddMantissa1_reg[15]_i_1__0_n_15\,
      S(7) => \addPostAddMantissa1[15]_i_10__0_n_0\,
      S(6) => \addPostAddMantissa1[15]_i_11__0_n_0\,
      S(5) => \addPostAddMantissa1[15]_i_12__0_n_0\,
      S(4) => \addPostAddMantissa1[15]_i_13__0_n_0\,
      S(3) => \addPostAddMantissa1[15]_i_14__0_n_0\,
      S(2) => \addPostAddMantissa1[15]_i_15__0_n_0\,
      S(1) => \addPostAddMantissa1[15]_i_16__0_n_0\,
      S(0) => \addPostAddMantissa1[15]_i_17__0_n_0\
    );
\addPostAddMantissa1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1__0_n_15\,
      Q => \addPostAddMantissa1_reg_n_0_[16]\,
      R => '0'
    );
\addPostAddMantissa1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1__0_n_14\,
      Q => \addPostAddMantissa1_reg_n_0_[17]\,
      R => '0'
    );
\addPostAddMantissa1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1__0_n_13\,
      Q => \addPostAddMantissa1_reg_n_0_[18]\,
      R => '0'
    );
\addPostAddMantissa1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1__0_n_12\,
      Q => \addPostAddMantissa1_reg_n_0_[19]\,
      R => '0'
    );
\addPostAddMantissa1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1__0_n_14\,
      Q => \addPostAddMantissa1_reg_n_0_[1]\,
      R => '0'
    );
\addPostAddMantissa1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1__0_n_11\,
      Q => \addPostAddMantissa1_reg_n_0_[20]\,
      R => '0'
    );
\addPostAddMantissa1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1__0_n_10\,
      Q => \addPostAddMantissa1_reg_n_0_[21]\,
      R => '0'
    );
\addPostAddMantissa1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1__0_n_9\,
      Q => \addPostAddMantissa1_reg_n_0_[22]\,
      R => '0'
    );
\addPostAddMantissa1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1__0_n_8\,
      Q => \addPostAddMantissa1_reg_n_0_[23]\,
      R => '0'
    );
\addPostAddMantissa1_reg[23]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[15]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[23]_i_1__0_n_0\,
      CO(6) => \addPostAddMantissa1_reg[23]_i_1__0_n_1\,
      CO(5) => \addPostAddMantissa1_reg[23]_i_1__0_n_2\,
      CO(4) => \addPostAddMantissa1_reg[23]_i_1__0_n_3\,
      CO(3) => \addPostAddMantissa1_reg[23]_i_1__0_n_4\,
      CO(2) => \addPostAddMantissa1_reg[23]_i_1__0_n_5\,
      CO(1) => \addPostAddMantissa1_reg[23]_i_1__0_n_6\,
      CO(0) => \addPostAddMantissa1_reg[23]_i_1__0_n_7\,
      DI(7) => \in\,
      DI(6) => \addPostAddMantissa1[23]_i_3__0_n_0\,
      DI(5) => \addPostAddMantissa1[23]_i_4__0_n_0\,
      DI(4) => \addPostAddMantissa1[23]_i_5__0_n_0\,
      DI(3) => \addPostAddMantissa1[23]_i_6__0_n_0\,
      DI(2) => \addPostAddMantissa1[23]_i_7__0_n_0\,
      DI(1) => \addPostAddMantissa1[23]_i_8__0_n_0\,
      DI(0) => \addPostAddMantissa1[23]_i_9__0_n_0\,
      O(7) => \addPostAddMantissa1_reg[23]_i_1__0_n_8\,
      O(6) => \addPostAddMantissa1_reg[23]_i_1__0_n_9\,
      O(5) => \addPostAddMantissa1_reg[23]_i_1__0_n_10\,
      O(4) => \addPostAddMantissa1_reg[23]_i_1__0_n_11\,
      O(3) => \addPostAddMantissa1_reg[23]_i_1__0_n_12\,
      O(2) => \addPostAddMantissa1_reg[23]_i_1__0_n_13\,
      O(1) => \addPostAddMantissa1_reg[23]_i_1__0_n_14\,
      O(0) => \addPostAddMantissa1_reg[23]_i_1__0_n_15\,
      S(7) => \addPostAddMantissa1[23]_i_10__0_n_0\,
      S(6) => \addPostAddMantissa1[23]_i_11__0_n_0\,
      S(5) => \addPostAddMantissa1[23]_i_12__0_n_0\,
      S(4) => \addPostAddMantissa1[23]_i_13__0_n_0\,
      S(3) => \addPostAddMantissa1[23]_i_14__0_n_0\,
      S(2) => \addPostAddMantissa1[23]_i_15__0_n_0\,
      S(1) => \addPostAddMantissa1[23]_i_16__0_n_0\,
      S(0) => \addPostAddMantissa1[23]_i_17__0_n_0\
    );
\addPostAddMantissa1_reg[23]_i_33__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[23]_i_44__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_addPostAddMantissa1_reg[23]_i_33__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \ADDStage1.mantissaMin0\(23),
      CO(4) => \addPostAddMantissa1_reg[23]_i_33__0_n_3\,
      CO(3) => \addPostAddMantissa1_reg[23]_i_33__0_n_4\,
      CO(2) => \addPostAddMantissa1_reg[23]_i_33__0_n_5\,
      CO(1) => \addPostAddMantissa1_reg[23]_i_33__0_n_6\,
      CO(0) => \addPostAddMantissa1_reg[23]_i_33__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_addPostAddMantissa1_reg[23]_i_33__0_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \ADDStage1.mantissaMin0\(22 downto 17),
      S(7 downto 6) => B"00",
      S(5) => \addPostAddMantissa1[23]_i_45__0_n_0\,
      S(4) => \addPostAddMantissa1[23]_i_46__0_n_0\,
      S(3) => \addPostAddMantissa1[23]_i_47__0_n_0\,
      S(2) => \addPostAddMantissa1[23]_i_48__0_n_0\,
      S(1) => \addPostAddMantissa1[23]_i_49__0_n_0\,
      S(0) => \addPostAddMantissa1[23]_i_50__0_n_0\
    );
\addPostAddMantissa1_reg[23]_i_44__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[23]_i_59__0_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[23]_i_44__0_n_0\,
      CO(6) => \addPostAddMantissa1_reg[23]_i_44__0_n_1\,
      CO(5) => \addPostAddMantissa1_reg[23]_i_44__0_n_2\,
      CO(4) => \addPostAddMantissa1_reg[23]_i_44__0_n_3\,
      CO(3) => \addPostAddMantissa1_reg[23]_i_44__0_n_4\,
      CO(2) => \addPostAddMantissa1_reg[23]_i_44__0_n_5\,
      CO(1) => \addPostAddMantissa1_reg[23]_i_44__0_n_6\,
      CO(0) => \addPostAddMantissa1_reg[23]_i_44__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage1.mantissaMin0\(16 downto 9),
      S(7) => \addPostAddMantissa1[23]_i_60__0_n_0\,
      S(6) => \addPostAddMantissa1[23]_i_61__0_n_0\,
      S(5) => \addPostAddMantissa1[23]_i_62__0_n_0\,
      S(4) => \addPostAddMantissa1[23]_i_63__0_n_0\,
      S(3) => \addPostAddMantissa1[23]_i_64__0_n_0\,
      S(2) => \addPostAddMantissa1[23]_i_65__0_n_0\,
      S(1) => \addPostAddMantissa1[23]_i_66__0_n_0\,
      S(0) => \addPostAddMantissa1[23]_i_67__0_n_0\
    );
\addPostAddMantissa1_reg[23]_i_59__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1[23]_i_68__0_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[23]_i_59__0_n_0\,
      CO(6) => \addPostAddMantissa1_reg[23]_i_59__0_n_1\,
      CO(5) => \addPostAddMantissa1_reg[23]_i_59__0_n_2\,
      CO(4) => \addPostAddMantissa1_reg[23]_i_59__0_n_3\,
      CO(3) => \addPostAddMantissa1_reg[23]_i_59__0_n_4\,
      CO(2) => \addPostAddMantissa1_reg[23]_i_59__0_n_5\,
      CO(1) => \addPostAddMantissa1_reg[23]_i_59__0_n_6\,
      CO(0) => \addPostAddMantissa1_reg[23]_i_59__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage1.mantissaMin0\(8 downto 1),
      S(7) => \addPostAddMantissa1[23]_i_69__0_n_0\,
      S(6) => \addPostAddMantissa1[23]_i_70__0_n_0\,
      S(5) => \addPostAddMantissa1[23]_i_71__0_n_0\,
      S(4) => \addPostAddMantissa1[23]_i_72__0_n_0\,
      S(3) => \addPostAddMantissa1[23]_i_73__0_n_0\,
      S(2) => \addPostAddMantissa1[23]_i_74__0_n_0\,
      S(1) => \addPostAddMantissa1[23]_i_75__0_n_0\,
      S(0) => \addPostAddMantissa1[23]_i_76__0_n_0\
    );
\addPostAddMantissa1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[25]_i_2__0_n_15\,
      Q => \addPostAddMantissa1_reg_n_0_[24]\,
      R => '0'
    );
\addPostAddMantissa1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[25]_i_2__0_n_14\,
      Q => \^addpostaddmantissa1_reg[25]_0\(0),
      R => '0'
    );
\addPostAddMantissa1_reg[25]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[23]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_addPostAddMantissa1_reg[25]_i_2__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \addPostAddMantissa1_reg[25]_i_2__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \addPostAddMantissa1[25]_i_3__0_n_0\,
      O(7 downto 2) => \NLW_addPostAddMantissa1_reg[25]_i_2__0_O_UNCONNECTED\(7 downto 2),
      O(1) => \addPostAddMantissa1_reg[25]_i_2__0_n_14\,
      O(0) => \addPostAddMantissa1_reg[25]_i_2__0_n_15\,
      S(7 downto 1) => B"0000001",
      S(0) => \addPostAddMantissa1[25]_i_4_n_0\
    );
\addPostAddMantissa1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1__0_n_13\,
      Q => \addPostAddMantissa1_reg_n_0_[2]\,
      R => '0'
    );
\addPostAddMantissa1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1__0_n_12\,
      Q => \addPostAddMantissa1_reg_n_0_[3]\,
      R => '0'
    );
\addPostAddMantissa1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1__0_n_11\,
      Q => \addPostAddMantissa1_reg_n_0_[4]\,
      R => '0'
    );
\addPostAddMantissa1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1__0_n_10\,
      Q => \addPostAddMantissa1_reg_n_0_[5]\,
      R => '0'
    );
\addPostAddMantissa1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1__0_n_9\,
      Q => \addPostAddMantissa1_reg_n_0_[6]\,
      R => '0'
    );
\addPostAddMantissa1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1__0_n_8\,
      Q => \addPostAddMantissa1_reg_n_0_[7]\,
      R => '0'
    );
\addPostAddMantissa1_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1[7]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[7]_i_1__0_n_0\,
      CO(6) => \addPostAddMantissa1_reg[7]_i_1__0_n_1\,
      CO(5) => \addPostAddMantissa1_reg[7]_i_1__0_n_2\,
      CO(4) => \addPostAddMantissa1_reg[7]_i_1__0_n_3\,
      CO(3) => \addPostAddMantissa1_reg[7]_i_1__0_n_4\,
      CO(2) => \addPostAddMantissa1_reg[7]_i_1__0_n_5\,
      CO(1) => \addPostAddMantissa1_reg[7]_i_1__0_n_6\,
      CO(0) => \addPostAddMantissa1_reg[7]_i_1__0_n_7\,
      DI(7) => \addPostAddMantissa1[7]_i_3__0_n_0\,
      DI(6) => \addPostAddMantissa1[7]_i_4__0_n_0\,
      DI(5) => \addPostAddMantissa1[7]_i_5__0_n_0\,
      DI(4) => \addPostAddMantissa1[7]_i_6__0_n_0\,
      DI(3) => \addPostAddMantissa1[7]_i_7__0_n_0\,
      DI(2) => \addPostAddMantissa1[7]_i_8__0_n_0\,
      DI(1) => \addPostAddMantissa1[7]_i_9__0_n_0\,
      DI(0) => \addPostAddMantissa1[7]_i_10__0_n_0\,
      O(7) => \addPostAddMantissa1_reg[7]_i_1__0_n_8\,
      O(6) => \addPostAddMantissa1_reg[7]_i_1__0_n_9\,
      O(5) => \addPostAddMantissa1_reg[7]_i_1__0_n_10\,
      O(4) => \addPostAddMantissa1_reg[7]_i_1__0_n_11\,
      O(3) => \addPostAddMantissa1_reg[7]_i_1__0_n_12\,
      O(2) => \addPostAddMantissa1_reg[7]_i_1__0_n_13\,
      O(1) => \addPostAddMantissa1_reg[7]_i_1__0_n_14\,
      O(0) => \addPostAddMantissa1_reg[7]_i_1__0_n_15\,
      S(7) => \addPostAddMantissa1[7]_i_11__0_n_0\,
      S(6) => \addPostAddMantissa1[7]_i_12__0_n_0\,
      S(5) => \addPostAddMantissa1[7]_i_13__0_n_0\,
      S(4) => \addPostAddMantissa1[7]_i_14__0_n_0\,
      S(3) => \addPostAddMantissa1[7]_i_15__0_n_0\,
      S(2) => \addPostAddMantissa1[7]_i_16__0_n_0\,
      S(1) => \addPostAddMantissa1[7]_i_17__0_n_0\,
      S(0) => \addPostAddMantissa1[7]_i_18__0_n_0\
    );
\addPostAddMantissa1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1__0_n_15\,
      Q => \addPostAddMantissa1_reg_n_0_[8]\,
      R => '0'
    );
\addPostAddMantissa1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1__0_n_14\,
      Q => \addPostAddMantissa1_reg_n_0_[9]\,
      R => '0'
    );
\addPostAddMantissa[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAE2E2E2E2"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[0]\,
      I1 => \addPostAddMantissa1_reg_n_0_[24]\,
      I2 => \addPostAddMantissa1_reg_n_0_[1]\,
      I3 => \ADDStage2.postAddMantissa0\(1),
      I4 => \ADDStage2.postAddMantissa0\(24),
      I5 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[0]_i_1__0_n_0\
    );
\addPostAddMantissa[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(11),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(10),
      I4 => \addPostAddMantissa[10]_i_2__0_n_0\,
      O => \addPostAddMantissa[10]_i_1__0_n_0\
    );
\addPostAddMantissa[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[11]\,
      I1 => \addPostAddMantissa1_reg_n_0_[10]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[10]_i_2__0_n_0\
    );
\addPostAddMantissa[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(12),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(11),
      I4 => \addPostAddMantissa[11]_i_2__0_n_0\,
      O => \addPostAddMantissa[11]_i_1__0_n_0\
    );
\addPostAddMantissa[11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[12]\,
      I1 => \addPostAddMantissa1_reg_n_0_[11]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[11]_i_2__0_n_0\
    );
\addPostAddMantissa[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(13),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(12),
      I4 => \addPostAddMantissa[12]_i_2__0_n_0\,
      O => \addPostAddMantissa[12]_i_1__0_n_0\
    );
\addPostAddMantissa[12]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[13]\,
      I1 => \addPostAddMantissa1_reg_n_0_[12]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[12]_i_2__0_n_0\
    );
\addPostAddMantissa[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(14),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(13),
      I4 => \addPostAddMantissa[13]_i_2__0_n_0\,
      O => \addPostAddMantissa[13]_i_1__0_n_0\
    );
\addPostAddMantissa[13]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[14]\,
      I1 => \addPostAddMantissa1_reg_n_0_[13]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[13]_i_2__0_n_0\
    );
\addPostAddMantissa[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(15),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(14),
      I4 => \addPostAddMantissa[14]_i_2__0_n_0\,
      O => \addPostAddMantissa[14]_i_1__0_n_0\
    );
\addPostAddMantissa[14]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[15]\,
      I1 => \addPostAddMantissa1_reg_n_0_[14]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[14]_i_2__0_n_0\
    );
\addPostAddMantissa[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(16),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(15),
      I4 => \addPostAddMantissa[15]_i_2__0_n_0\,
      O => \addPostAddMantissa[15]_i_1__0_n_0\
    );
\addPostAddMantissa[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[16]\,
      I1 => \addPostAddMantissa1_reg_n_0_[15]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[15]_i_2__0_n_0\
    );
\addPostAddMantissa[16]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[10]\,
      O => \addPostAddMantissa[16]_i_10__0_n_0\
    );
\addPostAddMantissa[16]_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[9]\,
      O => \addPostAddMantissa[16]_i_11__0_n_0\
    );
\addPostAddMantissa[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(17),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(16),
      I4 => \addPostAddMantissa[16]_i_3__0_n_0\,
      O => \addPostAddMantissa[16]_i_1__0_n_0\
    );
\addPostAddMantissa[16]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[17]\,
      I1 => \addPostAddMantissa1_reg_n_0_[16]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[16]_i_3__0_n_0\
    );
\addPostAddMantissa[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[16]\,
      O => \addPostAddMantissa[16]_i_4__0_n_0\
    );
\addPostAddMantissa[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[15]\,
      O => \addPostAddMantissa[16]_i_5__0_n_0\
    );
\addPostAddMantissa[16]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[14]\,
      O => \addPostAddMantissa[16]_i_6__0_n_0\
    );
\addPostAddMantissa[16]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[13]\,
      O => \addPostAddMantissa[16]_i_7__0_n_0\
    );
\addPostAddMantissa[16]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[12]\,
      O => \addPostAddMantissa[16]_i_8__0_n_0\
    );
\addPostAddMantissa[16]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[11]\,
      O => \addPostAddMantissa[16]_i_9__0_n_0\
    );
\addPostAddMantissa[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(18),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(17),
      I4 => \addPostAddMantissa[17]_i_2__0_n_0\,
      O => \addPostAddMantissa[17]_i_1__0_n_0\
    );
\addPostAddMantissa[17]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[18]\,
      I1 => \addPostAddMantissa1_reg_n_0_[17]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[17]_i_2__0_n_0\
    );
\addPostAddMantissa[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(19),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(18),
      I4 => \addPostAddMantissa[18]_i_2__0_n_0\,
      O => \addPostAddMantissa[18]_i_1__0_n_0\
    );
\addPostAddMantissa[18]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[19]\,
      I1 => \addPostAddMantissa1_reg_n_0_[18]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[18]_i_2__0_n_0\
    );
\addPostAddMantissa[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(20),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(19),
      I4 => \addPostAddMantissa[19]_i_2__0_n_0\,
      O => \addPostAddMantissa[19]_i_1__0_n_0\
    );
\addPostAddMantissa[19]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[20]\,
      I1 => \addPostAddMantissa1_reg_n_0_[19]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[19]_i_2__0_n_0\
    );
\addPostAddMantissa[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(2),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(1),
      I4 => \addPostAddMantissa[1]_i_2__0_n_0\,
      O => \addPostAddMantissa[1]_i_1__0_n_0\
    );
\addPostAddMantissa[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[2]\,
      I1 => \addPostAddMantissa1_reg_n_0_[1]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[1]_i_2__0_n_0\
    );
\addPostAddMantissa[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(21),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(20),
      I4 => \addPostAddMantissa[20]_i_2__0_n_0\,
      O => \addPostAddMantissa[20]_i_1__0_n_0\
    );
\addPostAddMantissa[20]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[21]\,
      I1 => \addPostAddMantissa1_reg_n_0_[20]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[20]_i_2__0_n_0\
    );
\addPostAddMantissa[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(22),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(21),
      I4 => \addPostAddMantissa[21]_i_2__0_n_0\,
      O => \addPostAddMantissa[21]_i_1__0_n_0\
    );
\addPostAddMantissa[21]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[22]\,
      I1 => \addPostAddMantissa1_reg_n_0_[21]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[21]_i_2__0_n_0\
    );
\addPostAddMantissa[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(23),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(22),
      I4 => \addPostAddMantissa[22]_i_2__0_n_0\,
      O => \addPostAddMantissa[22]_i_1__0_n_0\
    );
\addPostAddMantissa[22]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[23]\,
      I1 => \addPostAddMantissa1_reg_n_0_[22]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[22]_i_2__0_n_0\
    );
\addPostAddMantissa[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(3),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(2),
      I4 => \addPostAddMantissa[2]_i_2__0_n_0\,
      O => \addPostAddMantissa[2]_i_1__0_n_0\
    );
\addPostAddMantissa[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[3]\,
      I1 => \addPostAddMantissa1_reg_n_0_[2]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[2]_i_2__0_n_0\
    );
\addPostAddMantissa[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(4),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(3),
      I4 => \addPostAddMantissa[3]_i_2__0_n_0\,
      O => \addPostAddMantissa[3]_i_1__0_n_0\
    );
\addPostAddMantissa[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[4]\,
      I1 => \addPostAddMantissa1_reg_n_0_[3]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[3]_i_2__0_n_0\
    );
\addPostAddMantissa[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(5),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(4),
      I4 => \addPostAddMantissa[4]_i_2__0_n_0\,
      O => \addPostAddMantissa[4]_i_1__0_n_0\
    );
\addPostAddMantissa[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[5]\,
      I1 => \addPostAddMantissa1_reg_n_0_[4]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[4]_i_2__0_n_0\
    );
\addPostAddMantissa[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(6),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(5),
      I4 => \addPostAddMantissa[5]_i_2__0_n_0\,
      O => \addPostAddMantissa[5]_i_1__0_n_0\
    );
\addPostAddMantissa[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[6]\,
      I1 => \addPostAddMantissa1_reg_n_0_[5]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[5]_i_2__0_n_0\
    );
\addPostAddMantissa[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(7),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(6),
      I4 => \addPostAddMantissa[6]_i_2__0_n_0\,
      O => \addPostAddMantissa[6]_i_1__0_n_0\
    );
\addPostAddMantissa[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[7]\,
      I1 => \addPostAddMantissa1_reg_n_0_[6]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[6]_i_2__0_n_0\
    );
\addPostAddMantissa[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(8),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(7),
      I4 => \addPostAddMantissa[7]_i_2__0_n_0\,
      O => \addPostAddMantissa[7]_i_1__0_n_0\
    );
\addPostAddMantissa[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[8]\,
      I1 => \addPostAddMantissa1_reg_n_0_[7]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[7]_i_2__0_n_0\
    );
\addPostAddMantissa[8]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[3]\,
      O => \addPostAddMantissa[8]_i_10__0_n_0\
    );
\addPostAddMantissa[8]_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[2]\,
      O => \addPostAddMantissa[8]_i_11__0_n_0\
    );
\addPostAddMantissa[8]_i_12__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[1]\,
      O => \addPostAddMantissa[8]_i_12__0_n_0\
    );
\addPostAddMantissa[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(9),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(8),
      I4 => \addPostAddMantissa[8]_i_3__0_n_0\,
      O => \addPostAddMantissa[8]_i_1__0_n_0\
    );
\addPostAddMantissa[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[9]\,
      I1 => \addPostAddMantissa1_reg_n_0_[8]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[8]_i_3__0_n_0\
    );
\addPostAddMantissa[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[0]\,
      O => \addPostAddMantissa[8]_i_4__0_n_0\
    );
\addPostAddMantissa[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[8]\,
      O => \addPostAddMantissa[8]_i_5__0_n_0\
    );
\addPostAddMantissa[8]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[7]\,
      O => \addPostAddMantissa[8]_i_6__0_n_0\
    );
\addPostAddMantissa[8]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[6]\,
      O => \addPostAddMantissa[8]_i_7__0_n_0\
    );
\addPostAddMantissa[8]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[5]\,
      O => \addPostAddMantissa[8]_i_8__0_n_0\
    );
\addPostAddMantissa[8]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[4]\,
      O => \addPostAddMantissa[8]_i_9__0_n_0\
    );
\addPostAddMantissa[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(10),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(9),
      I4 => \addPostAddMantissa[9]_i_2__0_n_0\,
      O => \addPostAddMantissa[9]_i_1__0_n_0\
    );
\addPostAddMantissa[9]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[10]\,
      I1 => \addPostAddMantissa1_reg_n_0_[9]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[9]_i_2__0_n_0\
    );
\addPostAddMantissa_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[0]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[0]\,
      R => '0'
    );
\addPostAddMantissa_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[10]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[10]\,
      R => '0'
    );
\addPostAddMantissa_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[11]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[11]\,
      R => '0'
    );
\addPostAddMantissa_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[12]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[12]\,
      R => '0'
    );
\addPostAddMantissa_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[13]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[13]\,
      R => '0'
    );
\addPostAddMantissa_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[14]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[14]\,
      R => '0'
    );
\addPostAddMantissa_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[15]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[15]\,
      R => '0'
    );
\addPostAddMantissa_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[16]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[16]\,
      R => '0'
    );
\addPostAddMantissa_reg[16]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa_reg[8]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa_reg[16]_i_2__0_n_0\,
      CO(6) => \addPostAddMantissa_reg[16]_i_2__0_n_1\,
      CO(5) => \addPostAddMantissa_reg[16]_i_2__0_n_2\,
      CO(4) => \addPostAddMantissa_reg[16]_i_2__0_n_3\,
      CO(3) => \addPostAddMantissa_reg[16]_i_2__0_n_4\,
      CO(2) => \addPostAddMantissa_reg[16]_i_2__0_n_5\,
      CO(1) => \addPostAddMantissa_reg[16]_i_2__0_n_6\,
      CO(0) => \addPostAddMantissa_reg[16]_i_2__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage2.postAddMantissa0\(16 downto 9),
      S(7) => \addPostAddMantissa[16]_i_4__0_n_0\,
      S(6) => \addPostAddMantissa[16]_i_5__0_n_0\,
      S(5) => \addPostAddMantissa[16]_i_6__0_n_0\,
      S(4) => \addPostAddMantissa[16]_i_7__0_n_0\,
      S(3) => \addPostAddMantissa[16]_i_8__0_n_0\,
      S(2) => \addPostAddMantissa[16]_i_9__0_n_0\,
      S(1) => \addPostAddMantissa[16]_i_10__0_n_0\,
      S(0) => \addPostAddMantissa[16]_i_11__0_n_0\
    );
\addPostAddMantissa_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[17]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[17]\,
      R => '0'
    );
\addPostAddMantissa_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[18]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[18]\,
      R => '0'
    );
\addPostAddMantissa_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[19]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[19]\,
      R => '0'
    );
\addPostAddMantissa_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[1]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[1]\,
      R => '0'
    );
\addPostAddMantissa_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[20]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[20]\,
      R => '0'
    );
\addPostAddMantissa_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[21]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[21]\,
      R => '0'
    );
\addPostAddMantissa_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[22]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[22]\,
      R => '0'
    );
\addPostAddMantissa_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[2]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[2]\,
      R => '0'
    );
\addPostAddMantissa_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[3]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[3]\,
      R => '0'
    );
\addPostAddMantissa_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[4]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[4]\,
      R => '0'
    );
\addPostAddMantissa_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[5]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[5]\,
      R => '0'
    );
\addPostAddMantissa_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[6]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[6]\,
      R => '0'
    );
\addPostAddMantissa_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[7]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[7]\,
      R => '0'
    );
\addPostAddMantissa_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[8]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[8]\,
      R => '0'
    );
\addPostAddMantissa_reg[8]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa[8]_i_4__0_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa_reg[8]_i_2__0_n_0\,
      CO(6) => \addPostAddMantissa_reg[8]_i_2__0_n_1\,
      CO(5) => \addPostAddMantissa_reg[8]_i_2__0_n_2\,
      CO(4) => \addPostAddMantissa_reg[8]_i_2__0_n_3\,
      CO(3) => \addPostAddMantissa_reg[8]_i_2__0_n_4\,
      CO(2) => \addPostAddMantissa_reg[8]_i_2__0_n_5\,
      CO(1) => \addPostAddMantissa_reg[8]_i_2__0_n_6\,
      CO(0) => \addPostAddMantissa_reg[8]_i_2__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage2.postAddMantissa0\(8 downto 1),
      S(7) => \addPostAddMantissa[8]_i_5__0_n_0\,
      S(6) => \addPostAddMantissa[8]_i_6__0_n_0\,
      S(5) => \addPostAddMantissa[8]_i_7__0_n_0\,
      S(4) => \addPostAddMantissa[8]_i_8__0_n_0\,
      S(3) => \addPostAddMantissa[8]_i_9__0_n_0\,
      S(2) => \addPostAddMantissa[8]_i_10__0_n_0\,
      S(1) => \addPostAddMantissa[8]_i_11__0_n_0\,
      S(0) => \addPostAddMantissa[8]_i_12__0_n_0\
    );
\addPostAddMantissa_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[9]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[9]\,
      R => '0'
    );
\addRenormalizeShiftAmount[0]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEFE"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[10]\,
      I1 => \addPostAddMantissa1_reg_n_0_[8]\,
      I2 => \addRenormalizeShiftAmount[0]_i_12__0_n_0\,
      I3 => \addPostAddMantissa1_reg_n_0_[7]\,
      I4 => \addPostAddMantissa1_reg_n_0_[9]\,
      I5 => \addPostAddMantissa1_reg_n_0_[11]\,
      O => \addRenormalizeShiftAmount[0]_i_10__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF000400"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[17]\,
      I1 => \addPostAddMantissa1_reg_n_0_[14]\,
      I2 => \addPostAddMantissa1_reg_n_0_[15]\,
      I3 => \addRenormalizeShiftAmount[0]_i_13__0_n_0\,
      I4 => \addPostAddMantissa1_reg_n_0_[18]\,
      I5 => \addPostAddMantissa1_reg_n_0_[19]\,
      O => \addRenormalizeShiftAmount[0]_i_11__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55551011"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[5]\,
      I1 => \addPostAddMantissa1_reg_n_0_[3]\,
      I2 => \addPostAddMantissa1_reg_n_0_[2]\,
      I3 => \addPostAddMantissa1_reg_n_0_[1]\,
      I4 => \addPostAddMantissa1_reg_n_0_[4]\,
      I5 => \addPostAddMantissa1_reg_n_0_[6]\,
      O => \addRenormalizeShiftAmount[0]_i_12__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[23]\,
      I1 => \addPostAddMantissa1_reg_n_0_[24]\,
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \addPostAddMantissa1_reg_n_0_[21]\,
      O => \addRenormalizeShiftAmount[0]_i_13__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[0]_i_2__0_n_0\,
      I1 => \addRenormalizeShiftAmount[0]_i_3__0_n_0\,
      I2 => \addRenormalizeShiftAmount[0]_i_4__0_n_0\,
      I3 => \addPostAddMantissa1_reg_n_0_[16]\,
      I4 => \addRenormalizeShiftAmount[4]_i_7__0_n_0\,
      I5 => \addRenormalizeShiftAmount[0]_i_5__0_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_1__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C8"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(16),
      I1 => \addRenormalizeShiftAmount[4]_i_4__0_n_0\,
      I2 => \ADDStage2.postAddMantissa0\(14),
      I3 => \ADDStage2.postAddMantissa0\(15),
      O => \addRenormalizeShiftAmount[0]_i_2__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(13),
      I1 => \ADDStage2.postAddMantissa0\(15),
      I2 => \addRenormalizeShiftAmount[4]_i_4__0_n_0\,
      I3 => \ADDStage2.postAddMantissa0\(12),
      I4 => \addRenormalizeShiftAmount[0]_i_6__0_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_3__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F2"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[20]\,
      I1 => \addPostAddMantissa1_reg_n_0_[21]\,
      I2 => \addPostAddMantissa1_reg_n_0_[22]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      I4 => \addPostAddMantissa1_reg_n_0_[24]\,
      I5 => \addPostAddMantissa1_reg_n_0_[23]\,
      O => \addRenormalizeShiftAmount[0]_i_4__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAFF08"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[2]_i_5__0_n_0\,
      I1 => \ADDStage2.postAddMantissa0\(18),
      I2 => \ADDStage2.postAddMantissa0\(19),
      I3 => \addRenormalizeShiftAmount[0]_i_7__0_n_0\,
      I4 => \ADDStage2.postAddMantissa0\(20),
      I5 => \addRenormalizeShiftAmount[0]_i_8__0_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_5__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(10),
      I1 => \ADDStage2.postAddMantissa0\(8),
      I2 => \addRenormalizeShiftAmount[0]_i_9__0_n_0\,
      I3 => \ADDStage2.postAddMantissa0\(7),
      I4 => \ADDStage2.postAddMantissa0\(9),
      I5 => \ADDStage2.postAddMantissa0\(11),
      O => \addRenormalizeShiftAmount[0]_i_6__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[13]\,
      I1 => \addPostAddMantissa1_reg_n_0_[15]\,
      I2 => \addRenormalizeShiftAmount[4]_i_7__0_n_0\,
      I3 => \addPostAddMantissa1_reg_n_0_[12]\,
      I4 => \addRenormalizeShiftAmount[0]_i_10__0_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_7__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(22),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(23),
      I4 => \addRenormalizeShiftAmount[0]_i_11__0_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_8__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55551011"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(5),
      I1 => \ADDStage2.postAddMantissa0\(3),
      I2 => \ADDStage2.postAddMantissa0\(2),
      I3 => \ADDStage2.postAddMantissa0\(1),
      I4 => \ADDStage2.postAddMantissa0\(4),
      I5 => \ADDStage2.postAddMantissa0\(6),
      O => \addRenormalizeShiftAmount[0]_i_9__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111011101111"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(7),
      I1 => \ADDStage2.postAddMantissa0\(6),
      I2 => \ADDStage2.postAddMantissa0\(4),
      I3 => \ADDStage2.postAddMantissa0\(5),
      I4 => \ADDStage2.postAddMantissa0\(2),
      I5 => \ADDStage2.postAddMantissa0\(3),
      O => \addRenormalizeShiftAmount[1]_i_10__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[19]\,
      I1 => \addPostAddMantissa1_reg_n_0_[18]\,
      I2 => \addPostAddMantissa1_reg_n_0_[22]\,
      I3 => \addPostAddMantissa1_reg_n_0_[23]\,
      I4 => \addPostAddMantissa1_reg_n_0_[24]\,
      I5 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addRenormalizeShiftAmount[1]_i_11__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5554"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_13__0_n_0\,
      I1 => \addRenormalizeShiftAmount[1]_i_14__0_n_0\,
      I2 => \addPostAddMantissa1_reg_n_0_[9]\,
      I3 => \addPostAddMantissa1_reg_n_0_[8]\,
      I4 => \addPostAddMantissa1_reg_n_0_[13]\,
      I5 => \addPostAddMantissa1_reg_n_0_[12]\,
      O => \addRenormalizeShiftAmount[1]_i_12__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[10]\,
      I1 => \addPostAddMantissa1_reg_n_0_[11]\,
      O => \addRenormalizeShiftAmount[1]_i_13__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111011101111"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[7]\,
      I1 => \addPostAddMantissa1_reg_n_0_[6]\,
      I2 => \addPostAddMantissa1_reg_n_0_[4]\,
      I3 => \addPostAddMantissa1_reg_n_0_[5]\,
      I4 => \addPostAddMantissa1_reg_n_0_[2]\,
      I5 => \addPostAddMantissa1_reg_n_0_[3]\,
      O => \addRenormalizeShiftAmount[1]_i_14__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBAAAAA"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_2__0_n_0\,
      I1 => \ADDStage2.postAddMantissa0\(22),
      I2 => \ADDStage2.postAddMantissa0\(20),
      I3 => \ADDStage2.postAddMantissa0\(21),
      I4 => \addRenormalizeShiftAmount[1]_i_3__0_n_0\,
      I5 => \addRenormalizeShiftAmount[1]_i_4__0_n_0\,
      O => \addRenormalizeShiftAmount[1]_i_1__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAA8A8A8A8"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_5__0_n_0\,
      I1 => \ADDStage2.postAddMantissa0\(16),
      I2 => \ADDStage2.postAddMantissa0\(17),
      I3 => \ADDStage2.postAddMantissa0\(15),
      I4 => \ADDStage2.postAddMantissa0\(14),
      I5 => \addRenormalizeShiftAmount[1]_i_6__0_n_0\,
      O => \addRenormalizeShiftAmount[1]_i_2__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(24),
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \ADDStage2.postAddMantissa0\(23),
      O => \addRenormalizeShiftAmount[1]_i_3__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002220"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_7__0_n_0\,
      I1 => \addPostAddMantissa1_reg_n_0_[23]\,
      I2 => \addPostAddMantissa1_reg_n_0_[21]\,
      I3 => \addPostAddMantissa1_reg_n_0_[20]\,
      I4 => \addPostAddMantissa1_reg_n_0_[22]\,
      I5 => \addRenormalizeShiftAmount[1]_i_8__0_n_0\,
      O => \addRenormalizeShiftAmount[1]_i_4__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(19),
      I1 => \ADDStage2.postAddMantissa0\(18),
      I2 => \ADDStage2.postAddMantissa0\(22),
      I3 => \ADDStage2.postAddMantissa0\(23),
      I4 => \^addpostaddmantissa1_reg[25]_0\(0),
      I5 => \ADDStage2.postAddMantissa0\(24),
      O => \addRenormalizeShiftAmount[1]_i_5__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5554"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_9__0_n_0\,
      I1 => \addRenormalizeShiftAmount[1]_i_10__0_n_0\,
      I2 => \ADDStage2.postAddMantissa0\(9),
      I3 => \ADDStage2.postAddMantissa0\(8),
      I4 => \ADDStage2.postAddMantissa0\(13),
      I5 => \ADDStage2.postAddMantissa0\(12),
      O => \addRenormalizeShiftAmount[1]_i_6__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[24]\,
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addRenormalizeShiftAmount[1]_i_7__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAA8A8A8A8"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_11__0_n_0\,
      I1 => \addPostAddMantissa1_reg_n_0_[16]\,
      I2 => \addPostAddMantissa1_reg_n_0_[17]\,
      I3 => \addPostAddMantissa1_reg_n_0_[15]\,
      I4 => \addPostAddMantissa1_reg_n_0_[14]\,
      I5 => \addRenormalizeShiftAmount[1]_i_12__0_n_0\,
      O => \addRenormalizeShiftAmount[1]_i_8__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(10),
      I1 => \ADDStage2.postAddMantissa0\(11),
      O => \addRenormalizeShiftAmount[1]_i_9__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[22]\,
      O => \addRenormalizeShiftAmount[2]_i_10__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[21]\,
      O => \addRenormalizeShiftAmount[2]_i_11__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_12__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[20]\,
      O => \addRenormalizeShiftAmount[2]_i_12__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_13__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[19]\,
      O => \addRenormalizeShiftAmount[2]_i_13__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_14__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[18]\,
      O => \addRenormalizeShiftAmount[2]_i_14__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_15__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[17]\,
      O => \addRenormalizeShiftAmount[2]_i_15__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[22]\,
      I1 => \addPostAddMantissa1_reg_n_0_[20]\,
      I2 => \addPostAddMantissa1_reg_n_0_[21]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      I4 => \addPostAddMantissa1_reg_n_0_[24]\,
      I5 => \addPostAddMantissa1_reg_n_0_[23]\,
      O => \addRenormalizeShiftAmount[2]_i_16__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAB"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_11__0_n_0\,
      I1 => \addPostAddMantissa1_reg_n_0_[7]\,
      I2 => \addPostAddMantissa1_reg_n_0_[6]\,
      I3 => \addPostAddMantissa1_reg_n_0_[5]\,
      I4 => \addPostAddMantissa1_reg_n_0_[4]\,
      I5 => \addRenormalizeShiftAmount[2]_i_18__0_n_0\,
      O => \addRenormalizeShiftAmount[2]_i_17__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[14]\,
      I1 => \addPostAddMantissa1_reg_n_0_[12]\,
      I2 => \addPostAddMantissa1_reg_n_0_[15]\,
      I3 => \addPostAddMantissa1_reg_n_0_[13]\,
      O => \addRenormalizeShiftAmount[2]_i_18__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000E0000"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[2]_i_2__0_n_0\,
      I1 => \addRenormalizeShiftAmount[2]_i_3__0_n_0\,
      I2 => \ADDStage2.postAddMantissa0\(22),
      I3 => \ADDStage2.postAddMantissa0\(20),
      I4 => \addRenormalizeShiftAmount[2]_i_5__0_n_0\,
      I5 => \addRenormalizeShiftAmount[2]_i_6__0_n_0\,
      O => \addRenormalizeShiftAmount[2]_i_1__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAB"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_10__0_n_0\,
      I1 => \ADDStage2.postAddMantissa0\(7),
      I2 => \ADDStage2.postAddMantissa0\(6),
      I3 => \ADDStage2.postAddMantissa0\(5),
      I4 => \ADDStage2.postAddMantissa0\(4),
      I5 => \addRenormalizeShiftAmount[2]_i_7__0_n_0\,
      O => \addRenormalizeShiftAmount[2]_i_2__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(18),
      I1 => \ADDStage2.postAddMantissa0\(16),
      I2 => \ADDStage2.postAddMantissa0\(19),
      I3 => \ADDStage2.postAddMantissa0\(17),
      O => \addRenormalizeShiftAmount[2]_i_3__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(23),
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \ADDStage2.postAddMantissa0\(24),
      I3 => \ADDStage2.postAddMantissa0\(21),
      O => \addRenormalizeShiftAmount[2]_i_5__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[2]_i_16__0_n_0\,
      I1 => \addPostAddMantissa1_reg_n_0_[18]\,
      I2 => \addPostAddMantissa1_reg_n_0_[16]\,
      I3 => \addPostAddMantissa1_reg_n_0_[19]\,
      I4 => \addPostAddMantissa1_reg_n_0_[17]\,
      I5 => \addRenormalizeShiftAmount[2]_i_17__0_n_0\,
      O => \addRenormalizeShiftAmount[2]_i_6__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(14),
      I1 => \ADDStage2.postAddMantissa0\(12),
      I2 => \ADDStage2.postAddMantissa0\(15),
      I3 => \ADDStage2.postAddMantissa0\(13),
      O => \addRenormalizeShiftAmount[2]_i_7__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[24]\,
      O => \addRenormalizeShiftAmount[2]_i_8__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[23]\,
      O => \addRenormalizeShiftAmount[2]_i_9__0_n_0\
    );
\addRenormalizeShiftAmount[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_4__0_n_0\,
      I1 => \addRenormalizeShiftAmount[4]_i_5__0_n_0\,
      I2 => \addRenormalizeShiftAmount[4]_i_6__0_n_0\,
      I3 => \addRenormalizeShiftAmount[4]_i_7__0_n_0\,
      I4 => \addRenormalizeShiftAmount[4]_i_8__0_n_0\,
      I5 => \addRenormalizeShiftAmount[4]_i_9__0_n_0\,
      O => \addRenormalizeShiftAmount[3]_i_1__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(11),
      I1 => \ADDStage2.postAddMantissa0\(10),
      I2 => \ADDStage2.postAddMantissa0\(9),
      I3 => \ADDStage2.postAddMantissa0\(8),
      O => \addRenormalizeShiftAmount[4]_i_10__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[11]\,
      I1 => \addPostAddMantissa1_reg_n_0_[10]\,
      I2 => \addPostAddMantissa1_reg_n_0_[9]\,
      I3 => \addPostAddMantissa1_reg_n_0_[8]\,
      O => \addRenormalizeShiftAmount[4]_i_11__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^addpipelinevalidstage1\,
      I1 => \addRenormalizeShiftAmount[4]_i_3__0_n_0\,
      I2 => \^addearlyoutbypassenable1_reg_0\,
      I3 => \^addsamenumberdifferentsigns1_reg_0\,
      O => addPostAddMantissa(0)
    );
\addRenormalizeShiftAmount[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_4__0_n_0\,
      I1 => \addRenormalizeShiftAmount[4]_i_5__0_n_0\,
      I2 => \addRenormalizeShiftAmount[4]_i_6__0_n_0\,
      I3 => \addRenormalizeShiftAmount[4]_i_7__0_n_0\,
      I4 => \addRenormalizeShiftAmount[4]_i_8__0_n_0\,
      I5 => \addRenormalizeShiftAmount[4]_i_9__0_n_0\,
      O => \addRenormalizeShiftAmount[4]_i_2__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF47FFFF"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(24),
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[23]\,
      I4 => \addMaxVal1_reg_n_0_[30]\,
      I5 => \addFinalExp[7]_i_2__0_n_0\,
      O => \addRenormalizeShiftAmount[4]_i_3__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(21),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(23),
      I4 => \ADDStage2.postAddMantissa0\(19),
      I5 => \ADDStage2.postAddMantissa0\(17),
      O => \addRenormalizeShiftAmount[4]_i_4__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(20),
      I1 => \ADDStage2.postAddMantissa0\(16),
      I2 => \ADDStage2.postAddMantissa0\(22),
      I3 => \ADDStage2.postAddMantissa0\(18),
      O => \addRenormalizeShiftAmount[4]_i_5__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(13),
      I1 => \ADDStage2.postAddMantissa0\(15),
      I2 => \ADDStage2.postAddMantissa0\(12),
      I3 => \ADDStage2.postAddMantissa0\(14),
      I4 => \addRenormalizeShiftAmount[4]_i_10__0_n_0\,
      O => \addRenormalizeShiftAmount[4]_i_6__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[21]\,
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \addPostAddMantissa1_reg_n_0_[23]\,
      I4 => \addPostAddMantissa1_reg_n_0_[19]\,
      I5 => \addPostAddMantissa1_reg_n_0_[17]\,
      O => \addRenormalizeShiftAmount[4]_i_7__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[20]\,
      I1 => \addPostAddMantissa1_reg_n_0_[16]\,
      I2 => \addPostAddMantissa1_reg_n_0_[22]\,
      I3 => \addPostAddMantissa1_reg_n_0_[18]\,
      O => \addRenormalizeShiftAmount[4]_i_8__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[13]\,
      I1 => \addPostAddMantissa1_reg_n_0_[15]\,
      I2 => \addPostAddMantissa1_reg_n_0_[12]\,
      I3 => \addPostAddMantissa1_reg_n_0_[14]\,
      I4 => \addRenormalizeShiftAmount[4]_i_11__0_n_0\,
      O => \addRenormalizeShiftAmount[4]_i_9__0_n_0\
    );
\addRenormalizeShiftAmount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[0]_i_1__0_n_0\,
      Q => R(0),
      R => '0'
    );
\addRenormalizeShiftAmount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[1]_i_1__0_n_0\,
      Q => R(1),
      R => '0'
    );
\addRenormalizeShiftAmount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[2]_i_1__0_n_0\,
      Q => R(2),
      R => '0'
    );
\addRenormalizeShiftAmount_reg[2]_i_4__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa_reg[16]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_addRenormalizeShiftAmount_reg[2]_i_4__0_CO_UNCONNECTED\(7),
      CO(6) => \addRenormalizeShiftAmount_reg[2]_i_4__0_n_1\,
      CO(5) => \addRenormalizeShiftAmount_reg[2]_i_4__0_n_2\,
      CO(4) => \addRenormalizeShiftAmount_reg[2]_i_4__0_n_3\,
      CO(3) => \addRenormalizeShiftAmount_reg[2]_i_4__0_n_4\,
      CO(2) => \addRenormalizeShiftAmount_reg[2]_i_4__0_n_5\,
      CO(1) => \addRenormalizeShiftAmount_reg[2]_i_4__0_n_6\,
      CO(0) => \addRenormalizeShiftAmount_reg[2]_i_4__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage2.postAddMantissa0\(24 downto 17),
      S(7) => \addRenormalizeShiftAmount[2]_i_8__0_n_0\,
      S(6) => \addRenormalizeShiftAmount[2]_i_9__0_n_0\,
      S(5) => \addRenormalizeShiftAmount[2]_i_10__0_n_0\,
      S(4) => \addRenormalizeShiftAmount[2]_i_11__0_n_0\,
      S(3) => \addRenormalizeShiftAmount[2]_i_12__0_n_0\,
      S(2) => \addRenormalizeShiftAmount[2]_i_13__0_n_0\,
      S(1) => \addRenormalizeShiftAmount[2]_i_14__0_n_0\,
      S(0) => \addRenormalizeShiftAmount[2]_i_15__0_n_0\
    );
\addRenormalizeShiftAmount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[3]_i_1__0_n_0\,
      Q => R(3),
      R => '0'
    );
\addRenormalizeShiftAmount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[4]_i_2__0_n_0\,
      Q => R(4),
      R => '0'
    );
addSameNumberDifferentSigns0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => CO(0),
      Q => \^addsamenumberdifferentsigns0\,
      R => '0'
    );
addSameNumberDifferentSigns1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => addSameNumberDifferentSigns1_reg_1,
      Q => \^addsamenumberdifferentsigns1_reg_0\,
      R => '0'
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(16),
      O => \OADD_reg[16]_1\(7)
    );
\minusOp_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(15),
      O => \OADD_reg[16]_0\(6)
    );
\minusOp_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(14),
      O => \OADD_reg[16]_0\(5)
    );
\minusOp_carry__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(13),
      O => \OADD_reg[16]_0\(4)
    );
\minusOp_carry__0_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(12),
      O => \OADD_reg[16]_0\(3)
    );
\minusOp_carry__0_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(11),
      O => \OADD_reg[16]_0\(2)
    );
\minusOp_carry__0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(10),
      O => \OADD_reg[16]_0\(1)
    );
\minusOp_carry__0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(9),
      O => \OADD_reg[16]_0\(0)
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(15),
      O => \OADD_reg[16]_1\(6)
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(14),
      O => \OADD_reg[16]_1\(5)
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(13),
      O => \OADD_reg[16]_1\(4)
    );
\minusOp_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(12),
      O => \OADD_reg[16]_1\(3)
    );
\minusOp_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(11),
      O => \OADD_reg[16]_1\(2)
    );
\minusOp_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(10),
      O => \OADD_reg[16]_1\(1)
    );
\minusOp_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(9),
      O => \OADD_reg[16]_1\(0)
    );
\minusOp_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(16),
      O => \OADD_reg[16]_0\(7)
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(24),
      I1 => \^oadd_reg[31]_0\(31),
      I2 => \^oadd_reg[31]_0\(30),
      O => \OADD_reg[24]_0\(7)
    );
\minusOp_carry__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(30),
      I1 => \^oadd_reg[31]_0\(23),
      I2 => \^oadd_reg[31]_0\(31),
      O => \OADD_reg[30]_0\(6)
    );
\minusOp_carry__1_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(22),
      O => \OADD_reg[30]_0\(5)
    );
\minusOp_carry__1_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(21),
      O => \OADD_reg[30]_0\(4)
    );
\minusOp_carry__1_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(20),
      O => \OADD_reg[30]_0\(3)
    );
\minusOp_carry__1_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(19),
      O => \OADD_reg[30]_0\(2)
    );
\minusOp_carry__1_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(18),
      O => \OADD_reg[30]_0\(1)
    );
\minusOp_carry__1_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(17),
      O => \OADD_reg[30]_0\(0)
    );
\minusOp_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(23),
      I1 => \^oadd_reg[31]_0\(31),
      I2 => \^oadd_reg[31]_0\(30),
      O => \OADD_reg[24]_0\(6)
    );
\minusOp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(22),
      O => \OADD_reg[24]_0\(5)
    );
\minusOp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(21),
      O => \OADD_reg[24]_0\(4)
    );
\minusOp_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(20),
      O => \OADD_reg[24]_0\(3)
    );
\minusOp_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(19),
      O => \OADD_reg[24]_0\(2)
    );
\minusOp_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(18),
      O => \OADD_reg[24]_0\(1)
    );
\minusOp_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(17),
      O => \OADD_reg[24]_0\(0)
    );
\minusOp_carry__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(30),
      I1 => \^oadd_reg[31]_0\(24),
      I2 => \^oadd_reg[31]_0\(31),
      O => \OADD_reg[30]_0\(7)
    );
\minusOp_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFD"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(27),
      I1 => \^oadd_reg[31]_0\(31),
      I2 => \^oadd_reg[31]_0\(30),
      I3 => \^oadd_reg[31]_0\(26),
      O => DI(2)
    );
\minusOp_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(30),
      I1 => \^oadd_reg[31]_0\(26),
      I2 => \^oadd_reg[31]_0\(31),
      O => DI(1)
    );
\minusOp_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(25),
      I1 => \^oadd_reg[31]_0\(31),
      I2 => \^oadd_reg[31]_0\(30),
      O => DI(0)
    );
\minusOp_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAABFAABFAAFF"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(31),
      I1 => \^oadd_reg[31]_0\(29),
      I2 => \^oadd_reg[31]_0\(28),
      I3 => \^oadd_reg[31]_0\(30),
      I4 => \^oadd_reg[31]_0\(26),
      I5 => \^oadd_reg[31]_0\(27),
      O => S(5)
    );
\minusOp_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFA8FFFFFF57"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(28),
      I1 => \^oadd_reg[31]_0\(27),
      I2 => \^oadd_reg[31]_0\(26),
      I3 => \^oadd_reg[31]_0\(30),
      I4 => \^oadd_reg[31]_0\(31),
      I5 => \^oadd_reg[31]_0\(29),
      O => S(4)
    );
\minusOp_carry__2_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFF1"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(27),
      I1 => \^oadd_reg[31]_0\(26),
      I2 => \^oadd_reg[31]_0\(30),
      I3 => \^oadd_reg[31]_0\(31),
      I4 => \^oadd_reg[31]_0\(28),
      O => S(3)
    );
\minusOp_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0102"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(26),
      I1 => \^oadd_reg[31]_0\(30),
      I2 => \^oadd_reg[31]_0\(31),
      I3 => \^oadd_reg[31]_0\(27),
      O => S(2)
    );
\minusOp_carry__2_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(26),
      I1 => \^oadd_reg[31]_0\(31),
      I2 => \^oadd_reg[31]_0\(30),
      O => S(1)
    );
\minusOp_carry__2_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(30),
      I1 => \^oadd_reg[31]_0\(25),
      I2 => \^oadd_reg[31]_0\(31),
      O => S(0)
    );
minusOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(0),
      O => \OADD_reg[0]_1\
    );
minusOp_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(8),
      O => \OADD_reg[8]_0\(7)
    );
minusOp_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(7),
      O => \OADD_reg[8]_0\(6)
    );
minusOp_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(6),
      O => \OADD_reg[8]_0\(5)
    );
minusOp_carry_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(5),
      O => \OADD_reg[8]_0\(4)
    );
minusOp_carry_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(4),
      O => \OADD_reg[8]_0\(3)
    );
minusOp_carry_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(3),
      O => \OADD_reg[8]_0\(2)
    );
minusOp_carry_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(2),
      O => \OADD_reg[8]_0\(1)
    );
minusOp_carry_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(1),
      O => \OADD_reg[8]_0\(0)
    );
minusOp_carry_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF7F"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(29),
      I1 => \^oadd_reg[31]_0\(28),
      I2 => \^oadd_reg[31]_0\(23),
      I3 => minusOp_carry_i_19_n_0,
      I4 => \^oadd_reg[31]_0\(31),
      I5 => \^oadd_reg[31]_0\(30),
      O => minusOp_carry_i_18_n_0
    );
minusOp_carry_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(25),
      I1 => \^oadd_reg[31]_0\(24),
      I2 => \^oadd_reg[31]_0\(27),
      I3 => \^oadd_reg[31]_0\(26),
      O => minusOp_carry_i_19_n_0
    );
minusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(8),
      O => \OADD_reg[8]_1\(7)
    );
minusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(7),
      O => \OADD_reg[8]_1\(6)
    );
minusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(6),
      O => \OADD_reg[8]_1\(5)
    );
minusOp_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(5),
      O => \OADD_reg[8]_1\(4)
    );
minusOp_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(4),
      O => \OADD_reg[8]_1\(3)
    );
minusOp_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(3),
      O => \OADD_reg[8]_1\(2)
    );
minusOp_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(2),
      O => \OADD_reg[8]_1\(1)
    );
minusOp_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => minusOp_carry_i_18_n_0,
      I1 => \^oadd_reg[31]_0\(1),
      O => \OADD_reg[8]_1\(0)
    );
\pixelDepth[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelDepth[0]_i_2_n_0\,
      I1 => \^oadd_reg[31]_0\(0),
      O => \OADD_reg[0]_0\(0)
    );
\pixelDepth[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(25),
      I1 => \^oadd_reg[31]_0\(24),
      I2 => \^oadd_reg[31]_0\(23),
      I3 => \pixelDepth[0]_i_3_n_0\,
      I4 => \^oadd_reg[31]_0\(31),
      I5 => \^oadd_reg[31]_0\(30),
      O => \pixelDepth[0]_i_2_n_0\
    );
\pixelDepth[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(29),
      I1 => \^oadd_reg[31]_0\(28),
      I2 => \^oadd_reg[31]_0\(27),
      I3 => \^oadd_reg[31]_0\(26),
      O => \pixelDepth[0]_i_3_n_0\
    );
\pixelDepth[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(26),
      I1 => \^oadd_reg[31]_0\(27),
      I2 => \pixelDepth[30]_i_2_n_0\,
      I3 => \^oadd_reg[31]_0\(31),
      O => SR(0)
    );
\pixelDepth[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(25),
      I1 => \^oadd_reg[31]_0\(28),
      I2 => \^oadd_reg[31]_0\(23),
      I3 => \^oadd_reg[31]_0\(24),
      I4 => \^oadd_reg[31]_0\(30),
      I5 => \^oadd_reg[31]_0\(29),
      O => \pixelDepth[30]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_MUL is
  port (
    mulEarlyOutBypassEnable0_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \mulEarlyOutBypass0_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OMUL : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipelinedGoSignal_reg[4]\ : out STD_LOGIC;
    comAIsDenormal : out STD_LOGIC;
    \OMUL_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addEarlyOutBypassEnable013_out : out STD_LOGIC;
    GetFloatIsReal : out STD_LOGIC;
    \OMUL_reg[28]_0\ : out STD_LOGIC;
    addEarlyOutBypassEnable01 : out STD_LOGIC;
    addSameNumberDifferentSigns00 : out STD_LOGIC;
    \OMUL_reg[28]_1\ : out STD_LOGIC;
    \OMUL_reg[28]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \OMUL_reg[25]_0\ : out STD_LOGIC;
    \addEarlyOutBypass0[31]_i_6\ : out STD_LOGIC;
    \OMUL_reg[30]_0\ : out STD_LOGIC;
    GetFloatIsINF015_in : out STD_LOGIC;
    addEarlyOutBypassEnable00 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \OMUL_reg[30]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    addExponentDeltaAMinusB0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \interpInputB_reg[23]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \mulEarlyOutBypass2_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mulEarlyOutBypass3_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    interpGoSignal : in STD_LOGIC;
    mulResultSign0_reg_0 : in STD_LOGIC;
    mulEarlyOutBypassEnable0_reg_1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    mulResultMantissa1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mulResultMantissa1_reg_0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \mulEarlyOutBypass0_reg[31]_1\ : in STD_LOGIC;
    \interpInputB_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \interpInputB_reg[16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \interpInputB_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addEarlyOutBypass0_reg[0]\ : in STD_LOGIC;
    multResultAttr20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addEarlyOutBypass0_reg[30]\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[30]_0\ : in STD_LOGIC;
    comBIsDenormal : in STD_LOGIC;
    addEarlyOutBypassEnable0120_out : in STD_LOGIC;
    addEarlyOutBypassEnable0123_out : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addEarlyOutBypass0_reg[31]\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[31]_0\ : in STD_LOGIC;
    GetFloatIsINF013_in : in STD_LOGIC;
    \addExponentDeltaBMinusA_reg[3]\ : in STD_LOGIC;
    addSameNumberDifferentSigns0_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \OMUL_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_MUL : entity is "StandaloneFloatALU_MUL";
end MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_MUL;

architecture STRUCTURE of MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_MUL is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^getfloatisinf015_in\ : STD_LOGIC;
  signal \^getfloatisreal\ : STD_LOGIC;
  signal \^omul\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal OMUL0_in : STD_LOGIC_VECTOR ( 30 downto 22 );
  signal OMUL1 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \OMUL[0]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[10]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[11]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[12]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[13]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[14]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[15]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[16]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[17]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[18]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[19]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[1]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[20]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[21]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[22]_i_2_n_0\ : STD_LOGIC;
  signal \OMUL[22]_i_3_n_0\ : STD_LOGIC;
  signal \OMUL[22]_i_4_n_0\ : STD_LOGIC;
  signal \OMUL[22]_i_5_n_0\ : STD_LOGIC;
  signal \OMUL[23]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[24]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[25]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[26]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[26]_i_2_n_0\ : STD_LOGIC;
  signal \OMUL[27]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[27]_i_2_n_0\ : STD_LOGIC;
  signal \OMUL[28]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[28]_i_2_n_0\ : STD_LOGIC;
  signal \OMUL[28]_i_3_n_0\ : STD_LOGIC;
  signal \OMUL[29]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[29]_i_2_n_0\ : STD_LOGIC;
  signal \OMUL[2]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_2_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_3_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_4_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_5_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_6_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_7_n_0\ : STD_LOGIC;
  signal \OMUL[31]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[3]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[4]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[5]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[6]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[7]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[8]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[9]_i_1_n_0\ : STD_LOGIC;
  signal \^omul_reg[28]_0\ : STD_LOGIC;
  signal \^omul_reg[28]_2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^omul_reg[30]_0\ : STD_LOGIC;
  signal RESIZE0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \addDenormFlushedValA[30]_i_3_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[30]_i_3_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[30]_i_4_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[30]_i_6_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_21_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_22_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_23_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_26_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_27_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_8_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_9_n_0\ : STD_LOGIC;
  signal \^addearlyoutbypassenable01\ : STD_LOGIC;
  signal \^addearlyoutbypassenable013_out\ : STD_LOGIC;
  signal addExponentDeltaBMinusAShiftTooFar_i_2_n_0 : STD_LOGIC;
  signal \addExponentDeltaBMinusA[3]_i_3_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[4]_i_2_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[4]_i_3_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[5]_i_2_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[5]_i_3_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[7]_i_2_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[7]_i_3_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[7]_i_4_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[7]_i_5_n_0\ : STD_LOGIC;
  signal \^addsamenumberdifferentsigns00\ : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_10_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_11_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_12_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_13_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_14_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_15_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_16_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_17_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_18_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_19_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_20_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_21_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_22_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_23_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_4_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_5_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_6_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_7_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_8_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_9_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_1_n_6 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_1_n_7 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_2_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_2_n_1 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_2_n_2 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_2_n_3 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_2_n_4 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_2_n_5 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_2_n_6 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_2_n_7 : STD_LOGIC;
  signal \^comaisdenormal\ : STD_LOGIC;
  signal \^interpinputb_reg[23]\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_1_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_2_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_3_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_4_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_5_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_6_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_10_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_11_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_12_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_13_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_14_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_15_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_16_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_17_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_18_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_1_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_2_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_3_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_4_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_5_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_6_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_7_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_8_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_9_n_0\ : STD_LOGIC;
  signal \^mulearlyoutbypass0_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mulEarlyOutBypass0_reg_n_0_[22]\ : STD_LOGIC;
  signal \mulEarlyOutBypass0_reg_n_0_[30]\ : STD_LOGIC;
  signal mulEarlyOutBypass1 : STD_LOGIC_VECTOR ( 31 downto 22 );
  signal mulEarlyOutBypass2 : STD_LOGIC_VECTOR ( 31 downto 22 );
  signal mulEarlyOutBypass3 : STD_LOGIC_VECTOR ( 31 downto 22 );
  signal mulEarlyOutBypassEnable0_i_1_n_0 : STD_LOGIC;
  signal mulEarlyOutBypassEnable0_i_2_n_0 : STD_LOGIC;
  signal mulEarlyOutBypassEnable0_i_3_n_0 : STD_LOGIC;
  signal mulEarlyOutBypassEnable0_i_4_n_0 : STD_LOGIC;
  signal mulEarlyOutBypassEnable0_i_5_n_0 : STD_LOGIC;
  signal \^mulearlyoutbypassenable0_reg_0\ : STD_LOGIC;
  signal mulEarlyOutBypassEnable1 : STD_LOGIC;
  signal mulEarlyOutBypassEnable2 : STD_LOGIC;
  signal mulEarlyOutBypassEnable3 : STD_LOGIC;
  signal mulResultExp0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mulResultExp0[7]_i_10_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_11_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_12_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_13_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_14_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_15_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_16_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_17_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_18_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_19_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_20_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_2_n_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_3_n_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_4_n_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_5_n_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_6_n_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_7_n_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_8_n_0\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \mulResultExp0_reg[8]_i_2_n_15\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[0]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[1]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[2]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[3]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[4]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[5]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[6]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[7]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[8]\ : STD_LOGIC;
  signal mulResultExp1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal mulResultExp2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \mulResultExp3_reg_n_0_[0]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[1]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[2]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[3]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[4]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[5]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[6]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[7]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[8]\ : STD_LOGIC;
  signal mulResultMantissa10_n_100 : STD_LOGIC;
  signal mulResultMantissa10_n_101 : STD_LOGIC;
  signal mulResultMantissa10_n_102 : STD_LOGIC;
  signal mulResultMantissa10_n_103 : STD_LOGIC;
  signal mulResultMantissa10_n_104 : STD_LOGIC;
  signal mulResultMantissa10_n_105 : STD_LOGIC;
  signal mulResultMantissa10_n_106 : STD_LOGIC;
  signal mulResultMantissa10_n_107 : STD_LOGIC;
  signal mulResultMantissa10_n_108 : STD_LOGIC;
  signal mulResultMantissa10_n_109 : STD_LOGIC;
  signal mulResultMantissa10_n_110 : STD_LOGIC;
  signal mulResultMantissa10_n_111 : STD_LOGIC;
  signal mulResultMantissa10_n_112 : STD_LOGIC;
  signal mulResultMantissa10_n_113 : STD_LOGIC;
  signal mulResultMantissa10_n_114 : STD_LOGIC;
  signal mulResultMantissa10_n_115 : STD_LOGIC;
  signal mulResultMantissa10_n_116 : STD_LOGIC;
  signal mulResultMantissa10_n_117 : STD_LOGIC;
  signal mulResultMantissa10_n_118 : STD_LOGIC;
  signal mulResultMantissa10_n_119 : STD_LOGIC;
  signal mulResultMantissa10_n_120 : STD_LOGIC;
  signal mulResultMantissa10_n_121 : STD_LOGIC;
  signal mulResultMantissa10_n_122 : STD_LOGIC;
  signal mulResultMantissa10_n_123 : STD_LOGIC;
  signal mulResultMantissa10_n_124 : STD_LOGIC;
  signal mulResultMantissa10_n_125 : STD_LOGIC;
  signal mulResultMantissa10_n_126 : STD_LOGIC;
  signal mulResultMantissa10_n_127 : STD_LOGIC;
  signal mulResultMantissa10_n_128 : STD_LOGIC;
  signal mulResultMantissa10_n_129 : STD_LOGIC;
  signal mulResultMantissa10_n_130 : STD_LOGIC;
  signal mulResultMantissa10_n_131 : STD_LOGIC;
  signal mulResultMantissa10_n_132 : STD_LOGIC;
  signal mulResultMantissa10_n_133 : STD_LOGIC;
  signal mulResultMantissa10_n_134 : STD_LOGIC;
  signal mulResultMantissa10_n_135 : STD_LOGIC;
  signal mulResultMantissa10_n_136 : STD_LOGIC;
  signal mulResultMantissa10_n_137 : STD_LOGIC;
  signal mulResultMantissa10_n_138 : STD_LOGIC;
  signal mulResultMantissa10_n_139 : STD_LOGIC;
  signal mulResultMantissa10_n_140 : STD_LOGIC;
  signal mulResultMantissa10_n_141 : STD_LOGIC;
  signal mulResultMantissa10_n_142 : STD_LOGIC;
  signal mulResultMantissa10_n_143 : STD_LOGIC;
  signal mulResultMantissa10_n_144 : STD_LOGIC;
  signal mulResultMantissa10_n_145 : STD_LOGIC;
  signal mulResultMantissa10_n_146 : STD_LOGIC;
  signal mulResultMantissa10_n_147 : STD_LOGIC;
  signal mulResultMantissa10_n_148 : STD_LOGIC;
  signal mulResultMantissa10_n_149 : STD_LOGIC;
  signal mulResultMantissa10_n_150 : STD_LOGIC;
  signal mulResultMantissa10_n_151 : STD_LOGIC;
  signal mulResultMantissa10_n_152 : STD_LOGIC;
  signal mulResultMantissa10_n_153 : STD_LOGIC;
  signal mulResultMantissa10_n_58 : STD_LOGIC;
  signal mulResultMantissa10_n_59 : STD_LOGIC;
  signal mulResultMantissa10_n_60 : STD_LOGIC;
  signal mulResultMantissa10_n_61 : STD_LOGIC;
  signal mulResultMantissa10_n_62 : STD_LOGIC;
  signal mulResultMantissa10_n_63 : STD_LOGIC;
  signal mulResultMantissa10_n_64 : STD_LOGIC;
  signal mulResultMantissa10_n_65 : STD_LOGIC;
  signal mulResultMantissa10_n_66 : STD_LOGIC;
  signal mulResultMantissa10_n_67 : STD_LOGIC;
  signal mulResultMantissa10_n_68 : STD_LOGIC;
  signal mulResultMantissa10_n_69 : STD_LOGIC;
  signal mulResultMantissa10_n_70 : STD_LOGIC;
  signal mulResultMantissa10_n_71 : STD_LOGIC;
  signal mulResultMantissa10_n_72 : STD_LOGIC;
  signal mulResultMantissa10_n_73 : STD_LOGIC;
  signal mulResultMantissa10_n_74 : STD_LOGIC;
  signal mulResultMantissa10_n_75 : STD_LOGIC;
  signal mulResultMantissa10_n_76 : STD_LOGIC;
  signal mulResultMantissa10_n_77 : STD_LOGIC;
  signal mulResultMantissa10_n_78 : STD_LOGIC;
  signal mulResultMantissa10_n_79 : STD_LOGIC;
  signal mulResultMantissa10_n_80 : STD_LOGIC;
  signal mulResultMantissa10_n_81 : STD_LOGIC;
  signal mulResultMantissa10_n_82 : STD_LOGIC;
  signal mulResultMantissa10_n_83 : STD_LOGIC;
  signal mulResultMantissa10_n_84 : STD_LOGIC;
  signal mulResultMantissa10_n_85 : STD_LOGIC;
  signal mulResultMantissa10_n_86 : STD_LOGIC;
  signal mulResultMantissa10_n_87 : STD_LOGIC;
  signal mulResultMantissa10_n_88 : STD_LOGIC;
  signal mulResultMantissa10_n_89 : STD_LOGIC;
  signal mulResultMantissa10_n_90 : STD_LOGIC;
  signal mulResultMantissa10_n_91 : STD_LOGIC;
  signal mulResultMantissa10_n_92 : STD_LOGIC;
  signal mulResultMantissa10_n_93 : STD_LOGIC;
  signal mulResultMantissa10_n_94 : STD_LOGIC;
  signal mulResultMantissa10_n_95 : STD_LOGIC;
  signal mulResultMantissa10_n_96 : STD_LOGIC;
  signal mulResultMantissa10_n_97 : STD_LOGIC;
  signal mulResultMantissa10_n_98 : STD_LOGIC;
  signal mulResultMantissa10_n_99 : STD_LOGIC;
  signal \mulResultMantissa1_reg__0\ : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal mulResultMantissa1_reg_n_100 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_101 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_102 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_103 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_104 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_105 : STD_LOGIC;
  signal mulResultMantissa2 : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal mulResultSign0 : STD_LOGIC;
  signal mulResultSign1 : STD_LOGIC;
  signal mulResultSign2 : STD_LOGIC;
  signal mulResultSign3 : STD_LOGIC;
  signal NLW_addSameNumberDifferentSigns0_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_addSameNumberDifferentSigns0_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_addSameNumberDifferentSigns0_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_mulResultExp0_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_mulResultExp0_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_mulResultMantissa10_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mulResultMantissa10_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mulResultMantissa10_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mulResultMantissa10_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mulResultMantissa1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mulResultMantissa1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mulResultMantissa1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mulResultMantissa1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_mulResultMantissa1_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mulResultMantissa1_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \OMUL[22]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \OMUL[26]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \OMUL[27]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \OMUL[28]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \OMUL[28]_i_3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \OMUL[29]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \OMUL[29]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \OMUL[30]_i_6\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \addDenormFlushedValA[30]_i_3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[23]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[30]_i_6\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_10\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_14\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of addEarlyOutBypassEnable0_i_2 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \addExponentDeltaBMinusA[3]_i_3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \addExponentDeltaBMinusA[4]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \addExponentDeltaBMinusA[5]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \addExponentDeltaBMinusA[7]_i_3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[22]_i_4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[22]_i_5\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[22]_i_6\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[30]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[30]_i_4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[30]_i_5\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[30]_i_7\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of mulEarlyOutBypassEnable0_i_2 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of mulEarlyOutBypassEnable0_i_3 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mulResultExp0[7]_i_18\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \mulResultExp0[7]_i_19\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \mulResultExp0[7]_i_20\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \mulResultExp0[8]_i_4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mulResultExp0[8]_i_6\ : label is "soft_lutpair158";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of mulResultMantissa10 : label is "YES";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mulResultMantissa10 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of mulResultMantissa10_i_10 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of mulResultMantissa10_i_11 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of mulResultMantissa10_i_12 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of mulResultMantissa10_i_13 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of mulResultMantissa10_i_14 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of mulResultMantissa10_i_15 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of mulResultMantissa10_i_16 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of mulResultMantissa10_i_17 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of mulResultMantissa10_i_2 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of mulResultMantissa10_i_3 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of mulResultMantissa10_i_4 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of mulResultMantissa10_i_5 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of mulResultMantissa10_i_6 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of mulResultMantissa10_i_7 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of mulResultMantissa10_i_8 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of mulResultMantissa10_i_9 : label is "soft_lutpair171";
begin
  D(16 downto 0) <= \^d\(16 downto 0);
  GetFloatIsINF015_in <= \^getfloatisinf015_in\;
  GetFloatIsReal <= \^getfloatisreal\;
  OMUL(31 downto 0) <= \^omul\(31 downto 0);
  \OMUL_reg[28]_0\ <= \^omul_reg[28]_0\;
  \OMUL_reg[28]_2\(5 downto 0) <= \^omul_reg[28]_2\(5 downto 0);
  \OMUL_reg[30]_0\ <= \^omul_reg[30]_0\;
  addEarlyOutBypassEnable01 <= \^addearlyoutbypassenable01\;
  addEarlyOutBypassEnable013_out <= \^addearlyoutbypassenable013_out\;
  addSameNumberDifferentSigns00 <= \^addsamenumberdifferentsigns00\;
  comAIsDenormal <= \^comaisdenormal\;
  \interpInputB_reg[23]\ <= \^interpinputb_reg[23]\;
  \mulEarlyOutBypass0_reg[31]_0\(0) <= \^mulearlyoutbypass0_reg[31]_0\(0);
  mulEarlyOutBypassEnable0_reg_0 <= \^mulearlyoutbypassenable0_reg_0\;
\OMUL[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(0),
      I2 => OMUL1(1),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[0]_i_1_n_0\
    );
\OMUL[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(10),
      I2 => OMUL1(11),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[10]_i_1_n_0\
    );
\OMUL[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(11),
      I2 => OMUL1(12),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[11]_i_1_n_0\
    );
\OMUL[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(12),
      I2 => OMUL1(13),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[12]_i_1_n_0\
    );
\OMUL[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(13),
      I2 => OMUL1(14),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[13]_i_1_n_0\
    );
\OMUL[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(14),
      I2 => OMUL1(15),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[14]_i_1_n_0\
    );
\OMUL[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(15),
      I2 => OMUL1(16),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[15]_i_1_n_0\
    );
\OMUL[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(16),
      I2 => OMUL1(17),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[16]_i_1_n_0\
    );
\OMUL[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(17),
      I2 => OMUL1(18),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[17]_i_1_n_0\
    );
\OMUL[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(18),
      I2 => OMUL1(19),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[18]_i_1_n_0\
    );
\OMUL[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(19),
      I2 => OMUL1(20),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[19]_i_1_n_0\
    );
\OMUL[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(1),
      I2 => OMUL1(2),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[1]_i_1_n_0\
    );
\OMUL[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(20),
      I2 => OMUL1(21),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[20]_i_1_n_0\
    );
\OMUL[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(21),
      I2 => OMUL1(22),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[21]_i_1_n_0\
    );
\OMUL[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \OMUL[30]_i_4_n_0\,
      I1 => \mulResultExp3_reg_n_0_[7]\,
      I2 => \mulResultExp3_reg_n_0_[8]\,
      I3 => \OMUL_reg[0]_0\,
      I4 => mulEarlyOutBypassEnable3,
      O => OMUL0_in(22)
    );
\OMUL[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0AA0000"
    )
        port map (
      I0 => OMUL1(22),
      I1 => \OMUL[22]_i_3_n_0\,
      I2 => OMUL1(23),
      I3 => OMUL1(24),
      I4 => \OMUL[30]_i_5_n_0\,
      I5 => \OMUL[22]_i_4_n_0\,
      O => \OMUL[22]_i_2_n_0\
    );
\OMUL[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[1]\,
      I1 => \mulResultExp3_reg_n_0_[8]\,
      I2 => \mulResultExp3_reg_n_0_[0]\,
      I3 => \OMUL[22]_i_5_n_0\,
      O => \OMUL[22]_i_3_n_0\
    );
\OMUL[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mulEarlyOutBypassEnable3,
      I1 => mulEarlyOutBypass3(22),
      O => \OMUL[22]_i_4_n_0\
    );
\OMUL[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[6]\,
      I1 => \mulResultExp3_reg_n_0_[5]\,
      I2 => \mulResultExp3_reg_n_0_[7]\,
      I3 => \mulResultExp3_reg_n_0_[2]\,
      I4 => \mulResultExp3_reg_n_0_[3]\,
      I5 => \mulResultExp3_reg_n_0_[4]\,
      O => \OMUL[22]_i_5_n_0\
    );
\OMUL[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF828282"
    )
        port map (
      I0 => \OMUL[30]_i_5_n_0\,
      I1 => OMUL1(24),
      I2 => \mulResultExp3_reg_n_0_[0]\,
      I3 => mulEarlyOutBypassEnable3,
      I4 => mulEarlyOutBypass3(30),
      I5 => \OMUL[30]_i_4_n_0\,
      O => \OMUL[23]_i_1_n_0\
    );
\OMUL[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA802"
    )
        port map (
      I0 => \OMUL[30]_i_5_n_0\,
      I1 => \mulResultExp3_reg_n_0_[0]\,
      I2 => OMUL1(24),
      I3 => \mulResultExp3_reg_n_0_[1]\,
      I4 => \OMUL[28]_i_3_n_0\,
      I5 => \OMUL[30]_i_4_n_0\,
      O => \OMUL[24]_i_1_n_0\
    );
\OMUL[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF282828"
    )
        port map (
      I0 => \OMUL[30]_i_5_n_0\,
      I1 => \OMUL[26]_i_2_n_0\,
      I2 => \mulResultExp3_reg_n_0_[2]\,
      I3 => mulEarlyOutBypassEnable3,
      I4 => mulEarlyOutBypass3(30),
      I5 => \OMUL[30]_i_4_n_0\,
      O => \OMUL[25]_i_1_n_0\
    );
\OMUL[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA208"
    )
        port map (
      I0 => \OMUL[30]_i_5_n_0\,
      I1 => \OMUL[26]_i_2_n_0\,
      I2 => \mulResultExp3_reg_n_0_[2]\,
      I3 => \mulResultExp3_reg_n_0_[3]\,
      I4 => \OMUL[28]_i_3_n_0\,
      I5 => \OMUL[30]_i_4_n_0\,
      O => \OMUL[26]_i_1_n_0\
    );
\OMUL[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => OMUL1(24),
      I1 => \mulResultExp3_reg_n_0_[0]\,
      I2 => \mulResultExp3_reg_n_0_[1]\,
      O => \OMUL[26]_i_2_n_0\
    );
\OMUL[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA082"
    )
        port map (
      I0 => \OMUL[30]_i_5_n_0\,
      I1 => \OMUL[27]_i_2_n_0\,
      I2 => \mulResultExp3_reg_n_0_[4]\,
      I3 => OMUL1(24),
      I4 => \OMUL[28]_i_3_n_0\,
      I5 => \OMUL[30]_i_4_n_0\,
      O => \OMUL[27]_i_1_n_0\
    );
\OMUL[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[3]\,
      I1 => \mulResultExp3_reg_n_0_[2]\,
      I2 => \mulResultExp3_reg_n_0_[0]\,
      I3 => \mulResultExp3_reg_n_0_[1]\,
      O => \OMUL[27]_i_2_n_0\
    );
\OMUL[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA802"
    )
        port map (
      I0 => \OMUL[30]_i_5_n_0\,
      I1 => OMUL1(24),
      I2 => \OMUL[28]_i_2_n_0\,
      I3 => \mulResultExp3_reg_n_0_[5]\,
      I4 => \OMUL[28]_i_3_n_0\,
      I5 => \OMUL[30]_i_4_n_0\,
      O => \OMUL[28]_i_1_n_0\
    );
\OMUL[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[4]\,
      I1 => \mulResultExp3_reg_n_0_[1]\,
      I2 => \mulResultExp3_reg_n_0_[0]\,
      I3 => \mulResultExp3_reg_n_0_[2]\,
      I4 => \mulResultExp3_reg_n_0_[3]\,
      O => \OMUL[28]_i_2_n_0\
    );
\OMUL[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mulEarlyOutBypassEnable3,
      I1 => mulEarlyOutBypass3(30),
      O => \OMUL[28]_i_3_n_0\
    );
\OMUL[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F222"
    )
        port map (
      I0 => \OMUL[30]_i_5_n_0\,
      I1 => \OMUL[29]_i_2_n_0\,
      I2 => mulEarlyOutBypassEnable3,
      I3 => mulEarlyOutBypass3(30),
      I4 => \OMUL[30]_i_4_n_0\,
      O => \OMUL[29]_i_1_n_0\
    );
\OMUL[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[6]\,
      I1 => OMUL1(24),
      I2 => \mulResultExp3_reg_n_0_[5]\,
      I3 => \OMUL[28]_i_2_n_0\,
      O => \OMUL[29]_i_2_n_0\
    );
\OMUL[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(2),
      I2 => OMUL1(3),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[2]_i_1_n_0\
    );
\OMUL[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => mulEarlyOutBypassEnable3,
      I1 => \OMUL_reg[0]_0\,
      I2 => \mulResultExp3_reg_n_0_[8]\,
      I3 => \mulResultExp3_reg_n_0_[7]\,
      O => OMUL0_in(30)
    );
\OMUL[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OMUL_reg[0]_0\,
      I1 => \OMUL[30]_i_4_n_0\,
      O => \OMUL[30]_i_2_n_0\
    );
\OMUL[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF828282"
    )
        port map (
      I0 => \OMUL[30]_i_5_n_0\,
      I1 => \OMUL[30]_i_6_n_0\,
      I2 => \mulResultExp3_reg_n_0_[7]\,
      I3 => mulEarlyOutBypassEnable3,
      I4 => mulEarlyOutBypass3(30),
      I5 => \OMUL[30]_i_4_n_0\,
      O => \OMUL[30]_i_3_n_0\
    );
\OMUL[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40400040"
    )
        port map (
      I0 => mulEarlyOutBypassEnable3,
      I1 => \OMUL_reg[0]_0\,
      I2 => \mulResultExp3_reg_n_0_[8]\,
      I3 => \mulResultExp3_reg_n_0_[7]\,
      I4 => \OMUL[30]_i_7_n_0\,
      O => \OMUL[30]_i_4_n_0\
    );
\OMUL[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0043"
    )
        port map (
      I0 => \OMUL[30]_i_7_n_0\,
      I1 => \mulResultExp3_reg_n_0_[7]\,
      I2 => \mulResultExp3_reg_n_0_[8]\,
      I3 => mulEarlyOutBypassEnable3,
      O => \OMUL[30]_i_5_n_0\
    );
\OMUL[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[5]\,
      I1 => \mulResultExp3_reg_n_0_[6]\,
      I2 => OMUL1(24),
      I3 => \OMUL[28]_i_2_n_0\,
      O => \OMUL[30]_i_6_n_0\
    );
\OMUL[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[5]\,
      I1 => \mulResultExp3_reg_n_0_[6]\,
      I2 => \mulResultExp3_reg_n_0_[1]\,
      I3 => \mulResultExp3_reg_n_0_[4]\,
      I4 => \mulResultExp3_reg_n_0_[3]\,
      I5 => \mulResultExp3_reg_n_0_[2]\,
      O => \OMUL[30]_i_7_n_0\
    );
\OMUL[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mulEarlyOutBypass3(31),
      I1 => mulEarlyOutBypassEnable3,
      I2 => mulResultSign3,
      I3 => \OMUL_reg[0]_0\,
      I4 => \^omul\(31),
      O => \OMUL[31]_i_1_n_0\
    );
\OMUL[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(3),
      I2 => OMUL1(4),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[3]_i_1_n_0\
    );
\OMUL[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(4),
      I2 => OMUL1(5),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[4]_i_1_n_0\
    );
\OMUL[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(5),
      I2 => OMUL1(6),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[5]_i_1_n_0\
    );
\OMUL[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(6),
      I2 => OMUL1(7),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[6]_i_1_n_0\
    );
\OMUL[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(7),
      I2 => OMUL1(8),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[7]_i_1_n_0\
    );
\OMUL[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(8),
      I2 => OMUL1(9),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[8]_i_1_n_0\
    );
\OMUL[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(9),
      I2 => OMUL1(10),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[9]_i_1_n_0\
    );
\OMUL_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[0]_i_1_n_0\,
      Q => \^omul\(0),
      R => OMUL0_in(22)
    );
\OMUL_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[10]_i_1_n_0\,
      Q => \^omul\(10),
      R => OMUL0_in(22)
    );
\OMUL_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[11]_i_1_n_0\,
      Q => \^omul\(11),
      R => OMUL0_in(22)
    );
\OMUL_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[12]_i_1_n_0\,
      Q => \^omul\(12),
      R => OMUL0_in(22)
    );
\OMUL_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[13]_i_1_n_0\,
      Q => \^omul\(13),
      R => OMUL0_in(22)
    );
\OMUL_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[14]_i_1_n_0\,
      Q => \^omul\(14),
      R => OMUL0_in(22)
    );
\OMUL_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[15]_i_1_n_0\,
      Q => \^omul\(15),
      R => OMUL0_in(22)
    );
\OMUL_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[16]_i_1_n_0\,
      Q => \^omul\(16),
      R => OMUL0_in(22)
    );
\OMUL_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[17]_i_1_n_0\,
      Q => \^omul\(17),
      R => OMUL0_in(22)
    );
\OMUL_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[18]_i_1_n_0\,
      Q => \^omul\(18),
      R => OMUL0_in(22)
    );
\OMUL_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[19]_i_1_n_0\,
      Q => \^omul\(19),
      R => OMUL0_in(22)
    );
\OMUL_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[1]_i_1_n_0\,
      Q => \^omul\(1),
      R => OMUL0_in(22)
    );
\OMUL_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[20]_i_1_n_0\,
      Q => \^omul\(20),
      R => OMUL0_in(22)
    );
\OMUL_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[21]_i_1_n_0\,
      Q => \^omul\(21),
      R => OMUL0_in(22)
    );
\OMUL_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[22]_i_2_n_0\,
      Q => \^omul\(22),
      R => OMUL0_in(22)
    );
\OMUL_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2_n_0\,
      D => \OMUL[23]_i_1_n_0\,
      Q => \^omul\(23),
      S => OMUL0_in(30)
    );
\OMUL_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2_n_0\,
      D => \OMUL[24]_i_1_n_0\,
      Q => \^omul\(24),
      S => OMUL0_in(30)
    );
\OMUL_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2_n_0\,
      D => \OMUL[25]_i_1_n_0\,
      Q => \^omul\(25),
      S => OMUL0_in(30)
    );
\OMUL_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2_n_0\,
      D => \OMUL[26]_i_1_n_0\,
      Q => \^omul\(26),
      S => OMUL0_in(30)
    );
\OMUL_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2_n_0\,
      D => \OMUL[27]_i_1_n_0\,
      Q => \^omul\(27),
      S => OMUL0_in(30)
    );
\OMUL_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2_n_0\,
      D => \OMUL[28]_i_1_n_0\,
      Q => \^omul\(28),
      S => OMUL0_in(30)
    );
\OMUL_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2_n_0\,
      D => \OMUL[29]_i_1_n_0\,
      Q => \^omul\(29),
      S => OMUL0_in(30)
    );
\OMUL_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[2]_i_1_n_0\,
      Q => \^omul\(2),
      R => OMUL0_in(22)
    );
\OMUL_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2_n_0\,
      D => \OMUL[30]_i_3_n_0\,
      Q => \^omul\(30),
      S => OMUL0_in(30)
    );
\OMUL_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \OMUL[31]_i_1_n_0\,
      Q => \^omul\(31),
      R => '0'
    );
\OMUL_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[3]_i_1_n_0\,
      Q => \^omul\(3),
      R => OMUL0_in(22)
    );
\OMUL_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[4]_i_1_n_0\,
      Q => \^omul\(4),
      R => OMUL0_in(22)
    );
\OMUL_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[5]_i_1_n_0\,
      Q => \^omul\(5),
      R => OMUL0_in(22)
    );
\OMUL_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[6]_i_1_n_0\,
      Q => \^omul\(6),
      R => OMUL0_in(22)
    );
\OMUL_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[7]_i_1_n_0\,
      Q => \^omul\(7),
      R => OMUL0_in(22)
    );
\OMUL_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[8]_i_1_n_0\,
      Q => \^omul\(8),
      R => OMUL0_in(22)
    );
\OMUL_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[0]_0\,
      D => \OMUL[9]_i_1_n_0\,
      Q => \^omul\(9),
      R => OMUL0_in(22)
    );
addALessThanB_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^omul\(30),
      I1 => multResultAttr20(30),
      O => \OMUL_reg[30]_1\(4)
    );
addALessThanB_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(27),
      I1 => multResultAttr20(27),
      I2 => multResultAttr20(26),
      I3 => \^omul\(26),
      O => \OMUL_reg[30]_1\(3)
    );
addALessThanB_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(20),
      I1 => multResultAttr20(20),
      I2 => multResultAttr20(21),
      I3 => \^omul\(21),
      O => \OMUL_reg[30]_1\(2)
    );
addALessThanB_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(18),
      I1 => multResultAttr20(18),
      I2 => multResultAttr20(19),
      I3 => \^omul\(19),
      O => \OMUL_reg[30]_1\(1)
    );
addALessThanB_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(16),
      I1 => multResultAttr20(16),
      I2 => multResultAttr20(17),
      I3 => \^omul\(17),
      O => \OMUL_reg[30]_1\(0)
    );
addALessThanB_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(14),
      I1 => multResultAttr20(14),
      I2 => multResultAttr20(15),
      I3 => \^omul\(15),
      O => S(7)
    );
addALessThanB_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(12),
      I1 => multResultAttr20(12),
      I2 => multResultAttr20(13),
      I3 => \^omul\(13),
      O => S(6)
    );
addALessThanB_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(10),
      I1 => multResultAttr20(10),
      I2 => multResultAttr20(11),
      I3 => \^omul\(11),
      O => S(5)
    );
addALessThanB_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(8),
      I1 => multResultAttr20(8),
      I2 => multResultAttr20(9),
      I3 => \^omul\(9),
      O => S(4)
    );
addALessThanB_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(6),
      I1 => multResultAttr20(6),
      I2 => multResultAttr20(7),
      I3 => \^omul\(7),
      O => S(3)
    );
addALessThanB_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(4),
      I1 => multResultAttr20(4),
      I2 => multResultAttr20(5),
      I3 => \^omul\(5),
      O => S(2)
    );
addALessThanB_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(2),
      I1 => multResultAttr20(2),
      I2 => multResultAttr20(3),
      I3 => \^omul\(3),
      O => S(1)
    );
addALessThanB_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(0),
      I1 => multResultAttr20(0),
      I2 => multResultAttr20(1),
      I3 => \^omul\(1),
      O => S(0)
    );
addALessThanB_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^omul\(29),
      I1 => \^omul\(28),
      I2 => multResultAttr20(28),
      I3 => multResultAttr20(29),
      O => DI(1)
    );
addALessThanB_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^omul\(25),
      I1 => \^omul\(24),
      I2 => multResultAttr20(24),
      I3 => multResultAttr20(25),
      O => DI(0)
    );
\addDenormFlushedValA[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^comaisdenormal\,
      I1 => Q(0),
      O => \pipelinedGoSignal_reg[4]\
    );
\addDenormFlushedValA[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^omul\(27),
      I1 => \^omul\(30),
      I2 => \^omul\(28),
      I3 => \^omul\(29),
      I4 => \addDenormFlushedValA[30]_i_3_n_0\,
      O => \^comaisdenormal\
    );
\addDenormFlushedValA[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^omul\(24),
      I1 => \^omul\(23),
      I2 => \^omul\(26),
      I3 => \^omul\(25),
      O => \addDenormFlushedValA[30]_i_3_n_0\
    );
\addEarlyOutBypass0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(0),
      I3 => \^omul\(0),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(0)
    );
\addEarlyOutBypass0[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(10),
      I3 => \^omul\(10),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(10)
    );
\addEarlyOutBypass0[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(11),
      I3 => \^omul\(11),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(11)
    );
\addEarlyOutBypass0[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(12),
      I3 => \^omul\(12),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(12)
    );
\addEarlyOutBypass0[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(13),
      I3 => \^omul\(13),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(13)
    );
\addEarlyOutBypass0[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(14),
      I3 => \^omul\(14),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(14)
    );
\addEarlyOutBypass0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(15),
      I3 => \^omul\(15),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(15)
    );
\addEarlyOutBypass0[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(16),
      I3 => \^omul\(16),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(16)
    );
\addEarlyOutBypass0[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(17),
      I3 => \^omul\(17),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(17)
    );
\addEarlyOutBypass0[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(18),
      I3 => \^omul\(18),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(18)
    );
\addEarlyOutBypass0[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(19),
      I3 => \^omul\(19),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(19)
    );
\addEarlyOutBypass0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(1),
      I3 => \^omul\(1),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(1)
    );
\addEarlyOutBypass0[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(20),
      I3 => \^omul\(20),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(20)
    );
\addEarlyOutBypass0[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(21),
      I3 => \^omul\(21),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(21)
    );
\addEarlyOutBypass0[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(22),
      I3 => \^omul\(22),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(22)
    );
\addEarlyOutBypass0[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(23),
      I3 => \^omul\(23),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(23)
    );
\addEarlyOutBypass0[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(24),
      I3 => \^omul\(24),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(24)
    );
\addEarlyOutBypass0[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(25),
      I3 => \^omul\(25),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(25)
    );
\addEarlyOutBypass0[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(26),
      I3 => \^omul\(26),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(26)
    );
\addEarlyOutBypass0[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(27),
      I3 => \^omul\(27),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(27)
    );
\addEarlyOutBypass0[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(28),
      I3 => \^omul\(28),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(28)
    );
\addEarlyOutBypass0[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(29),
      I3 => \^omul\(29),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(29)
    );
\addEarlyOutBypass0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(2),
      I3 => \^omul\(2),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(2)
    );
\addEarlyOutBypass0[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(30),
      I3 => \^omul\(30),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(30)
    );
\addEarlyOutBypass0[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[30]\,
      I1 => \addEarlyOutBypass0_reg[30]_0\,
      I2 => \^addearlyoutbypassenable013_out\,
      I3 => \^getfloatisreal\,
      I4 => \^omul_reg[28]_0\,
      O => \addEarlyOutBypass0[30]_i_3_n_0\
    );
\addEarlyOutBypass0[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003332FFFFFFFE"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_6_n_0\,
      I1 => \^addearlyoutbypassenable013_out\,
      I2 => addEarlyOutBypassEnable0120_out,
      I3 => addEarlyOutBypassEnable0123_out,
      I4 => \^addearlyoutbypassenable01\,
      I5 => \^getfloatisreal\,
      O => \addEarlyOutBypass0[30]_i_4_n_0\
    );
\addEarlyOutBypass0[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005115"
    )
        port map (
      I0 => sel0(0),
      I1 => \^addsamenumberdifferentsigns00\,
      I2 => \^omul\(31),
      I3 => multResultAttr20(31),
      I4 => \^comaisdenormal\,
      O => \addEarlyOutBypass0[30]_i_6_n_0\
    );
\addEarlyOutBypass0[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^omul\(28),
      I1 => \^omul\(29),
      I2 => \^omul\(27),
      I3 => \^omul\(30),
      I4 => \addExponentDeltaBMinusA[5]_i_2_n_0\,
      O => \^getfloatisreal\
    );
\addEarlyOutBypass0[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_21_n_0\,
      I1 => \addEarlyOutBypass0[31]_i_22_n_0\,
      I2 => \^omul\(20),
      I3 => \^omul\(22),
      I4 => \^omul\(17),
      I5 => \addEarlyOutBypass0[31]_i_23_n_0\,
      O => \^getfloatisinf015_in\
    );
\addEarlyOutBypass0[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \addExponentDeltaBMinusA[5]_i_2_n_0\,
      I1 => \^omul\(30),
      I2 => \^omul\(27),
      I3 => \^omul\(29),
      I4 => \^omul\(28),
      O => \^omul_reg[30]_0\
    );
\addEarlyOutBypass0[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888088808880"
    )
        port map (
      I0 => \^omul_reg[30]_0\,
      I1 => \^getfloatisinf015_in\,
      I2 => \addEarlyOutBypass0_reg[31]\,
      I3 => \addEarlyOutBypass0_reg[31]_0\,
      I4 => GetFloatIsINF013_in,
      I5 => \^getfloatisreal\,
      O => \^addearlyoutbypassenable013_out\
    );
\addEarlyOutBypass0[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22202220222F2220"
    )
        port map (
      I0 => \^omul_reg[30]_0\,
      I1 => \^getfloatisinf015_in\,
      I2 => \addEarlyOutBypass0_reg[31]\,
      I3 => \addEarlyOutBypass0_reg[31]_0\,
      I4 => \^getfloatisreal\,
      I5 => GetFloatIsINF013_in,
      O => \^addearlyoutbypassenable01\
    );
\addEarlyOutBypass0[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFCFCFCFCFC"
    )
        port map (
      I0 => multResultAttr20(31),
      I1 => \addEarlyOutBypass0[31]_i_8_n_0\,
      I2 => \addEarlyOutBypass0[31]_i_9_n_0\,
      I3 => \^getfloatisreal\,
      I4 => \^omul\(31),
      I5 => \^omul_reg[28]_0\,
      O => \OMUL_reg[31]_0\(31)
    );
\addEarlyOutBypass0[31]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^omul\(12),
      I1 => \^omul\(13),
      I2 => \^omul\(14),
      I3 => \^omul\(15),
      I4 => \addEarlyOutBypass0[31]_i_26_n_0\,
      O => \addEarlyOutBypass0[31]_i_21_n_0\
    );
\addEarlyOutBypass0[31]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^omul\(2),
      I1 => \^omul\(3),
      I2 => \^omul\(0),
      I3 => \^omul\(1),
      I4 => \addEarlyOutBypass0[31]_i_27_n_0\,
      O => \addEarlyOutBypass0[31]_i_22_n_0\
    );
\addEarlyOutBypass0[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^omul\(19),
      I1 => \^omul\(16),
      I2 => \^omul\(21),
      I3 => \^omul\(18),
      O => \addEarlyOutBypass0[31]_i_23_n_0\
    );
\addEarlyOutBypass0[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^omul\(11),
      I1 => \^omul\(10),
      I2 => \^omul\(9),
      I3 => \^omul\(8),
      O => \addEarlyOutBypass0[31]_i_26_n_0\
    );
\addEarlyOutBypass0[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^omul\(7),
      I1 => \^omul\(6),
      I2 => \^omul\(5),
      I3 => \^omul\(4),
      O => \addEarlyOutBypass0[31]_i_27_n_0\
    );
\addEarlyOutBypass0[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^getfloatisreal\,
      I1 => \addEarlyOutBypass0_reg[31]_0\,
      I2 => \addEarlyOutBypass0_reg[31]\,
      I3 => \^omul_reg[30]_0\,
      O => \^omul_reg[28]_0\
    );
\addEarlyOutBypass0[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000000500000"
    )
        port map (
      I0 => \^addearlyoutbypassenable013_out\,
      I1 => addEarlyOutBypassEnable0120_out,
      I2 => addEarlyOutBypassEnable0123_out,
      I3 => \^addearlyoutbypassenable01\,
      I4 => \^omul\(31),
      I5 => multResultAttr20(31),
      O => \addEarlyOutBypass0[31]_i_8_n_0\
    );
\addEarlyOutBypass0[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050005140"
    )
        port map (
      I0 => \^addearlyoutbypassenable013_out\,
      I1 => sel0(0),
      I2 => multResultAttr20(31),
      I3 => \^omul\(31),
      I4 => \^addsamenumberdifferentsigns00\,
      I5 => \addEarlyOutBypass0_reg[30]\,
      O => \addEarlyOutBypass0[31]_i_9_n_0\
    );
\addEarlyOutBypass0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(3),
      I3 => \^omul\(3),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(3)
    );
\addEarlyOutBypass0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(4),
      I3 => \^omul\(4),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(4)
    );
\addEarlyOutBypass0[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(5),
      I3 => \^omul\(5),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(5)
    );
\addEarlyOutBypass0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(6),
      I3 => \^omul\(6),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(6)
    );
\addEarlyOutBypass0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(7),
      I3 => \^omul\(7),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(7)
    );
\addEarlyOutBypass0[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(8),
      I3 => \^omul\(8),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(8)
    );
\addEarlyOutBypass0[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(9),
      I3 => \^omul\(9),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(9)
    );
addEarlyOutBypassEnable0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns00\,
      I1 => \^omul\(31),
      I2 => multResultAttr20(31),
      O => addEarlyOutBypassEnable00
    );
addEarlyOutBypassEnable0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^addearlyoutbypassenable01\,
      I1 => \^addearlyoutbypassenable013_out\,
      I2 => addEarlyOutBypassEnable0123_out,
      O => \addEarlyOutBypass0[31]_i_6\
    );
\addExponentDeltaAMinusB[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^omul\(23),
      I1 => multResultAttr20(23),
      O => addExponentDeltaAMinusB0(0)
    );
\addExponentDeltaAMinusB[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"639C"
    )
        port map (
      I0 => \^omul\(23),
      I1 => \^omul\(24),
      I2 => multResultAttr20(23),
      I3 => multResultAttr20(24),
      O => addExponentDeltaAMinusB0(1)
    );
\addExponentDeltaAMinusB[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F999609969996009"
    )
        port map (
      I0 => \^omul\(25),
      I1 => multResultAttr20(25),
      I2 => multResultAttr20(23),
      I3 => multResultAttr20(24),
      I4 => \^omul\(24),
      I5 => \^omul\(23),
      O => \OMUL_reg[25]_0\
    );
addExponentDeltaBMinusAShiftTooFar_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \^omul_reg[28]_2\(5),
      I1 => \^omul_reg[28]_2\(1),
      I2 => addExponentDeltaBMinusAShiftTooFar_i_2_n_0,
      I3 => \^omul_reg[28]_2\(2),
      I4 => \^omul_reg[28]_2\(3),
      I5 => \^omul_reg[28]_2\(4),
      O => \OMUL_reg[28]_1\
    );
addExponentDeltaBMinusAShiftTooFar_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFF6FFFF6FFFF6"
    )
        port map (
      I0 => \^omul\(25),
      I1 => multResultAttr20(25),
      I2 => \^omul\(24),
      I3 => \^omul\(23),
      I4 => multResultAttr20(24),
      I5 => multResultAttr20(23),
      O => addExponentDeltaBMinusAShiftTooFar_i_2_n_0
    );
\addExponentDeltaBMinusA[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696666696999696"
    )
        port map (
      I0 => \^omul\(25),
      I1 => multResultAttr20(25),
      I2 => \^omul\(24),
      I3 => multResultAttr20(23),
      I4 => \^omul\(23),
      I5 => multResultAttr20(24),
      O => \^omul_reg[28]_2\(0)
    );
\addExponentDeltaBMinusA[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82227DDD7DDD8222"
    )
        port map (
      I0 => multResultAttr20(25),
      I1 => \^omul\(25),
      I2 => \^omul\(24),
      I3 => \^omul\(23),
      I4 => \addExponentDeltaBMinusA_reg[3]\,
      I5 => \addExponentDeltaBMinusA[3]_i_3_n_0\,
      O => \^omul_reg[28]_2\(1)
    );
\addExponentDeltaBMinusA[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => multResultAttr20(26),
      I1 => \^omul\(25),
      I2 => \^omul\(24),
      I3 => \^omul\(23),
      I4 => \^omul\(26),
      O => \addExponentDeltaBMinusA[3]_i_3_n_0\
    );
\addExponentDeltaBMinusA[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A59A69A65A659"
    )
        port map (
      I0 => multResultAttr20(27),
      I1 => \^omul\(26),
      I2 => \addExponentDeltaBMinusA[4]_i_2_n_0\,
      I3 => \^omul\(27),
      I4 => multResultAttr20(26),
      I5 => \addExponentDeltaBMinusA[4]_i_3_n_0\,
      O => \^omul_reg[28]_2\(2)
    );
\addExponentDeltaBMinusA[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^omul\(23),
      I1 => \^omul\(24),
      I2 => \^omul\(25),
      O => \addExponentDeltaBMinusA[4]_i_2_n_0\
    );
\addExponentDeltaBMinusA[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABFAAAA802A0000"
    )
        port map (
      I0 => \addExponentDeltaBMinusA_reg[3]\,
      I1 => \^omul\(23),
      I2 => \^omul\(24),
      I3 => \^omul\(25),
      I4 => multResultAttr20(25),
      I5 => \addExponentDeltaBMinusA[3]_i_3_n_0\,
      O => \addExponentDeltaBMinusA[4]_i_3_n_0\
    );
\addExponentDeltaBMinusA[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696696699699699"
    )
        port map (
      I0 => multResultAttr20(28),
      I1 => \^omul\(28),
      I2 => \addExponentDeltaBMinusA[5]_i_2_n_0\,
      I3 => \^omul\(27),
      I4 => multResultAttr20(27),
      I5 => \addExponentDeltaBMinusA[5]_i_3_n_0\,
      O => \^omul_reg[28]_2\(3)
    );
\addExponentDeltaBMinusA[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^omul\(25),
      I1 => \^omul\(24),
      I2 => \^omul\(23),
      I3 => \^omul\(26),
      O => \addExponentDeltaBMinusA[5]_i_2_n_0\
    );
\addExponentDeltaBMinusA[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8A38203820AE8A"
    )
        port map (
      I0 => \addExponentDeltaBMinusA[4]_i_3_n_0\,
      I1 => \addExponentDeltaBMinusA[4]_i_2_n_0\,
      I2 => \^omul\(26),
      I3 => multResultAttr20(26),
      I4 => multResultAttr20(27),
      I5 => \^omul\(27),
      O => \addExponentDeltaBMinusA[5]_i_3_n_0\
    );
\addExponentDeltaBMinusA[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A96695AA56996A5"
    )
        port map (
      I0 => multResultAttr20(29),
      I1 => \addExponentDeltaBMinusA[7]_i_3_n_0\,
      I2 => \^omul\(29),
      I3 => \^omul\(28),
      I4 => multResultAttr20(28),
      I5 => \addExponentDeltaBMinusA[7]_i_4_n_0\,
      O => \^omul_reg[28]_2\(4)
    );
\addExponentDeltaBMinusA[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5115F77FAEEA0880"
    )
        port map (
      I0 => \addExponentDeltaBMinusA[7]_i_2_n_0\,
      I1 => multResultAttr20(28),
      I2 => \addExponentDeltaBMinusA[7]_i_3_n_0\,
      I3 => \^omul\(28),
      I4 => \addExponentDeltaBMinusA[7]_i_4_n_0\,
      I5 => \addExponentDeltaBMinusA[7]_i_5_n_0\,
      O => \^omul_reg[28]_2\(5)
    );
\addExponentDeltaBMinusA[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A659AA55"
    )
        port map (
      I0 => multResultAttr20(29),
      I1 => \^omul\(27),
      I2 => \addExponentDeltaBMinusA[5]_i_2_n_0\,
      I3 => \^omul\(29),
      I4 => \^omul\(28),
      O => \addExponentDeltaBMinusA[7]_i_2_n_0\
    );
\addExponentDeltaBMinusA[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^omul\(26),
      I1 => \^omul\(23),
      I2 => \^omul\(24),
      I3 => \^omul\(25),
      I4 => \^omul\(27),
      O => \addExponentDeltaBMinusA[7]_i_3_n_0\
    );
\addExponentDeltaBMinusA[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8A38203820AE8A"
    )
        port map (
      I0 => \addExponentDeltaBMinusA[5]_i_3_n_0\,
      I1 => \addExponentDeltaBMinusA[5]_i_2_n_0\,
      I2 => \^omul\(27),
      I3 => multResultAttr20(27),
      I4 => multResultAttr20(28),
      I5 => \^omul\(28),
      O => \addExponentDeltaBMinusA[7]_i_4_n_0\
    );
\addExponentDeltaBMinusA[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9CC6C6636339399"
    )
        port map (
      I0 => multResultAttr20(29),
      I1 => multResultAttr20(30),
      I2 => \addExponentDeltaBMinusA[7]_i_3_n_0\,
      I3 => \^omul\(28),
      I4 => \^omul\(29),
      I5 => \^omul\(30),
      O => \addExponentDeltaBMinusA[7]_i_5_n_0\
    );
addSameNumberDifferentSigns0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(11),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_20_n_0,
      I3 => \^omul\(11),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_10_n_0
    );
addSameNumberDifferentSigns0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(8),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_21_n_0,
      I3 => \^omul\(8),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_11_n_0
    );
addSameNumberDifferentSigns0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(5),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_22_n_0,
      I3 => \^omul\(5),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_12_n_0
    );
addSameNumberDifferentSigns0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(2),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_23_n_0,
      I3 => \^omul\(2),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_13_n_0
    );
addSameNumberDifferentSigns0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(27),
      I1 => multResultAttr20(27),
      I2 => \^omul\(28),
      I3 => multResultAttr20(28),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_14_n_0
    );
addSameNumberDifferentSigns0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(24),
      I1 => multResultAttr20(24),
      I2 => \^omul\(25),
      I3 => multResultAttr20(25),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_15_n_0
    );
addSameNumberDifferentSigns0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(21),
      I1 => multResultAttr20(21),
      I2 => \^omul\(22),
      I3 => multResultAttr20(22),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_16_n_0
    );
addSameNumberDifferentSigns0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(18),
      I1 => multResultAttr20(18),
      I2 => \^omul\(19),
      I3 => multResultAttr20(19),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_17_n_0
    );
addSameNumberDifferentSigns0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(15),
      I1 => multResultAttr20(15),
      I2 => \^omul\(16),
      I3 => multResultAttr20(16),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_18_n_0
    );
addSameNumberDifferentSigns0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(12),
      I1 => multResultAttr20(12),
      I2 => \^omul\(13),
      I3 => multResultAttr20(13),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_19_n_0
    );
addSameNumberDifferentSigns0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(9),
      I1 => multResultAttr20(9),
      I2 => \^omul\(10),
      I3 => multResultAttr20(10),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_20_n_0
    );
addSameNumberDifferentSigns0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(6),
      I1 => multResultAttr20(6),
      I2 => \^omul\(7),
      I3 => multResultAttr20(7),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_21_n_0
    );
addSameNumberDifferentSigns0_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(3),
      I1 => multResultAttr20(3),
      I2 => \^omul\(4),
      I3 => multResultAttr20(4),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_22_n_0
    );
addSameNumberDifferentSigns0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(0),
      I1 => multResultAttr20(0),
      I2 => \^omul\(1),
      I3 => multResultAttr20(1),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_23_n_0
    );
addSameNumberDifferentSigns0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(29),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_14_n_0,
      I3 => \^omul\(29),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_4_n_0
    );
addSameNumberDifferentSigns0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(26),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_15_n_0,
      I3 => \^omul\(26),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_5_n_0
    );
addSameNumberDifferentSigns0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(23),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_16_n_0,
      I3 => \^omul\(23),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_6_n_0
    );
addSameNumberDifferentSigns0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(20),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_17_n_0,
      I3 => \^omul\(20),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_7_n_0
    );
addSameNumberDifferentSigns0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(17),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_18_n_0,
      I3 => \^omul\(17),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_8_n_0
    );
addSameNumberDifferentSigns0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(14),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_19_n_0,
      I3 => \^omul\(14),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_9_n_0
    );
addSameNumberDifferentSigns0_reg_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => addSameNumberDifferentSigns0_reg_i_2_n_0,
      CI_TOP => '0',
      CO(7 downto 3) => NLW_addSameNumberDifferentSigns0_reg_i_1_CO_UNCONNECTED(7 downto 3),
      CO(2) => \^addsamenumberdifferentsigns00\,
      CO(1) => addSameNumberDifferentSigns0_reg_i_1_n_6,
      CO(0) => addSameNumberDifferentSigns0_reg_i_1_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_addSameNumberDifferentSigns0_reg_i_1_O_UNCONNECTED(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => addSameNumberDifferentSigns0_reg(0),
      S(1) => addSameNumberDifferentSigns0_i_4_n_0,
      S(0) => addSameNumberDifferentSigns0_i_5_n_0
    );
addSameNumberDifferentSigns0_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => addSameNumberDifferentSigns0_reg_i_2_n_0,
      CO(6) => addSameNumberDifferentSigns0_reg_i_2_n_1,
      CO(5) => addSameNumberDifferentSigns0_reg_i_2_n_2,
      CO(4) => addSameNumberDifferentSigns0_reg_i_2_n_3,
      CO(3) => addSameNumberDifferentSigns0_reg_i_2_n_4,
      CO(2) => addSameNumberDifferentSigns0_reg_i_2_n_5,
      CO(1) => addSameNumberDifferentSigns0_reg_i_2_n_6,
      CO(0) => addSameNumberDifferentSigns0_reg_i_2_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_addSameNumberDifferentSigns0_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7) => addSameNumberDifferentSigns0_i_6_n_0,
      S(6) => addSameNumberDifferentSigns0_i_7_n_0,
      S(5) => addSameNumberDifferentSigns0_i_8_n_0,
      S(4) => addSameNumberDifferentSigns0_i_9_n_0,
      S(3) => addSameNumberDifferentSigns0_i_10_n_0,
      S(2) => addSameNumberDifferentSigns0_i_11_n_0,
      S(1) => addSameNumberDifferentSigns0_i_12_n_0,
      S(0) => addSameNumberDifferentSigns0_i_13_n_0
    );
\mulEarlyOutBypass0[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAFAEAFAEAAAE"
    )
        port map (
      I0 => \mulEarlyOutBypass0[22]_i_2_n_0\,
      I1 => \mulEarlyOutBypass0_reg_n_0_[22]\,
      I2 => \mulEarlyOutBypass0[22]_i_3_n_0\,
      I3 => \^interpinputb_reg[23]\,
      I4 => \mulEarlyOutBypass0[22]_i_4_n_0\,
      I5 => \mulEarlyOutBypass0[30]_i_5_n_0\,
      O => \mulEarlyOutBypass0[22]_i_1_n_0\
    );
\mulEarlyOutBypass0[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mulEarlyOutBypass0[30]_i_7_n_0\,
      I1 => mulEarlyOutBypassEnable0_i_3_n_0,
      O => \mulEarlyOutBypass0[22]_i_2_n_0\
    );
\mulEarlyOutBypass0[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2FFF0FFF0"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(24),
      I1 => \mulEarlyOutBypass0[30]_i_6_n_0\,
      I2 => \mulEarlyOutBypass0[22]_i_5_n_0\,
      I3 => \mulEarlyOutBypass0[22]_i_6_n_0\,
      I4 => \mulResultExp0[8]_i_4_n_0\,
      I5 => \mulEarlyOutBypass0[30]_i_7_n_0\,
      O => \mulEarlyOutBypass0[22]_i_3_n_0\
    );
\mulEarlyOutBypass0[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(23),
      I1 => \mulResultExp0[8]_i_3_n_0\,
      I2 => mulEarlyOutBypassEnable0_i_4_n_0,
      O => \mulEarlyOutBypass0[22]_i_4_n_0\
    );
\mulEarlyOutBypass0[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \mulResultExp0[8]_i_3_n_0\,
      I1 => interpGoSignal,
      I2 => mulResultMantissa1_reg_0(23),
      I3 => mulEarlyOutBypassEnable0_i_4_n_0,
      O => \mulEarlyOutBypass0[22]_i_5_n_0\
    );
\mulEarlyOutBypass0[22]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => interpGoSignal,
      I1 => mulEarlyOutBypassEnable0_i_3_n_0,
      I2 => mulEarlyOutBypassEnable0_i_5_n_0,
      O => \mulEarlyOutBypass0[22]_i_6_n_0\
    );
\mulEarlyOutBypass0[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAFAEAFAEAAAE"
    )
        port map (
      I0 => \mulEarlyOutBypass0[30]_i_2_n_0\,
      I1 => \mulEarlyOutBypass0_reg_n_0_[30]\,
      I2 => \mulEarlyOutBypass0[30]_i_3_n_0\,
      I3 => \^interpinputb_reg[23]\,
      I4 => \mulEarlyOutBypass0[30]_i_4_n_0\,
      I5 => \mulEarlyOutBypass0[30]_i_5_n_0\,
      O => \mulEarlyOutBypass0[30]_i_1_n_0\
    );
\mulEarlyOutBypass0[30]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(11),
      I1 => mulEarlyOutBypassEnable0_reg_1(12),
      I2 => mulEarlyOutBypassEnable0_reg_1(9),
      I3 => mulEarlyOutBypassEnable0_reg_1(10),
      I4 => \mulEarlyOutBypass0[30]_i_15_n_0\,
      O => \mulEarlyOutBypass0[30]_i_10_n_0\
    );
\mulEarlyOutBypass0[30]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(3),
      I1 => mulEarlyOutBypassEnable0_reg_1(4),
      I2 => mulEarlyOutBypassEnable0_reg_1(1),
      I3 => mulEarlyOutBypassEnable0_reg_1(2),
      I4 => \mulEarlyOutBypass0[30]_i_16_n_0\,
      O => \mulEarlyOutBypass0[30]_i_11_n_0\
    );
\mulEarlyOutBypass0[30]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(18),
      I1 => mulResultMantissa1_reg_0(17),
      I2 => mulResultMantissa1_reg_0(20),
      I3 => mulResultMantissa1_reg_0(19),
      O => \mulEarlyOutBypass0[30]_i_12_n_0\
    );
\mulEarlyOutBypass0[30]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(11),
      I1 => mulResultMantissa1_reg_0(12),
      I2 => mulResultMantissa1_reg_0(9),
      I3 => mulResultMantissa1_reg_0(10),
      I4 => \mulEarlyOutBypass0[30]_i_17_n_0\,
      O => \mulEarlyOutBypass0[30]_i_13_n_0\
    );
\mulEarlyOutBypass0[30]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(3),
      I1 => mulResultMantissa1_reg_0(4),
      I2 => mulResultMantissa1_reg_0(1),
      I3 => mulResultMantissa1_reg_0(2),
      I4 => \mulEarlyOutBypass0[30]_i_18_n_0\,
      O => \mulEarlyOutBypass0[30]_i_14_n_0\
    );
\mulEarlyOutBypass0[30]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(14),
      I1 => mulEarlyOutBypassEnable0_reg_1(13),
      I2 => mulEarlyOutBypassEnable0_reg_1(16),
      I3 => mulEarlyOutBypassEnable0_reg_1(15),
      O => \mulEarlyOutBypass0[30]_i_15_n_0\
    );
\mulEarlyOutBypass0[30]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(6),
      I1 => mulEarlyOutBypassEnable0_reg_1(5),
      I2 => mulEarlyOutBypassEnable0_reg_1(8),
      I3 => mulEarlyOutBypassEnable0_reg_1(7),
      O => \mulEarlyOutBypass0[30]_i_16_n_0\
    );
\mulEarlyOutBypass0[30]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(14),
      I1 => mulResultMantissa1_reg_0(13),
      I2 => mulResultMantissa1_reg_0(16),
      I3 => mulResultMantissa1_reg_0(15),
      O => \mulEarlyOutBypass0[30]_i_17_n_0\
    );
\mulEarlyOutBypass0[30]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(6),
      I1 => mulResultMantissa1_reg_0(5),
      I2 => mulResultMantissa1_reg_0(8),
      I3 => mulResultMantissa1_reg_0(7),
      O => \mulEarlyOutBypass0[30]_i_18_n_0\
    );
\mulEarlyOutBypass0[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_i_4_n_0,
      I1 => \mulEarlyOutBypass0[30]_i_6_n_0\,
      I2 => \mulEarlyOutBypass0[30]_i_7_n_0\,
      O => \mulEarlyOutBypass0[30]_i_2_n_0\
    );
\mulEarlyOutBypass0[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000088F80000"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_i_5_n_0,
      I1 => mulEarlyOutBypassEnable0_i_3_n_0,
      I2 => mulEarlyOutBypassEnable0_i_4_n_0,
      I3 => mulResultMantissa1_reg_0(23),
      I4 => interpGoSignal,
      I5 => \mulResultExp0[8]_i_3_n_0\,
      O => \mulEarlyOutBypass0[30]_i_3_n_0\
    );
\mulEarlyOutBypass0[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_i_5_n_0,
      I1 => mulEarlyOutBypassEnable0_i_4_n_0,
      O => \mulEarlyOutBypass0[30]_i_4_n_0\
    );
\mulEarlyOutBypass0[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_i_4_n_0,
      I1 => \mulEarlyOutBypass0[30]_i_6_n_0\,
      I2 => mulEarlyOutBypassEnable0_i_5_n_0,
      I3 => \mulEarlyOutBypass0[30]_i_8_n_0\,
      O => \mulEarlyOutBypass0[30]_i_5_n_0\
    );
\mulEarlyOutBypass0[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mulEarlyOutBypass0[30]_i_9_n_0\,
      I1 => mulEarlyOutBypassEnable0_reg_1(0),
      I2 => mulEarlyOutBypassEnable0_reg_1(21),
      I3 => mulEarlyOutBypassEnable0_reg_1(22),
      I4 => \mulEarlyOutBypass0[30]_i_10_n_0\,
      I5 => \mulEarlyOutBypass0[30]_i_11_n_0\,
      O => \mulEarlyOutBypass0[30]_i_6_n_0\
    );
\mulEarlyOutBypass0[30]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_i_5_n_0,
      I1 => interpGoSignal,
      I2 => \mulEarlyOutBypass0[30]_i_8_n_0\,
      O => \mulEarlyOutBypass0[30]_i_7_n_0\
    );
\mulEarlyOutBypass0[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mulEarlyOutBypass0[30]_i_12_n_0\,
      I1 => mulResultMantissa1_reg_0(0),
      I2 => mulResultMantissa1_reg_0(21),
      I3 => mulResultMantissa1_reg_0(22),
      I4 => \mulEarlyOutBypass0[30]_i_13_n_0\,
      I5 => \mulEarlyOutBypass0[30]_i_14_n_0\,
      O => \mulEarlyOutBypass0[30]_i_8_n_0\
    );
\mulEarlyOutBypass0[30]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(18),
      I1 => mulEarlyOutBypassEnable0_reg_1(17),
      I2 => mulEarlyOutBypassEnable0_reg_1(20),
      I3 => mulEarlyOutBypassEnable0_reg_1(19),
      O => \mulEarlyOutBypass0[30]_i_9_n_0\
    );
\mulEarlyOutBypass0[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000777F0000"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_i_4_n_0,
      I1 => mulEarlyOutBypassEnable0_i_5_n_0,
      I2 => mulResultMantissa1_reg_0(23),
      I3 => \mulResultExp0[8]_i_3_n_0\,
      I4 => interpGoSignal,
      I5 => mulEarlyOutBypassEnable0_i_3_n_0,
      O => \^interpinputb_reg[23]\
    );
\mulEarlyOutBypass0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mulEarlyOutBypass0[22]_i_1_n_0\,
      Q => \mulEarlyOutBypass0_reg_n_0_[22]\,
      R => '0'
    );
\mulEarlyOutBypass0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mulEarlyOutBypass0[30]_i_1_n_0\,
      Q => \mulEarlyOutBypass0_reg_n_0_[30]\,
      R => '0'
    );
\mulEarlyOutBypass0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mulEarlyOutBypass0_reg[31]_1\,
      Q => \^mulearlyoutbypass0_reg[31]_0\(0),
      R => '0'
    );
\mulEarlyOutBypass1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulEarlyOutBypass0_reg_n_0_[22]\,
      Q => mulEarlyOutBypass1(22),
      R => '0'
    );
\mulEarlyOutBypass1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulEarlyOutBypass0_reg_n_0_[30]\,
      Q => mulEarlyOutBypass1(30),
      R => '0'
    );
\mulEarlyOutBypass1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^mulearlyoutbypass0_reg[31]_0\(0),
      Q => mulEarlyOutBypass1(31),
      R => '0'
    );
\mulEarlyOutBypass2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => mulEarlyOutBypass1(22),
      Q => mulEarlyOutBypass2(22),
      R => '0'
    );
\mulEarlyOutBypass2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => mulEarlyOutBypass1(30),
      Q => mulEarlyOutBypass2(30),
      R => '0'
    );
\mulEarlyOutBypass2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => mulEarlyOutBypass1(31),
      Q => mulEarlyOutBypass2(31),
      R => '0'
    );
\mulEarlyOutBypass3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulEarlyOutBypass2(22),
      Q => mulEarlyOutBypass3(22),
      R => '0'
    );
\mulEarlyOutBypass3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulEarlyOutBypass2(30),
      Q => mulEarlyOutBypass3(30),
      R => '0'
    );
\mulEarlyOutBypass3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulEarlyOutBypass2(31),
      Q => mulEarlyOutBypass3(31),
      R => '0'
    );
mulEarlyOutBypassEnable0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEAEFEAEFEFE"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_i_2_n_0,
      I1 => \^mulearlyoutbypassenable0_reg_0\,
      I2 => interpGoSignal,
      I3 => mulEarlyOutBypassEnable0_i_3_n_0,
      I4 => \mulResultExp0[8]_i_3_n_0\,
      I5 => mulResultMantissa1_reg_0(23),
      O => mulEarlyOutBypassEnable0_i_1_n_0
    );
mulEarlyOutBypassEnable0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_i_4_n_0,
      I1 => mulEarlyOutBypassEnable0_i_5_n_0,
      I2 => interpGoSignal,
      O => mulEarlyOutBypassEnable0_i_2_n_0
    );
mulEarlyOutBypassEnable0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(30),
      I1 => mulEarlyOutBypassEnable0_reg_1(24),
      I2 => \mulResultExp0[8]_i_7_n_0\,
      O => mulEarlyOutBypassEnable0_i_3_n_0
    );
mulEarlyOutBypassEnable0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(30),
      I1 => \mulResultExp0[8]_i_8_n_0\,
      I2 => mulEarlyOutBypassEnable0_reg_1(24),
      O => mulEarlyOutBypassEnable0_i_4_n_0
    );
mulEarlyOutBypassEnable0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(30),
      I1 => \mulResultExp0[8]_i_5_n_0\,
      I2 => mulResultMantissa1_reg_0(23),
      O => mulEarlyOutBypassEnable0_i_5_n_0
    );
mulEarlyOutBypassEnable0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => mulEarlyOutBypassEnable0_i_1_n_0,
      Q => \^mulearlyoutbypassenable0_reg_0\,
      R => '0'
    );
mulEarlyOutBypassEnable1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^mulearlyoutbypassenable0_reg_0\,
      Q => mulEarlyOutBypassEnable1,
      R => '0'
    );
mulEarlyOutBypassEnable2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => mulEarlyOutBypassEnable1,
      Q => mulEarlyOutBypassEnable2,
      R => '0'
    );
mulEarlyOutBypassEnable3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulEarlyOutBypassEnable2,
      Q => mulEarlyOutBypassEnable3,
      R => '0'
    );
\mulResultExp0[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A6A65959A659A6"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(30),
      I1 => mulResultMantissa1_reg_0(23),
      I2 => \mulResultExp0[8]_i_5_n_0\,
      I3 => mulEarlyOutBypassEnable0_reg_1(30),
      I4 => \mulResultExp0[8]_i_8_n_0\,
      I5 => mulEarlyOutBypassEnable0_reg_1(24),
      O => \mulResultExp0[7]_i_10_n_0\
    );
\mulResultExp0[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A6A65959A659A6"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(29),
      I1 => mulResultMantissa1_reg_0(23),
      I2 => \mulResultExp0[7]_i_18_n_0\,
      I3 => mulEarlyOutBypassEnable0_reg_1(29),
      I4 => \mulResultExp0[7]_i_19_n_0\,
      I5 => mulEarlyOutBypassEnable0_reg_1(24),
      O => \mulResultExp0[7]_i_11_n_0\
    );
\mulResultExp0[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => RESIZE0_in(5),
      I1 => mulEarlyOutBypassEnable0_reg_1(28),
      I2 => \mulResultExp0[7]_i_20_n_0\,
      I3 => mulEarlyOutBypassEnable0_reg_1(24),
      O => \mulResultExp0[7]_i_12_n_0\
    );
\mulResultExp0[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => RESIZE0_in(4),
      I1 => mulEarlyOutBypassEnable0_reg_1(27),
      I2 => mulEarlyOutBypassEnable0_reg_1(26),
      I3 => mulEarlyOutBypassEnable0_reg_1(23),
      I4 => mulEarlyOutBypassEnable0_reg_1(25),
      I5 => mulEarlyOutBypassEnable0_reg_1(24),
      O => \mulResultExp0[7]_i_13_n_0\
    );
\mulResultExp0[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => RESIZE0_in(3),
      I1 => mulEarlyOutBypassEnable0_reg_1(26),
      I2 => mulEarlyOutBypassEnable0_reg_1(25),
      I3 => mulEarlyOutBypassEnable0_reg_1(23),
      I4 => mulEarlyOutBypassEnable0_reg_1(24),
      O => \mulResultExp0[7]_i_14_n_0\
    );
\mulResultExp0[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(25),
      I1 => mulResultMantissa1_reg_0(23),
      I2 => mulResultMantissa1_reg_0(24),
      I3 => mulEarlyOutBypassEnable0_reg_1(25),
      I4 => mulEarlyOutBypassEnable0_reg_1(23),
      I5 => mulEarlyOutBypassEnable0_reg_1(24),
      O => \mulResultExp0[7]_i_15_n_0\
    );
\mulResultExp0[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(24),
      I1 => mulResultMantissa1_reg_0(23),
      I2 => mulEarlyOutBypassEnable0_reg_1(24),
      I3 => mulEarlyOutBypassEnable0_reg_1(23),
      O => \mulResultExp0[7]_i_16_n_0\
    );
\mulResultExp0[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(23),
      I1 => mulEarlyOutBypassEnable0_reg_1(23),
      O => \mulResultExp0[7]_i_17_n_0\
    );
\mulResultExp0[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(27),
      I1 => mulResultMantissa1_reg_0(25),
      I2 => mulResultMantissa1_reg_0(24),
      I3 => mulResultMantissa1_reg_0(26),
      I4 => mulResultMantissa1_reg_0(28),
      O => \mulResultExp0[7]_i_18_n_0\
    );
\mulResultExp0[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(27),
      I1 => mulEarlyOutBypassEnable0_reg_1(25),
      I2 => mulEarlyOutBypassEnable0_reg_1(23),
      I3 => mulEarlyOutBypassEnable0_reg_1(26),
      I4 => mulEarlyOutBypassEnable0_reg_1(28),
      O => \mulResultExp0[7]_i_19_n_0\
    );
\mulResultExp0[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \mulResultExp0[8]_i_5_n_0\,
      I1 => mulResultMantissa1_reg_0(23),
      I2 => mulResultMantissa1_reg_0(30),
      O => \mulResultExp0[7]_i_2_n_0\
    );
\mulResultExp0[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(26),
      I1 => mulEarlyOutBypassEnable0_reg_1(23),
      I2 => mulEarlyOutBypassEnable0_reg_1(25),
      I3 => mulEarlyOutBypassEnable0_reg_1(27),
      O => \mulResultExp0[7]_i_20_n_0\
    );
\mulResultExp0[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \mulResultExp0[7]_i_18_n_0\,
      I1 => mulResultMantissa1_reg_0(23),
      I2 => mulResultMantissa1_reg_0(29),
      O => RESIZE0_in(6)
    );
\mulResultExp0[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(26),
      I1 => mulResultMantissa1_reg_0(24),
      I2 => mulResultMantissa1_reg_0(25),
      I3 => mulResultMantissa1_reg_0(27),
      I4 => mulResultMantissa1_reg_0(23),
      I5 => mulResultMantissa1_reg_0(28),
      O => RESIZE0_in(5)
    );
\mulResultExp0[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(25),
      I1 => mulResultMantissa1_reg_0(24),
      I2 => mulResultMantissa1_reg_0(26),
      I3 => mulResultMantissa1_reg_0(23),
      I4 => mulResultMantissa1_reg_0(27),
      O => RESIZE0_in(4)
    );
\mulResultExp0[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(24),
      I1 => mulResultMantissa1_reg_0(25),
      I2 => mulResultMantissa1_reg_0(23),
      I3 => mulResultMantissa1_reg_0(26),
      O => RESIZE0_in(3)
    );
\mulResultExp0[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(24),
      I1 => mulResultMantissa1_reg_0(23),
      I2 => mulResultMantissa1_reg_0(25),
      O => RESIZE0_in(2)
    );
\mulResultExp0[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(23),
      I1 => mulResultMantissa1_reg_0(24),
      O => RESIZE0_in(1)
    );
\mulResultExp0[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(23),
      O => RESIZE0_in(0)
    );
\mulResultExp0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080C0800080C080"
    )
        port map (
      I0 => \mulResultExp0[8]_i_3_n_0\,
      I1 => \mulResultExp0[8]_i_4_n_0\,
      I2 => interpGoSignal,
      I3 => mulResultMantissa1_reg_0(23),
      I4 => mulResultMantissa1_reg_0(30),
      I5 => \mulResultExp0[8]_i_5_n_0\,
      O => mulResultExp0(0)
    );
\mulResultExp0[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mulResultExp0[8]_i_6_n_0\,
      I1 => mulResultMantissa1_reg_0(24),
      I2 => mulResultMantissa1_reg_0(29),
      I3 => mulResultMantissa1_reg_0(30),
      O => \mulResultExp0[8]_i_3_n_0\
    );
\mulResultExp0[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE3E"
    )
        port map (
      I0 => \mulResultExp0[8]_i_7_n_0\,
      I1 => mulEarlyOutBypassEnable0_reg_1(30),
      I2 => mulEarlyOutBypassEnable0_reg_1(24),
      I3 => \mulResultExp0[8]_i_8_n_0\,
      O => \mulResultExp0[8]_i_4_n_0\
    );
\mulResultExp0[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(28),
      I1 => mulResultMantissa1_reg_0(26),
      I2 => mulResultMantissa1_reg_0(24),
      I3 => mulResultMantissa1_reg_0(25),
      I4 => mulResultMantissa1_reg_0(27),
      I5 => mulResultMantissa1_reg_0(29),
      O => \mulResultExp0[8]_i_5_n_0\
    );
\mulResultExp0[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(26),
      I1 => mulResultMantissa1_reg_0(25),
      I2 => mulResultMantissa1_reg_0(28),
      I3 => mulResultMantissa1_reg_0(27),
      O => \mulResultExp0[8]_i_6_n_0\
    );
\mulResultExp0[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(28),
      I1 => mulEarlyOutBypassEnable0_reg_1(29),
      I2 => mulEarlyOutBypassEnable0_reg_1(26),
      I3 => mulEarlyOutBypassEnable0_reg_1(27),
      I4 => mulEarlyOutBypassEnable0_reg_1(25),
      I5 => mulEarlyOutBypassEnable0_reg_1(23),
      O => \mulResultExp0[8]_i_7_n_0\
    );
\mulResultExp0[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(28),
      I1 => mulEarlyOutBypassEnable0_reg_1(26),
      I2 => mulEarlyOutBypassEnable0_reg_1(23),
      I3 => mulEarlyOutBypassEnable0_reg_1(25),
      I4 => mulEarlyOutBypassEnable0_reg_1(27),
      I5 => mulEarlyOutBypassEnable0_reg_1(29),
      O => \mulResultExp0[8]_i_8_n_0\
    );
\mulResultExp0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultExp0(0),
      D => \mulResultExp0_reg[7]_i_1_n_15\,
      Q => \mulResultExp0_reg_n_0_[0]\,
      R => '0'
    );
\mulResultExp0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultExp0(0),
      D => \mulResultExp0_reg[7]_i_1_n_14\,
      Q => \mulResultExp0_reg_n_0_[1]\,
      R => '0'
    );
\mulResultExp0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultExp0(0),
      D => \mulResultExp0_reg[7]_i_1_n_13\,
      Q => \mulResultExp0_reg_n_0_[2]\,
      R => '0'
    );
\mulResultExp0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultExp0(0),
      D => \mulResultExp0_reg[7]_i_1_n_12\,
      Q => \mulResultExp0_reg_n_0_[3]\,
      R => '0'
    );
\mulResultExp0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultExp0(0),
      D => \mulResultExp0_reg[7]_i_1_n_11\,
      Q => \mulResultExp0_reg_n_0_[4]\,
      R => '0'
    );
\mulResultExp0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultExp0(0),
      D => \mulResultExp0_reg[7]_i_1_n_10\,
      Q => \mulResultExp0_reg_n_0_[5]\,
      R => '0'
    );
\mulResultExp0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultExp0(0),
      D => \mulResultExp0_reg[7]_i_1_n_9\,
      Q => \mulResultExp0_reg_n_0_[6]\,
      R => '0'
    );
\mulResultExp0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultExp0(0),
      D => \mulResultExp0_reg[7]_i_1_n_8\,
      Q => \mulResultExp0_reg_n_0_[7]\,
      R => '0'
    );
\mulResultExp0_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \mulResultExp0_reg[7]_i_1_n_0\,
      CO(6) => \mulResultExp0_reg[7]_i_1_n_1\,
      CO(5) => \mulResultExp0_reg[7]_i_1_n_2\,
      CO(4) => \mulResultExp0_reg[7]_i_1_n_3\,
      CO(3) => \mulResultExp0_reg[7]_i_1_n_4\,
      CO(2) => \mulResultExp0_reg[7]_i_1_n_5\,
      CO(1) => \mulResultExp0_reg[7]_i_1_n_6\,
      CO(0) => \mulResultExp0_reg[7]_i_1_n_7\,
      DI(7) => \mulResultExp0[7]_i_2_n_0\,
      DI(6 downto 0) => RESIZE0_in(6 downto 0),
      O(7) => \mulResultExp0_reg[7]_i_1_n_8\,
      O(6) => \mulResultExp0_reg[7]_i_1_n_9\,
      O(5) => \mulResultExp0_reg[7]_i_1_n_10\,
      O(4) => \mulResultExp0_reg[7]_i_1_n_11\,
      O(3) => \mulResultExp0_reg[7]_i_1_n_12\,
      O(2) => \mulResultExp0_reg[7]_i_1_n_13\,
      O(1) => \mulResultExp0_reg[7]_i_1_n_14\,
      O(0) => \mulResultExp0_reg[7]_i_1_n_15\,
      S(7) => \mulResultExp0[7]_i_10_n_0\,
      S(6) => \mulResultExp0[7]_i_11_n_0\,
      S(5) => \mulResultExp0[7]_i_12_n_0\,
      S(4) => \mulResultExp0[7]_i_13_n_0\,
      S(3) => \mulResultExp0[7]_i_14_n_0\,
      S(2) => \mulResultExp0[7]_i_15_n_0\,
      S(1) => \mulResultExp0[7]_i_16_n_0\,
      S(0) => \mulResultExp0[7]_i_17_n_0\
    );
\mulResultExp0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultExp0(0),
      D => \mulResultExp0_reg[8]_i_2_n_15\,
      Q => \mulResultExp0_reg_n_0_[8]\,
      R => '0'
    );
\mulResultExp0_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \mulResultExp0_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_mulResultExp0_reg[8]_i_2_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_mulResultExp0_reg[8]_i_2_O_UNCONNECTED\(7 downto 1),
      O(0) => \mulResultExp0_reg[8]_i_2_n_15\,
      S(7 downto 0) => B"00000001"
    );
\mulResultExp1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[0]\,
      Q => mulResultExp1(0),
      R => '0'
    );
\mulResultExp1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[1]\,
      Q => mulResultExp1(1),
      R => '0'
    );
\mulResultExp1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[2]\,
      Q => mulResultExp1(2),
      R => '0'
    );
\mulResultExp1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[3]\,
      Q => mulResultExp1(3),
      R => '0'
    );
\mulResultExp1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[4]\,
      Q => mulResultExp1(4),
      R => '0'
    );
\mulResultExp1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[5]\,
      Q => mulResultExp1(5),
      R => '0'
    );
\mulResultExp1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[6]\,
      Q => mulResultExp1(6),
      R => '0'
    );
\mulResultExp1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[7]\,
      Q => mulResultExp1(7),
      R => '0'
    );
\mulResultExp1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[8]\,
      Q => mulResultExp1(8),
      R => '0'
    );
\mulResultExp2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => mulResultExp1(0),
      Q => mulResultExp2(0),
      R => '0'
    );
\mulResultExp2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => mulResultExp1(1),
      Q => mulResultExp2(1),
      R => '0'
    );
\mulResultExp2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => mulResultExp1(2),
      Q => mulResultExp2(2),
      R => '0'
    );
\mulResultExp2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => mulResultExp1(3),
      Q => mulResultExp2(3),
      R => '0'
    );
\mulResultExp2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => mulResultExp1(4),
      Q => mulResultExp2(4),
      R => '0'
    );
\mulResultExp2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => mulResultExp1(5),
      Q => mulResultExp2(5),
      R => '0'
    );
\mulResultExp2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => mulResultExp1(6),
      Q => mulResultExp2(6),
      R => '0'
    );
\mulResultExp2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => mulResultExp1(7),
      Q => mulResultExp2(7),
      R => '0'
    );
\mulResultExp2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => mulResultExp1(8),
      Q => mulResultExp2(8),
      R => '0'
    );
\mulResultExp3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultExp2(0),
      Q => \mulResultExp3_reg_n_0_[0]\,
      R => '0'
    );
\mulResultExp3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultExp2(1),
      Q => \mulResultExp3_reg_n_0_[1]\,
      R => '0'
    );
\mulResultExp3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultExp2(2),
      Q => \mulResultExp3_reg_n_0_[2]\,
      R => '0'
    );
\mulResultExp3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultExp2(3),
      Q => \mulResultExp3_reg_n_0_[3]\,
      R => '0'
    );
\mulResultExp3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultExp2(4),
      Q => \mulResultExp3_reg_n_0_[4]\,
      R => '0'
    );
\mulResultExp3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultExp2(5),
      Q => \mulResultExp3_reg_n_0_[5]\,
      R => '0'
    );
\mulResultExp3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultExp2(6),
      Q => \mulResultExp3_reg_n_0_[6]\,
      R => '0'
    );
\mulResultExp3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultExp2(7),
      Q => \mulResultExp3_reg_n_0_[7]\,
      R => '0'
    );
\mulResultExp3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultExp2(8),
      Q => \mulResultExp3_reg_n_0_[8]\,
      R => '0'
    );
mulResultMantissa10: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => mulEarlyOutBypassEnable0_reg_1(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mulResultMantissa10_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \^d\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mulResultMantissa10_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mulResultMantissa10_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mulResultMantissa10_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mulResultExp0(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => mulResultExp0(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mulResultMantissa10_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_mulResultMantissa10_OVERFLOW_UNCONNECTED,
      P(47) => mulResultMantissa10_n_58,
      P(46) => mulResultMantissa10_n_59,
      P(45) => mulResultMantissa10_n_60,
      P(44) => mulResultMantissa10_n_61,
      P(43) => mulResultMantissa10_n_62,
      P(42) => mulResultMantissa10_n_63,
      P(41) => mulResultMantissa10_n_64,
      P(40) => mulResultMantissa10_n_65,
      P(39) => mulResultMantissa10_n_66,
      P(38) => mulResultMantissa10_n_67,
      P(37) => mulResultMantissa10_n_68,
      P(36) => mulResultMantissa10_n_69,
      P(35) => mulResultMantissa10_n_70,
      P(34) => mulResultMantissa10_n_71,
      P(33) => mulResultMantissa10_n_72,
      P(32) => mulResultMantissa10_n_73,
      P(31) => mulResultMantissa10_n_74,
      P(30) => mulResultMantissa10_n_75,
      P(29) => mulResultMantissa10_n_76,
      P(28) => mulResultMantissa10_n_77,
      P(27) => mulResultMantissa10_n_78,
      P(26) => mulResultMantissa10_n_79,
      P(25) => mulResultMantissa10_n_80,
      P(24) => mulResultMantissa10_n_81,
      P(23) => mulResultMantissa10_n_82,
      P(22) => mulResultMantissa10_n_83,
      P(21) => mulResultMantissa10_n_84,
      P(20) => mulResultMantissa10_n_85,
      P(19) => mulResultMantissa10_n_86,
      P(18) => mulResultMantissa10_n_87,
      P(17) => mulResultMantissa10_n_88,
      P(16) => mulResultMantissa10_n_89,
      P(15) => mulResultMantissa10_n_90,
      P(14) => mulResultMantissa10_n_91,
      P(13) => mulResultMantissa10_n_92,
      P(12) => mulResultMantissa10_n_93,
      P(11) => mulResultMantissa10_n_94,
      P(10) => mulResultMantissa10_n_95,
      P(9) => mulResultMantissa10_n_96,
      P(8) => mulResultMantissa10_n_97,
      P(7) => mulResultMantissa10_n_98,
      P(6) => mulResultMantissa10_n_99,
      P(5) => mulResultMantissa10_n_100,
      P(4) => mulResultMantissa10_n_101,
      P(3) => mulResultMantissa10_n_102,
      P(2) => mulResultMantissa10_n_103,
      P(1) => mulResultMantissa10_n_104,
      P(0) => mulResultMantissa10_n_105,
      PATTERNBDETECT => NLW_mulResultMantissa10_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mulResultMantissa10_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mulResultMantissa10_n_106,
      PCOUT(46) => mulResultMantissa10_n_107,
      PCOUT(45) => mulResultMantissa10_n_108,
      PCOUT(44) => mulResultMantissa10_n_109,
      PCOUT(43) => mulResultMantissa10_n_110,
      PCOUT(42) => mulResultMantissa10_n_111,
      PCOUT(41) => mulResultMantissa10_n_112,
      PCOUT(40) => mulResultMantissa10_n_113,
      PCOUT(39) => mulResultMantissa10_n_114,
      PCOUT(38) => mulResultMantissa10_n_115,
      PCOUT(37) => mulResultMantissa10_n_116,
      PCOUT(36) => mulResultMantissa10_n_117,
      PCOUT(35) => mulResultMantissa10_n_118,
      PCOUT(34) => mulResultMantissa10_n_119,
      PCOUT(33) => mulResultMantissa10_n_120,
      PCOUT(32) => mulResultMantissa10_n_121,
      PCOUT(31) => mulResultMantissa10_n_122,
      PCOUT(30) => mulResultMantissa10_n_123,
      PCOUT(29) => mulResultMantissa10_n_124,
      PCOUT(28) => mulResultMantissa10_n_125,
      PCOUT(27) => mulResultMantissa10_n_126,
      PCOUT(26) => mulResultMantissa10_n_127,
      PCOUT(25) => mulResultMantissa10_n_128,
      PCOUT(24) => mulResultMantissa10_n_129,
      PCOUT(23) => mulResultMantissa10_n_130,
      PCOUT(22) => mulResultMantissa10_n_131,
      PCOUT(21) => mulResultMantissa10_n_132,
      PCOUT(20) => mulResultMantissa10_n_133,
      PCOUT(19) => mulResultMantissa10_n_134,
      PCOUT(18) => mulResultMantissa10_n_135,
      PCOUT(17) => mulResultMantissa10_n_136,
      PCOUT(16) => mulResultMantissa10_n_137,
      PCOUT(15) => mulResultMantissa10_n_138,
      PCOUT(14) => mulResultMantissa10_n_139,
      PCOUT(13) => mulResultMantissa10_n_140,
      PCOUT(12) => mulResultMantissa10_n_141,
      PCOUT(11) => mulResultMantissa10_n_142,
      PCOUT(10) => mulResultMantissa10_n_143,
      PCOUT(9) => mulResultMantissa10_n_144,
      PCOUT(8) => mulResultMantissa10_n_145,
      PCOUT(7) => mulResultMantissa10_n_146,
      PCOUT(6) => mulResultMantissa10_n_147,
      PCOUT(5) => mulResultMantissa10_n_148,
      PCOUT(4) => mulResultMantissa10_n_149,
      PCOUT(3) => mulResultMantissa10_n_150,
      PCOUT(2) => mulResultMantissa10_n_151,
      PCOUT(1) => mulResultMantissa10_n_152,
      PCOUT(0) => mulResultMantissa10_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mulResultMantissa10_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mulResultMantissa10_XOROUT_UNCONNECTED(7 downto 0)
    );
mulResultMantissa10_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputB_reg[16]\(16),
      I1 => \interpInputB_reg[16]_0\(16),
      I2 => \interpInputB_reg[0]\,
      O => \^d\(16)
    );
mulResultMantissa10_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputB_reg[16]\(7),
      I1 => \interpInputB_reg[16]_0\(7),
      I2 => \interpInputB_reg[0]\,
      O => \^d\(7)
    );
mulResultMantissa10_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputB_reg[16]\(6),
      I1 => \interpInputB_reg[16]_0\(6),
      I2 => \interpInputB_reg[0]\,
      O => \^d\(6)
    );
mulResultMantissa10_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputB_reg[16]\(5),
      I1 => \interpInputB_reg[16]_0\(5),
      I2 => \interpInputB_reg[0]\,
      O => \^d\(5)
    );
mulResultMantissa10_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputB_reg[16]\(4),
      I1 => \interpInputB_reg[16]_0\(4),
      I2 => \interpInputB_reg[0]\,
      O => \^d\(4)
    );
mulResultMantissa10_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputB_reg[16]\(3),
      I1 => \interpInputB_reg[16]_0\(3),
      I2 => \interpInputB_reg[0]\,
      O => \^d\(3)
    );
mulResultMantissa10_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputB_reg[16]\(2),
      I1 => \interpInputB_reg[16]_0\(2),
      I2 => \interpInputB_reg[0]\,
      O => \^d\(2)
    );
mulResultMantissa10_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputB_reg[16]\(1),
      I1 => \interpInputB_reg[16]_0\(1),
      I2 => \interpInputB_reg[0]\,
      O => \^d\(1)
    );
mulResultMantissa10_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputB_reg[16]\(0),
      I1 => \interpInputB_reg[16]_0\(0),
      I2 => \interpInputB_reg[0]\,
      O => \^d\(0)
    );
mulResultMantissa10_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputB_reg[16]\(15),
      I1 => \interpInputB_reg[16]_0\(15),
      I2 => \interpInputB_reg[0]\,
      O => \^d\(15)
    );
mulResultMantissa10_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputB_reg[16]\(14),
      I1 => \interpInputB_reg[16]_0\(14),
      I2 => \interpInputB_reg[0]\,
      O => \^d\(14)
    );
mulResultMantissa10_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputB_reg[16]\(13),
      I1 => \interpInputB_reg[16]_0\(13),
      I2 => \interpInputB_reg[0]\,
      O => \^d\(13)
    );
mulResultMantissa10_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputB_reg[16]\(12),
      I1 => \interpInputB_reg[16]_0\(12),
      I2 => \interpInputB_reg[0]\,
      O => \^d\(12)
    );
mulResultMantissa10_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputB_reg[16]\(11),
      I1 => \interpInputB_reg[16]_0\(11),
      I2 => \interpInputB_reg[0]\,
      O => \^d\(11)
    );
mulResultMantissa10_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputB_reg[16]\(10),
      I1 => \interpInputB_reg[16]_0\(10),
      I2 => \interpInputB_reg[0]\,
      O => \^d\(10)
    );
mulResultMantissa10_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputB_reg[16]\(9),
      I1 => \interpInputB_reg[16]_0\(9),
      I2 => \interpInputB_reg[0]\,
      O => \^d\(9)
    );
mulResultMantissa10_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputB_reg[16]\(8),
      I1 => \interpInputB_reg[16]_0\(8),
      I2 => \interpInputB_reg[0]\,
      O => \^d\(8)
    );
mulResultMantissa1_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => mulEarlyOutBypassEnable0_reg_1(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mulResultMantissa1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000001",
      B(5 downto 0) => mulResultMantissa1_reg_0(22 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mulResultMantissa1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mulResultMantissa1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mulResultMantissa1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mulResultExp0(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => mulResultExp0(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => mulResultMantissa1(0),
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mulResultMantissa1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_mulResultMantissa1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_mulResultMantissa1_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 6) => \mulResultMantissa1_reg__0\(47 downto 23),
      P(5) => mulResultMantissa1_reg_n_100,
      P(4) => mulResultMantissa1_reg_n_101,
      P(3) => mulResultMantissa1_reg_n_102,
      P(2) => mulResultMantissa1_reg_n_103,
      P(1) => mulResultMantissa1_reg_n_104,
      P(0) => mulResultMantissa1_reg_n_105,
      PATTERNBDETECT => NLW_mulResultMantissa1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mulResultMantissa1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mulResultMantissa10_n_106,
      PCIN(46) => mulResultMantissa10_n_107,
      PCIN(45) => mulResultMantissa10_n_108,
      PCIN(44) => mulResultMantissa10_n_109,
      PCIN(43) => mulResultMantissa10_n_110,
      PCIN(42) => mulResultMantissa10_n_111,
      PCIN(41) => mulResultMantissa10_n_112,
      PCIN(40) => mulResultMantissa10_n_113,
      PCIN(39) => mulResultMantissa10_n_114,
      PCIN(38) => mulResultMantissa10_n_115,
      PCIN(37) => mulResultMantissa10_n_116,
      PCIN(36) => mulResultMantissa10_n_117,
      PCIN(35) => mulResultMantissa10_n_118,
      PCIN(34) => mulResultMantissa10_n_119,
      PCIN(33) => mulResultMantissa10_n_120,
      PCIN(32) => mulResultMantissa10_n_121,
      PCIN(31) => mulResultMantissa10_n_122,
      PCIN(30) => mulResultMantissa10_n_123,
      PCIN(29) => mulResultMantissa10_n_124,
      PCIN(28) => mulResultMantissa10_n_125,
      PCIN(27) => mulResultMantissa10_n_126,
      PCIN(26) => mulResultMantissa10_n_127,
      PCIN(25) => mulResultMantissa10_n_128,
      PCIN(24) => mulResultMantissa10_n_129,
      PCIN(23) => mulResultMantissa10_n_130,
      PCIN(22) => mulResultMantissa10_n_131,
      PCIN(21) => mulResultMantissa10_n_132,
      PCIN(20) => mulResultMantissa10_n_133,
      PCIN(19) => mulResultMantissa10_n_134,
      PCIN(18) => mulResultMantissa10_n_135,
      PCIN(17) => mulResultMantissa10_n_136,
      PCIN(16) => mulResultMantissa10_n_137,
      PCIN(15) => mulResultMantissa10_n_138,
      PCIN(14) => mulResultMantissa10_n_139,
      PCIN(13) => mulResultMantissa10_n_140,
      PCIN(12) => mulResultMantissa10_n_141,
      PCIN(11) => mulResultMantissa10_n_142,
      PCIN(10) => mulResultMantissa10_n_143,
      PCIN(9) => mulResultMantissa10_n_144,
      PCIN(8) => mulResultMantissa10_n_145,
      PCIN(7) => mulResultMantissa10_n_146,
      PCIN(6) => mulResultMantissa10_n_147,
      PCIN(5) => mulResultMantissa10_n_148,
      PCIN(4) => mulResultMantissa10_n_149,
      PCIN(3) => mulResultMantissa10_n_150,
      PCIN(2) => mulResultMantissa10_n_151,
      PCIN(1) => mulResultMantissa10_n_152,
      PCIN(0) => mulResultMantissa10_n_153,
      PCOUT(47 downto 0) => NLW_mulResultMantissa1_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mulResultMantissa1_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mulResultMantissa1_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\mulResultMantissa2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(23),
      Q => mulResultMantissa2(23),
      R => '0'
    );
\mulResultMantissa2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(24),
      Q => mulResultMantissa2(24),
      R => '0'
    );
\mulResultMantissa2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(25),
      Q => mulResultMantissa2(25),
      R => '0'
    );
\mulResultMantissa2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(26),
      Q => mulResultMantissa2(26),
      R => '0'
    );
\mulResultMantissa2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(27),
      Q => mulResultMantissa2(27),
      R => '0'
    );
\mulResultMantissa2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(28),
      Q => mulResultMantissa2(28),
      R => '0'
    );
\mulResultMantissa2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(29),
      Q => mulResultMantissa2(29),
      R => '0'
    );
\mulResultMantissa2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(30),
      Q => mulResultMantissa2(30),
      R => '0'
    );
\mulResultMantissa2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(31),
      Q => mulResultMantissa2(31),
      R => '0'
    );
\mulResultMantissa2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(32),
      Q => mulResultMantissa2(32),
      R => '0'
    );
\mulResultMantissa2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(33),
      Q => mulResultMantissa2(33),
      R => '0'
    );
\mulResultMantissa2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(34),
      Q => mulResultMantissa2(34),
      R => '0'
    );
\mulResultMantissa2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(35),
      Q => mulResultMantissa2(35),
      R => '0'
    );
\mulResultMantissa2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(36),
      Q => mulResultMantissa2(36),
      R => '0'
    );
\mulResultMantissa2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(37),
      Q => mulResultMantissa2(37),
      R => '0'
    );
\mulResultMantissa2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(38),
      Q => mulResultMantissa2(38),
      R => '0'
    );
\mulResultMantissa2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(39),
      Q => mulResultMantissa2(39),
      R => '0'
    );
\mulResultMantissa2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(40),
      Q => mulResultMantissa2(40),
      R => '0'
    );
\mulResultMantissa2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(41),
      Q => mulResultMantissa2(41),
      R => '0'
    );
\mulResultMantissa2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(42),
      Q => mulResultMantissa2(42),
      R => '0'
    );
\mulResultMantissa2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(43),
      Q => mulResultMantissa2(43),
      R => '0'
    );
\mulResultMantissa2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(44),
      Q => mulResultMantissa2(44),
      R => '0'
    );
\mulResultMantissa2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(45),
      Q => mulResultMantissa2(45),
      R => '0'
    );
\mulResultMantissa2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(46),
      Q => mulResultMantissa2(46),
      R => '0'
    );
\mulResultMantissa2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => \mulResultMantissa1_reg__0\(47),
      Q => mulResultMantissa2(47),
      R => '0'
    );
\mulResultMantissa3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(23),
      Q => OMUL1(0),
      R => '0'
    );
\mulResultMantissa3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(24),
      Q => OMUL1(1),
      R => '0'
    );
\mulResultMantissa3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(25),
      Q => OMUL1(2),
      R => '0'
    );
\mulResultMantissa3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(26),
      Q => OMUL1(3),
      R => '0'
    );
\mulResultMantissa3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(27),
      Q => OMUL1(4),
      R => '0'
    );
\mulResultMantissa3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(28),
      Q => OMUL1(5),
      R => '0'
    );
\mulResultMantissa3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(29),
      Q => OMUL1(6),
      R => '0'
    );
\mulResultMantissa3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(30),
      Q => OMUL1(7),
      R => '0'
    );
\mulResultMantissa3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(31),
      Q => OMUL1(8),
      R => '0'
    );
\mulResultMantissa3_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(32),
      Q => OMUL1(9),
      R => '0'
    );
\mulResultMantissa3_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(33),
      Q => OMUL1(10),
      R => '0'
    );
\mulResultMantissa3_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(34),
      Q => OMUL1(11),
      R => '0'
    );
\mulResultMantissa3_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(35),
      Q => OMUL1(12),
      R => '0'
    );
\mulResultMantissa3_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(36),
      Q => OMUL1(13),
      R => '0'
    );
\mulResultMantissa3_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(37),
      Q => OMUL1(14),
      R => '0'
    );
\mulResultMantissa3_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(38),
      Q => OMUL1(15),
      R => '0'
    );
\mulResultMantissa3_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(39),
      Q => OMUL1(16),
      R => '0'
    );
\mulResultMantissa3_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(40),
      Q => OMUL1(17),
      R => '0'
    );
\mulResultMantissa3_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(41),
      Q => OMUL1(18),
      R => '0'
    );
\mulResultMantissa3_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(42),
      Q => OMUL1(19),
      R => '0'
    );
\mulResultMantissa3_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(43),
      Q => OMUL1(20),
      R => '0'
    );
\mulResultMantissa3_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(44),
      Q => OMUL1(21),
      R => '0'
    );
\mulResultMantissa3_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(45),
      Q => OMUL1(22),
      R => '0'
    );
\mulResultMantissa3_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(46),
      Q => OMUL1(23),
      R => '0'
    );
\mulResultMantissa3_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultMantissa2(47),
      Q => OMUL1(24),
      R => '0'
    );
mulResultSign0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => interpGoSignal,
      D => mulResultSign0_reg_0,
      Q => mulResultSign0,
      R => '0'
    );
mulResultSign1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => mulResultSign0,
      Q => mulResultSign1,
      R => '0'
    );
mulResultSign2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass2_reg[22]_0\(0),
      D => mulResultSign1,
      Q => mulResultSign2,
      R => '0'
    );
mulResultSign3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulEarlyOutBypass3_reg[22]_0\(0),
      D => mulResultSign2,
      Q => mulResultSign3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_MUL_1 is
  port (
    mulEarlyOutBypassEnable0_reg_0 : out STD_LOGIC;
    \interpBarycentrics1_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    multResultAttr20 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipelinedGoSignal_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OMUL_reg[20]_0\ : out STD_LOGIC;
    addEarlyOutBypassEnable0120_out : out STD_LOGIC;
    addEarlyOutBypassEnable0123_out : out STD_LOGIC;
    addEarlyOutBypassEnable0_reg : out STD_LOGIC;
    \OMUL_reg[31]_0\ : out STD_LOGIC;
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    comBIsDenormal : out STD_LOGIC;
    \OMUL_reg[30]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \OMUL_reg[28]_0\ : out STD_LOGIC;
    addExponentDeltaAMinusB0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \OMUL_reg[23]_0\ : out STD_LOGIC;
    \OMUL_reg[31]_1\ : out STD_LOGIC;
    GetFloatIsINF013_in : out STD_LOGIC;
    \OMUL_reg[30]_1\ : out STD_LOGIC;
    \OMUL_reg[25]_0\ : out STD_LOGIC;
    \OMUL_reg[23]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OMUL_reg[30]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \interpInputC_reg[23]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \mulResultExp2_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mulResultExp3_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    interpGoSignal : in STD_LOGIC;
    mulResultSign0_reg_0 : in STD_LOGIC;
    mulEarlyOutBypassEnable0_reg_1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    mulResultMantissa1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mulResultMantissa1_reg_0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \mulEarlyOutBypass0_reg[31]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[31]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \interpInputC_reg[16]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \interpInputC_reg[0]\ : in STD_LOGIC;
    addEarlyOutBypassEnable00 : in STD_LOGIC;
    \addEarlyOutBypassEnable0__0\ : in STD_LOGIC;
    addEarlyOutBypassEnable0_reg_0 : in STD_LOGIC;
    addSameNumberDifferentSigns00 : in STD_LOGIC;
    OMUL : in STD_LOGIC_VECTOR ( 31 downto 0 );
    comAIsDenormal : in STD_LOGIC;
    \addExponentDeltaAMinusB_reg[3]\ : in STD_LOGIC;
    addEarlyOutBypassEnable013_out : in STD_LOGIC;
    addEarlyOutBypassEnable01 : in STD_LOGIC;
    GetFloatIsReal : in STD_LOGIC;
    GetFloatIsINF015_in : in STD_LOGIC;
    \addEarlyOutBypass0_reg[31]_0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addALessThanB_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \OMUL_reg[22]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_MUL_1 : entity is "StandaloneFloatALU_MUL";
end MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_MUL_1;

architecture STRUCTURE of MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_MUL_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^getfloatisinf013_in\ : STD_LOGIC;
  signal OMUL0_in : STD_LOGIC_VECTOR ( 30 downto 22 );
  signal OMUL1 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \OMUL[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \OMUL[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \OMUL[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \OMUL[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \OMUL[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \OMUL[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \OMUL[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \OMUL[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \OMUL[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \OMUL[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_6__0_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_7__0_n_0\ : STD_LOGIC;
  signal \OMUL[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^omul_reg[20]_0\ : STD_LOGIC;
  signal \^omul_reg[23]_0\ : STD_LOGIC;
  signal \^omul_reg[30]_1\ : STD_LOGIC;
  signal RESIZE0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal addALessThanB_i_10_n_0 : STD_LOGIC;
  signal addALessThanB_i_12_n_0 : STD_LOGIC;
  signal addALessThanB_i_14_n_0 : STD_LOGIC;
  signal addALessThanB_i_15_n_0 : STD_LOGIC;
  signal addALessThanB_i_19_n_0 : STD_LOGIC;
  signal addALessThanB_i_20_n_0 : STD_LOGIC;
  signal addALessThanB_i_21_n_0 : STD_LOGIC;
  signal addALessThanB_i_22_n_0 : STD_LOGIC;
  signal addALessThanB_i_23_n_0 : STD_LOGIC;
  signal addALessThanB_i_24_n_0 : STD_LOGIC;
  signal addALessThanB_i_25_n_0 : STD_LOGIC;
  signal addALessThanB_i_26_n_0 : STD_LOGIC;
  signal addALessThanB_i_3_n_0 : STD_LOGIC;
  signal addALessThanB_i_5_n_0 : STD_LOGIC;
  signal addALessThanB_i_7_n_0 : STD_LOGIC;
  signal addALessThanB_i_8_n_0 : STD_LOGIC;
  signal addALessThanB_i_9_n_0 : STD_LOGIC;
  signal addALessThanB_reg_i_1_n_1 : STD_LOGIC;
  signal addALessThanB_reg_i_1_n_2 : STD_LOGIC;
  signal addALessThanB_reg_i_1_n_3 : STD_LOGIC;
  signal addALessThanB_reg_i_1_n_4 : STD_LOGIC;
  signal addALessThanB_reg_i_1_n_5 : STD_LOGIC;
  signal addALessThanB_reg_i_1_n_6 : STD_LOGIC;
  signal addALessThanB_reg_i_1_n_7 : STD_LOGIC;
  signal addALessThanB_reg_i_2_n_0 : STD_LOGIC;
  signal addALessThanB_reg_i_2_n_1 : STD_LOGIC;
  signal addALessThanB_reg_i_2_n_2 : STD_LOGIC;
  signal addALessThanB_reg_i_2_n_3 : STD_LOGIC;
  signal addALessThanB_reg_i_2_n_4 : STD_LOGIC;
  signal addALessThanB_reg_i_2_n_5 : STD_LOGIC;
  signal addALessThanB_reg_i_2_n_6 : STD_LOGIC;
  signal addALessThanB_reg_i_2_n_7 : STD_LOGIC;
  signal \addDenormFlushedValB[30]_i_3_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_15_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_18_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_19_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_20_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_24_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_25_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_7_n_0\ : STD_LOGIC;
  signal \^addearlyoutbypassenable0120_out\ : STD_LOGIC;
  signal \^addearlyoutbypassenable0123_out\ : STD_LOGIC;
  signal addEarlyOutBypassEnable0_i_3_n_0 : STD_LOGIC;
  signal \^addexponentdeltaaminusb0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal addExponentDeltaAMinusBShiftTooFar_i_2_n_0 : STD_LOGIC;
  signal \addExponentDeltaAMinusB[3]_i_3_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[4]_i_2_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[4]_i_3_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[5]_i_3_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[7]_i_2_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[7]_i_3_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[7]_i_4_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[7]_i_5_n_0\ : STD_LOGIC;
  signal \^combisdenormal\ : STD_LOGIC;
  signal \^interpbarycentrics1_reg[16]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^interpinputc_reg[23]\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_6__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_10__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_11__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_12__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_13__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_14__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_15__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_16__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_17__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_18__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_6__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_7__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_8__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_9__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0_reg_n_0_[22]\ : STD_LOGIC;
  signal \mulEarlyOutBypass0_reg_n_0_[30]\ : STD_LOGIC;
  signal mulEarlyOutBypass1 : STD_LOGIC_VECTOR ( 31 downto 22 );
  signal mulEarlyOutBypass2 : STD_LOGIC_VECTOR ( 31 downto 22 );
  signal mulEarlyOutBypass3 : STD_LOGIC_VECTOR ( 31 downto 22 );
  signal \mulEarlyOutBypassEnable0_i_1__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypassEnable0_i_2__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypassEnable0_i_3__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypassEnable0_i_4__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypassEnable0_i_5__0_n_0\ : STD_LOGIC;
  signal \^mulearlyoutbypassenable0_reg_0\ : STD_LOGIC;
  signal mulEarlyOutBypassEnable1 : STD_LOGIC;
  signal mulEarlyOutBypassEnable2 : STD_LOGIC;
  signal mulEarlyOutBypassEnable3 : STD_LOGIC;
  signal mulResultExp0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mulResultExp0[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_14__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_15__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_16__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_17__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_18__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_19__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_20__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_10\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_11\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_12\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_13\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_14\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_15\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_8\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_9\ : STD_LOGIC;
  signal \mulResultExp0_reg[8]_i_2__0_n_15\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[0]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[1]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[2]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[3]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[4]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[5]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[6]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[7]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[8]\ : STD_LOGIC;
  signal mulResultExp1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal mulResultExp2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \mulResultExp3_reg_n_0_[0]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[1]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[2]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[3]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[4]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[5]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[6]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[7]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[8]\ : STD_LOGIC;
  signal mulResultMantissa10_n_100 : STD_LOGIC;
  signal mulResultMantissa10_n_101 : STD_LOGIC;
  signal mulResultMantissa10_n_102 : STD_LOGIC;
  signal mulResultMantissa10_n_103 : STD_LOGIC;
  signal mulResultMantissa10_n_104 : STD_LOGIC;
  signal mulResultMantissa10_n_105 : STD_LOGIC;
  signal mulResultMantissa10_n_106 : STD_LOGIC;
  signal mulResultMantissa10_n_107 : STD_LOGIC;
  signal mulResultMantissa10_n_108 : STD_LOGIC;
  signal mulResultMantissa10_n_109 : STD_LOGIC;
  signal mulResultMantissa10_n_110 : STD_LOGIC;
  signal mulResultMantissa10_n_111 : STD_LOGIC;
  signal mulResultMantissa10_n_112 : STD_LOGIC;
  signal mulResultMantissa10_n_113 : STD_LOGIC;
  signal mulResultMantissa10_n_114 : STD_LOGIC;
  signal mulResultMantissa10_n_115 : STD_LOGIC;
  signal mulResultMantissa10_n_116 : STD_LOGIC;
  signal mulResultMantissa10_n_117 : STD_LOGIC;
  signal mulResultMantissa10_n_118 : STD_LOGIC;
  signal mulResultMantissa10_n_119 : STD_LOGIC;
  signal mulResultMantissa10_n_120 : STD_LOGIC;
  signal mulResultMantissa10_n_121 : STD_LOGIC;
  signal mulResultMantissa10_n_122 : STD_LOGIC;
  signal mulResultMantissa10_n_123 : STD_LOGIC;
  signal mulResultMantissa10_n_124 : STD_LOGIC;
  signal mulResultMantissa10_n_125 : STD_LOGIC;
  signal mulResultMantissa10_n_126 : STD_LOGIC;
  signal mulResultMantissa10_n_127 : STD_LOGIC;
  signal mulResultMantissa10_n_128 : STD_LOGIC;
  signal mulResultMantissa10_n_129 : STD_LOGIC;
  signal mulResultMantissa10_n_130 : STD_LOGIC;
  signal mulResultMantissa10_n_131 : STD_LOGIC;
  signal mulResultMantissa10_n_132 : STD_LOGIC;
  signal mulResultMantissa10_n_133 : STD_LOGIC;
  signal mulResultMantissa10_n_134 : STD_LOGIC;
  signal mulResultMantissa10_n_135 : STD_LOGIC;
  signal mulResultMantissa10_n_136 : STD_LOGIC;
  signal mulResultMantissa10_n_137 : STD_LOGIC;
  signal mulResultMantissa10_n_138 : STD_LOGIC;
  signal mulResultMantissa10_n_139 : STD_LOGIC;
  signal mulResultMantissa10_n_140 : STD_LOGIC;
  signal mulResultMantissa10_n_141 : STD_LOGIC;
  signal mulResultMantissa10_n_142 : STD_LOGIC;
  signal mulResultMantissa10_n_143 : STD_LOGIC;
  signal mulResultMantissa10_n_144 : STD_LOGIC;
  signal mulResultMantissa10_n_145 : STD_LOGIC;
  signal mulResultMantissa10_n_146 : STD_LOGIC;
  signal mulResultMantissa10_n_147 : STD_LOGIC;
  signal mulResultMantissa10_n_148 : STD_LOGIC;
  signal mulResultMantissa10_n_149 : STD_LOGIC;
  signal mulResultMantissa10_n_150 : STD_LOGIC;
  signal mulResultMantissa10_n_151 : STD_LOGIC;
  signal mulResultMantissa10_n_152 : STD_LOGIC;
  signal mulResultMantissa10_n_153 : STD_LOGIC;
  signal mulResultMantissa10_n_58 : STD_LOGIC;
  signal mulResultMantissa10_n_59 : STD_LOGIC;
  signal mulResultMantissa10_n_60 : STD_LOGIC;
  signal mulResultMantissa10_n_61 : STD_LOGIC;
  signal mulResultMantissa10_n_62 : STD_LOGIC;
  signal mulResultMantissa10_n_63 : STD_LOGIC;
  signal mulResultMantissa10_n_64 : STD_LOGIC;
  signal mulResultMantissa10_n_65 : STD_LOGIC;
  signal mulResultMantissa10_n_66 : STD_LOGIC;
  signal mulResultMantissa10_n_67 : STD_LOGIC;
  signal mulResultMantissa10_n_68 : STD_LOGIC;
  signal mulResultMantissa10_n_69 : STD_LOGIC;
  signal mulResultMantissa10_n_70 : STD_LOGIC;
  signal mulResultMantissa10_n_71 : STD_LOGIC;
  signal mulResultMantissa10_n_72 : STD_LOGIC;
  signal mulResultMantissa10_n_73 : STD_LOGIC;
  signal mulResultMantissa10_n_74 : STD_LOGIC;
  signal mulResultMantissa10_n_75 : STD_LOGIC;
  signal mulResultMantissa10_n_76 : STD_LOGIC;
  signal mulResultMantissa10_n_77 : STD_LOGIC;
  signal mulResultMantissa10_n_78 : STD_LOGIC;
  signal mulResultMantissa10_n_79 : STD_LOGIC;
  signal mulResultMantissa10_n_80 : STD_LOGIC;
  signal mulResultMantissa10_n_81 : STD_LOGIC;
  signal mulResultMantissa10_n_82 : STD_LOGIC;
  signal mulResultMantissa10_n_83 : STD_LOGIC;
  signal mulResultMantissa10_n_84 : STD_LOGIC;
  signal mulResultMantissa10_n_85 : STD_LOGIC;
  signal mulResultMantissa10_n_86 : STD_LOGIC;
  signal mulResultMantissa10_n_87 : STD_LOGIC;
  signal mulResultMantissa10_n_88 : STD_LOGIC;
  signal mulResultMantissa10_n_89 : STD_LOGIC;
  signal mulResultMantissa10_n_90 : STD_LOGIC;
  signal mulResultMantissa10_n_91 : STD_LOGIC;
  signal mulResultMantissa10_n_92 : STD_LOGIC;
  signal mulResultMantissa10_n_93 : STD_LOGIC;
  signal mulResultMantissa10_n_94 : STD_LOGIC;
  signal mulResultMantissa10_n_95 : STD_LOGIC;
  signal mulResultMantissa10_n_96 : STD_LOGIC;
  signal mulResultMantissa10_n_97 : STD_LOGIC;
  signal mulResultMantissa10_n_98 : STD_LOGIC;
  signal mulResultMantissa10_n_99 : STD_LOGIC;
  signal \mulResultMantissa1_reg__0\ : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal mulResultMantissa1_reg_n_100 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_101 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_102 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_103 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_104 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_105 : STD_LOGIC;
  signal mulResultMantissa2 : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal mulResultSign0 : STD_LOGIC;
  signal mulResultSign1 : STD_LOGIC;
  signal mulResultSign2 : STD_LOGIC;
  signal mulResultSign3 : STD_LOGIC;
  signal \^multresultattr20\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_addALessThanB_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_addALessThanB_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_mulResultExp0_reg[8]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_mulResultExp0_reg[8]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_mulResultMantissa10_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mulResultMantissa10_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mulResultMantissa10_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mulResultMantissa10_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mulResultMantissa1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mulResultMantissa1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mulResultMantissa1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mulResultMantissa1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_mulResultMantissa1_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mulResultMantissa1_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \OMUL[22]_i_3__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \OMUL[26]_i_2__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \OMUL[27]_i_2__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \OMUL[28]_i_2__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \OMUL[28]_i_3__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \OMUL[29]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \OMUL[29]_i_2__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \OMUL[30]_i_6__0\ : label is "soft_lutpair191";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of addALessThanB_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of addALessThanB_reg_i_2 : label is 11;
  attribute SOFT_HLUTNM of \addDenormFlushedValB[0]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[10]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[11]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[12]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[13]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[14]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[15]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[16]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[17]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[18]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[19]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[1]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[20]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[21]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[22]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[23]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[24]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[25]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[26]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[27]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[28]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[29]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[2]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[30]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[30]_i_3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[3]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[4]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[5]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[6]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[8]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[9]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_12\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_20\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_24\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_25\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_4\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_6\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of addEarlyOutBypassEnable0_i_3 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[3]_i_3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[4]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[5]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[7]_i_3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \addExponentDeltaBMinusA[1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[22]_i_4__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[22]_i_5__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[22]_i_6__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[30]_i_2__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[30]_i_4__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[30]_i_5__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[30]_i_7__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mulEarlyOutBypassEnable0_i_2__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mulEarlyOutBypassEnable0_i_3__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mulResultExp0[7]_i_18__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mulResultExp0[7]_i_19__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mulResultExp0[7]_i_20__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mulResultExp0[8]_i_4__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mulResultExp0[8]_i_6__0\ : label is "soft_lutpair180";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of mulResultMantissa10 : label is "YES";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mulResultMantissa10 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \mulResultMantissa10_i_10__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mulResultMantissa10_i_11__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mulResultMantissa10_i_12__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \mulResultMantissa10_i_13__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \mulResultMantissa10_i_14__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \mulResultMantissa10_i_15__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \mulResultMantissa10_i_16__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mulResultMantissa10_i_17__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mulResultMantissa10_i_2__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mulResultMantissa10_i_3__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mulResultMantissa10_i_4__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \mulResultMantissa10_i_5__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \mulResultMantissa10_i_6__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mulResultMantissa10_i_7__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mulResultMantissa10_i_8__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mulResultMantissa10_i_9__0\ : label is "soft_lutpair197";
begin
  D(0) <= \^d\(0);
  GetFloatIsINF013_in <= \^getfloatisinf013_in\;
  \OMUL_reg[20]_0\ <= \^omul_reg[20]_0\;
  \OMUL_reg[23]_0\ <= \^omul_reg[23]_0\;
  \OMUL_reg[30]_1\ <= \^omul_reg[30]_1\;
  addEarlyOutBypassEnable0120_out <= \^addearlyoutbypassenable0120_out\;
  addEarlyOutBypassEnable0123_out <= \^addearlyoutbypassenable0123_out\;
  addExponentDeltaAMinusB0(5 downto 0) <= \^addexponentdeltaaminusb0\(5 downto 0);
  comBIsDenormal <= \^combisdenormal\;
  \interpBarycentrics1_reg[16]\(16 downto 0) <= \^interpbarycentrics1_reg[16]\(16 downto 0);
  \interpInputC_reg[23]\ <= \^interpinputc_reg[23]\;
  mulEarlyOutBypassEnable0_reg_0 <= \^mulearlyoutbypassenable0_reg_0\;
  multResultAttr20(31 downto 0) <= \^multresultattr20\(31 downto 0);
  sel0(0) <= \^sel0\(0);
\OMUL[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(0),
      I2 => OMUL1(1),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[0]_i_1__0_n_0\
    );
\OMUL[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(10),
      I2 => OMUL1(11),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[10]_i_1__0_n_0\
    );
\OMUL[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(11),
      I2 => OMUL1(12),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[11]_i_1__0_n_0\
    );
\OMUL[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(12),
      I2 => OMUL1(13),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[12]_i_1__0_n_0\
    );
\OMUL[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(13),
      I2 => OMUL1(14),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[13]_i_1__0_n_0\
    );
\OMUL[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(14),
      I2 => OMUL1(15),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[14]_i_1__0_n_0\
    );
\OMUL[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(15),
      I2 => OMUL1(16),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[15]_i_1__0_n_0\
    );
\OMUL[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(16),
      I2 => OMUL1(17),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[16]_i_1__0_n_0\
    );
\OMUL[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(17),
      I2 => OMUL1(18),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[17]_i_1__0_n_0\
    );
\OMUL[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(18),
      I2 => OMUL1(19),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[18]_i_1__0_n_0\
    );
\OMUL[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(19),
      I2 => OMUL1(20),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[19]_i_1__0_n_0\
    );
\OMUL[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(1),
      I2 => OMUL1(2),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[1]_i_1__0_n_0\
    );
\OMUL[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(20),
      I2 => OMUL1(21),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[20]_i_1__0_n_0\
    );
\OMUL[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(21),
      I2 => OMUL1(22),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[21]_i_1__0_n_0\
    );
\OMUL[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \OMUL[30]_i_4__0_n_0\,
      I1 => \mulResultExp3_reg_n_0_[7]\,
      I2 => \mulResultExp3_reg_n_0_[8]\,
      I3 => \OMUL_reg[22]_0\,
      I4 => mulEarlyOutBypassEnable3,
      O => OMUL0_in(22)
    );
\OMUL[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0AA0000"
    )
        port map (
      I0 => OMUL1(22),
      I1 => \OMUL[22]_i_3__0_n_0\,
      I2 => OMUL1(23),
      I3 => OMUL1(24),
      I4 => \OMUL[30]_i_5__0_n_0\,
      I5 => \OMUL[22]_i_4__0_n_0\,
      O => \OMUL[22]_i_2__0_n_0\
    );
\OMUL[22]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[1]\,
      I1 => \mulResultExp3_reg_n_0_[8]\,
      I2 => \mulResultExp3_reg_n_0_[0]\,
      I3 => \OMUL[22]_i_5__0_n_0\,
      O => \OMUL[22]_i_3__0_n_0\
    );
\OMUL[22]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mulEarlyOutBypassEnable3,
      I1 => mulEarlyOutBypass3(22),
      O => \OMUL[22]_i_4__0_n_0\
    );
\OMUL[22]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[6]\,
      I1 => \mulResultExp3_reg_n_0_[5]\,
      I2 => \mulResultExp3_reg_n_0_[7]\,
      I3 => \mulResultExp3_reg_n_0_[2]\,
      I4 => \mulResultExp3_reg_n_0_[3]\,
      I5 => \mulResultExp3_reg_n_0_[4]\,
      O => \OMUL[22]_i_5__0_n_0\
    );
\OMUL[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF828282"
    )
        port map (
      I0 => \OMUL[30]_i_5__0_n_0\,
      I1 => OMUL1(24),
      I2 => \mulResultExp3_reg_n_0_[0]\,
      I3 => mulEarlyOutBypassEnable3,
      I4 => mulEarlyOutBypass3(30),
      I5 => \OMUL[30]_i_4__0_n_0\,
      O => \OMUL[23]_i_1__0_n_0\
    );
\OMUL[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA802"
    )
        port map (
      I0 => \OMUL[30]_i_5__0_n_0\,
      I1 => \mulResultExp3_reg_n_0_[0]\,
      I2 => OMUL1(24),
      I3 => \mulResultExp3_reg_n_0_[1]\,
      I4 => \OMUL[28]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_4__0_n_0\,
      O => \OMUL[24]_i_1__0_n_0\
    );
\OMUL[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF282828"
    )
        port map (
      I0 => \OMUL[30]_i_5__0_n_0\,
      I1 => \OMUL[26]_i_2__0_n_0\,
      I2 => \mulResultExp3_reg_n_0_[2]\,
      I3 => mulEarlyOutBypassEnable3,
      I4 => mulEarlyOutBypass3(30),
      I5 => \OMUL[30]_i_4__0_n_0\,
      O => \OMUL[25]_i_1__0_n_0\
    );
\OMUL[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA208"
    )
        port map (
      I0 => \OMUL[30]_i_5__0_n_0\,
      I1 => \OMUL[26]_i_2__0_n_0\,
      I2 => \mulResultExp3_reg_n_0_[2]\,
      I3 => \mulResultExp3_reg_n_0_[3]\,
      I4 => \OMUL[28]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_4__0_n_0\,
      O => \OMUL[26]_i_1__0_n_0\
    );
\OMUL[26]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => OMUL1(24),
      I1 => \mulResultExp3_reg_n_0_[0]\,
      I2 => \mulResultExp3_reg_n_0_[1]\,
      O => \OMUL[26]_i_2__0_n_0\
    );
\OMUL[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA082"
    )
        port map (
      I0 => \OMUL[30]_i_5__0_n_0\,
      I1 => \OMUL[27]_i_2__0_n_0\,
      I2 => \mulResultExp3_reg_n_0_[4]\,
      I3 => OMUL1(24),
      I4 => \OMUL[28]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_4__0_n_0\,
      O => \OMUL[27]_i_1__0_n_0\
    );
\OMUL[27]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[3]\,
      I1 => \mulResultExp3_reg_n_0_[2]\,
      I2 => \mulResultExp3_reg_n_0_[0]\,
      I3 => \mulResultExp3_reg_n_0_[1]\,
      O => \OMUL[27]_i_2__0_n_0\
    );
\OMUL[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA802"
    )
        port map (
      I0 => \OMUL[30]_i_5__0_n_0\,
      I1 => OMUL1(24),
      I2 => \OMUL[28]_i_2__0_n_0\,
      I3 => \mulResultExp3_reg_n_0_[5]\,
      I4 => \OMUL[28]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_4__0_n_0\,
      O => \OMUL[28]_i_1__0_n_0\
    );
\OMUL[28]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[4]\,
      I1 => \mulResultExp3_reg_n_0_[1]\,
      I2 => \mulResultExp3_reg_n_0_[0]\,
      I3 => \mulResultExp3_reg_n_0_[2]\,
      I4 => \mulResultExp3_reg_n_0_[3]\,
      O => \OMUL[28]_i_2__0_n_0\
    );
\OMUL[28]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mulEarlyOutBypassEnable3,
      I1 => mulEarlyOutBypass3(30),
      O => \OMUL[28]_i_3__0_n_0\
    );
\OMUL[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F222"
    )
        port map (
      I0 => \OMUL[30]_i_5__0_n_0\,
      I1 => \OMUL[29]_i_2__0_n_0\,
      I2 => mulEarlyOutBypassEnable3,
      I3 => mulEarlyOutBypass3(30),
      I4 => \OMUL[30]_i_4__0_n_0\,
      O => \OMUL[29]_i_1__0_n_0\
    );
\OMUL[29]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[6]\,
      I1 => OMUL1(24),
      I2 => \mulResultExp3_reg_n_0_[5]\,
      I3 => \OMUL[28]_i_2__0_n_0\,
      O => \OMUL[29]_i_2__0_n_0\
    );
\OMUL[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(2),
      I2 => OMUL1(3),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[2]_i_1__0_n_0\
    );
\OMUL[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => mulEarlyOutBypassEnable3,
      I1 => \OMUL_reg[22]_0\,
      I2 => \mulResultExp3_reg_n_0_[8]\,
      I3 => \mulResultExp3_reg_n_0_[7]\,
      O => OMUL0_in(30)
    );
\OMUL[30]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OMUL_reg[22]_0\,
      I1 => \OMUL[30]_i_4__0_n_0\,
      O => \OMUL[30]_i_2__0_n_0\
    );
\OMUL[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF828282"
    )
        port map (
      I0 => \OMUL[30]_i_5__0_n_0\,
      I1 => \OMUL[30]_i_6__0_n_0\,
      I2 => \mulResultExp3_reg_n_0_[7]\,
      I3 => mulEarlyOutBypassEnable3,
      I4 => mulEarlyOutBypass3(30),
      I5 => \OMUL[30]_i_4__0_n_0\,
      O => \OMUL[30]_i_3__0_n_0\
    );
\OMUL[30]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40400040"
    )
        port map (
      I0 => mulEarlyOutBypassEnable3,
      I1 => \OMUL_reg[22]_0\,
      I2 => \mulResultExp3_reg_n_0_[8]\,
      I3 => \mulResultExp3_reg_n_0_[7]\,
      I4 => \OMUL[30]_i_7__0_n_0\,
      O => \OMUL[30]_i_4__0_n_0\
    );
\OMUL[30]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0043"
    )
        port map (
      I0 => \OMUL[30]_i_7__0_n_0\,
      I1 => \mulResultExp3_reg_n_0_[7]\,
      I2 => \mulResultExp3_reg_n_0_[8]\,
      I3 => mulEarlyOutBypassEnable3,
      O => \OMUL[30]_i_5__0_n_0\
    );
\OMUL[30]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[5]\,
      I1 => \mulResultExp3_reg_n_0_[6]\,
      I2 => OMUL1(24),
      I3 => \OMUL[28]_i_2__0_n_0\,
      O => \OMUL[30]_i_6__0_n_0\
    );
\OMUL[30]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[5]\,
      I1 => \mulResultExp3_reg_n_0_[6]\,
      I2 => \mulResultExp3_reg_n_0_[1]\,
      I3 => \mulResultExp3_reg_n_0_[4]\,
      I4 => \mulResultExp3_reg_n_0_[3]\,
      I5 => \mulResultExp3_reg_n_0_[2]\,
      O => \OMUL[30]_i_7__0_n_0\
    );
\OMUL[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mulEarlyOutBypass3(31),
      I1 => mulEarlyOutBypassEnable3,
      I2 => mulResultSign3,
      I3 => \OMUL_reg[22]_0\,
      I4 => \^multresultattr20\(31),
      O => \OMUL[31]_i_1__0_n_0\
    );
\OMUL[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(3),
      I2 => OMUL1(4),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[3]_i_1__0_n_0\
    );
\OMUL[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(4),
      I2 => OMUL1(5),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[4]_i_1__0_n_0\
    );
\OMUL[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(5),
      I2 => OMUL1(6),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[5]_i_1__0_n_0\
    );
\OMUL[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(6),
      I2 => OMUL1(7),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[6]_i_1__0_n_0\
    );
\OMUL[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(7),
      I2 => OMUL1(8),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[7]_i_1__0_n_0\
    );
\OMUL[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(8),
      I2 => OMUL1(9),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[8]_i_1__0_n_0\
    );
\OMUL[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(9),
      I2 => OMUL1(10),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[9]_i_1__0_n_0\
    );
\OMUL_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[0]_i_1__0_n_0\,
      Q => \^multresultattr20\(0),
      R => OMUL0_in(22)
    );
\OMUL_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[10]_i_1__0_n_0\,
      Q => \^multresultattr20\(10),
      R => OMUL0_in(22)
    );
\OMUL_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[11]_i_1__0_n_0\,
      Q => \^multresultattr20\(11),
      R => OMUL0_in(22)
    );
\OMUL_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[12]_i_1__0_n_0\,
      Q => \^multresultattr20\(12),
      R => OMUL0_in(22)
    );
\OMUL_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[13]_i_1__0_n_0\,
      Q => \^multresultattr20\(13),
      R => OMUL0_in(22)
    );
\OMUL_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[14]_i_1__0_n_0\,
      Q => \^multresultattr20\(14),
      R => OMUL0_in(22)
    );
\OMUL_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[15]_i_1__0_n_0\,
      Q => \^multresultattr20\(15),
      R => OMUL0_in(22)
    );
\OMUL_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[16]_i_1__0_n_0\,
      Q => \^multresultattr20\(16),
      R => OMUL0_in(22)
    );
\OMUL_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[17]_i_1__0_n_0\,
      Q => \^multresultattr20\(17),
      R => OMUL0_in(22)
    );
\OMUL_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[18]_i_1__0_n_0\,
      Q => \^multresultattr20\(18),
      R => OMUL0_in(22)
    );
\OMUL_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[19]_i_1__0_n_0\,
      Q => \^multresultattr20\(19),
      R => OMUL0_in(22)
    );
\OMUL_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[1]_i_1__0_n_0\,
      Q => \^multresultattr20\(1),
      R => OMUL0_in(22)
    );
\OMUL_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[20]_i_1__0_n_0\,
      Q => \^multresultattr20\(20),
      R => OMUL0_in(22)
    );
\OMUL_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[21]_i_1__0_n_0\,
      Q => \^multresultattr20\(21),
      R => OMUL0_in(22)
    );
\OMUL_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[22]_i_2__0_n_0\,
      Q => \^multresultattr20\(22),
      R => OMUL0_in(22)
    );
\OMUL_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2__0_n_0\,
      D => \OMUL[23]_i_1__0_n_0\,
      Q => \^multresultattr20\(23),
      S => OMUL0_in(30)
    );
\OMUL_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2__0_n_0\,
      D => \OMUL[24]_i_1__0_n_0\,
      Q => \^multresultattr20\(24),
      S => OMUL0_in(30)
    );
\OMUL_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2__0_n_0\,
      D => \OMUL[25]_i_1__0_n_0\,
      Q => \^multresultattr20\(25),
      S => OMUL0_in(30)
    );
\OMUL_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2__0_n_0\,
      D => \OMUL[26]_i_1__0_n_0\,
      Q => \^multresultattr20\(26),
      S => OMUL0_in(30)
    );
\OMUL_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2__0_n_0\,
      D => \OMUL[27]_i_1__0_n_0\,
      Q => \^multresultattr20\(27),
      S => OMUL0_in(30)
    );
\OMUL_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2__0_n_0\,
      D => \OMUL[28]_i_1__0_n_0\,
      Q => \^multresultattr20\(28),
      S => OMUL0_in(30)
    );
\OMUL_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2__0_n_0\,
      D => \OMUL[29]_i_1__0_n_0\,
      Q => \^multresultattr20\(29),
      S => OMUL0_in(30)
    );
\OMUL_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[2]_i_1__0_n_0\,
      Q => \^multresultattr20\(2),
      R => OMUL0_in(22)
    );
\OMUL_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2__0_n_0\,
      D => \OMUL[30]_i_3__0_n_0\,
      Q => \^multresultattr20\(30),
      S => OMUL0_in(30)
    );
\OMUL_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \OMUL[31]_i_1__0_n_0\,
      Q => \^multresultattr20\(31),
      R => '0'
    );
\OMUL_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[3]_i_1__0_n_0\,
      Q => \^multresultattr20\(3),
      R => OMUL0_in(22)
    );
\OMUL_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[4]_i_1__0_n_0\,
      Q => \^multresultattr20\(4),
      R => OMUL0_in(22)
    );
\OMUL_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[5]_i_1__0_n_0\,
      Q => \^multresultattr20\(5),
      R => OMUL0_in(22)
    );
\OMUL_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[6]_i_1__0_n_0\,
      Q => \^multresultattr20\(6),
      R => OMUL0_in(22)
    );
\OMUL_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[7]_i_1__0_n_0\,
      Q => \^multresultattr20\(7),
      R => OMUL0_in(22)
    );
\OMUL_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[8]_i_1__0_n_0\,
      Q => \^multresultattr20\(8),
      R => OMUL0_in(22)
    );
\OMUL_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[22]_0\,
      D => \OMUL[9]_i_1__0_n_0\,
      Q => \^multresultattr20\(9),
      R => OMUL0_in(22)
    );
addALessThanB_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(17),
      I1 => OMUL(17),
      I2 => \^multresultattr20\(16),
      I3 => OMUL(16),
      O => addALessThanB_i_10_n_0
    );
addALessThanB_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^multresultattr20\(29),
      I1 => \^multresultattr20\(28),
      I2 => OMUL(29),
      I3 => OMUL(28),
      O => addALessThanB_i_12_n_0
    );
addALessThanB_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^multresultattr20\(24),
      I1 => \^multresultattr20\(25),
      I2 => OMUL(24),
      I3 => OMUL(25),
      O => addALessThanB_i_14_n_0
    );
addALessThanB_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^multresultattr20\(23),
      I1 => OMUL(23),
      I2 => \^multresultattr20\(22),
      I3 => OMUL(22),
      O => addALessThanB_i_15_n_0
    );
addALessThanB_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(15),
      I1 => OMUL(15),
      I2 => \^multresultattr20\(14),
      I3 => OMUL(14),
      O => addALessThanB_i_19_n_0
    );
addALessThanB_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(13),
      I1 => OMUL(13),
      I2 => \^multresultattr20\(12),
      I3 => OMUL(12),
      O => addALessThanB_i_20_n_0
    );
addALessThanB_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(11),
      I1 => OMUL(11),
      I2 => \^multresultattr20\(10),
      I3 => OMUL(10),
      O => addALessThanB_i_21_n_0
    );
addALessThanB_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(9),
      I1 => OMUL(9),
      I2 => \^multresultattr20\(8),
      I3 => OMUL(8),
      O => addALessThanB_i_22_n_0
    );
addALessThanB_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(7),
      I1 => OMUL(7),
      I2 => \^multresultattr20\(6),
      I3 => OMUL(6),
      O => addALessThanB_i_23_n_0
    );
addALessThanB_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(5),
      I1 => OMUL(5),
      I2 => \^multresultattr20\(4),
      I3 => OMUL(4),
      O => addALessThanB_i_24_n_0
    );
addALessThanB_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(3),
      I1 => OMUL(3),
      I2 => \^multresultattr20\(2),
      I3 => OMUL(2),
      O => addALessThanB_i_25_n_0
    );
addALessThanB_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(1),
      I1 => OMUL(1),
      I2 => \^multresultattr20\(0),
      I3 => OMUL(0),
      O => addALessThanB_i_26_n_0
    );
addALessThanB_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(30),
      I1 => OMUL(30),
      O => addALessThanB_i_3_n_0
    );
addALessThanB_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(27),
      I1 => OMUL(27),
      I2 => \^multresultattr20\(26),
      I3 => OMUL(26),
      O => addALessThanB_i_5_n_0
    );
addALessThanB_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^multresultattr20\(22),
      I1 => OMUL(22),
      I2 => OMUL(23),
      I3 => \^multresultattr20\(23),
      O => addALessThanB_i_7_n_0
    );
addALessThanB_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(21),
      I1 => OMUL(21),
      I2 => \^multresultattr20\(20),
      I3 => OMUL(20),
      O => addALessThanB_i_8_n_0
    );
addALessThanB_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(19),
      I1 => OMUL(19),
      I2 => \^multresultattr20\(18),
      I3 => OMUL(18),
      O => addALessThanB_i_9_n_0
    );
addALessThanB_reg_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => addALessThanB_reg_i_2_n_0,
      CI_TOP => '0',
      CO(7) => \^sel0\(0),
      CO(6) => addALessThanB_reg_i_1_n_1,
      CO(5) => addALessThanB_reg_i_1_n_2,
      CO(4) => addALessThanB_reg_i_1_n_3,
      CO(3) => addALessThanB_reg_i_1_n_4,
      CO(2) => addALessThanB_reg_i_1_n_5,
      CO(1) => addALessThanB_reg_i_1_n_6,
      CO(0) => addALessThanB_reg_i_1_n_7,
      DI(7) => addALessThanB_i_3_n_0,
      DI(6) => DI(1),
      DI(5) => addALessThanB_i_5_n_0,
      DI(4) => DI(0),
      DI(3) => addALessThanB_i_7_n_0,
      DI(2) => addALessThanB_i_8_n_0,
      DI(1) => addALessThanB_i_9_n_0,
      DI(0) => addALessThanB_i_10_n_0,
      O(7 downto 0) => NLW_addALessThanB_reg_i_1_O_UNCONNECTED(7 downto 0),
      S(7) => addALessThanB_reg(4),
      S(6) => addALessThanB_i_12_n_0,
      S(5) => addALessThanB_reg(3),
      S(4) => addALessThanB_i_14_n_0,
      S(3) => addALessThanB_i_15_n_0,
      S(2 downto 0) => addALessThanB_reg(2 downto 0)
    );
addALessThanB_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => addALessThanB_reg_i_2_n_0,
      CO(6) => addALessThanB_reg_i_2_n_1,
      CO(5) => addALessThanB_reg_i_2_n_2,
      CO(4) => addALessThanB_reg_i_2_n_3,
      CO(3) => addALessThanB_reg_i_2_n_4,
      CO(2) => addALessThanB_reg_i_2_n_5,
      CO(1) => addALessThanB_reg_i_2_n_6,
      CO(0) => addALessThanB_reg_i_2_n_7,
      DI(7) => addALessThanB_i_19_n_0,
      DI(6) => addALessThanB_i_20_n_0,
      DI(5) => addALessThanB_i_21_n_0,
      DI(4) => addALessThanB_i_22_n_0,
      DI(3) => addALessThanB_i_23_n_0,
      DI(2) => addALessThanB_i_24_n_0,
      DI(1) => addALessThanB_i_25_n_0,
      DI(0) => addALessThanB_i_26_n_0,
      O(7 downto 0) => NLW_addALessThanB_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\addDenormFlushedValB[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(0),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(0)
    );
\addDenormFlushedValB[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(10),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(10)
    );
\addDenormFlushedValB[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(11),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(11)
    );
\addDenormFlushedValB[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(12),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(12)
    );
\addDenormFlushedValB[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(13),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(13)
    );
\addDenormFlushedValB[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(14),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(14)
    );
\addDenormFlushedValB[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(15),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(15)
    );
\addDenormFlushedValB[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(16),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(16)
    );
\addDenormFlushedValB[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(17),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(17)
    );
\addDenormFlushedValB[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(18),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(18)
    );
\addDenormFlushedValB[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(19),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(19)
    );
\addDenormFlushedValB[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(1),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(1)
    );
\addDenormFlushedValB[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(20),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(20)
    );
\addDenormFlushedValB[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(21),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(21)
    );
\addDenormFlushedValB[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(22),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(22)
    );
\addDenormFlushedValB[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(23),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(23)
    );
\addDenormFlushedValB[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(24),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(24)
    );
\addDenormFlushedValB[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(25),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(25)
    );
\addDenormFlushedValB[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(26),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(26)
    );
\addDenormFlushedValB[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(27),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(27)
    );
\addDenormFlushedValB[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(28),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(28)
    );
\addDenormFlushedValB[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(29),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(29)
    );
\addDenormFlushedValB[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(2),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(2)
    );
\addDenormFlushedValB[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(30),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(30)
    );
\addDenormFlushedValB[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^multresultattr20\(27),
      I1 => \^multresultattr20\(28),
      I2 => \^multresultattr20\(29),
      I3 => \^multresultattr20\(30),
      I4 => \addDenormFlushedValB[30]_i_3_n_0\,
      O => \^combisdenormal\
    );
\addDenormFlushedValB[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^multresultattr20\(24),
      I1 => \^multresultattr20\(23),
      I2 => \^multresultattr20\(26),
      I3 => \^multresultattr20\(25),
      O => \addDenormFlushedValB[30]_i_3_n_0\
    );
\addDenormFlushedValB[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(3),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(3)
    );
\addDenormFlushedValB[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(4),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(4)
    );
\addDenormFlushedValB[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(5),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(5)
    );
\addDenormFlushedValB[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(6),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(6)
    );
\addDenormFlushedValB[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(7),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(7)
    );
\addDenormFlushedValB[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(8),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(8)
    );
\addDenormFlushedValB[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(9),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(9)
    );
\addEarlyOutBypass0[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000060"
    )
        port map (
      I0 => \^multresultattr20\(31),
      I1 => OMUL(31),
      I2 => \^addearlyoutbypassenable0120_out\,
      I3 => \^addearlyoutbypassenable0123_out\,
      I4 => addEarlyOutBypassEnable013_out,
      I5 => addEarlyOutBypassEnable01,
      O => \OMUL_reg[31]_1\
    );
\addEarlyOutBypass0[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D700"
    )
        port map (
      I0 => addSameNumberDifferentSigns00,
      I1 => OMUL(31),
      I2 => \^multresultattr20\(31),
      I3 => \^sel0\(0),
      I4 => \^combisdenormal\,
      O => \OMUL_reg[31]_0\
    );
\addEarlyOutBypass0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD0000FAF80000"
    )
        port map (
      I0 => \^omul_reg[20]_0\,
      I1 => \^addearlyoutbypassenable0120_out\,
      I2 => \addEarlyOutBypass0_reg[31]\,
      I3 => \^addearlyoutbypassenable0123_out\,
      I4 => Q(0),
      I5 => \addEarlyOutBypass0[31]_i_7_n_0\,
      O => \pipelinedGoSignal_reg[4]\(0)
    );
\addEarlyOutBypass0[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_18_n_0\,
      I1 => \addEarlyOutBypass0[31]_i_19_n_0\,
      I2 => \^multresultattr20\(20),
      I3 => \^multresultattr20\(22),
      I4 => \^multresultattr20\(17),
      I5 => \addEarlyOutBypass0[31]_i_20_n_0\,
      O => \^getfloatisinf013_in\
    );
\addEarlyOutBypass0[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^multresultattr20\(30),
      I1 => \^multresultattr20\(27),
      I2 => \^multresultattr20\(29),
      I3 => \^multresultattr20\(28),
      O => \^omul_reg[30]_1\
    );
\addEarlyOutBypass0[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^multresultattr20\(28),
      I1 => \^multresultattr20\(29),
      I2 => \^multresultattr20\(27),
      I3 => \^multresultattr20\(30),
      I4 => \^omul_reg[23]_0\,
      I5 => \addEarlyOutBypass0_reg[31]_0\,
      O => \addEarlyOutBypass0[31]_i_15_n_0\
    );
\addEarlyOutBypass0[31]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^multresultattr20\(12),
      I1 => \^multresultattr20\(13),
      I2 => \^multresultattr20\(14),
      I3 => \^multresultattr20\(15),
      I4 => \addEarlyOutBypass0[31]_i_24_n_0\,
      O => \addEarlyOutBypass0[31]_i_18_n_0\
    );
\addEarlyOutBypass0[31]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^multresultattr20\(2),
      I1 => \^multresultattr20\(3),
      I2 => \^multresultattr20\(0),
      I3 => \^multresultattr20\(1),
      I4 => \addEarlyOutBypass0[31]_i_25_n_0\,
      O => \addEarlyOutBypass0[31]_i_19_n_0\
    );
\addEarlyOutBypass0[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^multresultattr20\(19),
      I1 => \^multresultattr20\(16),
      I2 => \^multresultattr20\(21),
      I3 => \^multresultattr20\(18),
      O => \addEarlyOutBypass0[31]_i_20_n_0\
    );
\addEarlyOutBypass0[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^multresultattr20\(11),
      I1 => \^multresultattr20\(10),
      I2 => \^multresultattr20\(9),
      I3 => \^multresultattr20\(8),
      O => \addEarlyOutBypass0[31]_i_24_n_0\
    );
\addEarlyOutBypass0[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^multresultattr20\(7),
      I1 => \^multresultattr20\(6),
      I2 => \^multresultattr20\(5),
      I3 => \^multresultattr20\(4),
      O => \addEarlyOutBypass0[31]_i_25_n_0\
    );
\addEarlyOutBypass0[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFF500040004"
    )
        port map (
      I0 => \^getfloatisinf013_in\,
      I1 => GetFloatIsReal,
      I2 => \^omul_reg[30]_1\,
      I3 => \^omul_reg[23]_0\,
      I4 => GetFloatIsINF015_in,
      I5 => \addEarlyOutBypass0_reg[31]_0\,
      O => \^omul_reg[20]_0\
    );
\addEarlyOutBypass0[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_15_n_0\,
      I1 => \^getfloatisinf013_in\,
      I2 => GetFloatIsINF015_in,
      O => \^addearlyoutbypassenable0120_out\
    );
\addEarlyOutBypass0[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_15_n_0\,
      I1 => \^getfloatisinf013_in\,
      I2 => GetFloatIsINF015_in,
      O => \^addearlyoutbypassenable0123_out\
    );
\addEarlyOutBypass0[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFE2E2E2E2E2"
    )
        port map (
      I0 => \^combisdenormal\,
      I1 => \^sel0\(0),
      I2 => comAIsDenormal,
      I3 => \^multresultattr20\(31),
      I4 => OMUL(31),
      I5 => addSameNumberDifferentSigns00,
      O => \addEarlyOutBypass0[31]_i_7_n_0\
    );
addEarlyOutBypassEnable0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F0FFEEF0F0"
    )
        port map (
      I0 => \^addearlyoutbypassenable0120_out\,
      I1 => addEarlyOutBypassEnable00,
      I2 => \addEarlyOutBypassEnable0__0\,
      I3 => addEarlyOutBypassEnable0_i_3_n_0,
      I4 => Q(0),
      I5 => addEarlyOutBypassEnable0_reg_0,
      O => addEarlyOutBypassEnable0_reg
    );
addEarlyOutBypassEnable0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => comAIsDenormal,
      I1 => \^sel0\(0),
      I2 => \^combisdenormal\,
      O => addEarlyOutBypassEnable0_i_3_n_0
    );
addExponentDeltaAMinusBShiftTooFar_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \^addexponentdeltaaminusb0\(5),
      I1 => \^addexponentdeltaaminusb0\(1),
      I2 => addExponentDeltaAMinusBShiftTooFar_i_2_n_0,
      I3 => \^addexponentdeltaaminusb0\(2),
      I4 => \^addexponentdeltaaminusb0\(3),
      I5 => \^addexponentdeltaaminusb0\(4),
      O => \OMUL_reg[28]_0\
    );
addExponentDeltaAMinusBShiftTooFar_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFF6FFFF6FFFF6"
    )
        port map (
      I0 => \^multresultattr20\(25),
      I1 => OMUL(25),
      I2 => \^multresultattr20\(24),
      I3 => \^multresultattr20\(23),
      I4 => OMUL(24),
      I5 => OMUL(23),
      O => addExponentDeltaAMinusBShiftTooFar_i_2_n_0
    );
\addExponentDeltaAMinusB[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666966696969996"
    )
        port map (
      I0 => \^multresultattr20\(25),
      I1 => OMUL(25),
      I2 => \^multresultattr20\(24),
      I3 => \^multresultattr20\(23),
      I4 => OMUL(23),
      I5 => OMUL(24),
      O => \^addexponentdeltaaminusb0\(0)
    );
\addExponentDeltaAMinusB[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"820A7DF57DF5820A"
    )
        port map (
      I0 => OMUL(25),
      I1 => \^multresultattr20\(23),
      I2 => \^multresultattr20\(25),
      I3 => \^multresultattr20\(24),
      I4 => \addExponentDeltaAMinusB_reg[3]\,
      I5 => \addExponentDeltaAMinusB[3]_i_3_n_0\,
      O => \^addexponentdeltaaminusb0\(1)
    );
\addExponentDeltaAMinusB[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => OMUL(26),
      I1 => \^multresultattr20\(23),
      I2 => \^multresultattr20\(24),
      I3 => \^multresultattr20\(25),
      I4 => \^multresultattr20\(26),
      O => \addExponentDeltaAMinusB[3]_i_3_n_0\
    );
\addExponentDeltaAMinusB[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A59A69A65A659"
    )
        port map (
      I0 => OMUL(27),
      I1 => \^multresultattr20\(26),
      I2 => \addExponentDeltaAMinusB[4]_i_2_n_0\,
      I3 => \^multresultattr20\(27),
      I4 => OMUL(26),
      I5 => \addExponentDeltaAMinusB[4]_i_3_n_0\,
      O => \^addexponentdeltaaminusb0\(2)
    );
\addExponentDeltaAMinusB[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^multresultattr20\(25),
      I1 => \^multresultattr20\(24),
      I2 => \^multresultattr20\(23),
      O => \addExponentDeltaAMinusB[4]_i_2_n_0\
    );
\addExponentDeltaAMinusB[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBAFAAAA820A0000"
    )
        port map (
      I0 => \addExponentDeltaAMinusB_reg[3]\,
      I1 => \^multresultattr20\(24),
      I2 => \^multresultattr20\(25),
      I3 => \^multresultattr20\(23),
      I4 => OMUL(25),
      I5 => \addExponentDeltaAMinusB[3]_i_3_n_0\,
      O => \addExponentDeltaAMinusB[4]_i_3_n_0\
    );
\addExponentDeltaAMinusB[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A59A69A65A659"
    )
        port map (
      I0 => OMUL(28),
      I1 => \^multresultattr20\(27),
      I2 => \^omul_reg[23]_0\,
      I3 => \^multresultattr20\(28),
      I4 => OMUL(27),
      I5 => \addExponentDeltaAMinusB[5]_i_3_n_0\,
      O => \^addexponentdeltaaminusb0\(3)
    );
\addExponentDeltaAMinusB[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^multresultattr20\(23),
      I1 => \^multresultattr20\(24),
      I2 => \^multresultattr20\(25),
      I3 => \^multresultattr20\(26),
      O => \^omul_reg[23]_0\
    );
\addExponentDeltaAMinusB[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8A38203820AE8A"
    )
        port map (
      I0 => \addExponentDeltaAMinusB[4]_i_3_n_0\,
      I1 => \addExponentDeltaAMinusB[4]_i_2_n_0\,
      I2 => \^multresultattr20\(26),
      I3 => OMUL(26),
      I4 => OMUL(27),
      I5 => \^multresultattr20\(27),
      O => \addExponentDeltaAMinusB[5]_i_3_n_0\
    );
\addExponentDeltaAMinusB[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966669696999969"
    )
        port map (
      I0 => OMUL(29),
      I1 => \^multresultattr20\(29),
      I2 => \^multresultattr20\(28),
      I3 => \addExponentDeltaAMinusB[7]_i_3_n_0\,
      I4 => OMUL(28),
      I5 => \addExponentDeltaAMinusB[7]_i_4_n_0\,
      O => \^addexponentdeltaaminusb0\(4)
    );
\addExponentDeltaAMinusB[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5115F77FAEEA0880"
    )
        port map (
      I0 => \addExponentDeltaAMinusB[7]_i_2_n_0\,
      I1 => OMUL(28),
      I2 => \^multresultattr20\(28),
      I3 => \addExponentDeltaAMinusB[7]_i_3_n_0\,
      I4 => \addExponentDeltaAMinusB[7]_i_4_n_0\,
      I5 => \addExponentDeltaAMinusB[7]_i_5_n_0\,
      O => \^addexponentdeltaaminusb0\(5)
    );
\addExponentDeltaAMinusB[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99996999"
    )
        port map (
      I0 => OMUL(29),
      I1 => \^multresultattr20\(29),
      I2 => \^multresultattr20\(28),
      I3 => \^multresultattr20\(27),
      I4 => \^omul_reg[23]_0\,
      O => \addExponentDeltaAMinusB[7]_i_2_n_0\
    );
\addExponentDeltaAMinusB[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^multresultattr20\(26),
      I1 => \^multresultattr20\(25),
      I2 => \^multresultattr20\(24),
      I3 => \^multresultattr20\(23),
      I4 => \^multresultattr20\(27),
      O => \addExponentDeltaAMinusB[7]_i_3_n_0\
    );
\addExponentDeltaAMinusB[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8A38203820AE8A"
    )
        port map (
      I0 => \addExponentDeltaAMinusB[5]_i_3_n_0\,
      I1 => \^omul_reg[23]_0\,
      I2 => \^multresultattr20\(27),
      I3 => OMUL(27),
      I4 => OMUL(28),
      I5 => \^multresultattr20\(28),
      O => \addExponentDeltaAMinusB[7]_i_4_n_0\
    );
\addExponentDeltaAMinusB[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9CC6C6636339399"
    )
        port map (
      I0 => OMUL(29),
      I1 => OMUL(30),
      I2 => \addExponentDeltaAMinusB[7]_i_3_n_0\,
      I3 => \^multresultattr20\(28),
      I4 => \^multresultattr20\(29),
      I5 => \^multresultattr20\(30),
      O => \addExponentDeltaAMinusB[7]_i_5_n_0\
    );
\addExponentDeltaBMinusA[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"639C"
    )
        port map (
      I0 => \^multresultattr20\(23),
      I1 => \^multresultattr20\(24),
      I2 => OMUL(23),
      I3 => OMUL(24),
      O => \OMUL_reg[23]_1\(0)
    );
\addExponentDeltaBMinusA[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F999609969996009"
    )
        port map (
      I0 => \^multresultattr20\(25),
      I1 => OMUL(25),
      I2 => OMUL(23),
      I3 => OMUL(24),
      I4 => \^multresultattr20\(24),
      I5 => \^multresultattr20\(23),
      O => \OMUL_reg[25]_0\
    );
addSameNumberDifferentSigns0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2DD"
    )
        port map (
      I0 => \^multresultattr20\(30),
      I1 => \^combisdenormal\,
      I2 => comAIsDenormal,
      I3 => OMUL(30),
      O => \OMUL_reg[30]_2\(0)
    );
\mulEarlyOutBypass0[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAFAEAFAEAAAE"
    )
        port map (
      I0 => \mulEarlyOutBypass0[22]_i_2__0_n_0\,
      I1 => \mulEarlyOutBypass0_reg_n_0_[22]\,
      I2 => \mulEarlyOutBypass0[22]_i_3__0_n_0\,
      I3 => \^interpinputc_reg[23]\,
      I4 => \mulEarlyOutBypass0[22]_i_4__0_n_0\,
      I5 => \mulEarlyOutBypass0[30]_i_5__0_n_0\,
      O => \mulEarlyOutBypass0[22]_i_1__0_n_0\
    );
\mulEarlyOutBypass0[22]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mulEarlyOutBypass0[30]_i_7__0_n_0\,
      I1 => \mulEarlyOutBypassEnable0_i_3__0_n_0\,
      O => \mulEarlyOutBypass0[22]_i_2__0_n_0\
    );
\mulEarlyOutBypass0[22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2FFF0FFF0"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(24),
      I1 => \mulEarlyOutBypass0[30]_i_6__0_n_0\,
      I2 => \mulEarlyOutBypass0[22]_i_5__0_n_0\,
      I3 => \mulEarlyOutBypass0[22]_i_6__0_n_0\,
      I4 => \mulResultExp0[8]_i_4__0_n_0\,
      I5 => \mulEarlyOutBypass0[30]_i_7__0_n_0\,
      O => \mulEarlyOutBypass0[22]_i_3__0_n_0\
    );
\mulEarlyOutBypass0[22]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(23),
      I1 => \mulResultExp0[8]_i_3__0_n_0\,
      I2 => \mulEarlyOutBypassEnable0_i_4__0_n_0\,
      O => \mulEarlyOutBypass0[22]_i_4__0_n_0\
    );
\mulEarlyOutBypass0[22]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \mulResultExp0[8]_i_3__0_n_0\,
      I1 => interpGoSignal,
      I2 => mulResultMantissa1_reg_0(23),
      I3 => \mulEarlyOutBypassEnable0_i_4__0_n_0\,
      O => \mulEarlyOutBypass0[22]_i_5__0_n_0\
    );
\mulEarlyOutBypass0[22]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => interpGoSignal,
      I1 => \mulEarlyOutBypassEnable0_i_3__0_n_0\,
      I2 => \mulEarlyOutBypassEnable0_i_5__0_n_0\,
      O => \mulEarlyOutBypass0[22]_i_6__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(11),
      I1 => mulEarlyOutBypassEnable0_reg_1(12),
      I2 => mulEarlyOutBypassEnable0_reg_1(9),
      I3 => mulEarlyOutBypassEnable0_reg_1(10),
      I4 => \mulEarlyOutBypass0[30]_i_15__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_10__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(3),
      I1 => mulEarlyOutBypassEnable0_reg_1(4),
      I2 => mulEarlyOutBypassEnable0_reg_1(1),
      I3 => mulEarlyOutBypassEnable0_reg_1(2),
      I4 => \mulEarlyOutBypass0[30]_i_16__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_11__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(18),
      I1 => mulResultMantissa1_reg_0(17),
      I2 => mulResultMantissa1_reg_0(20),
      I3 => mulResultMantissa1_reg_0(19),
      O => \mulEarlyOutBypass0[30]_i_12__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(11),
      I1 => mulResultMantissa1_reg_0(12),
      I2 => mulResultMantissa1_reg_0(9),
      I3 => mulResultMantissa1_reg_0(10),
      I4 => \mulEarlyOutBypass0[30]_i_17__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_13__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(3),
      I1 => mulResultMantissa1_reg_0(4),
      I2 => mulResultMantissa1_reg_0(1),
      I3 => mulResultMantissa1_reg_0(2),
      I4 => \mulEarlyOutBypass0[30]_i_18__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_14__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(14),
      I1 => mulEarlyOutBypassEnable0_reg_1(13),
      I2 => mulEarlyOutBypassEnable0_reg_1(16),
      I3 => mulEarlyOutBypassEnable0_reg_1(15),
      O => \mulEarlyOutBypass0[30]_i_15__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(6),
      I1 => mulEarlyOutBypassEnable0_reg_1(5),
      I2 => mulEarlyOutBypassEnable0_reg_1(8),
      I3 => mulEarlyOutBypassEnable0_reg_1(7),
      O => \mulEarlyOutBypass0[30]_i_16__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(14),
      I1 => mulResultMantissa1_reg_0(13),
      I2 => mulResultMantissa1_reg_0(16),
      I3 => mulResultMantissa1_reg_0(15),
      O => \mulEarlyOutBypass0[30]_i_17__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(6),
      I1 => mulResultMantissa1_reg_0(5),
      I2 => mulResultMantissa1_reg_0(8),
      I3 => mulResultMantissa1_reg_0(7),
      O => \mulEarlyOutBypass0[30]_i_18__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAFAEAFAEAAAE"
    )
        port map (
      I0 => \mulEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \mulEarlyOutBypass0_reg_n_0_[30]\,
      I2 => \mulEarlyOutBypass0[30]_i_3__0_n_0\,
      I3 => \^interpinputc_reg[23]\,
      I4 => \mulEarlyOutBypass0[30]_i_4__0_n_0\,
      I5 => \mulEarlyOutBypass0[30]_i_5__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_1__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \mulEarlyOutBypassEnable0_i_4__0_n_0\,
      I1 => \mulEarlyOutBypass0[30]_i_6__0_n_0\,
      I2 => \mulEarlyOutBypass0[30]_i_7__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_2__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000088F80000"
    )
        port map (
      I0 => \mulEarlyOutBypassEnable0_i_5__0_n_0\,
      I1 => \mulEarlyOutBypassEnable0_i_3__0_n_0\,
      I2 => \mulEarlyOutBypassEnable0_i_4__0_n_0\,
      I3 => mulResultMantissa1_reg_0(23),
      I4 => interpGoSignal,
      I5 => \mulResultExp0[8]_i_3__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_3__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mulEarlyOutBypassEnable0_i_5__0_n_0\,
      I1 => \mulEarlyOutBypassEnable0_i_4__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_4__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \mulEarlyOutBypassEnable0_i_4__0_n_0\,
      I1 => \mulEarlyOutBypass0[30]_i_6__0_n_0\,
      I2 => \mulEarlyOutBypassEnable0_i_5__0_n_0\,
      I3 => \mulEarlyOutBypass0[30]_i_8__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_5__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mulEarlyOutBypass0[30]_i_9__0_n_0\,
      I1 => mulEarlyOutBypassEnable0_reg_1(0),
      I2 => mulEarlyOutBypassEnable0_reg_1(21),
      I3 => mulEarlyOutBypassEnable0_reg_1(22),
      I4 => \mulEarlyOutBypass0[30]_i_10__0_n_0\,
      I5 => \mulEarlyOutBypass0[30]_i_11__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_6__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mulEarlyOutBypassEnable0_i_5__0_n_0\,
      I1 => interpGoSignal,
      I2 => \mulEarlyOutBypass0[30]_i_8__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_7__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mulEarlyOutBypass0[30]_i_12__0_n_0\,
      I1 => mulResultMantissa1_reg_0(0),
      I2 => mulResultMantissa1_reg_0(21),
      I3 => mulResultMantissa1_reg_0(22),
      I4 => \mulEarlyOutBypass0[30]_i_13__0_n_0\,
      I5 => \mulEarlyOutBypass0[30]_i_14__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_8__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(18),
      I1 => mulEarlyOutBypassEnable0_reg_1(17),
      I2 => mulEarlyOutBypassEnable0_reg_1(20),
      I3 => mulEarlyOutBypassEnable0_reg_1(19),
      O => \mulEarlyOutBypass0[30]_i_9__0_n_0\
    );
\mulEarlyOutBypass0[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000777F0000"
    )
        port map (
      I0 => \mulEarlyOutBypassEnable0_i_4__0_n_0\,
      I1 => \mulEarlyOutBypassEnable0_i_5__0_n_0\,
      I2 => mulResultMantissa1_reg_0(23),
      I3 => \mulResultExp0[8]_i_3__0_n_0\,
      I4 => interpGoSignal,
      I5 => \mulEarlyOutBypassEnable0_i_3__0_n_0\,
      O => \^interpinputc_reg[23]\
    );
\mulEarlyOutBypass0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mulEarlyOutBypass0[22]_i_1__0_n_0\,
      Q => \mulEarlyOutBypass0_reg_n_0_[22]\,
      R => '0'
    );
\mulEarlyOutBypass0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mulEarlyOutBypass0[30]_i_1__0_n_0\,
      Q => \mulEarlyOutBypass0_reg_n_0_[30]\,
      R => '0'
    );
\mulEarlyOutBypass0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mulEarlyOutBypass0_reg[31]_0\,
      Q => \^d\(0),
      R => '0'
    );
\mulEarlyOutBypass1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulEarlyOutBypass0_reg_n_0_[22]\,
      Q => mulEarlyOutBypass1(22),
      R => '0'
    );
\mulEarlyOutBypass1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulEarlyOutBypass0_reg_n_0_[30]\,
      Q => mulEarlyOutBypass1(30),
      R => '0'
    );
\mulEarlyOutBypass1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^d\(0),
      Q => mulEarlyOutBypass1(31),
      R => '0'
    );
\mulEarlyOutBypass2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulEarlyOutBypass1(22),
      Q => mulEarlyOutBypass2(22),
      R => '0'
    );
\mulEarlyOutBypass2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulEarlyOutBypass1(30),
      Q => mulEarlyOutBypass2(30),
      R => '0'
    );
\mulEarlyOutBypass2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulEarlyOutBypass1(31),
      Q => mulEarlyOutBypass2(31),
      R => '0'
    );
\mulEarlyOutBypass3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulEarlyOutBypass2(22),
      Q => mulEarlyOutBypass3(22),
      R => '0'
    );
\mulEarlyOutBypass3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulEarlyOutBypass2(30),
      Q => mulEarlyOutBypass3(30),
      R => '0'
    );
\mulEarlyOutBypass3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulEarlyOutBypass2(31),
      Q => mulEarlyOutBypass3(31),
      R => '0'
    );
\mulEarlyOutBypassEnable0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEAEFEAEFEFE"
    )
        port map (
      I0 => \mulEarlyOutBypassEnable0_i_2__0_n_0\,
      I1 => \^mulearlyoutbypassenable0_reg_0\,
      I2 => interpGoSignal,
      I3 => \mulEarlyOutBypassEnable0_i_3__0_n_0\,
      I4 => \mulResultExp0[8]_i_3__0_n_0\,
      I5 => mulResultMantissa1_reg_0(23),
      O => \mulEarlyOutBypassEnable0_i_1__0_n_0\
    );
\mulEarlyOutBypassEnable0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \mulEarlyOutBypassEnable0_i_4__0_n_0\,
      I1 => \mulEarlyOutBypassEnable0_i_5__0_n_0\,
      I2 => interpGoSignal,
      O => \mulEarlyOutBypassEnable0_i_2__0_n_0\
    );
\mulEarlyOutBypassEnable0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(30),
      I1 => mulEarlyOutBypassEnable0_reg_1(24),
      I2 => \mulResultExp0[8]_i_7__0_n_0\,
      O => \mulEarlyOutBypassEnable0_i_3__0_n_0\
    );
\mulEarlyOutBypassEnable0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(30),
      I1 => \mulResultExp0[8]_i_8__0_n_0\,
      I2 => mulEarlyOutBypassEnable0_reg_1(24),
      O => \mulEarlyOutBypassEnable0_i_4__0_n_0\
    );
\mulEarlyOutBypassEnable0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(30),
      I1 => \mulResultExp0[8]_i_5__0_n_0\,
      I2 => mulResultMantissa1_reg_0(23),
      O => \mulEarlyOutBypassEnable0_i_5__0_n_0\
    );
mulEarlyOutBypassEnable0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mulEarlyOutBypassEnable0_i_1__0_n_0\,
      Q => \^mulearlyoutbypassenable0_reg_0\,
      R => '0'
    );
mulEarlyOutBypassEnable1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^mulearlyoutbypassenable0_reg_0\,
      Q => mulEarlyOutBypassEnable1,
      R => '0'
    );
mulEarlyOutBypassEnable2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulEarlyOutBypassEnable1,
      Q => mulEarlyOutBypassEnable2,
      R => '0'
    );
mulEarlyOutBypassEnable3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulEarlyOutBypassEnable2,
      Q => mulEarlyOutBypassEnable3,
      R => '0'
    );
\mulResultExp0[7]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A6A65959A659A6"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(30),
      I1 => mulResultMantissa1_reg_0(23),
      I2 => \mulResultExp0[8]_i_5__0_n_0\,
      I3 => mulEarlyOutBypassEnable0_reg_1(30),
      I4 => \mulResultExp0[8]_i_8__0_n_0\,
      I5 => mulEarlyOutBypassEnable0_reg_1(24),
      O => \mulResultExp0[7]_i_10__0_n_0\
    );
\mulResultExp0[7]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A6A65959A659A6"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(29),
      I1 => mulResultMantissa1_reg_0(23),
      I2 => \mulResultExp0[7]_i_18__0_n_0\,
      I3 => mulEarlyOutBypassEnable0_reg_1(29),
      I4 => \mulResultExp0[7]_i_19__0_n_0\,
      I5 => mulEarlyOutBypassEnable0_reg_1(24),
      O => \mulResultExp0[7]_i_11__0_n_0\
    );
\mulResultExp0[7]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => RESIZE0_in(5),
      I1 => mulEarlyOutBypassEnable0_reg_1(28),
      I2 => \mulResultExp0[7]_i_20__0_n_0\,
      I3 => mulEarlyOutBypassEnable0_reg_1(24),
      O => \mulResultExp0[7]_i_12__0_n_0\
    );
\mulResultExp0[7]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => RESIZE0_in(4),
      I1 => mulEarlyOutBypassEnable0_reg_1(27),
      I2 => mulEarlyOutBypassEnable0_reg_1(26),
      I3 => mulEarlyOutBypassEnable0_reg_1(23),
      I4 => mulEarlyOutBypassEnable0_reg_1(25),
      I5 => mulEarlyOutBypassEnable0_reg_1(24),
      O => \mulResultExp0[7]_i_13__0_n_0\
    );
\mulResultExp0[7]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => RESIZE0_in(3),
      I1 => mulEarlyOutBypassEnable0_reg_1(26),
      I2 => mulEarlyOutBypassEnable0_reg_1(25),
      I3 => mulEarlyOutBypassEnable0_reg_1(23),
      I4 => mulEarlyOutBypassEnable0_reg_1(24),
      O => \mulResultExp0[7]_i_14__0_n_0\
    );
\mulResultExp0[7]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(25),
      I1 => mulResultMantissa1_reg_0(23),
      I2 => mulResultMantissa1_reg_0(24),
      I3 => mulEarlyOutBypassEnable0_reg_1(25),
      I4 => mulEarlyOutBypassEnable0_reg_1(23),
      I5 => mulEarlyOutBypassEnable0_reg_1(24),
      O => \mulResultExp0[7]_i_15__0_n_0\
    );
\mulResultExp0[7]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(24),
      I1 => mulResultMantissa1_reg_0(23),
      I2 => mulEarlyOutBypassEnable0_reg_1(24),
      I3 => mulEarlyOutBypassEnable0_reg_1(23),
      O => \mulResultExp0[7]_i_16__0_n_0\
    );
\mulResultExp0[7]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(23),
      I1 => mulEarlyOutBypassEnable0_reg_1(23),
      O => \mulResultExp0[7]_i_17__0_n_0\
    );
\mulResultExp0[7]_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(27),
      I1 => mulResultMantissa1_reg_0(25),
      I2 => mulResultMantissa1_reg_0(24),
      I3 => mulResultMantissa1_reg_0(26),
      I4 => mulResultMantissa1_reg_0(28),
      O => \mulResultExp0[7]_i_18__0_n_0\
    );
\mulResultExp0[7]_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(27),
      I1 => mulEarlyOutBypassEnable0_reg_1(25),
      I2 => mulEarlyOutBypassEnable0_reg_1(23),
      I3 => mulEarlyOutBypassEnable0_reg_1(26),
      I4 => mulEarlyOutBypassEnable0_reg_1(28),
      O => \mulResultExp0[7]_i_19__0_n_0\
    );
\mulResultExp0[7]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(26),
      I1 => mulEarlyOutBypassEnable0_reg_1(23),
      I2 => mulEarlyOutBypassEnable0_reg_1(25),
      I3 => mulEarlyOutBypassEnable0_reg_1(27),
      O => \mulResultExp0[7]_i_20__0_n_0\
    );
\mulResultExp0[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \mulResultExp0[8]_i_5__0_n_0\,
      I1 => mulResultMantissa1_reg_0(23),
      I2 => mulResultMantissa1_reg_0(30),
      O => \mulResultExp0[7]_i_2__0_n_0\
    );
\mulResultExp0[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \mulResultExp0[7]_i_18__0_n_0\,
      I1 => mulResultMantissa1_reg_0(23),
      I2 => mulResultMantissa1_reg_0(29),
      O => RESIZE0_in(6)
    );
\mulResultExp0[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(26),
      I1 => mulResultMantissa1_reg_0(24),
      I2 => mulResultMantissa1_reg_0(25),
      I3 => mulResultMantissa1_reg_0(27),
      I4 => mulResultMantissa1_reg_0(23),
      I5 => mulResultMantissa1_reg_0(28),
      O => RESIZE0_in(5)
    );
\mulResultExp0[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(25),
      I1 => mulResultMantissa1_reg_0(24),
      I2 => mulResultMantissa1_reg_0(26),
      I3 => mulResultMantissa1_reg_0(23),
      I4 => mulResultMantissa1_reg_0(27),
      O => RESIZE0_in(4)
    );
\mulResultExp0[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(24),
      I1 => mulResultMantissa1_reg_0(25),
      I2 => mulResultMantissa1_reg_0(23),
      I3 => mulResultMantissa1_reg_0(26),
      O => RESIZE0_in(3)
    );
\mulResultExp0[7]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(24),
      I1 => mulResultMantissa1_reg_0(23),
      I2 => mulResultMantissa1_reg_0(25),
      O => RESIZE0_in(2)
    );
\mulResultExp0[7]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(23),
      I1 => mulResultMantissa1_reg_0(24),
      O => RESIZE0_in(1)
    );
\mulResultExp0[7]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(23),
      O => RESIZE0_in(0)
    );
\mulResultExp0[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080C0800080C080"
    )
        port map (
      I0 => \mulResultExp0[8]_i_3__0_n_0\,
      I1 => \mulResultExp0[8]_i_4__0_n_0\,
      I2 => interpGoSignal,
      I3 => mulResultMantissa1_reg_0(23),
      I4 => mulResultMantissa1_reg_0(30),
      I5 => \mulResultExp0[8]_i_5__0_n_0\,
      O => mulResultExp0(0)
    );
\mulResultExp0[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mulResultExp0[8]_i_6__0_n_0\,
      I1 => mulResultMantissa1_reg_0(24),
      I2 => mulResultMantissa1_reg_0(29),
      I3 => mulResultMantissa1_reg_0(30),
      O => \mulResultExp0[8]_i_3__0_n_0\
    );
\mulResultExp0[8]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE3E"
    )
        port map (
      I0 => \mulResultExp0[8]_i_7__0_n_0\,
      I1 => mulEarlyOutBypassEnable0_reg_1(30),
      I2 => mulEarlyOutBypassEnable0_reg_1(24),
      I3 => \mulResultExp0[8]_i_8__0_n_0\,
      O => \mulResultExp0[8]_i_4__0_n_0\
    );
\mulResultExp0[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(28),
      I1 => mulResultMantissa1_reg_0(26),
      I2 => mulResultMantissa1_reg_0(24),
      I3 => mulResultMantissa1_reg_0(25),
      I4 => mulResultMantissa1_reg_0(27),
      I5 => mulResultMantissa1_reg_0(29),
      O => \mulResultExp0[8]_i_5__0_n_0\
    );
\mulResultExp0[8]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mulResultMantissa1_reg_0(26),
      I1 => mulResultMantissa1_reg_0(25),
      I2 => mulResultMantissa1_reg_0(28),
      I3 => mulResultMantissa1_reg_0(27),
      O => \mulResultExp0[8]_i_6__0_n_0\
    );
\mulResultExp0[8]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(28),
      I1 => mulEarlyOutBypassEnable0_reg_1(29),
      I2 => mulEarlyOutBypassEnable0_reg_1(26),
      I3 => mulEarlyOutBypassEnable0_reg_1(27),
      I4 => mulEarlyOutBypassEnable0_reg_1(25),
      I5 => mulEarlyOutBypassEnable0_reg_1(23),
      O => \mulResultExp0[8]_i_7__0_n_0\
    );
\mulResultExp0[8]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_1(28),
      I1 => mulEarlyOutBypassEnable0_reg_1(26),
      I2 => mulEarlyOutBypassEnable0_reg_1(23),
      I3 => mulEarlyOutBypassEnable0_reg_1(25),
      I4 => mulEarlyOutBypassEnable0_reg_1(27),
      I5 => mulEarlyOutBypassEnable0_reg_1(29),
      O => \mulResultExp0[8]_i_8__0_n_0\
    );
\mulResultExp0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultExp0(0),
      D => \mulResultExp0_reg[7]_i_1__0_n_15\,
      Q => \mulResultExp0_reg_n_0_[0]\,
      R => '0'
    );
\mulResultExp0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultExp0(0),
      D => \mulResultExp0_reg[7]_i_1__0_n_14\,
      Q => \mulResultExp0_reg_n_0_[1]\,
      R => '0'
    );
\mulResultExp0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultExp0(0),
      D => \mulResultExp0_reg[7]_i_1__0_n_13\,
      Q => \mulResultExp0_reg_n_0_[2]\,
      R => '0'
    );
\mulResultExp0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultExp0(0),
      D => \mulResultExp0_reg[7]_i_1__0_n_12\,
      Q => \mulResultExp0_reg_n_0_[3]\,
      R => '0'
    );
\mulResultExp0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultExp0(0),
      D => \mulResultExp0_reg[7]_i_1__0_n_11\,
      Q => \mulResultExp0_reg_n_0_[4]\,
      R => '0'
    );
\mulResultExp0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultExp0(0),
      D => \mulResultExp0_reg[7]_i_1__0_n_10\,
      Q => \mulResultExp0_reg_n_0_[5]\,
      R => '0'
    );
\mulResultExp0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultExp0(0),
      D => \mulResultExp0_reg[7]_i_1__0_n_9\,
      Q => \mulResultExp0_reg_n_0_[6]\,
      R => '0'
    );
\mulResultExp0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultExp0(0),
      D => \mulResultExp0_reg[7]_i_1__0_n_8\,
      Q => \mulResultExp0_reg_n_0_[7]\,
      R => '0'
    );
\mulResultExp0_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \mulResultExp0_reg[7]_i_1__0_n_0\,
      CO(6) => \mulResultExp0_reg[7]_i_1__0_n_1\,
      CO(5) => \mulResultExp0_reg[7]_i_1__0_n_2\,
      CO(4) => \mulResultExp0_reg[7]_i_1__0_n_3\,
      CO(3) => \mulResultExp0_reg[7]_i_1__0_n_4\,
      CO(2) => \mulResultExp0_reg[7]_i_1__0_n_5\,
      CO(1) => \mulResultExp0_reg[7]_i_1__0_n_6\,
      CO(0) => \mulResultExp0_reg[7]_i_1__0_n_7\,
      DI(7) => \mulResultExp0[7]_i_2__0_n_0\,
      DI(6 downto 0) => RESIZE0_in(6 downto 0),
      O(7) => \mulResultExp0_reg[7]_i_1__0_n_8\,
      O(6) => \mulResultExp0_reg[7]_i_1__0_n_9\,
      O(5) => \mulResultExp0_reg[7]_i_1__0_n_10\,
      O(4) => \mulResultExp0_reg[7]_i_1__0_n_11\,
      O(3) => \mulResultExp0_reg[7]_i_1__0_n_12\,
      O(2) => \mulResultExp0_reg[7]_i_1__0_n_13\,
      O(1) => \mulResultExp0_reg[7]_i_1__0_n_14\,
      O(0) => \mulResultExp0_reg[7]_i_1__0_n_15\,
      S(7) => \mulResultExp0[7]_i_10__0_n_0\,
      S(6) => \mulResultExp0[7]_i_11__0_n_0\,
      S(5) => \mulResultExp0[7]_i_12__0_n_0\,
      S(4) => \mulResultExp0[7]_i_13__0_n_0\,
      S(3) => \mulResultExp0[7]_i_14__0_n_0\,
      S(2) => \mulResultExp0[7]_i_15__0_n_0\,
      S(1) => \mulResultExp0[7]_i_16__0_n_0\,
      S(0) => \mulResultExp0[7]_i_17__0_n_0\
    );
\mulResultExp0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultExp0(0),
      D => \mulResultExp0_reg[8]_i_2__0_n_15\,
      Q => \mulResultExp0_reg_n_0_[8]\,
      R => '0'
    );
\mulResultExp0_reg[8]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \mulResultExp0_reg[7]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_mulResultExp0_reg[8]_i_2__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_mulResultExp0_reg[8]_i_2__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \mulResultExp0_reg[8]_i_2__0_n_15\,
      S(7 downto 0) => B"00000001"
    );
\mulResultExp1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[0]\,
      Q => mulResultExp1(0),
      R => '0'
    );
\mulResultExp1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[1]\,
      Q => mulResultExp1(1),
      R => '0'
    );
\mulResultExp1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[2]\,
      Q => mulResultExp1(2),
      R => '0'
    );
\mulResultExp1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[3]\,
      Q => mulResultExp1(3),
      R => '0'
    );
\mulResultExp1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[4]\,
      Q => mulResultExp1(4),
      R => '0'
    );
\mulResultExp1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[5]\,
      Q => mulResultExp1(5),
      R => '0'
    );
\mulResultExp1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[6]\,
      Q => mulResultExp1(6),
      R => '0'
    );
\mulResultExp1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[7]\,
      Q => mulResultExp1(7),
      R => '0'
    );
\mulResultExp1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[8]\,
      Q => mulResultExp1(8),
      R => '0'
    );
\mulResultExp2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultExp1(0),
      Q => mulResultExp2(0),
      R => '0'
    );
\mulResultExp2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultExp1(1),
      Q => mulResultExp2(1),
      R => '0'
    );
\mulResultExp2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultExp1(2),
      Q => mulResultExp2(2),
      R => '0'
    );
\mulResultExp2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultExp1(3),
      Q => mulResultExp2(3),
      R => '0'
    );
\mulResultExp2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultExp1(4),
      Q => mulResultExp2(4),
      R => '0'
    );
\mulResultExp2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultExp1(5),
      Q => mulResultExp2(5),
      R => '0'
    );
\mulResultExp2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultExp1(6),
      Q => mulResultExp2(6),
      R => '0'
    );
\mulResultExp2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultExp1(7),
      Q => mulResultExp2(7),
      R => '0'
    );
\mulResultExp2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultExp1(8),
      Q => mulResultExp2(8),
      R => '0'
    );
\mulResultExp3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultExp2(0),
      Q => \mulResultExp3_reg_n_0_[0]\,
      R => '0'
    );
\mulResultExp3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultExp2(1),
      Q => \mulResultExp3_reg_n_0_[1]\,
      R => '0'
    );
\mulResultExp3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultExp2(2),
      Q => \mulResultExp3_reg_n_0_[2]\,
      R => '0'
    );
\mulResultExp3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultExp2(3),
      Q => \mulResultExp3_reg_n_0_[3]\,
      R => '0'
    );
\mulResultExp3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultExp2(4),
      Q => \mulResultExp3_reg_n_0_[4]\,
      R => '0'
    );
\mulResultExp3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultExp2(5),
      Q => \mulResultExp3_reg_n_0_[5]\,
      R => '0'
    );
\mulResultExp3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultExp2(6),
      Q => \mulResultExp3_reg_n_0_[6]\,
      R => '0'
    );
\mulResultExp3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultExp2(7),
      Q => \mulResultExp3_reg_n_0_[7]\,
      R => '0'
    );
\mulResultExp3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultExp2(8),
      Q => \mulResultExp3_reg_n_0_[8]\,
      R => '0'
    );
mulResultMantissa10: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => mulEarlyOutBypassEnable0_reg_1(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mulResultMantissa10_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \^interpbarycentrics1_reg[16]\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mulResultMantissa10_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mulResultMantissa10_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mulResultMantissa10_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mulResultExp0(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => mulResultExp0(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mulResultMantissa10_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_mulResultMantissa10_OVERFLOW_UNCONNECTED,
      P(47) => mulResultMantissa10_n_58,
      P(46) => mulResultMantissa10_n_59,
      P(45) => mulResultMantissa10_n_60,
      P(44) => mulResultMantissa10_n_61,
      P(43) => mulResultMantissa10_n_62,
      P(42) => mulResultMantissa10_n_63,
      P(41) => mulResultMantissa10_n_64,
      P(40) => mulResultMantissa10_n_65,
      P(39) => mulResultMantissa10_n_66,
      P(38) => mulResultMantissa10_n_67,
      P(37) => mulResultMantissa10_n_68,
      P(36) => mulResultMantissa10_n_69,
      P(35) => mulResultMantissa10_n_70,
      P(34) => mulResultMantissa10_n_71,
      P(33) => mulResultMantissa10_n_72,
      P(32) => mulResultMantissa10_n_73,
      P(31) => mulResultMantissa10_n_74,
      P(30) => mulResultMantissa10_n_75,
      P(29) => mulResultMantissa10_n_76,
      P(28) => mulResultMantissa10_n_77,
      P(27) => mulResultMantissa10_n_78,
      P(26) => mulResultMantissa10_n_79,
      P(25) => mulResultMantissa10_n_80,
      P(24) => mulResultMantissa10_n_81,
      P(23) => mulResultMantissa10_n_82,
      P(22) => mulResultMantissa10_n_83,
      P(21) => mulResultMantissa10_n_84,
      P(20) => mulResultMantissa10_n_85,
      P(19) => mulResultMantissa10_n_86,
      P(18) => mulResultMantissa10_n_87,
      P(17) => mulResultMantissa10_n_88,
      P(16) => mulResultMantissa10_n_89,
      P(15) => mulResultMantissa10_n_90,
      P(14) => mulResultMantissa10_n_91,
      P(13) => mulResultMantissa10_n_92,
      P(12) => mulResultMantissa10_n_93,
      P(11) => mulResultMantissa10_n_94,
      P(10) => mulResultMantissa10_n_95,
      P(9) => mulResultMantissa10_n_96,
      P(8) => mulResultMantissa10_n_97,
      P(7) => mulResultMantissa10_n_98,
      P(6) => mulResultMantissa10_n_99,
      P(5) => mulResultMantissa10_n_100,
      P(4) => mulResultMantissa10_n_101,
      P(3) => mulResultMantissa10_n_102,
      P(2) => mulResultMantissa10_n_103,
      P(1) => mulResultMantissa10_n_104,
      P(0) => mulResultMantissa10_n_105,
      PATTERNBDETECT => NLW_mulResultMantissa10_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mulResultMantissa10_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mulResultMantissa10_n_106,
      PCOUT(46) => mulResultMantissa10_n_107,
      PCOUT(45) => mulResultMantissa10_n_108,
      PCOUT(44) => mulResultMantissa10_n_109,
      PCOUT(43) => mulResultMantissa10_n_110,
      PCOUT(42) => mulResultMantissa10_n_111,
      PCOUT(41) => mulResultMantissa10_n_112,
      PCOUT(40) => mulResultMantissa10_n_113,
      PCOUT(39) => mulResultMantissa10_n_114,
      PCOUT(38) => mulResultMantissa10_n_115,
      PCOUT(37) => mulResultMantissa10_n_116,
      PCOUT(36) => mulResultMantissa10_n_117,
      PCOUT(35) => mulResultMantissa10_n_118,
      PCOUT(34) => mulResultMantissa10_n_119,
      PCOUT(33) => mulResultMantissa10_n_120,
      PCOUT(32) => mulResultMantissa10_n_121,
      PCOUT(31) => mulResultMantissa10_n_122,
      PCOUT(30) => mulResultMantissa10_n_123,
      PCOUT(29) => mulResultMantissa10_n_124,
      PCOUT(28) => mulResultMantissa10_n_125,
      PCOUT(27) => mulResultMantissa10_n_126,
      PCOUT(26) => mulResultMantissa10_n_127,
      PCOUT(25) => mulResultMantissa10_n_128,
      PCOUT(24) => mulResultMantissa10_n_129,
      PCOUT(23) => mulResultMantissa10_n_130,
      PCOUT(22) => mulResultMantissa10_n_131,
      PCOUT(21) => mulResultMantissa10_n_132,
      PCOUT(20) => mulResultMantissa10_n_133,
      PCOUT(19) => mulResultMantissa10_n_134,
      PCOUT(18) => mulResultMantissa10_n_135,
      PCOUT(17) => mulResultMantissa10_n_136,
      PCOUT(16) => mulResultMantissa10_n_137,
      PCOUT(15) => mulResultMantissa10_n_138,
      PCOUT(14) => mulResultMantissa10_n_139,
      PCOUT(13) => mulResultMantissa10_n_140,
      PCOUT(12) => mulResultMantissa10_n_141,
      PCOUT(11) => mulResultMantissa10_n_142,
      PCOUT(10) => mulResultMantissa10_n_143,
      PCOUT(9) => mulResultMantissa10_n_144,
      PCOUT(8) => mulResultMantissa10_n_145,
      PCOUT(7) => mulResultMantissa10_n_146,
      PCOUT(6) => mulResultMantissa10_n_147,
      PCOUT(5) => mulResultMantissa10_n_148,
      PCOUT(4) => mulResultMantissa10_n_149,
      PCOUT(3) => mulResultMantissa10_n_150,
      PCOUT(2) => mulResultMantissa10_n_151,
      PCOUT(1) => mulResultMantissa10_n_152,
      PCOUT(0) => mulResultMantissa10_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mulResultMantissa10_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mulResultMantissa10_XOROUT_UNCONNECTED(7 downto 0)
    );
\mulResultMantissa10_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputC_reg[16]\(7),
      I1 => \interpInputC_reg[16]\(24),
      I2 => \interpInputC_reg[0]\,
      O => \^interpbarycentrics1_reg[16]\(7)
    );
\mulResultMantissa10_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputC_reg[16]\(6),
      I1 => \interpInputC_reg[16]\(23),
      I2 => \interpInputC_reg[0]\,
      O => \^interpbarycentrics1_reg[16]\(6)
    );
\mulResultMantissa10_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputC_reg[16]\(5),
      I1 => \interpInputC_reg[16]\(22),
      I2 => \interpInputC_reg[0]\,
      O => \^interpbarycentrics1_reg[16]\(5)
    );
\mulResultMantissa10_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputC_reg[16]\(4),
      I1 => \interpInputC_reg[16]\(21),
      I2 => \interpInputC_reg[0]\,
      O => \^interpbarycentrics1_reg[16]\(4)
    );
\mulResultMantissa10_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputC_reg[16]\(3),
      I1 => \interpInputC_reg[16]\(20),
      I2 => \interpInputC_reg[0]\,
      O => \^interpbarycentrics1_reg[16]\(3)
    );
\mulResultMantissa10_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputC_reg[16]\(2),
      I1 => \interpInputC_reg[16]\(19),
      I2 => \interpInputC_reg[0]\,
      O => \^interpbarycentrics1_reg[16]\(2)
    );
\mulResultMantissa10_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputC_reg[16]\(1),
      I1 => \interpInputC_reg[16]\(18),
      I2 => \interpInputC_reg[0]\,
      O => \^interpbarycentrics1_reg[16]\(1)
    );
\mulResultMantissa10_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputC_reg[16]\(0),
      I1 => \interpInputC_reg[16]\(17),
      I2 => \interpInputC_reg[0]\,
      O => \^interpbarycentrics1_reg[16]\(0)
    );
\mulResultMantissa10_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputC_reg[16]\(16),
      I1 => \interpInputC_reg[16]\(33),
      I2 => \interpInputC_reg[0]\,
      O => \^interpbarycentrics1_reg[16]\(16)
    );
\mulResultMantissa10_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputC_reg[16]\(15),
      I1 => \interpInputC_reg[16]\(32),
      I2 => \interpInputC_reg[0]\,
      O => \^interpbarycentrics1_reg[16]\(15)
    );
\mulResultMantissa10_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputC_reg[16]\(14),
      I1 => \interpInputC_reg[16]\(31),
      I2 => \interpInputC_reg[0]\,
      O => \^interpbarycentrics1_reg[16]\(14)
    );
\mulResultMantissa10_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputC_reg[16]\(13),
      I1 => \interpInputC_reg[16]\(30),
      I2 => \interpInputC_reg[0]\,
      O => \^interpbarycentrics1_reg[16]\(13)
    );
\mulResultMantissa10_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputC_reg[16]\(12),
      I1 => \interpInputC_reg[16]\(29),
      I2 => \interpInputC_reg[0]\,
      O => \^interpbarycentrics1_reg[16]\(12)
    );
\mulResultMantissa10_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputC_reg[16]\(11),
      I1 => \interpInputC_reg[16]\(28),
      I2 => \interpInputC_reg[0]\,
      O => \^interpbarycentrics1_reg[16]\(11)
    );
\mulResultMantissa10_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputC_reg[16]\(10),
      I1 => \interpInputC_reg[16]\(27),
      I2 => \interpInputC_reg[0]\,
      O => \^interpbarycentrics1_reg[16]\(10)
    );
\mulResultMantissa10_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputC_reg[16]\(9),
      I1 => \interpInputC_reg[16]\(26),
      I2 => \interpInputC_reg[0]\,
      O => \^interpbarycentrics1_reg[16]\(9)
    );
\mulResultMantissa10_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \interpInputC_reg[16]\(8),
      I1 => \interpInputC_reg[16]\(25),
      I2 => \interpInputC_reg[0]\,
      O => \^interpbarycentrics1_reg[16]\(8)
    );
mulResultMantissa1_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => mulEarlyOutBypassEnable0_reg_1(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mulResultMantissa1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000001",
      B(5 downto 0) => mulResultMantissa1_reg_0(22 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mulResultMantissa1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mulResultMantissa1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mulResultMantissa1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mulResultExp0(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => mulResultExp0(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => mulResultMantissa1(0),
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mulResultMantissa1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_mulResultMantissa1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_mulResultMantissa1_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 6) => \mulResultMantissa1_reg__0\(47 downto 23),
      P(5) => mulResultMantissa1_reg_n_100,
      P(4) => mulResultMantissa1_reg_n_101,
      P(3) => mulResultMantissa1_reg_n_102,
      P(2) => mulResultMantissa1_reg_n_103,
      P(1) => mulResultMantissa1_reg_n_104,
      P(0) => mulResultMantissa1_reg_n_105,
      PATTERNBDETECT => NLW_mulResultMantissa1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mulResultMantissa1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mulResultMantissa10_n_106,
      PCIN(46) => mulResultMantissa10_n_107,
      PCIN(45) => mulResultMantissa10_n_108,
      PCIN(44) => mulResultMantissa10_n_109,
      PCIN(43) => mulResultMantissa10_n_110,
      PCIN(42) => mulResultMantissa10_n_111,
      PCIN(41) => mulResultMantissa10_n_112,
      PCIN(40) => mulResultMantissa10_n_113,
      PCIN(39) => mulResultMantissa10_n_114,
      PCIN(38) => mulResultMantissa10_n_115,
      PCIN(37) => mulResultMantissa10_n_116,
      PCIN(36) => mulResultMantissa10_n_117,
      PCIN(35) => mulResultMantissa10_n_118,
      PCIN(34) => mulResultMantissa10_n_119,
      PCIN(33) => mulResultMantissa10_n_120,
      PCIN(32) => mulResultMantissa10_n_121,
      PCIN(31) => mulResultMantissa10_n_122,
      PCIN(30) => mulResultMantissa10_n_123,
      PCIN(29) => mulResultMantissa10_n_124,
      PCIN(28) => mulResultMantissa10_n_125,
      PCIN(27) => mulResultMantissa10_n_126,
      PCIN(26) => mulResultMantissa10_n_127,
      PCIN(25) => mulResultMantissa10_n_128,
      PCIN(24) => mulResultMantissa10_n_129,
      PCIN(23) => mulResultMantissa10_n_130,
      PCIN(22) => mulResultMantissa10_n_131,
      PCIN(21) => mulResultMantissa10_n_132,
      PCIN(20) => mulResultMantissa10_n_133,
      PCIN(19) => mulResultMantissa10_n_134,
      PCIN(18) => mulResultMantissa10_n_135,
      PCIN(17) => mulResultMantissa10_n_136,
      PCIN(16) => mulResultMantissa10_n_137,
      PCIN(15) => mulResultMantissa10_n_138,
      PCIN(14) => mulResultMantissa10_n_139,
      PCIN(13) => mulResultMantissa10_n_140,
      PCIN(12) => mulResultMantissa10_n_141,
      PCIN(11) => mulResultMantissa10_n_142,
      PCIN(10) => mulResultMantissa10_n_143,
      PCIN(9) => mulResultMantissa10_n_144,
      PCIN(8) => mulResultMantissa10_n_145,
      PCIN(7) => mulResultMantissa10_n_146,
      PCIN(6) => mulResultMantissa10_n_147,
      PCIN(5) => mulResultMantissa10_n_148,
      PCIN(4) => mulResultMantissa10_n_149,
      PCIN(3) => mulResultMantissa10_n_150,
      PCIN(2) => mulResultMantissa10_n_151,
      PCIN(1) => mulResultMantissa10_n_152,
      PCIN(0) => mulResultMantissa10_n_153,
      PCOUT(47 downto 0) => NLW_mulResultMantissa1_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mulResultMantissa1_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mulResultMantissa1_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\mulResultMantissa2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(23),
      Q => mulResultMantissa2(23),
      R => '0'
    );
\mulResultMantissa2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(24),
      Q => mulResultMantissa2(24),
      R => '0'
    );
\mulResultMantissa2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(25),
      Q => mulResultMantissa2(25),
      R => '0'
    );
\mulResultMantissa2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(26),
      Q => mulResultMantissa2(26),
      R => '0'
    );
\mulResultMantissa2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(27),
      Q => mulResultMantissa2(27),
      R => '0'
    );
\mulResultMantissa2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(28),
      Q => mulResultMantissa2(28),
      R => '0'
    );
\mulResultMantissa2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(29),
      Q => mulResultMantissa2(29),
      R => '0'
    );
\mulResultMantissa2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(30),
      Q => mulResultMantissa2(30),
      R => '0'
    );
\mulResultMantissa2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(31),
      Q => mulResultMantissa2(31),
      R => '0'
    );
\mulResultMantissa2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(32),
      Q => mulResultMantissa2(32),
      R => '0'
    );
\mulResultMantissa2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(33),
      Q => mulResultMantissa2(33),
      R => '0'
    );
\mulResultMantissa2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(34),
      Q => mulResultMantissa2(34),
      R => '0'
    );
\mulResultMantissa2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(35),
      Q => mulResultMantissa2(35),
      R => '0'
    );
\mulResultMantissa2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(36),
      Q => mulResultMantissa2(36),
      R => '0'
    );
\mulResultMantissa2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(37),
      Q => mulResultMantissa2(37),
      R => '0'
    );
\mulResultMantissa2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(38),
      Q => mulResultMantissa2(38),
      R => '0'
    );
\mulResultMantissa2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(39),
      Q => mulResultMantissa2(39),
      R => '0'
    );
\mulResultMantissa2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(40),
      Q => mulResultMantissa2(40),
      R => '0'
    );
\mulResultMantissa2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(41),
      Q => mulResultMantissa2(41),
      R => '0'
    );
\mulResultMantissa2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(42),
      Q => mulResultMantissa2(42),
      R => '0'
    );
\mulResultMantissa2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(43),
      Q => mulResultMantissa2(43),
      R => '0'
    );
\mulResultMantissa2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(44),
      Q => mulResultMantissa2(44),
      R => '0'
    );
\mulResultMantissa2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(45),
      Q => mulResultMantissa2(45),
      R => '0'
    );
\mulResultMantissa2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(46),
      Q => mulResultMantissa2(46),
      R => '0'
    );
\mulResultMantissa2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(47),
      Q => mulResultMantissa2(47),
      R => '0'
    );
\mulResultMantissa3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(23),
      Q => OMUL1(0),
      R => '0'
    );
\mulResultMantissa3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(24),
      Q => OMUL1(1),
      R => '0'
    );
\mulResultMantissa3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(25),
      Q => OMUL1(2),
      R => '0'
    );
\mulResultMantissa3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(26),
      Q => OMUL1(3),
      R => '0'
    );
\mulResultMantissa3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(27),
      Q => OMUL1(4),
      R => '0'
    );
\mulResultMantissa3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(28),
      Q => OMUL1(5),
      R => '0'
    );
\mulResultMantissa3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(29),
      Q => OMUL1(6),
      R => '0'
    );
\mulResultMantissa3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(30),
      Q => OMUL1(7),
      R => '0'
    );
\mulResultMantissa3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(31),
      Q => OMUL1(8),
      R => '0'
    );
\mulResultMantissa3_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(32),
      Q => OMUL1(9),
      R => '0'
    );
\mulResultMantissa3_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(33),
      Q => OMUL1(10),
      R => '0'
    );
\mulResultMantissa3_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(34),
      Q => OMUL1(11),
      R => '0'
    );
\mulResultMantissa3_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(35),
      Q => OMUL1(12),
      R => '0'
    );
\mulResultMantissa3_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(36),
      Q => OMUL1(13),
      R => '0'
    );
\mulResultMantissa3_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(37),
      Q => OMUL1(14),
      R => '0'
    );
\mulResultMantissa3_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(38),
      Q => OMUL1(15),
      R => '0'
    );
\mulResultMantissa3_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(39),
      Q => OMUL1(16),
      R => '0'
    );
\mulResultMantissa3_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(40),
      Q => OMUL1(17),
      R => '0'
    );
\mulResultMantissa3_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(41),
      Q => OMUL1(18),
      R => '0'
    );
\mulResultMantissa3_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(42),
      Q => OMUL1(19),
      R => '0'
    );
\mulResultMantissa3_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(43),
      Q => OMUL1(20),
      R => '0'
    );
\mulResultMantissa3_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(44),
      Q => OMUL1(21),
      R => '0'
    );
\mulResultMantissa3_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(45),
      Q => OMUL1(22),
      R => '0'
    );
\mulResultMantissa3_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(46),
      Q => OMUL1(23),
      R => '0'
    );
\mulResultMantissa3_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(47),
      Q => OMUL1(24),
      R => '0'
    );
mulResultSign0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => interpGoSignal,
      D => mulResultSign0_reg_0,
      Q => mulResultSign0,
      R => '0'
    );
mulResultSign1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => mulResultSign0,
      Q => mulResultSign1,
      R => '0'
    );
mulResultSign2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultSign1,
      Q => mulResultSign2,
      R => '0'
    );
mulResultSign3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultSign2,
      Q => mulResultSign3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MainDesign_DepthInterpolator_0_0_FloatALU_Interpolator is
  port (
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \interpBarycentrics1_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \OADD_reg[24]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OADD_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OADD_reg[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \OADD_reg[16]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \OADD_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \OADD_reg[0]_0\ : out STD_LOGIC;
    \OADD_reg[8]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \OADD_reg[16]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    interpGoSignal : in STD_LOGIC;
    \mulEarlyOutBypass0_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mulEarlyOutBypass0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mulEarlyOutBypass0_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mulEarlyOutBypass0_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipelinedAttr0_reg[8][31]__0_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipelinedAttr0_reg[8][31]__0_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \interpInputC_reg[0]\ : in STD_LOGIC;
    \interpInputB_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \interpInputC_reg[16]\ : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MainDesign_DepthInterpolator_0_0_FloatALU_Interpolator : entity is "FloatALU_Interpolator";
end MainDesign_DepthInterpolator_0_0_FloatALU_Interpolator;

architecture STRUCTURE of MainDesign_DepthInterpolator_0_0_FloatALU_Interpolator is
  signal Adder0_n_3 : STD_LOGIC;
  signal Adder0_n_39 : STD_LOGIC;
  signal Adder0_n_4 : STD_LOGIC;
  signal Adder0_n_40 : STD_LOGIC;
  signal Adder0_n_41 : STD_LOGIC;
  signal Adder0_n_42 : STD_LOGIC;
  signal Adder0_n_43 : STD_LOGIC;
  signal Adder0_n_44 : STD_LOGIC;
  signal Adder0_n_45 : STD_LOGIC;
  signal Adder0_n_46 : STD_LOGIC;
  signal Adder0_n_47 : STD_LOGIC;
  signal Adder0_n_48 : STD_LOGIC;
  signal Adder0_n_49 : STD_LOGIC;
  signal Adder0_n_5 : STD_LOGIC;
  signal Adder0_n_50 : STD_LOGIC;
  signal Adder0_n_51 : STD_LOGIC;
  signal Adder0_n_52 : STD_LOGIC;
  signal Adder0_n_53 : STD_LOGIC;
  signal Adder0_n_54 : STD_LOGIC;
  signal Adder0_n_55 : STD_LOGIC;
  signal Adder0_n_56 : STD_LOGIC;
  signal Adder0_n_57 : STD_LOGIC;
  signal Adder0_n_58 : STD_LOGIC;
  signal Adder0_n_59 : STD_LOGIC;
  signal Adder0_n_60 : STD_LOGIC;
  signal Adder0_n_61 : STD_LOGIC;
  signal Adder0_n_62 : STD_LOGIC;
  signal Adder0_n_63 : STD_LOGIC;
  signal Adder0_n_64 : STD_LOGIC;
  signal Adder0_n_65 : STD_LOGIC;
  signal Adder0_n_66 : STD_LOGIC;
  signal Adder0_n_67 : STD_LOGIC;
  signal Adder0_n_68 : STD_LOGIC;
  signal Adder0_n_69 : STD_LOGIC;
  signal Adder0_n_70 : STD_LOGIC;
  signal Adder0_n_71 : STD_LOGIC;
  signal Adder0_n_72 : STD_LOGIC;
  signal Adder0_n_73 : STD_LOGIC;
  signal Adder0_n_76 : STD_LOGIC;
  signal Adder0_n_84 : STD_LOGIC;
  signal Adder0_n_93 : STD_LOGIC;
  signal Adder0_n_94 : STD_LOGIC;
  signal Adder1_n_108 : STD_LOGIC;
  signal Adder1_n_49 : STD_LOGIC;
  signal Adder1_n_5 : STD_LOGIC;
  signal Adder1_n_50 : STD_LOGIC;
  signal Adder1_n_51 : STD_LOGIC;
  signal Adder1_n_53 : STD_LOGIC;
  signal Adder1_n_6 : STD_LOGIC;
  signal Adder1_n_7 : STD_LOGIC;
  signal Adder1_n_8 : STD_LOGIC;
  signal GetFloatIsINF013_in : STD_LOGIC;
  signal GetFloatIsINF013_in_8 : STD_LOGIC;
  signal GetFloatIsINF015_in : STD_LOGIC;
  signal GetFloatIsReal : STD_LOGIC;
  signal IADD_GO : STD_LOGIC;
  signal Multiplier0_n_0 : STD_LOGIC;
  signal Multiplier0_n_100 : STD_LOGIC;
  signal Multiplier0_n_101 : STD_LOGIC;
  signal Multiplier0_n_104 : STD_LOGIC;
  signal Multiplier0_n_105 : STD_LOGIC;
  signal Multiplier0_n_106 : STD_LOGIC;
  signal Multiplier0_n_107 : STD_LOGIC;
  signal Multiplier0_n_108 : STD_LOGIC;
  signal Multiplier0_n_109 : STD_LOGIC;
  signal Multiplier0_n_110 : STD_LOGIC;
  signal Multiplier0_n_111 : STD_LOGIC;
  signal Multiplier0_n_112 : STD_LOGIC;
  signal Multiplier0_n_113 : STD_LOGIC;
  signal Multiplier0_n_114 : STD_LOGIC;
  signal Multiplier0_n_115 : STD_LOGIC;
  signal Multiplier0_n_116 : STD_LOGIC;
  signal Multiplier0_n_119 : STD_LOGIC;
  signal Multiplier0_n_18 : STD_LOGIC;
  signal Multiplier0_n_51 : STD_LOGIC;
  signal Multiplier0_n_53 : STD_LOGIC;
  signal Multiplier0_n_54 : STD_LOGIC;
  signal Multiplier0_n_55 : STD_LOGIC;
  signal Multiplier0_n_56 : STD_LOGIC;
  signal Multiplier0_n_57 : STD_LOGIC;
  signal Multiplier0_n_58 : STD_LOGIC;
  signal Multiplier0_n_59 : STD_LOGIC;
  signal Multiplier0_n_60 : STD_LOGIC;
  signal Multiplier0_n_61 : STD_LOGIC;
  signal Multiplier0_n_62 : STD_LOGIC;
  signal Multiplier0_n_63 : STD_LOGIC;
  signal Multiplier0_n_64 : STD_LOGIC;
  signal Multiplier0_n_65 : STD_LOGIC;
  signal Multiplier0_n_66 : STD_LOGIC;
  signal Multiplier0_n_67 : STD_LOGIC;
  signal Multiplier0_n_68 : STD_LOGIC;
  signal Multiplier0_n_69 : STD_LOGIC;
  signal Multiplier0_n_70 : STD_LOGIC;
  signal Multiplier0_n_71 : STD_LOGIC;
  signal Multiplier0_n_72 : STD_LOGIC;
  signal Multiplier0_n_73 : STD_LOGIC;
  signal Multiplier0_n_74 : STD_LOGIC;
  signal Multiplier0_n_75 : STD_LOGIC;
  signal Multiplier0_n_76 : STD_LOGIC;
  signal Multiplier0_n_77 : STD_LOGIC;
  signal Multiplier0_n_78 : STD_LOGIC;
  signal Multiplier0_n_79 : STD_LOGIC;
  signal Multiplier0_n_80 : STD_LOGIC;
  signal Multiplier0_n_81 : STD_LOGIC;
  signal Multiplier0_n_82 : STD_LOGIC;
  signal Multiplier0_n_83 : STD_LOGIC;
  signal Multiplier0_n_84 : STD_LOGIC;
  signal Multiplier0_n_87 : STD_LOGIC;
  signal Multiplier0_n_90 : STD_LOGIC;
  signal Multiplier0_n_97 : STD_LOGIC;
  signal Multiplier0_n_98 : STD_LOGIC;
  signal Multiplier0_n_99 : STD_LOGIC;
  signal Multiplier1_n_0 : STD_LOGIC;
  signal Multiplier1_n_100 : STD_LOGIC;
  signal Multiplier1_n_101 : STD_LOGIC;
  signal Multiplier1_n_103 : STD_LOGIC;
  signal Multiplier1_n_104 : STD_LOGIC;
  signal Multiplier1_n_18 : STD_LOGIC;
  signal Multiplier1_n_51 : STD_LOGIC;
  signal Multiplier1_n_52 : STD_LOGIC;
  signal Multiplier1_n_55 : STD_LOGIC;
  signal Multiplier1_n_56 : STD_LOGIC;
  signal Multiplier1_n_90 : STD_LOGIC;
  signal Multiplier1_n_97 : STD_LOGIC;
  signal Multiplier1_n_98 : STD_LOGIC;
  signal OADD : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal OMUL : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal addEarlyOutBypassEnable00 : STD_LOGIC;
  signal addEarlyOutBypassEnable01 : STD_LOGIC;
  signal addEarlyOutBypassEnable0120_out : STD_LOGIC;
  signal addEarlyOutBypassEnable0123_out : STD_LOGIC;
  signal addEarlyOutBypassEnable013_out : STD_LOGIC;
  signal \addEarlyOutBypassEnable0__0\ : STD_LOGIC;
  signal \addEarlyOutBypassEnable0__0_2\ : STD_LOGIC;
  signal \addEarlyOutBypassEnable1_i_1__0_n_0\ : STD_LOGIC;
  signal addEarlyOutBypassEnable1_i_1_n_0 : STD_LOGIC;
  signal addExponentDeltaAMinusB0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addExponentDeltaAMinusB0_5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addExponentDeltaBMinusA0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal addExponentDeltaBMinusA0_6 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \addFinalSignIsNeg_i_1__0_n_0\ : STD_LOGIC;
  signal addFinalSignIsNeg_i_1_n_0 : STD_LOGIC;
  signal addPipelineValidStage0 : STD_LOGIC;
  signal addPipelineValidStage1 : STD_LOGIC;
  signal addSameNumberDifferentSigns0 : STD_LOGIC;
  signal addSameNumberDifferentSigns00 : STD_LOGIC;
  signal addSameNumberDifferentSigns00_7 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_3 : STD_LOGIC;
  signal \addSameNumberDifferentSigns1_i_1__0_n_0\ : STD_LOGIC;
  signal addSameNumberDifferentSigns1_i_1_n_0 : STD_LOGIC;
  signal comAIsDenormal : STD_LOGIC;
  signal comALessThanB : STD_LOGIC;
  signal comALessThanB_10 : STD_LOGIC;
  signal comBIsDenormal : STD_LOGIC;
  signal comBIsDenormal_9 : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \mulEarlyOutBypass0[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[31]_i_1_n_0\ : STD_LOGIC;
  signal mulResultMantissa1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mulResultMantissa1_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mulResultSign0_i_1__0_n_0\ : STD_LOGIC;
  signal mulResultSign0_i_1_n_0 : STD_LOGIC;
  signal multResultAttr20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in_4 : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][0]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][0]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][10]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][10]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][11]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][11]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][12]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][12]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][13]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][13]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][14]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][14]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][15]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][15]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][16]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][16]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][17]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][17]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][18]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][18]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][19]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][19]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][1]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][1]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][20]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][20]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][21]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][21]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][22]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][22]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][23]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][23]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][24]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][24]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][25]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][25]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][26]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][26]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][27]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][27]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][28]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][28]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][29]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][29]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][2]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][2]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][30]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][30]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][31]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][31]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][3]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][3]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][4]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][4]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][5]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][5]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][6]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][6]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][7]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][7]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][8]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][8]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][9]_srl9_i_1_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][9]_srl9_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][0]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][10]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][11]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][12]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][13]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][14]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][15]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][16]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][17]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][18]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][19]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][1]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][20]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][21]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][22]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][23]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][24]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][25]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][26]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][27]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][28]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][29]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][2]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][30]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][31]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][3]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][4]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][5]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][6]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][7]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][8]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][9]__0_n_0\ : STD_LOGIC;
  signal \pipelinedGoSignal_reg_n_0_[0]\ : STD_LOGIC;
  signal \pipelinedGoSignal_reg_n_0_[1]\ : STD_LOGIC;
  signal \pipelinedGoSignal_reg_n_0_[2]\ : STD_LOGIC;
  signal \pipelinedGoSignal_reg_n_0_[3]\ : STD_LOGIC;
  signal \pipelinedGoSignal_reg_n_0_[5]\ : STD_LOGIC;
  signal \pipelinedGoSignal_reg_n_0_[6]\ : STD_LOGIC;
  signal \pipelinedGoSignal_reg_n_0_[7]\ : STD_LOGIC;
  signal \pipelinedGoSignal_reg_n_0_[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[31]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[31]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of mulResultMantissa1_reg_i_1 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \mulResultMantissa1_reg_i_1__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of mulResultSign0_i_1 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mulResultSign0_i_1__0\ : label is "soft_lutpair219";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \pipelinedAttr0_reg[7][0]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \pipelinedAttr0_reg[7][0]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][0]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][0]_srl9_i_1\ : label is "soft_lutpair220";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][10]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][10]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][10]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][10]_srl9_i_1\ : label is "soft_lutpair225";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][11]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][11]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][11]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][11]_srl9_i_1\ : label is "soft_lutpair225";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][12]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][12]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][12]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][12]_srl9_i_1\ : label is "soft_lutpair226";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][13]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][13]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][13]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][13]_srl9_i_1\ : label is "soft_lutpair226";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][14]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][14]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][14]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][14]_srl9_i_1\ : label is "soft_lutpair227";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][15]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][15]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][15]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][15]_srl9_i_1\ : label is "soft_lutpair227";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][16]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][16]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][16]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][16]_srl9_i_1\ : label is "soft_lutpair228";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][17]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][17]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][17]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][17]_srl9_i_1\ : label is "soft_lutpair228";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][18]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][18]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][18]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][18]_srl9_i_1\ : label is "soft_lutpair229";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][19]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][19]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][19]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][19]_srl9_i_1\ : label is "soft_lutpair229";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][1]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][1]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][1]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][1]_srl9_i_1\ : label is "soft_lutpair220";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][20]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][20]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][20]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][20]_srl9_i_1\ : label is "soft_lutpair230";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][21]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][21]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][21]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][21]_srl9_i_1\ : label is "soft_lutpair230";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][22]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][22]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][22]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][22]_srl9_i_1\ : label is "soft_lutpair231";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][23]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][23]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][23]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][23]_srl9_i_1\ : label is "soft_lutpair231";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][24]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][24]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][24]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][24]_srl9_i_1\ : label is "soft_lutpair232";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][25]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][25]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][25]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][25]_srl9_i_1\ : label is "soft_lutpair232";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][26]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][26]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][26]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][26]_srl9_i_1\ : label is "soft_lutpair233";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][27]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][27]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][27]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][27]_srl9_i_1\ : label is "soft_lutpair233";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][28]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][28]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][28]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][28]_srl9_i_1\ : label is "soft_lutpair234";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][29]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][29]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][29]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][29]_srl9_i_1\ : label is "soft_lutpair234";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][2]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][2]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][2]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][2]_srl9_i_1\ : label is "soft_lutpair221";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][30]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][30]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][30]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][30]_srl9_i_1\ : label is "soft_lutpair235";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][31]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][31]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][31]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][31]_srl9_i_1\ : label is "soft_lutpair235";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][3]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][3]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][3]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][3]_srl9_i_1\ : label is "soft_lutpair221";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][4]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][4]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][4]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][4]_srl9_i_1\ : label is "soft_lutpair222";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][5]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][5]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][5]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][5]_srl9_i_1\ : label is "soft_lutpair222";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][6]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][6]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][6]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][6]_srl9_i_1\ : label is "soft_lutpair223";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][7]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][7]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][7]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][7]_srl9_i_1\ : label is "soft_lutpair223";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][8]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][8]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][8]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][8]_srl9_i_1\ : label is "soft_lutpair224";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][9]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][9]_srl9\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][9]_srl9 ";
  attribute SOFT_HLUTNM of \pipelinedAttr0_reg[7][9]_srl9_i_1\ : label is "soft_lutpair224";
begin
Adder0: entity work.MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_ADD
     port map (
      CO(0) => addSameNumberDifferentSigns00,
      D(31) => Adder0_n_42,
      D(30) => Adder0_n_43,
      D(29) => Adder0_n_44,
      D(28) => Adder0_n_45,
      D(27) => Adder0_n_46,
      D(26) => Adder0_n_47,
      D(25) => Adder0_n_48,
      D(24) => Adder0_n_49,
      D(23) => Adder0_n_50,
      D(22) => Adder0_n_51,
      D(21) => Adder0_n_52,
      D(20) => Adder0_n_53,
      D(19) => Adder0_n_54,
      D(18) => Adder0_n_55,
      D(17) => Adder0_n_56,
      D(16) => Adder0_n_57,
      D(15) => Adder0_n_58,
      D(14) => Adder0_n_59,
      D(13) => Adder0_n_60,
      D(12) => Adder0_n_61,
      D(11) => Adder0_n_62,
      D(10) => Adder0_n_63,
      D(9) => Adder0_n_64,
      D(8) => Adder0_n_65,
      D(7) => Adder0_n_66,
      D(6) => Adder0_n_67,
      D(5) => Adder0_n_68,
      D(4) => Adder0_n_69,
      D(3) => Adder0_n_70,
      D(2) => Adder0_n_71,
      D(1) => Adder0_n_72,
      D(0) => Adder0_n_73,
      E(0) => Adder0_n_39,
      GetFloatIsINF013_in => GetFloatIsINF013_in,
      \OADD_reg[0]_0\(0) => \pipelinedGoSignal_reg_n_0_[7]\,
      \OADD_reg[28]_0\ => Adder0_n_84,
      \OADD_reg[31]_0\(31 downto 0) => OADD(31 downto 0),
      OMUL(31 downto 0) => OMUL(31 downto 0),
      Q(1) => \pipelinedGoSignal_reg_n_0_[8]\,
      Q(0) => IADD_GO,
      \addDenormFlushedValA_reg[30]_0\ => Multiplier0_n_51,
      \addDenormFlushedValB_reg[30]_0\(30 downto 0) => data3(30 downto 0),
      \addDenormFlushedValB_reg[31]_0\(0) => p_0_in,
      \addEarlyOutBypass0_reg[0]_0\ => \pipelinedAttr0_reg[8][0]__0_n_0\,
      \addEarlyOutBypass0_reg[10]_0\ => \pipelinedAttr0_reg[8][10]__0_n_0\,
      \addEarlyOutBypass0_reg[11]_0\ => \pipelinedAttr0_reg[8][11]__0_n_0\,
      \addEarlyOutBypass0_reg[12]_0\ => \pipelinedAttr0_reg[8][12]__0_n_0\,
      \addEarlyOutBypass0_reg[13]_0\ => \pipelinedAttr0_reg[8][13]__0_n_0\,
      \addEarlyOutBypass0_reg[14]_0\ => \pipelinedAttr0_reg[8][14]__0_n_0\,
      \addEarlyOutBypass0_reg[15]_0\ => \pipelinedAttr0_reg[8][15]__0_n_0\,
      \addEarlyOutBypass0_reg[16]_0\ => \pipelinedAttr0_reg[8][16]__0_n_0\,
      \addEarlyOutBypass0_reg[17]_0\ => \pipelinedAttr0_reg[8][17]__0_n_0\,
      \addEarlyOutBypass0_reg[18]_0\ => \pipelinedAttr0_reg[8][18]__0_n_0\,
      \addEarlyOutBypass0_reg[19]_0\ => \pipelinedAttr0_reg[8][19]__0_n_0\,
      \addEarlyOutBypass0_reg[1]_0\ => \pipelinedAttr0_reg[8][1]__0_n_0\,
      \addEarlyOutBypass0_reg[20]_0\ => \pipelinedAttr0_reg[8][20]__0_n_0\,
      \addEarlyOutBypass0_reg[21]_0\ => \pipelinedAttr0_reg[8][21]__0_n_0\,
      \addEarlyOutBypass0_reg[22]_0\ => \pipelinedAttr0_reg[8][22]__0_n_0\,
      \addEarlyOutBypass0_reg[23]_0\ => \pipelinedAttr0_reg[8][23]__0_n_0\,
      \addEarlyOutBypass0_reg[24]_0\ => \pipelinedAttr0_reg[8][24]__0_n_0\,
      \addEarlyOutBypass0_reg[25]_0\ => \pipelinedAttr0_reg[8][25]__0_n_0\,
      \addEarlyOutBypass0_reg[26]_0\ => \pipelinedAttr0_reg[8][26]__0_n_0\,
      \addEarlyOutBypass0_reg[27]_0\ => \pipelinedAttr0_reg[8][27]__0_n_0\,
      \addEarlyOutBypass0_reg[28]_0\ => \pipelinedAttr0_reg[8][28]__0_n_0\,
      \addEarlyOutBypass0_reg[29]_0\ => \pipelinedAttr0_reg[8][29]__0_n_0\,
      \addEarlyOutBypass0_reg[2]_0\ => \pipelinedAttr0_reg[8][2]__0_n_0\,
      \addEarlyOutBypass0_reg[30]_0\ => \pipelinedAttr0_reg[8][30]__0_n_0\,
      \addEarlyOutBypass0_reg[31]_0\ => \pipelinedAttr0_reg[8][31]__0_n_0\,
      \addEarlyOutBypass0_reg[31]_1\ => Adder1_n_51,
      \addEarlyOutBypass0_reg[31]_2\(0) => Multiplier1_n_51,
      \addEarlyOutBypass0_reg[31]_3\(31) => Multiplier0_n_53,
      \addEarlyOutBypass0_reg[31]_3\(30) => Multiplier0_n_54,
      \addEarlyOutBypass0_reg[31]_3\(29) => Multiplier0_n_55,
      \addEarlyOutBypass0_reg[31]_3\(28) => Multiplier0_n_56,
      \addEarlyOutBypass0_reg[31]_3\(27) => Multiplier0_n_57,
      \addEarlyOutBypass0_reg[31]_3\(26) => Multiplier0_n_58,
      \addEarlyOutBypass0_reg[31]_3\(25) => Multiplier0_n_59,
      \addEarlyOutBypass0_reg[31]_3\(24) => Multiplier0_n_60,
      \addEarlyOutBypass0_reg[31]_3\(23) => Multiplier0_n_61,
      \addEarlyOutBypass0_reg[31]_3\(22) => Multiplier0_n_62,
      \addEarlyOutBypass0_reg[31]_3\(21) => Multiplier0_n_63,
      \addEarlyOutBypass0_reg[31]_3\(20) => Multiplier0_n_64,
      \addEarlyOutBypass0_reg[31]_3\(19) => Multiplier0_n_65,
      \addEarlyOutBypass0_reg[31]_3\(18) => Multiplier0_n_66,
      \addEarlyOutBypass0_reg[31]_3\(17) => Multiplier0_n_67,
      \addEarlyOutBypass0_reg[31]_3\(16) => Multiplier0_n_68,
      \addEarlyOutBypass0_reg[31]_3\(15) => Multiplier0_n_69,
      \addEarlyOutBypass0_reg[31]_3\(14) => Multiplier0_n_70,
      \addEarlyOutBypass0_reg[31]_3\(13) => Multiplier0_n_71,
      \addEarlyOutBypass0_reg[31]_3\(12) => Multiplier0_n_72,
      \addEarlyOutBypass0_reg[31]_3\(11) => Multiplier0_n_73,
      \addEarlyOutBypass0_reg[31]_3\(10) => Multiplier0_n_74,
      \addEarlyOutBypass0_reg[31]_3\(9) => Multiplier0_n_75,
      \addEarlyOutBypass0_reg[31]_3\(8) => Multiplier0_n_76,
      \addEarlyOutBypass0_reg[31]_3\(7) => Multiplier0_n_77,
      \addEarlyOutBypass0_reg[31]_3\(6) => Multiplier0_n_78,
      \addEarlyOutBypass0_reg[31]_3\(5) => Multiplier0_n_79,
      \addEarlyOutBypass0_reg[31]_3\(4) => Multiplier0_n_80,
      \addEarlyOutBypass0_reg[31]_3\(3) => Multiplier0_n_81,
      \addEarlyOutBypass0_reg[31]_3\(2) => Multiplier0_n_82,
      \addEarlyOutBypass0_reg[31]_3\(1) => Multiplier0_n_83,
      \addEarlyOutBypass0_reg[31]_3\(0) => Multiplier0_n_84,
      \addEarlyOutBypass0_reg[3]_0\ => \pipelinedAttr0_reg[8][3]__0_n_0\,
      \addEarlyOutBypass0_reg[4]_0\ => \pipelinedAttr0_reg[8][4]__0_n_0\,
      \addEarlyOutBypass0_reg[5]_0\ => \pipelinedAttr0_reg[8][5]__0_n_0\,
      \addEarlyOutBypass0_reg[6]_0\ => \pipelinedAttr0_reg[8][6]__0_n_0\,
      \addEarlyOutBypass0_reg[7]_0\ => \pipelinedAttr0_reg[8][7]__0_n_0\,
      \addEarlyOutBypass0_reg[8]_0\ => \pipelinedAttr0_reg[8][8]__0_n_0\,
      \addEarlyOutBypass0_reg[9]_0\ => \pipelinedAttr0_reg[8][9]__0_n_0\,
      \addEarlyOutBypassEnable0__0\ => \addEarlyOutBypassEnable0__0\,
      \addEarlyOutBypassEnable0__0_1\ => \addEarlyOutBypassEnable0__0_2\,
      addEarlyOutBypassEnable0_reg_0 => Adder0_n_41,
      addEarlyOutBypassEnable0_reg_1 => Multiplier1_n_55,
      addEarlyOutBypassEnable1_reg_0 => Adder0_n_5,
      addEarlyOutBypassEnable1_reg_1 => addEarlyOutBypassEnable1_i_1_n_0,
      addEarlyOutBypassEnable2_reg_0 => \pipelinedGoSignal_reg_n_0_[6]\,
      addExponentDeltaAMinusB0(7 downto 0) => addExponentDeltaAMinusB0(7 downto 0),
      addExponentDeltaAMinusB0_0(7 downto 0) => addExponentDeltaAMinusB0_5(7 downto 0),
      addExponentDeltaAMinusBShiftTooFar_reg_0 => Adder0_n_94,
      addExponentDeltaAMinusBShiftTooFar_reg_1 => Multiplier1_n_90,
      \addExponentDeltaAMinusB_reg[4]_0\ => Adder1_n_50,
      \addExponentDeltaAMinusB_reg[5]_0\ => Adder1_n_49,
      \addExponentDeltaAMinusB_reg[6]_0\ => Adder1_n_8,
      addExponentDeltaBMinusAShiftTooFar_reg_0 => Multiplier0_n_90,
      \addExponentDeltaBMinusA_reg[7]_0\(6 downto 0) => addExponentDeltaBMinusA0_6(7 downto 1),
      addFinalSignIsNeg_reg_0 => Adder0_n_4,
      addFinalSignIsNeg_reg_1 => addFinalSignIsNeg_i_1_n_0,
      \addMaxVal1_reg[23]_0\ => \pipelinedGoSignal_reg_n_0_[5]\,
      \addPostAddMantissa1_reg[25]_0\(0) => Adder0_n_93,
      addSameNumberDifferentSigns0 => addSameNumberDifferentSigns0,
      addSameNumberDifferentSigns00 => addSameNumberDifferentSigns00_7,
      addSameNumberDifferentSigns1_reg_0 => Adder0_n_3,
      addSameNumberDifferentSigns1_reg_1 => addSameNumberDifferentSigns1_i_1_n_0,
      clk => clk,
      comBIsDenormal => comBIsDenormal,
      multResultAttr20(0) => multResultAttr20(31),
      p_1_in => p_1_in,
      \pipelinedAttr0_reg[8][28]__0\ => Adder0_n_76,
      \pipelinedAttr0_reg[8][28]__0_0\(6 downto 0) => addExponentDeltaBMinusA0(7 downto 1),
      \pipelinedAttr0_reg[8][30]__0\(0) => comALessThanB,
      \pipelinedGoSignal_reg[8]\ => Adder0_n_40,
      sel0(0) => comALessThanB_10
    );
Adder1: entity work.MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_ADD_0
     port map (
      CO(0) => addSameNumberDifferentSigns00,
      D(0) => \pipelinedAttr0_reg[8][31]__0_n_0\,
      DI(2 downto 0) => DI(2 downto 0),
      E(0) => Adder0_n_39,
      GetFloatIsINF013_in => GetFloatIsINF013_in,
      \OADD_reg[0]_0\(0) => \OADD_reg[0]\(0),
      \OADD_reg[0]_1\ => \OADD_reg[0]_0\,
      \OADD_reg[16]_0\(7 downto 0) => \OADD_reg[16]\(7 downto 0),
      \OADD_reg[16]_1\(7 downto 0) => \OADD_reg[16]_0\(7 downto 0),
      \OADD_reg[24]_0\(7 downto 0) => \OADD_reg[24]\(7 downto 0),
      \OADD_reg[30]_0\(7 downto 0) => \OADD_reg[30]\(7 downto 0),
      \OADD_reg[31]_0\(31 downto 0) => Q(31 downto 0),
      \OADD_reg[8]_0\(7 downto 0) => \OADD_reg[8]\(7 downto 0),
      \OADD_reg[8]_1\(7 downto 0) => \OADD_reg[8]_0\(7 downto 0),
      Q(0) => \pipelinedGoSignal_reg_n_0_[8]\,
      S(5 downto 0) => S(5 downto 0),
      SR(0) => SR(0),
      addALessThanB_reg_0(0) => comALessThanB,
      \addDenormFlushedValA_reg[30]_0\ => Adder0_n_40,
      \addDenormFlushedValA_reg[31]_0\(31 downto 0) => OADD(31 downto 0),
      \addDenormFlushedValB_reg[0]_0\ => \pipelinedAttr0_reg[8][0]__0_n_0\,
      \addDenormFlushedValB_reg[10]_0\ => \pipelinedAttr0_reg[8][10]__0_n_0\,
      \addDenormFlushedValB_reg[11]_0\ => \pipelinedAttr0_reg[8][11]__0_n_0\,
      \addDenormFlushedValB_reg[12]_0\ => \pipelinedAttr0_reg[8][12]__0_n_0\,
      \addDenormFlushedValB_reg[13]_0\ => \pipelinedAttr0_reg[8][13]__0_n_0\,
      \addDenormFlushedValB_reg[14]_0\ => \pipelinedAttr0_reg[8][14]__0_n_0\,
      \addDenormFlushedValB_reg[15]_0\ => \pipelinedAttr0_reg[8][15]__0_n_0\,
      \addDenormFlushedValB_reg[16]_0\ => \pipelinedAttr0_reg[8][16]__0_n_0\,
      \addDenormFlushedValB_reg[17]_0\ => \pipelinedAttr0_reg[8][17]__0_n_0\,
      \addDenormFlushedValB_reg[18]_0\ => \pipelinedAttr0_reg[8][18]__0_n_0\,
      \addDenormFlushedValB_reg[19]_0\ => \pipelinedAttr0_reg[8][19]__0_n_0\,
      \addDenormFlushedValB_reg[1]_0\ => \pipelinedAttr0_reg[8][1]__0_n_0\,
      \addDenormFlushedValB_reg[20]_0\ => \pipelinedAttr0_reg[8][20]__0_n_0\,
      \addDenormFlushedValB_reg[21]_0\ => \pipelinedAttr0_reg[8][21]__0_n_0\,
      \addDenormFlushedValB_reg[22]_0\ => \pipelinedAttr0_reg[8][22]__0_n_0\,
      \addDenormFlushedValB_reg[23]_0\ => \pipelinedAttr0_reg[8][23]__0_n_0\,
      \addDenormFlushedValB_reg[24]_0\ => \pipelinedAttr0_reg[8][24]__0_n_0\,
      \addDenormFlushedValB_reg[25]_0\ => \pipelinedAttr0_reg[8][25]__0_n_0\,
      \addDenormFlushedValB_reg[26]_0\ => \pipelinedAttr0_reg[8][26]__0_n_0\,
      \addDenormFlushedValB_reg[27]_0\ => \pipelinedAttr0_reg[8][27]__0_n_0\,
      \addDenormFlushedValB_reg[28]_0\ => \pipelinedAttr0_reg[8][28]__0_n_0\,
      \addDenormFlushedValB_reg[29]_0\ => \pipelinedAttr0_reg[8][29]__0_n_0\,
      \addDenormFlushedValB_reg[2]_0\ => \pipelinedAttr0_reg[8][2]__0_n_0\,
      \addDenormFlushedValB_reg[30]_0\ => \pipelinedAttr0_reg[8][30]__0_n_0\,
      \addDenormFlushedValB_reg[31]_0\(0) => p_0_in_1,
      \addDenormFlushedValB_reg[3]_0\ => \pipelinedAttr0_reg[8][3]__0_n_0\,
      \addDenormFlushedValB_reg[4]_0\ => \pipelinedAttr0_reg[8][4]__0_n_0\,
      \addDenormFlushedValB_reg[5]_0\ => \pipelinedAttr0_reg[8][5]__0_n_0\,
      \addDenormFlushedValB_reg[6]_0\ => \pipelinedAttr0_reg[8][6]__0_n_0\,
      \addDenormFlushedValB_reg[7]_0\ => \pipelinedAttr0_reg[8][7]__0_n_0\,
      \addDenormFlushedValB_reg[8]_0\ => \pipelinedAttr0_reg[8][8]__0_n_0\,
      \addDenormFlushedValB_reg[9]_0\ => \pipelinedAttr0_reg[8][9]__0_n_0\,
      \addEarlyOutBypass0_reg[31]_0\(31) => Adder0_n_42,
      \addEarlyOutBypass0_reg[31]_0\(30) => Adder0_n_43,
      \addEarlyOutBypass0_reg[31]_0\(29) => Adder0_n_44,
      \addEarlyOutBypass0_reg[31]_0\(28) => Adder0_n_45,
      \addEarlyOutBypass0_reg[31]_0\(27) => Adder0_n_46,
      \addEarlyOutBypass0_reg[31]_0\(26) => Adder0_n_47,
      \addEarlyOutBypass0_reg[31]_0\(25) => Adder0_n_48,
      \addEarlyOutBypass0_reg[31]_0\(24) => Adder0_n_49,
      \addEarlyOutBypass0_reg[31]_0\(23) => Adder0_n_50,
      \addEarlyOutBypass0_reg[31]_0\(22) => Adder0_n_51,
      \addEarlyOutBypass0_reg[31]_0\(21) => Adder0_n_52,
      \addEarlyOutBypass0_reg[31]_0\(20) => Adder0_n_53,
      \addEarlyOutBypass0_reg[31]_0\(19) => Adder0_n_54,
      \addEarlyOutBypass0_reg[31]_0\(18) => Adder0_n_55,
      \addEarlyOutBypass0_reg[31]_0\(17) => Adder0_n_56,
      \addEarlyOutBypass0_reg[31]_0\(16) => Adder0_n_57,
      \addEarlyOutBypass0_reg[31]_0\(15) => Adder0_n_58,
      \addEarlyOutBypass0_reg[31]_0\(14) => Adder0_n_59,
      \addEarlyOutBypass0_reg[31]_0\(13) => Adder0_n_60,
      \addEarlyOutBypass0_reg[31]_0\(12) => Adder0_n_61,
      \addEarlyOutBypass0_reg[31]_0\(11) => Adder0_n_62,
      \addEarlyOutBypass0_reg[31]_0\(10) => Adder0_n_63,
      \addEarlyOutBypass0_reg[31]_0\(9) => Adder0_n_64,
      \addEarlyOutBypass0_reg[31]_0\(8) => Adder0_n_65,
      \addEarlyOutBypass0_reg[31]_0\(7) => Adder0_n_66,
      \addEarlyOutBypass0_reg[31]_0\(6) => Adder0_n_67,
      \addEarlyOutBypass0_reg[31]_0\(5) => Adder0_n_68,
      \addEarlyOutBypass0_reg[31]_0\(4) => Adder0_n_69,
      \addEarlyOutBypass0_reg[31]_0\(3) => Adder0_n_70,
      \addEarlyOutBypass0_reg[31]_0\(2) => Adder0_n_71,
      \addEarlyOutBypass0_reg[31]_0\(1) => Adder0_n_72,
      \addEarlyOutBypass0_reg[31]_0\(0) => Adder0_n_73,
      \addEarlyOutBypassEnable0__0\ => \addEarlyOutBypassEnable0__0_2\,
      addEarlyOutBypassEnable0_reg_0 => Adder0_n_41,
      addEarlyOutBypassEnable1_reg_0 => Adder1_n_7,
      addEarlyOutBypassEnable1_reg_1 => \addEarlyOutBypassEnable1_i_1__0_n_0\,
      addExponentDeltaAMinusB0(7 downto 0) => addExponentDeltaAMinusB0(7 downto 0),
      addExponentDeltaAMinusBShiftTooFar_reg_0 => Adder1_n_108,
      addExponentDeltaAMinusBShiftTooFar_reg_1 => Adder0_n_84,
      addExponentDeltaBMinusAShiftTooFar_reg_0 => Adder0_n_76,
      \addExponentDeltaBMinusA_reg[7]_0\(6 downto 0) => addExponentDeltaBMinusA0(7 downto 1),
      addFinalSignIsNeg_reg_0 => Adder1_n_6,
      addFinalSignIsNeg_reg_1 => \addFinalSignIsNeg_i_1__0_n_0\,
      addPipelineValidStage0 => addPipelineValidStage0,
      addPipelineValidStage1 => addPipelineValidStage1,
      \addPostAddMantissa1_reg[25]_0\(0) => Adder1_n_53,
      addSameNumberDifferentSigns0 => addSameNumberDifferentSigns0_3,
      addSameNumberDifferentSigns1_reg_0 => Adder1_n_5,
      addSameNumberDifferentSigns1_reg_1 => \addSameNumberDifferentSigns1_i_1__0_n_0\,
      clk => clk,
      comBIsDenormal => comBIsDenormal,
      p_1_in => p_1_in_4,
      \pipelinedAttr0_reg[8][23]__0\ => Adder1_n_49,
      \pipelinedAttr0_reg[8][25]__0\ => Adder1_n_50,
      \pipelinedAttr0_reg[8][26]__0\ => Adder1_n_8,
      \pipelinedAttr0_reg[8][30]__0\ => Adder1_n_51
    );
Multiplier0: entity work.MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_MUL
     port map (
      D(16 downto 0) => D(16 downto 0),
      DI(1) => Multiplier0_n_97,
      DI(0) => Multiplier0_n_98,
      E(0) => \pipelinedGoSignal_reg_n_0_[0]\,
      GetFloatIsINF013_in => GetFloatIsINF013_in_8,
      GetFloatIsINF015_in => GetFloatIsINF015_in,
      GetFloatIsReal => GetFloatIsReal,
      OMUL(31 downto 0) => OMUL(31 downto 0),
      \OMUL_reg[0]_0\ => \pipelinedGoSignal_reg_n_0_[3]\,
      \OMUL_reg[25]_0\ => Multiplier0_n_99,
      \OMUL_reg[28]_0\ => Multiplier0_n_87,
      \OMUL_reg[28]_1\ => Multiplier0_n_90,
      \OMUL_reg[28]_2\(5 downto 0) => addExponentDeltaBMinusA0_6(7 downto 2),
      \OMUL_reg[30]_0\ => Multiplier0_n_101,
      \OMUL_reg[30]_1\(4) => Multiplier0_n_112,
      \OMUL_reg[30]_1\(3) => Multiplier0_n_113,
      \OMUL_reg[30]_1\(2) => Multiplier0_n_114,
      \OMUL_reg[30]_1\(1) => Multiplier0_n_115,
      \OMUL_reg[30]_1\(0) => Multiplier0_n_116,
      \OMUL_reg[31]_0\(31) => Multiplier0_n_53,
      \OMUL_reg[31]_0\(30) => Multiplier0_n_54,
      \OMUL_reg[31]_0\(29) => Multiplier0_n_55,
      \OMUL_reg[31]_0\(28) => Multiplier0_n_56,
      \OMUL_reg[31]_0\(27) => Multiplier0_n_57,
      \OMUL_reg[31]_0\(26) => Multiplier0_n_58,
      \OMUL_reg[31]_0\(25) => Multiplier0_n_59,
      \OMUL_reg[31]_0\(24) => Multiplier0_n_60,
      \OMUL_reg[31]_0\(23) => Multiplier0_n_61,
      \OMUL_reg[31]_0\(22) => Multiplier0_n_62,
      \OMUL_reg[31]_0\(21) => Multiplier0_n_63,
      \OMUL_reg[31]_0\(20) => Multiplier0_n_64,
      \OMUL_reg[31]_0\(19) => Multiplier0_n_65,
      \OMUL_reg[31]_0\(18) => Multiplier0_n_66,
      \OMUL_reg[31]_0\(17) => Multiplier0_n_67,
      \OMUL_reg[31]_0\(16) => Multiplier0_n_68,
      \OMUL_reg[31]_0\(15) => Multiplier0_n_69,
      \OMUL_reg[31]_0\(14) => Multiplier0_n_70,
      \OMUL_reg[31]_0\(13) => Multiplier0_n_71,
      \OMUL_reg[31]_0\(12) => Multiplier0_n_72,
      \OMUL_reg[31]_0\(11) => Multiplier0_n_73,
      \OMUL_reg[31]_0\(10) => Multiplier0_n_74,
      \OMUL_reg[31]_0\(9) => Multiplier0_n_75,
      \OMUL_reg[31]_0\(8) => Multiplier0_n_76,
      \OMUL_reg[31]_0\(7) => Multiplier0_n_77,
      \OMUL_reg[31]_0\(6) => Multiplier0_n_78,
      \OMUL_reg[31]_0\(5) => Multiplier0_n_79,
      \OMUL_reg[31]_0\(4) => Multiplier0_n_80,
      \OMUL_reg[31]_0\(3) => Multiplier0_n_81,
      \OMUL_reg[31]_0\(2) => Multiplier0_n_82,
      \OMUL_reg[31]_0\(1) => Multiplier0_n_83,
      \OMUL_reg[31]_0\(0) => Multiplier0_n_84,
      Q(0) => IADD_GO,
      S(7) => Multiplier0_n_104,
      S(6) => Multiplier0_n_105,
      S(5) => Multiplier0_n_106,
      S(4) => Multiplier0_n_107,
      S(3) => Multiplier0_n_108,
      S(2) => Multiplier0_n_109,
      S(1) => Multiplier0_n_110,
      S(0) => Multiplier0_n_111,
      \addEarlyOutBypass0[31]_i_6\ => Multiplier0_n_100,
      \addEarlyOutBypass0_reg[0]\ => Multiplier1_n_98,
      \addEarlyOutBypass0_reg[30]\ => Multiplier1_n_52,
      \addEarlyOutBypass0_reg[30]_0\ => Multiplier1_n_56,
      \addEarlyOutBypass0_reg[31]\ => Multiplier1_n_97,
      \addEarlyOutBypass0_reg[31]_0\ => Multiplier1_n_100,
      addEarlyOutBypassEnable00 => addEarlyOutBypassEnable00,
      addEarlyOutBypassEnable01 => addEarlyOutBypassEnable01,
      addEarlyOutBypassEnable0120_out => addEarlyOutBypassEnable0120_out,
      addEarlyOutBypassEnable0123_out => addEarlyOutBypassEnable0123_out,
      addEarlyOutBypassEnable013_out => addEarlyOutBypassEnable013_out,
      addExponentDeltaAMinusB0(1 downto 0) => addExponentDeltaAMinusB0_5(1 downto 0),
      \addExponentDeltaBMinusA_reg[3]\ => Multiplier1_n_101,
      addSameNumberDifferentSigns00 => addSameNumberDifferentSigns00_7,
      addSameNumberDifferentSigns0_reg(0) => Multiplier1_n_103,
      clk => clk,
      comAIsDenormal => comAIsDenormal,
      comBIsDenormal => comBIsDenormal_9,
      interpGoSignal => interpGoSignal,
      \interpInputB_reg[0]\ => \interpInputC_reg[0]\,
      \interpInputB_reg[16]\(16 downto 0) => \interpInputB_reg[16]\(16 downto 0),
      \interpInputB_reg[16]_0\(16 downto 0) => \interpInputC_reg[16]\(16 downto 0),
      \interpInputB_reg[23]\ => Multiplier0_n_119,
      \mulEarlyOutBypass0_reg[31]_0\(0) => Multiplier0_n_18,
      \mulEarlyOutBypass0_reg[31]_1\ => \mulEarlyOutBypass0[31]_i_1_n_0\,
      \mulEarlyOutBypass2_reg[22]_0\(0) => \pipelinedGoSignal_reg_n_0_[1]\,
      \mulEarlyOutBypass3_reg[22]_0\(0) => \pipelinedGoSignal_reg_n_0_[2]\,
      mulEarlyOutBypassEnable0_reg_0 => Multiplier0_n_0,
      mulEarlyOutBypassEnable0_reg_1(30 downto 0) => \mulEarlyOutBypass0_reg[31]_0\(30 downto 0),
      mulResultMantissa1(0) => mulResultMantissa1(0),
      mulResultMantissa1_reg_0(30 downto 0) => \mulEarlyOutBypass0_reg[31]\(30 downto 0),
      mulResultSign0_reg_0 => mulResultSign0_i_1_n_0,
      multResultAttr20(31 downto 0) => multResultAttr20(31 downto 0),
      \pipelinedGoSignal_reg[4]\ => Multiplier0_n_51,
      sel0(0) => comALessThanB_10
    );
Multiplier1: entity work.MainDesign_DepthInterpolator_0_0_StandaloneFloatALU_MUL_1
     port map (
      D(0) => Multiplier1_n_18,
      DI(1) => Multiplier0_n_97,
      DI(0) => Multiplier0_n_98,
      E(0) => \pipelinedGoSignal_reg_n_0_[0]\,
      GetFloatIsINF013_in => GetFloatIsINF013_in_8,
      GetFloatIsINF015_in => GetFloatIsINF015_in,
      GetFloatIsReal => GetFloatIsReal,
      OMUL(31 downto 0) => OMUL(31 downto 0),
      \OMUL_reg[20]_0\ => Multiplier1_n_52,
      \OMUL_reg[22]_0\ => \pipelinedGoSignal_reg_n_0_[3]\,
      \OMUL_reg[23]_0\ => Multiplier1_n_97,
      \OMUL_reg[23]_1\(0) => addExponentDeltaBMinusA0_6(1),
      \OMUL_reg[25]_0\ => Multiplier1_n_101,
      \OMUL_reg[28]_0\ => Multiplier1_n_90,
      \OMUL_reg[30]_0\(30 downto 0) => data3(30 downto 0),
      \OMUL_reg[30]_1\ => Multiplier1_n_100,
      \OMUL_reg[30]_2\(0) => Multiplier1_n_103,
      \OMUL_reg[31]_0\ => Multiplier1_n_56,
      \OMUL_reg[31]_1\ => Multiplier1_n_98,
      Q(0) => IADD_GO,
      S(7) => Multiplier0_n_104,
      S(6) => Multiplier0_n_105,
      S(5) => Multiplier0_n_106,
      S(4) => Multiplier0_n_107,
      S(3) => Multiplier0_n_108,
      S(2) => Multiplier0_n_109,
      S(1) => Multiplier0_n_110,
      S(0) => Multiplier0_n_111,
      addALessThanB_reg(4) => Multiplier0_n_112,
      addALessThanB_reg(3) => Multiplier0_n_113,
      addALessThanB_reg(2) => Multiplier0_n_114,
      addALessThanB_reg(1) => Multiplier0_n_115,
      addALessThanB_reg(0) => Multiplier0_n_116,
      \addEarlyOutBypass0_reg[31]\ => Multiplier0_n_87,
      \addEarlyOutBypass0_reg[31]_0\ => Multiplier0_n_101,
      addEarlyOutBypassEnable00 => addEarlyOutBypassEnable00,
      addEarlyOutBypassEnable01 => addEarlyOutBypassEnable01,
      addEarlyOutBypassEnable0120_out => addEarlyOutBypassEnable0120_out,
      addEarlyOutBypassEnable0123_out => addEarlyOutBypassEnable0123_out,
      addEarlyOutBypassEnable013_out => addEarlyOutBypassEnable013_out,
      \addEarlyOutBypassEnable0__0\ => \addEarlyOutBypassEnable0__0\,
      addEarlyOutBypassEnable0_reg => Multiplier1_n_55,
      addEarlyOutBypassEnable0_reg_0 => Multiplier0_n_100,
      addExponentDeltaAMinusB0(5 downto 0) => addExponentDeltaAMinusB0_5(7 downto 2),
      \addExponentDeltaAMinusB_reg[3]\ => Multiplier0_n_99,
      addSameNumberDifferentSigns00 => addSameNumberDifferentSigns00_7,
      clk => clk,
      comAIsDenormal => comAIsDenormal,
      comBIsDenormal => comBIsDenormal_9,
      \interpBarycentrics1_reg[16]\(16 downto 0) => \interpBarycentrics1_reg[16]\(16 downto 0),
      interpGoSignal => interpGoSignal,
      \interpInputC_reg[0]\ => \interpInputC_reg[0]\,
      \interpInputC_reg[16]\(33 downto 0) => \interpInputC_reg[16]\(33 downto 0),
      \interpInputC_reg[23]\ => Multiplier1_n_104,
      \mulEarlyOutBypass0_reg[31]_0\ => \mulEarlyOutBypass0[31]_i_1__0_n_0\,
      mulEarlyOutBypassEnable0_reg_0 => Multiplier1_n_0,
      mulEarlyOutBypassEnable0_reg_1(30 downto 0) => \mulEarlyOutBypass0_reg[31]_2\(30 downto 0),
      \mulResultExp2_reg[8]_0\(0) => \pipelinedGoSignal_reg_n_0_[1]\,
      \mulResultExp3_reg[8]_0\(0) => \pipelinedGoSignal_reg_n_0_[2]\,
      mulResultMantissa1(0) => mulResultMantissa1_0(0),
      mulResultMantissa1_reg_0(30 downto 0) => \mulEarlyOutBypass0_reg[31]_1\(30 downto 0),
      mulResultSign0_reg_0 => \mulResultSign0_i_1__0_n_0\,
      multResultAttr20(31 downto 0) => multResultAttr20(31 downto 0),
      \pipelinedGoSignal_reg[4]\(0) => Multiplier1_n_51,
      sel0(0) => comALessThanB_10
    );
addEarlyOutBypassEnable1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \addEarlyOutBypassEnable0__0\,
      I1 => Adder0_n_94,
      O => addEarlyOutBypassEnable1_i_1_n_0
    );
\addEarlyOutBypassEnable1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \addEarlyOutBypassEnable0__0_2\,
      I1 => Adder1_n_108,
      O => \addEarlyOutBypassEnable1_i_1__0_n_0\
    );
addFinalSignIsNeg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => Adder0_n_93,
      I1 => \pipelinedGoSignal_reg_n_0_[6]\,
      I2 => Adder0_n_3,
      I3 => Adder0_n_5,
      I4 => Adder0_n_4,
      O => addFinalSignIsNeg_i_1_n_0
    );
\addFinalSignIsNeg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => Adder1_n_53,
      I1 => addPipelineValidStage1,
      I2 => Adder1_n_5,
      I3 => Adder1_n_7,
      I4 => Adder1_n_6,
      O => \addFinalSignIsNeg_i_1__0_n_0\
    );
addSameNumberDifferentSigns1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF28FF00002800"
    )
        port map (
      I0 => addSameNumberDifferentSigns0,
      I1 => p_0_in,
      I2 => p_1_in,
      I3 => \pipelinedGoSignal_reg_n_0_[5]\,
      I4 => \addEarlyOutBypassEnable0__0\,
      I5 => Adder0_n_3,
      O => addSameNumberDifferentSigns1_i_1_n_0
    );
\addSameNumberDifferentSigns1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF28FF00002800"
    )
        port map (
      I0 => addSameNumberDifferentSigns0_3,
      I1 => p_0_in_1,
      I2 => p_1_in_4,
      I3 => addPipelineValidStage0,
      I4 => \addEarlyOutBypassEnable0__0_2\,
      I5 => Adder1_n_5,
      O => \addSameNumberDifferentSigns1_i_1__0_n_0\
    );
\mulEarlyOutBypass0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \mulEarlyOutBypass0_reg[31]_0\(31),
      I1 => \mulEarlyOutBypass0_reg[31]\(31),
      I2 => Multiplier0_n_119,
      I3 => Multiplier0_n_18,
      O => \mulEarlyOutBypass0[31]_i_1_n_0\
    );
\mulEarlyOutBypass0[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \mulEarlyOutBypass0_reg[31]_2\(31),
      I1 => \mulEarlyOutBypass0_reg[31]_1\(31),
      I2 => Multiplier1_n_104,
      I3 => Multiplier1_n_18,
      O => \mulEarlyOutBypass0[31]_i_1__0_n_0\
    );
mulResultMantissa1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pipelinedGoSignal_reg_n_0_[0]\,
      I1 => Multiplier0_n_0,
      O => mulResultMantissa1(0)
    );
\mulResultMantissa1_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pipelinedGoSignal_reg_n_0_[0]\,
      I1 => Multiplier1_n_0,
      O => mulResultMantissa1_0(0)
    );
mulResultSign0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulEarlyOutBypass0_reg[31]_0\(31),
      I1 => \mulEarlyOutBypass0_reg[31]\(31),
      O => mulResultSign0_i_1_n_0
    );
\mulResultSign0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulEarlyOutBypass0_reg[31]_2\(31),
      I1 => \mulEarlyOutBypass0_reg[31]_1\(31),
      O => \mulResultSign0_i_1__0_n_0\
    );
\pipelinedAttr0_reg[7][0]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][0]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][0]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][0]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(0),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(0),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][0]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][10]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][10]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][10]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][10]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(10),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(10),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][10]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][11]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][11]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][11]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][11]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(11),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(11),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][11]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][12]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][12]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][12]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][12]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(12),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(12),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][12]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][13]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][13]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][13]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][13]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(13),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(13),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][13]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][14]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][14]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][14]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][14]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(14),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(14),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][14]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][15]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][15]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][15]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][15]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(15),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(15),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][15]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][16]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][16]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][16]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][16]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(16),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(16),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][16]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][17]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][17]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][17]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][17]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(17),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(17),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][17]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][18]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][18]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][18]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][18]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(18),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(18),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][18]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][19]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][19]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][19]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][19]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(19),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(19),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][19]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][1]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][1]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][1]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][1]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(1),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(1),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][1]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][20]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][20]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][20]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][20]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(20),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(20),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][20]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][21]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][21]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][21]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][21]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(21),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(21),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][21]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][22]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][22]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][22]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][22]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(22),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(22),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][22]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][23]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][23]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][23]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][23]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(23),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(23),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][23]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][24]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][24]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][24]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][24]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(24),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(24),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][24]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][25]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][25]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][25]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][25]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(25),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(25),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][25]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][26]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][26]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][26]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][26]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(26),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(26),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][26]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][27]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][27]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][27]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][27]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(27),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(27),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][27]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][28]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][28]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][28]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][28]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(28),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(28),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][28]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][29]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][29]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][29]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][29]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(29),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(29),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][29]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][2]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][2]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][2]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][2]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(2),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(2),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][2]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][30]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][30]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][30]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][30]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(30),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(30),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][30]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][31]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][31]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][31]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][31]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(31),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(31),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][31]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][3]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][3]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][3]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][3]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(3),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(3),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][3]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][4]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][4]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][4]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][4]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(4),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(4),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][4]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][5]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][5]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][5]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][5]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(5),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(5),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][5]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][6]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][6]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][6]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][6]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(6),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(6),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][6]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][7]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][7]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][7]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][7]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(7),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(7),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][7]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][8]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][8]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][8]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][8]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(8),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(8),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][8]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[7][9]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => \pipelinedAttr0_reg[7][9]_srl9_i_1_n_0\,
      Q => \pipelinedAttr0_reg[7][9]_srl9_n_0\
    );
\pipelinedAttr0_reg[7][9]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipelinedAttr0_reg[8][31]__0_0\(9),
      I1 => \pipelinedAttr0_reg[8][31]__0_1\(9),
      I2 => \interpInputC_reg[0]\,
      O => \pipelinedAttr0_reg[7][9]_srl9_i_1_n_0\
    );
\pipelinedAttr0_reg[8][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][0]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][0]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][10]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][10]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][11]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][11]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][12]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][12]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][13]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][13]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][14]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][14]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][15]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][15]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][16]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][16]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][16]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][17]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][17]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][17]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][18]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][18]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][18]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][19]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][19]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][19]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][1]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][1]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][20]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][20]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][20]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][21]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][21]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][21]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][22]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][22]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][22]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][23]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][23]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][23]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][24]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][24]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][24]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][25]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][25]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][25]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][26]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][26]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][26]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][27]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][27]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][27]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][28]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][28]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][28]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][29]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][29]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][29]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][2]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][2]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][30]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][30]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][30]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][31]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][31]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][31]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][3]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][3]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][4]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][4]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][5]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][5]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][6]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][6]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][7]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][7]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][8]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][8]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][9]_srl9_n_0\,
      Q => \pipelinedAttr0_reg[8][9]__0_n_0\,
      R => '0'
    );
\pipelinedGoSignal_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpGoSignal,
      Q => \pipelinedGoSignal_reg_n_0_[0]\,
      R => '0'
    );
\pipelinedGoSignal_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedGoSignal_reg_n_0_[0]\,
      Q => \pipelinedGoSignal_reg_n_0_[1]\,
      R => '0'
    );
\pipelinedGoSignal_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedGoSignal_reg_n_0_[1]\,
      Q => \pipelinedGoSignal_reg_n_0_[2]\,
      R => '0'
    );
\pipelinedGoSignal_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedGoSignal_reg_n_0_[2]\,
      Q => \pipelinedGoSignal_reg_n_0_[3]\,
      R => '0'
    );
\pipelinedGoSignal_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedGoSignal_reg_n_0_[3]\,
      Q => IADD_GO,
      R => '0'
    );
\pipelinedGoSignal_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => IADD_GO,
      Q => \pipelinedGoSignal_reg_n_0_[5]\,
      R => '0'
    );
\pipelinedGoSignal_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedGoSignal_reg_n_0_[5]\,
      Q => \pipelinedGoSignal_reg_n_0_[6]\,
      R => '0'
    );
\pipelinedGoSignal_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedGoSignal_reg_n_0_[6]\,
      Q => \pipelinedGoSignal_reg_n_0_[7]\,
      R => '0'
    );
\pipelinedGoSignal_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedGoSignal_reg_n_0_[7]\,
      Q => \pipelinedGoSignal_reg_n_0_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MainDesign_DepthInterpolator_0_0_DepthInterpolator is
  port (
    FPU_MUL_B : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    RASTOUT_FIFO_rd_en : out STD_LOGIC;
    interpolatorDriverCurrentState_reg_0 : out STD_LOGIC;
    depthTestDriverCurrentState_reg_0 : out STD_LOGIC;
    DBG_CurrentDepthStencilState : out STD_LOGIC_VECTOR ( 76 downto 0 );
    DBG_IdleVector : out STD_LOGIC_VECTOR ( 9 downto 0 );
    FPU_MUL_A : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DBG_RastBarycentricC : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DBG_RastBarycentricB : out STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_CNV0_A : out STD_LOGIC_VECTOR ( 30 downto 0 );
    FPU_CNV1_A : out STD_LOGIC_VECTOR ( 30 downto 0 );
    FPU_CNV1_GO : out STD_LOGIC;
    shiftConvertZCurrentState_reg_0 : out STD_LOGIC;
    FPU_SPEC_A : out STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_SPEC_GO : out STD_LOGIC;
    DEPTH_PosX : out STD_LOGIC_VECTOR ( 9 downto 0 );
    DEPTH_PosY : out STD_LOGIC_VECTOR ( 9 downto 0 );
    DEPTH_OutPixelDepth : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DEPTH_SetDepthParams : out STD_LOGIC;
    DEPTH_DepthWriteEnable : out STD_LOGIC;
    DEPTH_DepthFunction : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEPTH_StencilWriteEnable : out STD_LOGIC;
    DEPTH_StencilRefVal : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DEPTH_StencilReadMask : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DEPTH_StencilWriteMask : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DEPTH_StencilCmpFunc : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEPTH_StencilFailOp : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEPTH_StencilZFailOp : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEPTH_StencilPassOp : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ATTR_FIFO_wr_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ATTR_FIFO_wr_en : out STD_LOGIC;
    STAT_CurrentDrawEventID : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DBG_InterpolatedDepthU24 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DBG_BarycentricBCFIFO : out STD_LOGIC_VECTOR ( 63 downto 0 );
    DBG_Message : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DBG_MessageData : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DBG_NewMessage : out STD_LOGIC;
    STAT_CyclesIdle : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STAT_CyclesSpentWorking : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STAT_CyclesWaitingForOutput : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STAT_DepthOnlyPixelsPassed : out STD_LOGIC_VECTOR ( 31 downto 0 );
    barycentricConvertCurrentState_reg_0 : out STD_LOGIC;
    barycentricNormalizationCurrentState_reg_0 : out STD_LOGIC;
    TRICACHE_PopTriangleSlot : out STD_LOGIC;
    STATE_ConsumeStateSlot : out STD_LOGIC;
    CMD_IsIdle : out STD_LOGIC;
    FPU_MUL_GO : out STD_LOGIC;
    FPU_CNV0_GO : out STD_LOGIC;
    DEPTH_PixelReady : out STD_LOGIC;
    clk : in STD_LOGIC;
    RASTOUT_FIFO_rd_data : in STD_LOGIC_VECTOR ( 95 downto 0 );
    ATTR_FIFO_almost_full : in STD_LOGIC;
    TRICACHE_inInvW0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inZ0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    STATE_StateBitsAtDrawID : in STD_LOGIC_VECTOR ( 76 downto 0 );
    TRICACHE_inBarycentricInverse : in STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_CNV0_OUT : in STD_LOGIC_VECTOR ( 30 downto 0 );
    FPU_CNV1_OUT : in STD_LOGIC_VECTOR ( 23 downto 0 );
    FPU_MUL_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_SPEC_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inInvW10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inZ10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inInvW20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inZ20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DEPTH_DepthIsIdle : in STD_LOGIC;
    STATE_StateIsValid : in STD_LOGIC;
    DEPTH_PixelPassedDepthStencilTest : in STD_LOGIC;
    RASTOUT_FIFO_empty : in STD_LOGIC;
    STATE_NextDrawID : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MainDesign_DepthInterpolator_0_0_DepthInterpolator : entity is "DepthInterpolator";
end MainDesign_DepthInterpolator_0_0_DepthInterpolator;

architecture STRUCTURE of MainDesign_DepthInterpolator_0_0_DepthInterpolator is
  signal \ATTR_FIFO_wr_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \ATTR_FIFO_wr_data[9]_i_1_n_0\ : STD_LOGIC;
  signal BarycentricBCFIFO_InNewData : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal BarycentricBCFIFO_PopElement : STD_LOGIC;
  signal BarycentricBCFIFO_PushElement : STD_LOGIC;
  signal BarycentricBCFIFO_n_0 : STD_LOGIC;
  signal BarycentricBCFIFO_n_1 : STD_LOGIC;
  signal BarycentricBCFIFO_n_10 : STD_LOGIC;
  signal BarycentricBCFIFO_n_2 : STD_LOGIC;
  signal BarycentricBCFIFO_n_3 : STD_LOGIC;
  signal BarycentricBCFIFO_n_4 : STD_LOGIC;
  signal BarycentricBCFIFO_n_5 : STD_LOGIC;
  signal BarycentricBCFIFO_n_6 : STD_LOGIC;
  signal BarycentricBCFIFO_n_8 : STD_LOGIC;
  signal BarycentricBCFIFO_n_9 : STD_LOGIC;
  signal \CMD_IsIdle122_out__0\ : STD_LOGIC;
  signal \DBG_BarycentricBCFIFO[63]_i_1_n_0\ : STD_LOGIC;
  signal \^dbg_currentdepthstencilstate\ : STD_LOGIC_VECTOR ( 76 downto 0 );
  signal \^dbg_idlevector\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \DBG_InterpolatedDepthU24[23]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_MessageData[0]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_MessageData[10]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_MessageData[11]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_MessageData[12]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_MessageData[13]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_MessageData[14]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_MessageData[15]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_MessageData[1]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_MessageData[2]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_MessageData[3]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_MessageData[4]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_MessageData[5]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_MessageData[6]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_MessageData[7]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_MessageData[8]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_MessageData[9]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_Message[0]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_Message[10]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_Message[11]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_Message[12]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_Message[13]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_Message[14]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_Message[15]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_Message[1]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_Message[2]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_Message[3]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_Message[4]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_Message[5]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_Message[6]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_Message[7]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_Message[8]_i_1_n_0\ : STD_LOGIC;
  signal \DBG_Message[9]_i_1_n_0\ : STD_LOGIC;
  signal \^dbg_rastbarycentricb\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dbg_rastbarycentricc\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DEPTH_OutPixelDepth[0]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[10]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[11]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[12]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[13]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[14]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[15]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[16]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[17]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[18]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[19]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[1]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[20]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[21]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[22]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[23]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[2]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[3]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[4]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[5]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[6]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[7]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[8]_i_1_n_0\ : STD_LOGIC;
  signal \DEPTH_OutPixelDepth[9]_i_1_n_0\ : STD_LOGIC;
  signal DEPTH_PixelReady_i_1_n_0 : STD_LOGIC;
  signal DEPTH_SetDepthParams_i_1_n_0 : STD_LOGIC;
  signal FIFO_IsFull : STD_LOGIC;
  signal FIFO_NextElementDataRd : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \FIFO_NextElementDataRd__0\ : STD_LOGIC_VECTOR ( 25 downto 16 );
  signal \FPU_CNV0_A[0]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[10]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[11]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[12]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[13]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[14]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[15]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[16]_i_10_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[16]_i_11_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[16]_i_13_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[16]_i_14_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[16]_i_15_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[16]_i_16_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[16]_i_17_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[16]_i_18_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[16]_i_19_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[16]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[16]_i_20_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[16]_i_4_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[16]_i_5_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[16]_i_6_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[16]_i_7_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[16]_i_8_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[16]_i_9_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[17]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[18]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[19]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[1]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[20]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[21]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[22]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[23]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[24]_i_10_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[24]_i_11_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[24]_i_13_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[24]_i_14_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[24]_i_15_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[24]_i_16_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[24]_i_17_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[24]_i_18_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[24]_i_19_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[24]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[24]_i_20_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[24]_i_4_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[24]_i_5_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[24]_i_6_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[24]_i_7_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[24]_i_8_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[24]_i_9_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[25]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[26]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[27]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[28]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[29]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[2]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_11_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_12_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_13_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_14_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_15_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_16_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_4_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_5_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_6_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_7_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_8_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_9_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[3]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[4]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[5]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[6]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[7]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_10_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_11_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_12_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_14_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_15_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_16_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_17_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_18_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_19_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_20_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_21_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_22_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_4_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_5_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_6_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_7_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_8_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_9_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[9]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[16]_i_12_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[16]_i_12_n_1\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[16]_i_12_n_2\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[16]_i_12_n_3\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[16]_i_12_n_4\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[16]_i_12_n_5\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[16]_i_12_n_6\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[16]_i_12_n_7\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[24]_i_12_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[24]_i_12_n_1\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[24]_i_12_n_2\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[24]_i_12_n_3\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[24]_i_12_n_4\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[24]_i_12_n_5\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[24]_i_12_n_6\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[24]_i_12_n_7\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[30]_i_10_n_3\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[30]_i_10_n_4\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[30]_i_10_n_5\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[30]_i_10_n_6\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[30]_i_10_n_7\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[30]_i_2_n_4\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[30]_i_2_n_5\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[30]_i_2_n_6\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[30]_i_2_n_7\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[8]_i_13_n_1\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[8]_i_13_n_2\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[8]_i_13_n_3\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[8]_i_13_n_4\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[8]_i_13_n_5\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[8]_i_13_n_6\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[8]_i_13_n_7\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \FPU_CNV0_A_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal FPU_CNV0_GO_i_1_n_0 : STD_LOGIC;
  signal FPU_MUL_GO_i_1_n_0 : STD_LOGIC;
  signal \FSM_sequential_currentState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_currentState[1]_i_1_n_0\ : STD_LOGIC;
  signal GetFloatIsDenorm : STD_LOGIC;
  signal GetRawExponent : STD_LOGIC_VECTOR ( 26 downto 23 );
  signal Int32toUint32 : STD_LOGIC_VECTOR ( 1 to 30 );
  signal Int32toUint320 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal Int32toUint3200_in : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal Interpolator_n_0 : STD_LOGIC;
  signal Interpolator_n_1 : STD_LOGIC;
  signal Interpolator_n_100 : STD_LOGIC;
  signal Interpolator_n_101 : STD_LOGIC;
  signal Interpolator_n_102 : STD_LOGIC;
  signal Interpolator_n_103 : STD_LOGIC;
  signal Interpolator_n_104 : STD_LOGIC;
  signal Interpolator_n_105 : STD_LOGIC;
  signal Interpolator_n_106 : STD_LOGIC;
  signal Interpolator_n_107 : STD_LOGIC;
  signal Interpolator_n_108 : STD_LOGIC;
  signal Interpolator_n_109 : STD_LOGIC;
  signal Interpolator_n_110 : STD_LOGIC;
  signal Interpolator_n_111 : STD_LOGIC;
  signal Interpolator_n_112 : STD_LOGIC;
  signal Interpolator_n_113 : STD_LOGIC;
  signal Interpolator_n_114 : STD_LOGIC;
  signal Interpolator_n_115 : STD_LOGIC;
  signal Interpolator_n_116 : STD_LOGIC;
  signal Interpolator_n_117 : STD_LOGIC;
  signal Interpolator_n_118 : STD_LOGIC;
  signal Interpolator_n_119 : STD_LOGIC;
  signal Interpolator_n_120 : STD_LOGIC;
  signal Interpolator_n_121 : STD_LOGIC;
  signal Interpolator_n_122 : STD_LOGIC;
  signal Interpolator_n_123 : STD_LOGIC;
  signal Interpolator_n_124 : STD_LOGIC;
  signal Interpolator_n_125 : STD_LOGIC;
  signal Interpolator_n_2 : STD_LOGIC;
  signal Interpolator_n_3 : STD_LOGIC;
  signal Interpolator_n_38 : STD_LOGIC;
  signal Interpolator_n_39 : STD_LOGIC;
  signal Interpolator_n_40 : STD_LOGIC;
  signal Interpolator_n_41 : STD_LOGIC;
  signal Interpolator_n_42 : STD_LOGIC;
  signal Interpolator_n_43 : STD_LOGIC;
  signal Interpolator_n_44 : STD_LOGIC;
  signal Interpolator_n_45 : STD_LOGIC;
  signal Interpolator_n_46 : STD_LOGIC;
  signal Interpolator_n_47 : STD_LOGIC;
  signal Interpolator_n_48 : STD_LOGIC;
  signal Interpolator_n_49 : STD_LOGIC;
  signal Interpolator_n_5 : STD_LOGIC;
  signal Interpolator_n_50 : STD_LOGIC;
  signal Interpolator_n_51 : STD_LOGIC;
  signal Interpolator_n_52 : STD_LOGIC;
  signal Interpolator_n_53 : STD_LOGIC;
  signal Interpolator_n_54 : STD_LOGIC;
  signal Interpolator_n_55 : STD_LOGIC;
  signal Interpolator_n_56 : STD_LOGIC;
  signal Interpolator_n_57 : STD_LOGIC;
  signal Interpolator_n_58 : STD_LOGIC;
  signal Interpolator_n_59 : STD_LOGIC;
  signal Interpolator_n_60 : STD_LOGIC;
  signal Interpolator_n_61 : STD_LOGIC;
  signal Interpolator_n_62 : STD_LOGIC;
  signal Interpolator_n_63 : STD_LOGIC;
  signal Interpolator_n_64 : STD_LOGIC;
  signal Interpolator_n_65 : STD_LOGIC;
  signal Interpolator_n_66 : STD_LOGIC;
  signal Interpolator_n_67 : STD_LOGIC;
  signal Interpolator_n_68 : STD_LOGIC;
  signal Interpolator_n_69 : STD_LOGIC;
  signal Interpolator_n_70 : STD_LOGIC;
  signal Interpolator_n_71 : STD_LOGIC;
  signal Interpolator_n_77 : STD_LOGIC;
  signal Interpolator_n_78 : STD_LOGIC;
  signal Interpolator_n_79 : STD_LOGIC;
  signal Interpolator_n_80 : STD_LOGIC;
  signal Interpolator_n_81 : STD_LOGIC;
  signal Interpolator_n_82 : STD_LOGIC;
  signal Interpolator_n_85 : STD_LOGIC;
  signal Interpolator_n_86 : STD_LOGIC;
  signal Interpolator_n_87 : STD_LOGIC;
  signal Interpolator_n_88 : STD_LOGIC;
  signal Interpolator_n_89 : STD_LOGIC;
  signal Interpolator_n_90 : STD_LOGIC;
  signal Interpolator_n_91 : STD_LOGIC;
  signal Interpolator_n_92 : STD_LOGIC;
  signal Interpolator_n_93 : STD_LOGIC;
  signal Interpolator_n_94 : STD_LOGIC;
  signal Interpolator_n_95 : STD_LOGIC;
  signal Interpolator_n_96 : STD_LOGIC;
  signal Interpolator_n_97 : STD_LOGIC;
  signal Interpolator_n_98 : STD_LOGIC;
  signal Interpolator_n_99 : STD_LOGIC;
  signal OINTERP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PixelXYFIFO_InNewData : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PixelXYFIFO_PopElement : STD_LOGIC;
  signal PixelXYFIFO_PushElement : STD_LOGIC;
  signal PixelXYFIFO_n_0 : STD_LOGIC;
  signal PixelXYFIFO_n_1 : STD_LOGIC;
  signal PixelXYFIFO_n_10 : STD_LOGIC;
  signal PixelXYFIFO_n_11 : STD_LOGIC;
  signal PixelXYFIFO_n_12 : STD_LOGIC;
  signal PixelXYFIFO_n_13 : STD_LOGIC;
  signal PixelXYFIFO_n_14 : STD_LOGIC;
  signal PixelXYFIFO_n_15 : STD_LOGIC;
  signal PixelXYFIFO_n_16 : STD_LOGIC;
  signal PixelXYFIFO_n_17 : STD_LOGIC;
  signal PixelXYFIFO_n_18 : STD_LOGIC;
  signal PixelXYFIFO_n_19 : STD_LOGIC;
  signal PixelXYFIFO_n_2 : STD_LOGIC;
  signal PixelXYFIFO_n_3 : STD_LOGIC;
  signal PixelXYFIFO_n_30 : STD_LOGIC;
  signal PixelXYFIFO_n_31 : STD_LOGIC;
  signal PixelXYFIFO_n_4 : STD_LOGIC;
  signal PixelXYFIFO_n_42 : STD_LOGIC;
  signal PixelXYFIFO_n_45 : STD_LOGIC;
  signal PixelXYFIFO_n_46 : STD_LOGIC;
  signal PixelXYFIFO_n_47 : STD_LOGIC;
  signal PixelXYFIFO_n_48 : STD_LOGIC;
  signal PixelXYFIFO_n_49 : STD_LOGIC;
  signal PixelXYFIFO_n_5 : STD_LOGIC;
  signal PixelXYFIFO_n_50 : STD_LOGIC;
  signal PixelXYFIFO_n_51 : STD_LOGIC;
  signal PixelXYFIFO_n_52 : STD_LOGIC;
  signal PixelXYFIFO_n_53 : STD_LOGIC;
  signal PixelXYFIFO_n_54 : STD_LOGIC;
  signal PixelXYFIFO_n_6 : STD_LOGIC;
  signal PixelXYFIFO_n_7 : STD_LOGIC;
  signal PixelXYFIFO_n_8 : STD_LOGIC;
  signal PixelXYFIFO_n_9 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rastout_fifo_rd_en\ : STD_LOGIC;
  signal STATE_ConsumeStateSlot_i_4_n_0 : STD_LOGIC;
  signal \^stat_cyclesidle\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^stat_cyclesspentworking\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^stat_cycleswaitingforoutput\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^stat_depthonlypixelspassed\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TRICACHE_PopTriangleSlot_i_1_n_0 : STD_LOGIC;
  signal TRICACHE_PopTriangleSlot_i_5_n_0 : STD_LOGIC;
  signal barycentricConvertCurrentState_i_1_n_0 : STD_LOGIC;
  signal \^barycentricconvertcurrentstate_reg_0\ : STD_LOGIC;
  signal barycentricConvertIsIdle_i_1_n_0 : STD_LOGIC;
  signal barycentricNormalizationCurrentState_i_1_n_0 : STD_LOGIC;
  signal \^barycentricnormalizationcurrentstate_reg_0\ : STD_LOGIC;
  signal barycentricNormalizationIsIdle_i_1_n_0 : STD_LOGIC;
  signal barycentricNormalizationIsIdle_i_2_n_0 : STD_LOGIC;
  signal currentDrawEventID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal currentDrawEventID_3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal currentState : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \currentState[0]_i_1_n_0\ : STD_LOGIC;
  signal \currentState[1]_i_1_n_0\ : STD_LOGIC;
  signal \currentState[2]_i_2_n_0\ : STD_LOGIC;
  signal \currentState__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \currentTriData[InvW0][31]_i_1_n_0\ : STD_LOGIC;
  signal \currentTriData_reg[BarycentricInverse]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \currentTriData_reg[InvW0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \currentTriData_reg[InvW10]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \currentTriData_reg[InvW20]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \currentTriData_reg[Z0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \currentTriData_reg[Z10]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \currentTriData_reg[Z20]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal depthOnlyPixelsPassed : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \depthOnlyPixelsPassed[7]_i_2_n_0\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[31]_i_2_n_12\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[31]_i_2_n_13\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[31]_i_2_n_14\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[31]_i_2_n_15\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \depthOnlyPixelsPassed_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal depthTestDriverCurrentState_i_1_n_0 : STD_LOGIC;
  signal \^depthtestdrivercurrentstate_reg_0\ : STD_LOGIC;
  signal depthTestDriverIsIdle_i_1_n_0 : STD_LOGIC;
  signal depthTestDriverIsIdle_i_2_n_0 : STD_LOGIC;
  signal depthTestProcessResultsIsIdle_i_1_n_0 : STD_LOGIC;
  signal depthTestResultsReady1_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \depthTestResultsReady_reg_n_0_[0]\ : STD_LOGIC;
  signal inStruct_PosY : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal interpBarycentrics0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal interpGoSignal : STD_LOGIC;
  signal interpGoSignal_i_1_n_0 : STD_LOGIC;
  signal interpInputAttr10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \interpInputAttr10[0]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[10]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[11]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[12]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[13]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[14]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[15]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[16]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[17]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[18]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[19]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[1]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[20]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[21]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[22]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[23]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[24]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[25]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[26]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[27]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[28]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[29]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[2]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[30]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[31]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[3]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[4]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[5]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[6]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[7]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[8]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[9]_i_1_n_0\ : STD_LOGIC;
  signal interpInputAttr20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \interpInputAttr20[0]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[10]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[11]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[12]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[13]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[14]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[15]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[16]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[17]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[18]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[19]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[1]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[20]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[21]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[22]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[23]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[24]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[25]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[26]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[27]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[28]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[29]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[2]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[30]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[31]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[3]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[4]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[5]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[6]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[7]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[8]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[9]_i_1_n_0\ : STD_LOGIC;
  signal interpInputB : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \interpInputB[17]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputB[18]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputB[19]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputB[20]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputB[21]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputB[22]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputB[23]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputB[24]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputB[25]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputB[26]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputB[27]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputB[28]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputB[29]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputB[30]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputB[31]_i_1_n_0\ : STD_LOGIC;
  signal interpInputC : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \interpInputC[17]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputC[18]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputC[19]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputC[20]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputC[21]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputC[22]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputC[23]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputC[24]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputC[25]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputC[26]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputC[27]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputC[28]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputC[29]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputC[30]_i_1_n_0\ : STD_LOGIC;
  signal \interpInputC[31]_i_1_n_0\ : STD_LOGIC;
  signal interpolatorDriverCurrentState_i_1_n_0 : STD_LOGIC;
  signal \^interpolatordrivercurrentstate_reg_0\ : STD_LOGIC;
  signal interpolatorDriverIsIdle1 : STD_LOGIC;
  signal interpolatorDriverIsIdle116_in : STD_LOGIC;
  signal interpolatorDriverIsIdle_i_1_n_0 : STD_LOGIC;
  signal interpolatorDriverIsIdle_i_4_n_0 : STD_LOGIC;
  signal interpolatorDriverIsIdle_i_5_n_0 : STD_LOGIC;
  signal interpolatorDriverIsIdle_i_6_n_0 : STD_LOGIC;
  signal interpolatorDriverIsIdle_i_7_n_0 : STD_LOGIC;
  signal lastCycleDepthTestValue : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal lastCyclePosY : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mainProcessOutputGoSignal : STD_LOGIC;
  signal mainProcessOutputGoSignal_reg_n_0 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__0_n_4\ : STD_LOGIC;
  signal \minusOp_carry__0_n_5\ : STD_LOGIC;
  signal \minusOp_carry__0_n_6\ : STD_LOGIC;
  signal \minusOp_carry__0_n_7\ : STD_LOGIC;
  signal \minusOp_carry__1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_n_4\ : STD_LOGIC;
  signal \minusOp_carry__1_n_5\ : STD_LOGIC;
  signal \minusOp_carry__1_n_6\ : STD_LOGIC;
  signal \minusOp_carry__1_n_7\ : STD_LOGIC;
  signal \minusOp_carry__2_n_3\ : STD_LOGIC;
  signal \minusOp_carry__2_n_4\ : STD_LOGIC;
  signal \minusOp_carry__2_n_5\ : STD_LOGIC;
  signal \minusOp_carry__2_n_6\ : STD_LOGIC;
  signal \minusOp_carry__2_n_7\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_4 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal newDepthTestWaveIsReady : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \newDepthTestWaveIsReady_reg_n_0_[0]\ : STD_LOGIC;
  signal newInterpWaveIsReady1_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \newInterpWaveIsReady_reg_n_0_[0]\ : STD_LOGIC;
  signal newMulWaveIsReady : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \newMulWaveIsReady_reg_n_0_[0]\ : STD_LOGIC;
  signal newRcpWaveIsReady : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \newRcpWaveIsReady_reg_n_0_[0]\ : STD_LOGIC;
  signal \newShiftConvertDepthWaveIsReady_reg_n_0_[0]\ : STD_LOGIC;
  signal outputDataSource : STD_LOGIC;
  signal outputDataSource_0 : STD_LOGIC;
  signal outputProcessGoSignal : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_in_2 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in_1 : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \passedBarycentricBCShiftReg_reg[0]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal passedPixelColorAndWValueReady : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \passedPixelColorAndWValueReady[2]_i_1_n_0\ : STD_LOGIC;
  signal \passedPixelColorAndWValueReady_reg_n_0_[0]\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[0][0]__0_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[0][10]__0_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[0][11]__0_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[0][12]__0_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[0][13]__0_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[0][14]__0_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[0][15]__0_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[0][1]__0_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[0][2]__0_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[0][3]__0_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[0][4]__0_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[0][5]__0_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[0][6]__0_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[0][7]__0_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[0][8]__0_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[0][9]__0_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][0]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][10]_srl9_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][11]_srl9_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][12]_srl9_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][13]_srl9_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][14]_srl9_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][15]_srl9_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][16]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][17]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][18]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][19]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][1]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][20]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][21]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][22]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][23]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][24]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][25]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][26]_srl9_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][27]_srl9_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][28]_srl9_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][29]_srl9_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][2]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][30]_srl9_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][31]_srl9_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][3]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][4]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][5]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][6]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][7]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][8]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[1][9]_srl8_n_0\ : STD_LOGIC;
  signal \passedPixelXYShiftReg_reg[9]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pixelDepth : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal readFromFifo_i_3_n_0 : STD_LOGIC;
  signal readFromFifo_i_4_n_0 : STD_LOGIC;
  signal readFromFifo_i_5_n_0 : STD_LOGIC;
  signal readFromFifo_i_6_n_0 : STD_LOGIC;
  signal readFromFifo_i_7_n_0 : STD_LOGIC;
  signal readFromFifo_i_8_n_0 : STD_LOGIC;
  signal reciprocalDriverIsIdle_i_1_n_0 : STD_LOGIC;
  signal shiftConvertZCurrentState_i_1_n_0 : STD_LOGIC;
  signal \^shiftconvertzcurrentstate_reg_0\ : STD_LOGIC;
  signal shiftConvertZIsIdle_i_1_n_0 : STD_LOGIC;
  signal signBitShiftReg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \signBitShiftReg_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal statCyclesIdle1 : STD_LOGIC;
  signal \statCyclesIdle[7]_i_2_n_0\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_12\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_13\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_14\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_15\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput[7]_i_2_n_0\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_12\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_13\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_14\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_15\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWorking[7]_i_2_n_0\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_12\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_13\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_14\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_15\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal storedPixelX : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal storedPixelY : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tempMultBarycentricB : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_FPU_CNV0_A_reg[30]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_FPU_CNV0_A_reg[30]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_FPU_CNV0_A_reg[30]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_FPU_CNV0_A_reg[30]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_depthOnlyPixelsPassed_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_minusOp_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_minusOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_statCyclesIdle_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_statCyclesWaitingForOutput_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_statCyclesWorking_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[0]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[10]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[11]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[12]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[13]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[14]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[15]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[16]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[17]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[18]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[19]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[1]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[20]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[21]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[22]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[23]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[24]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[25]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[26]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[27]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[28]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[29]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[2]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[30]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[31]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[3]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[4]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[5]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[6]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[7]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[8]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \ATTR_FIFO_wr_data[9]_i_1\ : label is "soft_lutpair344";
  attribute x_interface_info : string;
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode : string;
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[0]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[100]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[100]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[101]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[101]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[102]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[102]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[103]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[103]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[104]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[104]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[105]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[105]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[106]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[106]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[107]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[107]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[108]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[108]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[109]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[109]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[10]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[110]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[110]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[111]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[111]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[112]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[112]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[113]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[113]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[114]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[114]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[115]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[115]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[116]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[116]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[117]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[117]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[118]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[118]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[119]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[119]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[11]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[120]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[120]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[121]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[121]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[122]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[122]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[123]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[123]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[124]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[124]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[125]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[125]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[126]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[126]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[127]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[127]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[12]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[13]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[14]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[14]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[15]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[15]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[16]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[16]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[17]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[17]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[18]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[18]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[19]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[19]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[1]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[20]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[20]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[21]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[21]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[22]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[22]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[23]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[23]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[24]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[24]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[25]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[25]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[26]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[26]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[27]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[27]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[28]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[28]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[29]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[29]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[2]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[30]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[30]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[31]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[31]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[32]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[32]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[33]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[33]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[34]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[34]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[35]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[35]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[36]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[36]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[37]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[37]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[38]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[38]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[39]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[39]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[3]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[40]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[40]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[41]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[41]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[42]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[42]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[43]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[43]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[44]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[44]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[45]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[45]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[46]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[46]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[47]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[47]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[48]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[48]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[49]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[49]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[4]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[50]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[50]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[51]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[51]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[52]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[52]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[53]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[53]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[54]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[54]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[55]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[55]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[56]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[56]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[57]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[57]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[58]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[58]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[59]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[59]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[5]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[60]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[60]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[61]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[61]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[62]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[62]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[63]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[63]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[64]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[64]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[65]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[65]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[66]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[66]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[67]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[67]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[68]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[68]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[69]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[69]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[6]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[70]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[70]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[71]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[71]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[72]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[72]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[73]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[73]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[74]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[74]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[75]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[75]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[76]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[76]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[77]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[77]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[78]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[78]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[79]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[79]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[7]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[80]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[80]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[81]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[81]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[82]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[82]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[83]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[83]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[84]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[84]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[85]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[85]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[86]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[86]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[87]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[87]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[88]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[88]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[89]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[89]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[8]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[90]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[90]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[91]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[91]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[92]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[92]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[93]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[93]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[94]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[94]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[95]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[95]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[96]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[96]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[97]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[97]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[98]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[98]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[99]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[99]\ : label is "master";
  attribute x_interface_info of \ATTR_FIFO_wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of \ATTR_FIFO_wr_data_reg[9]\ : label is "master";
  attribute x_interface_info of ATTR_FIFO_wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_EN";
  attribute SOFT_HLUTNM of \DBG_MessageData[0]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \DBG_MessageData[10]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \DBG_MessageData[11]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \DBG_MessageData[12]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \DBG_MessageData[13]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \DBG_MessageData[14]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \DBG_MessageData[15]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \DBG_MessageData[1]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \DBG_MessageData[2]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \DBG_MessageData[3]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \DBG_MessageData[4]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \DBG_MessageData[5]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \DBG_MessageData[6]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \DBG_MessageData[7]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \DBG_MessageData[8]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \DBG_MessageData[9]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \DBG_Message[0]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \DBG_Message[10]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \DBG_Message[11]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \DBG_Message[12]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \DBG_Message[13]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \DBG_Message[14]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \DBG_Message[15]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \DBG_Message[1]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \DBG_Message[2]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \DBG_Message[3]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \DBG_Message[4]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \DBG_Message[5]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \DBG_Message[6]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \DBG_Message[7]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \DBG_Message[8]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \DBG_Message[9]_i_1\ : label is "soft_lutpair344";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of DBG_NewMessage_reg : label is "no";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[0]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[10]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[11]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[12]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[13]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[14]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[15]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[16]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[17]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[18]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[19]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[1]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[20]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[21]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[22]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[23]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[2]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[3]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[4]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[5]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[6]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[7]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[8]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \DEPTH_OutPixelDepth[9]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of DEPTH_PixelReady_i_1 : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[0]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[10]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[11]_i_2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[12]_i_2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[13]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[14]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[15]_i_2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[16]_i_3\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[17]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[18]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[19]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[1]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[20]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[21]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[22]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[23]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[24]_i_3\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[25]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[26]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[27]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[28]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[29]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[2]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[30]_i_3\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[3]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[4]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[5]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[6]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[7]_i_2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[8]_i_3\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[9]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of FPU_MUL_GO_i_1 : label is "soft_lutpair254";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_currentState_reg[0]\ : label is "waitingforread:000,setdepthstate:001,kicknewpixel:100,signalspecialpixelmessage:011,setnewprimitiveslot:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_currentState_reg[1]\ : label is "waitingforread:000,setdepthstate:001,kicknewpixel:100,signalspecialpixelmessage:011,setnewprimitiveslot:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_currentState_reg[2]\ : label is "waitingforread:000,setdepthstate:001,kicknewpixel:100,signalspecialpixelmessage:011,setnewprimitiveslot:010";
  attribute SOFT_HLUTNM of barycentricConvertCurrentState_i_1 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of barycentricConvertIsIdle_i_1 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of barycentricNormalizationIsIdle_i_1 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of barycentricNormalizationIsIdle_i_2 : label is "soft_lutpair258";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \depthOnlyPixelsPassed_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \depthOnlyPixelsPassed_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \depthOnlyPixelsPassed_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \depthOnlyPixelsPassed_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of depthTestDriverCurrentState_i_1 : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of depthTestProcessResultsIsIdle_i_1 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of interpGoSignal_i_1 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \interpInputAttr10[0]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \interpInputAttr10[10]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \interpInputAttr10[11]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \interpInputAttr10[12]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \interpInputAttr10[13]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \interpInputAttr10[14]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \interpInputAttr10[15]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \interpInputAttr10[16]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \interpInputAttr10[17]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \interpInputAttr10[18]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \interpInputAttr10[19]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \interpInputAttr10[1]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \interpInputAttr10[20]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \interpInputAttr10[21]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \interpInputAttr10[22]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \interpInputAttr10[23]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \interpInputAttr10[24]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \interpInputAttr10[25]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \interpInputAttr10[26]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \interpInputAttr10[27]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \interpInputAttr10[28]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \interpInputAttr10[29]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \interpInputAttr10[2]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \interpInputAttr10[30]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \interpInputAttr10[31]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \interpInputAttr10[3]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \interpInputAttr10[4]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \interpInputAttr10[5]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \interpInputAttr10[6]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \interpInputAttr10[7]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \interpInputAttr10[8]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \interpInputAttr10[9]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \interpInputAttr20[0]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \interpInputAttr20[10]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \interpInputAttr20[11]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \interpInputAttr20[12]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \interpInputAttr20[13]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \interpInputAttr20[14]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \interpInputAttr20[15]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \interpInputAttr20[16]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \interpInputAttr20[17]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \interpInputAttr20[18]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \interpInputAttr20[19]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \interpInputAttr20[1]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \interpInputAttr20[20]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \interpInputAttr20[21]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \interpInputAttr20[22]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \interpInputAttr20[23]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \interpInputAttr20[24]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \interpInputAttr20[25]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \interpInputAttr20[26]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \interpInputAttr20[27]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \interpInputAttr20[28]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \interpInputAttr20[29]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \interpInputAttr20[2]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \interpInputAttr20[30]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \interpInputAttr20[31]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \interpInputAttr20[3]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \interpInputAttr20[4]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \interpInputAttr20[5]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \interpInputAttr20[6]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \interpInputAttr20[7]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \interpInputAttr20[8]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \interpInputAttr20[9]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \interpInputB[17]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \interpInputB[18]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \interpInputB[19]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \interpInputB[20]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \interpInputB[21]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \interpInputB[22]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \interpInputB[23]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \interpInputB[24]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \interpInputB[25]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \interpInputB[26]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \interpInputB[27]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \interpInputB[28]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \interpInputB[29]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \interpInputB[30]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \interpInputB[31]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \interpInputC[17]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \interpInputC[18]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \interpInputC[19]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \interpInputC[20]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \interpInputC[21]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \interpInputC[22]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \interpInputC[23]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \interpInputC[24]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \interpInputC[25]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \interpInputC[26]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \interpInputC[27]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \interpInputC[28]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \interpInputC[29]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \interpInputC[30]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \interpInputC[31]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of interpolatorDriverCurrentState_i_1 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of interpolatorDriverIsIdle_i_1 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of interpolatorDriverIsIdle_i_5 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of interpolatorDriverIsIdle_i_7 : label is "soft_lutpair257";
  attribute ADDER_THRESHOLD of minusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \minusOp_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of outputProcessIsIdle_i_1 : label is "soft_lutpair255";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][0]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][0]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][0]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][10]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][10]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][10]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][11]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][11]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][11]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][12]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][12]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][12]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][13]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][13]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][13]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][14]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][14]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][14]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][15]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][15]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][15]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][16]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][16]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][16]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][17]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][17]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][17]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][18]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][18]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][18]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][19]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][19]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][19]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][1]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][1]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][1]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][20]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][20]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][20]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][21]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][21]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][21]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][22]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][22]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][22]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][23]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][23]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][23]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][24]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][24]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][24]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][25]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][25]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][25]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][26]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][26]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][26]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][27]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][27]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][27]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][28]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][28]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][28]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][29]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][29]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][29]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][2]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][2]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][2]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][30]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][30]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][30]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][31]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][31]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][31]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][32]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][32]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][32]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][33]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][33]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][33]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][34]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][34]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][34]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][35]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][35]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][35]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][36]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][36]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][36]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][37]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][37]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][37]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][38]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][38]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][38]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][39]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][39]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][39]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][3]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][3]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][3]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][40]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][40]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][40]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][41]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][41]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][41]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][42]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][42]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][42]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][43]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][43]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][43]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][44]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][44]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][44]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][45]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][45]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][45]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][46]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][46]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][46]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][47]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][47]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][47]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][48]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][48]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][48]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][49]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][49]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][49]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][4]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][4]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][4]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][50]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][50]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][50]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][51]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][51]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][51]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][52]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][52]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][52]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][53]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][53]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][53]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][54]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][54]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][54]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][55]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][55]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][55]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][56]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][56]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][56]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][57]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][57]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][57]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][58]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][58]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][58]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][59]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][59]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][59]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][5]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][5]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][5]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][60]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][60]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][60]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][61]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][61]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][61]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][62]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][62]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][62]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][63]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][63]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][63]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][6]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][6]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][6]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][7]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][7]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][7]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][8]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][8]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][8]_srl3 ";
  attribute srl_bus_name of \passedBarycentricBCShiftReg_reg[0][9]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0] ";
  attribute srl_name of \passedBarycentricBCShiftReg_reg[0][9]_srl3\ : label is "\U0/passedBarycentricBCShiftReg_reg[0][9]_srl3 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][0]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][0]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][0]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][10]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][10]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1][10]_srl9 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][11]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][11]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1][11]_srl9 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][12]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][12]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1][12]_srl9 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][13]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][13]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1][13]_srl9 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][14]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][14]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1][14]_srl9 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][15]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][15]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1][15]_srl9 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][16]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][16]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][16]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][17]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][17]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][17]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][18]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][18]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][18]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][19]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][19]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][19]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][1]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][1]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][1]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][20]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][20]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][20]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][21]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][21]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][21]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][22]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][22]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][22]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][23]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][23]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][23]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][24]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][24]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][24]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][25]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][25]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][25]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][26]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][26]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1][26]_srl9 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][27]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][27]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1][27]_srl9 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][28]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][28]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1][28]_srl9 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][29]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][29]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1][29]_srl9 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][2]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][2]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][2]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][30]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][30]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1][30]_srl9 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][31]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][31]_srl9\ : label is "\U0/passedPixelXYShiftReg_reg[1][31]_srl9 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][3]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][3]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][3]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][4]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][4]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][4]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][5]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][5]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][5]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][6]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][6]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][6]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][7]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][7]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][7]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][8]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][8]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][8]_srl8 ";
  attribute srl_bus_name of \passedPixelXYShiftReg_reg[1][9]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1] ";
  attribute srl_name of \passedPixelXYShiftReg_reg[1][9]_srl8\ : label is "\U0/passedPixelXYShiftReg_reg[1][9]_srl8 ";
  attribute x_interface_info of readFromFifo_reg : label is "xilinx.com:interface:fifo_read:1.0 RASTOUT_FIFO RD_EN";
  attribute SOFT_HLUTNM of reciprocalDriverIsIdle_i_1 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of shiftConvertZCurrentState_i_1 : label is "soft_lutpair256";
  attribute srl_bus_name of \signBitShiftReg_reg[0]_srl3\ : label is "\U0/signBitShiftReg_reg ";
  attribute srl_name of \signBitShiftReg_reg[0]_srl3\ : label is "\U0/signBitShiftReg_reg[0]_srl3 ";
  attribute SOFT_HLUTNM of \signBitShiftReg_reg[0]_srl3_i_1\ : label is "soft_lutpair260";
  attribute ADDER_THRESHOLD of \statCyclesIdle_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesIdle_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesIdle_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesIdle_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesWaitingForOutput_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesWaitingForOutput_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesWaitingForOutput_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesWaitingForOutput_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesWorking_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesWorking_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesWorking_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesWorking_reg[7]_i_1\ : label is 35;
begin
  DBG_CurrentDepthStencilState(76 downto 0) <= \^dbg_currentdepthstencilstate\(76 downto 0);
  DBG_IdleVector(9 downto 0) <= \^dbg_idlevector\(9 downto 0);
  DBG_RastBarycentricB(31 downto 0) <= \^dbg_rastbarycentricb\(31 downto 0);
  DBG_RastBarycentricC(31 downto 0) <= \^dbg_rastbarycentricc\(31 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  RASTOUT_FIFO_rd_en <= \^rastout_fifo_rd_en\;
  STAT_CyclesIdle(31 downto 0) <= \^stat_cyclesidle\(31 downto 0);
  STAT_CyclesSpentWorking(31 downto 0) <= \^stat_cyclesspentworking\(31 downto 0);
  STAT_CyclesWaitingForOutput(31 downto 0) <= \^stat_cycleswaitingforoutput\(31 downto 0);
  STAT_DepthOnlyPixelsPassed(31 downto 0) <= \^stat_depthonlypixelspassed\(31 downto 0);
  barycentricConvertCurrentState_reg_0 <= \^barycentricconvertcurrentstate_reg_0\;
  barycentricNormalizationCurrentState_reg_0 <= \^barycentricnormalizationcurrentstate_reg_0\;
  depthTestDriverCurrentState_reg_0 <= \^depthtestdrivercurrentstate_reg_0\;
  interpolatorDriverCurrentState_reg_0 <= \^interpolatordrivercurrentstate_reg_0\;
  shiftConvertZCurrentState_reg_0 <= \^shiftconvertzcurrentstate_reg_0\;
\ATTR_FIFO_wr_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelX(0),
      I1 => outputDataSource,
      I2 => \passedPixelXYShiftReg_reg[0][0]__0_n_0\,
      O => \ATTR_FIFO_wr_data[0]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelX(10),
      I1 => outputDataSource,
      I2 => \passedPixelXYShiftReg_reg[0][10]__0_n_0\,
      O => \ATTR_FIFO_wr_data[10]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelX(11),
      I1 => outputDataSource,
      I2 => \passedPixelXYShiftReg_reg[0][11]__0_n_0\,
      O => \ATTR_FIFO_wr_data[11]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelX(12),
      I1 => outputDataSource,
      I2 => \passedPixelXYShiftReg_reg[0][12]__0_n_0\,
      O => \ATTR_FIFO_wr_data[12]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelX(13),
      I1 => outputDataSource,
      I2 => \passedPixelXYShiftReg_reg[0][13]__0_n_0\,
      O => \ATTR_FIFO_wr_data[13]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelX(14),
      I1 => outputDataSource,
      I2 => \passedPixelXYShiftReg_reg[0][14]__0_n_0\,
      O => \ATTR_FIFO_wr_data[14]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelX(15),
      I1 => outputDataSource,
      I2 => \passedPixelXYShiftReg_reg[0][15]__0_n_0\,
      O => \ATTR_FIFO_wr_data[15]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelY(0),
      I1 => outputDataSource,
      I2 => inStruct_PosY(0),
      O => \ATTR_FIFO_wr_data[16]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelY(1),
      I1 => outputDataSource,
      I2 => inStruct_PosY(1),
      O => \ATTR_FIFO_wr_data[17]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelY(2),
      I1 => outputDataSource,
      I2 => inStruct_PosY(2),
      O => \ATTR_FIFO_wr_data[18]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelY(3),
      I1 => outputDataSource,
      I2 => inStruct_PosY(3),
      O => \ATTR_FIFO_wr_data[19]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelX(1),
      I1 => outputDataSource,
      I2 => \passedPixelXYShiftReg_reg[0][1]__0_n_0\,
      O => \ATTR_FIFO_wr_data[1]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelY(4),
      I1 => outputDataSource,
      I2 => inStruct_PosY(4),
      O => \ATTR_FIFO_wr_data[20]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelY(5),
      I1 => outputDataSource,
      I2 => inStruct_PosY(5),
      O => \ATTR_FIFO_wr_data[21]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelY(6),
      I1 => outputDataSource,
      I2 => inStruct_PosY(6),
      O => \ATTR_FIFO_wr_data[22]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelY(7),
      I1 => outputDataSource,
      I2 => inStruct_PosY(7),
      O => \ATTR_FIFO_wr_data[23]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelY(8),
      I1 => outputDataSource,
      I2 => inStruct_PosY(8),
      O => \ATTR_FIFO_wr_data[24]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelY(9),
      I1 => outputDataSource,
      I2 => inStruct_PosY(9),
      O => \ATTR_FIFO_wr_data[25]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelY(10),
      I1 => outputDataSource,
      I2 => inStruct_PosY(10),
      O => \ATTR_FIFO_wr_data[26]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelY(11),
      I1 => outputDataSource,
      I2 => inStruct_PosY(11),
      O => \ATTR_FIFO_wr_data[27]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelY(12),
      I1 => outputDataSource,
      I2 => inStruct_PosY(12),
      O => \ATTR_FIFO_wr_data[28]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelY(13),
      I1 => outputDataSource,
      I2 => inStruct_PosY(13),
      O => \ATTR_FIFO_wr_data[29]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelX(2),
      I1 => outputDataSource,
      I2 => \passedPixelXYShiftReg_reg[0][2]__0_n_0\,
      O => \ATTR_FIFO_wr_data[2]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelY(14),
      I1 => outputDataSource,
      I2 => inStruct_PosY(14),
      O => \ATTR_FIFO_wr_data[30]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelY(15),
      I1 => outputDataSource,
      I2 => inStruct_PosY(15),
      O => \ATTR_FIFO_wr_data[31]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelX(3),
      I1 => outputDataSource,
      I2 => \passedPixelXYShiftReg_reg[0][3]__0_n_0\,
      O => \ATTR_FIFO_wr_data[3]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelX(4),
      I1 => outputDataSource,
      I2 => \passedPixelXYShiftReg_reg[0][4]__0_n_0\,
      O => \ATTR_FIFO_wr_data[4]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelX(5),
      I1 => outputDataSource,
      I2 => \passedPixelXYShiftReg_reg[0][5]__0_n_0\,
      O => \ATTR_FIFO_wr_data[5]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelX(6),
      I1 => outputDataSource,
      I2 => \passedPixelXYShiftReg_reg[0][6]__0_n_0\,
      O => \ATTR_FIFO_wr_data[6]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelX(7),
      I1 => outputDataSource,
      I2 => \passedPixelXYShiftReg_reg[0][7]__0_n_0\,
      O => \ATTR_FIFO_wr_data[7]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelX(8),
      I1 => outputDataSource,
      I2 => \passedPixelXYShiftReg_reg[0][8]__0_n_0\,
      O => \ATTR_FIFO_wr_data[8]_i_1_n_0\
    );
\ATTR_FIFO_wr_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storedPixelX(9),
      I1 => outputDataSource,
      I2 => \passedPixelXYShiftReg_reg[0][9]__0_n_0\,
      O => \ATTR_FIFO_wr_data[9]_i_1_n_0\
    );
\ATTR_FIFO_wr_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[0]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(0),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(4),
      Q => ATTR_FIFO_wr_data(100),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(5),
      Q => ATTR_FIFO_wr_data(101),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(6),
      Q => ATTR_FIFO_wr_data(102),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(7),
      Q => ATTR_FIFO_wr_data(103),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(8),
      Q => ATTR_FIFO_wr_data(104),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(9),
      Q => ATTR_FIFO_wr_data(105),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(10),
      Q => ATTR_FIFO_wr_data(106),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(11),
      Q => ATTR_FIFO_wr_data(107),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(12),
      Q => ATTR_FIFO_wr_data(108),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(13),
      Q => ATTR_FIFO_wr_data(109),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[10]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(10),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(14),
      Q => ATTR_FIFO_wr_data(110),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(15),
      Q => ATTR_FIFO_wr_data(111),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(16),
      Q => ATTR_FIFO_wr_data(112),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(17),
      Q => ATTR_FIFO_wr_data(113),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(18),
      Q => ATTR_FIFO_wr_data(114),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(19),
      Q => ATTR_FIFO_wr_data(115),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(20),
      Q => ATTR_FIFO_wr_data(116),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(21),
      Q => ATTR_FIFO_wr_data(117),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(22),
      Q => ATTR_FIFO_wr_data(118),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(23),
      Q => ATTR_FIFO_wr_data(119),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[11]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(11),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(24),
      Q => ATTR_FIFO_wr_data(120),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(25),
      Q => ATTR_FIFO_wr_data(121),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(26),
      Q => ATTR_FIFO_wr_data(122),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(27),
      Q => ATTR_FIFO_wr_data(123),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(28),
      Q => ATTR_FIFO_wr_data(124),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(29),
      Q => ATTR_FIFO_wr_data(125),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(30),
      Q => ATTR_FIFO_wr_data(126),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(31),
      Q => ATTR_FIFO_wr_data(127),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[12]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(12),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[13]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(13),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[14]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(14),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[15]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(15),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[16]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(16),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[17]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(17),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[18]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(18),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[19]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(19),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[1]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(1),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[20]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(20),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[21]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(21),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[22]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(22),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[23]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(23),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[24]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(24),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[25]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(25),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[26]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(26),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[27]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(27),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[28]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(28),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[29]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(29),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[2]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(2),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[30]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(30),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[31]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(31),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(0),
      Q => ATTR_FIFO_wr_data(32),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(1),
      Q => ATTR_FIFO_wr_data(33),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(2),
      Q => ATTR_FIFO_wr_data(34),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(3),
      Q => ATTR_FIFO_wr_data(35),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(4),
      Q => ATTR_FIFO_wr_data(36),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(5),
      Q => ATTR_FIFO_wr_data(37),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(6),
      Q => ATTR_FIFO_wr_data(38),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(7),
      Q => ATTR_FIFO_wr_data(39),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[3]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(3),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(8),
      Q => ATTR_FIFO_wr_data(40),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(9),
      Q => ATTR_FIFO_wr_data(41),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(10),
      Q => ATTR_FIFO_wr_data(42),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(11),
      Q => ATTR_FIFO_wr_data(43),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(12),
      Q => ATTR_FIFO_wr_data(44),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(13),
      Q => ATTR_FIFO_wr_data(45),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(14),
      Q => ATTR_FIFO_wr_data(46),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(15),
      Q => ATTR_FIFO_wr_data(47),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(16),
      Q => ATTR_FIFO_wr_data(48),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(17),
      Q => ATTR_FIFO_wr_data(49),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[4]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(4),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(18),
      Q => ATTR_FIFO_wr_data(50),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(19),
      Q => ATTR_FIFO_wr_data(51),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(20),
      Q => ATTR_FIFO_wr_data(52),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(21),
      Q => ATTR_FIFO_wr_data(53),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(22),
      Q => ATTR_FIFO_wr_data(54),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(23),
      Q => ATTR_FIFO_wr_data(55),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(24),
      Q => ATTR_FIFO_wr_data(56),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(25),
      Q => ATTR_FIFO_wr_data(57),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(26),
      Q => ATTR_FIFO_wr_data(58),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(27),
      Q => ATTR_FIFO_wr_data(59),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[5]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(5),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(28),
      Q => ATTR_FIFO_wr_data(60),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(29),
      Q => ATTR_FIFO_wr_data(61),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(30),
      Q => ATTR_FIFO_wr_data(62),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(31),
      Q => ATTR_FIFO_wr_data(63),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(32),
      Q => ATTR_FIFO_wr_data(64),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(33),
      Q => ATTR_FIFO_wr_data(65),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(34),
      Q => ATTR_FIFO_wr_data(66),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(35),
      Q => ATTR_FIFO_wr_data(67),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(36),
      Q => ATTR_FIFO_wr_data(68),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(37),
      Q => ATTR_FIFO_wr_data(69),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[6]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(6),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(38),
      Q => ATTR_FIFO_wr_data(70),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(39),
      Q => ATTR_FIFO_wr_data(71),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(40),
      Q => ATTR_FIFO_wr_data(72),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(41),
      Q => ATTR_FIFO_wr_data(73),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(42),
      Q => ATTR_FIFO_wr_data(74),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(43),
      Q => ATTR_FIFO_wr_data(75),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(44),
      Q => ATTR_FIFO_wr_data(76),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(45),
      Q => ATTR_FIFO_wr_data(77),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(46),
      Q => ATTR_FIFO_wr_data(78),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(47),
      Q => ATTR_FIFO_wr_data(79),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[7]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(7),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(48),
      Q => ATTR_FIFO_wr_data(80),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(49),
      Q => ATTR_FIFO_wr_data(81),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(50),
      Q => ATTR_FIFO_wr_data(82),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(51),
      Q => ATTR_FIFO_wr_data(83),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(52),
      Q => ATTR_FIFO_wr_data(84),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(53),
      Q => ATTR_FIFO_wr_data(85),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(54),
      Q => ATTR_FIFO_wr_data(86),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(55),
      Q => ATTR_FIFO_wr_data(87),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(56),
      Q => ATTR_FIFO_wr_data(88),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(57),
      Q => ATTR_FIFO_wr_data(89),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[8]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(8),
      R => '0'
    );
\ATTR_FIFO_wr_data_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(58),
      Q => ATTR_FIFO_wr_data(90),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(59),
      Q => ATTR_FIFO_wr_data(91),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(60),
      Q => ATTR_FIFO_wr_data(92),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(61),
      Q => ATTR_FIFO_wr_data(93),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(62),
      Q => ATTR_FIFO_wr_data(94),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedBarycentricBCShiftReg_reg[0]\(63),
      Q => ATTR_FIFO_wr_data(95),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(0),
      Q => ATTR_FIFO_wr_data(96),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(1),
      Q => ATTR_FIFO_wr_data(97),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(2),
      Q => ATTR_FIFO_wr_data(98),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_SPEC_OUT(3),
      Q => ATTR_FIFO_wr_data(99),
      R => outputDataSource
    );
\ATTR_FIFO_wr_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \ATTR_FIFO_wr_data[9]_i_1_n_0\,
      Q => ATTR_FIFO_wr_data(9),
      R => '0'
    );
ATTR_FIFO_wr_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \passedPixelColorAndWValueReady_reg_n_0_[0]\,
      I1 => mainProcessOutputGoSignal_reg_n_0,
      O => outputProcessGoSignal
    );
ATTR_FIFO_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => outputProcessGoSignal,
      Q => ATTR_FIFO_wr_en,
      R => '0'
    );
BarycentricBCFIFO: entity work.\MainDesign_DepthInterpolator_0_0_SimpleFIFO__parameterized1\
     port map (
      ATTR_FIFO_almost_full => ATTR_FIFO_almost_full,
      BarycentricBCFIFO_InNewData(63 downto 32) => interpBarycentrics0(31 downto 0),
      BarycentricBCFIFO_InNewData(31 downto 0) => BarycentricBCFIFO_InNewData(31 downto 0),
      BarycentricBCFIFO_PopElement => BarycentricBCFIFO_PopElement,
      BarycentricBCFIFO_PushElement => BarycentricBCFIFO_PushElement,
      \CMD_IsIdle122_out__0\ => \CMD_IsIdle122_out__0\,
      \CurrentSize_reg[3]_0\(0) => \^dbg_idlevector\(9),
      DBG_IdleVector(2) => \^dbg_idlevector\(6),
      DBG_IdleVector(1 downto 0) => \^dbg_idlevector\(2 downto 1),
      DEPTH_DepthIsIdle => DEPTH_DepthIsIdle,
      E(0) => currentState(0),
      FIFO_IsFull => FIFO_IsFull,
      FIFO_NextElementDataRd(63 downto 0) => FIFO_NextElementDataRd(63 downto 0),
      \FSM_sequential_currentState_reg[0]\(0) => currentDrawEventID_3(0),
      \FSM_sequential_currentState_reg[1]\ => BarycentricBCFIFO_n_3,
      \FSM_sequential_currentState_reg[1]_0\ => BarycentricBCFIFO_n_4,
      \FSM_sequential_currentState_reg[1]_1\ => BarycentricBCFIFO_n_5,
      \FSM_sequential_currentState_reg[1]_2\ => BarycentricBCFIFO_n_8,
      \FSM_sequential_currentState_reg[1]_3\ => BarycentricBCFIFO_n_9,
      \FSM_sequential_currentState_reg[1]_4\ => BarycentricBCFIFO_n_10,
      RASTOUT_FIFO_empty => RASTOUT_FIFO_empty,
      RASTOUT_FIFO_rd_data(2) => RASTOUT_FIFO_rd_data(79),
      RASTOUT_FIFO_rd_data(1 downto 0) => RASTOUT_FIFO_rd_data(66 downto 65),
      \RASTOUT_FIFO_rd_data[65]\ => BarycentricBCFIFO_n_6,
      \RASTOUT_FIFO_rd_data[79]\ => BarycentricBCFIFO_n_0,
      \RASTOUT_FIFO_rd_data[79]_0\ => BarycentricBCFIFO_n_2,
      RASTOUT_FIFO_rd_en => \^rastout_fifo_rd_en\,
      TRICACHE_PopTriangleSlot_reg => TRICACHE_PopTriangleSlot_i_5_n_0,
      clk => clk,
      \currentDepthState_reg[ColorWritesEnabled]\ => PixelXYFIFO_n_42,
      \currentDepthState_reg[ColorWritesEnabled]_0\ => STATE_ConsumeStateSlot_i_4_n_0,
      \currentState__0\(2 downto 0) => \currentState__0\(2 downto 0),
      outputDataSource_0 => outputDataSource_0,
      outputProcessGoSignal => outputProcessGoSignal,
      readFromFifo_reg => BarycentricBCFIFO_n_1,
      \statCyclesIdle_reg[31]\ => \passedPixelColorAndWValueReady_reg_n_0_[0]\,
      \statCyclesIdle_reg[31]_0\ => mainProcessOutputGoSignal_reg_n_0
    );
\BarycentricBCFIFO_InNewData_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(0),
      Q => BarycentricBCFIFO_InNewData(0),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(10),
      Q => BarycentricBCFIFO_InNewData(10),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(11),
      Q => BarycentricBCFIFO_InNewData(11),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(12),
      Q => BarycentricBCFIFO_InNewData(12),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(13),
      Q => BarycentricBCFIFO_InNewData(13),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(14),
      Q => BarycentricBCFIFO_InNewData(14),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(15),
      Q => BarycentricBCFIFO_InNewData(15),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(16),
      Q => BarycentricBCFIFO_InNewData(16),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(17),
      Q => BarycentricBCFIFO_InNewData(17),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(18),
      Q => BarycentricBCFIFO_InNewData(18),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(19),
      Q => BarycentricBCFIFO_InNewData(19),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(1),
      Q => BarycentricBCFIFO_InNewData(1),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(20),
      Q => BarycentricBCFIFO_InNewData(20),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(21),
      Q => BarycentricBCFIFO_InNewData(21),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(22),
      Q => BarycentricBCFIFO_InNewData(22),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(23),
      Q => BarycentricBCFIFO_InNewData(23),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(24),
      Q => BarycentricBCFIFO_InNewData(24),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(25),
      Q => BarycentricBCFIFO_InNewData(25),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(26),
      Q => BarycentricBCFIFO_InNewData(26),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(27),
      Q => BarycentricBCFIFO_InNewData(27),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(28),
      Q => BarycentricBCFIFO_InNewData(28),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(29),
      Q => BarycentricBCFIFO_InNewData(29),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(2),
      Q => BarycentricBCFIFO_InNewData(2),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(30),
      Q => BarycentricBCFIFO_InNewData(30),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(31),
      Q => BarycentricBCFIFO_InNewData(31),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(3),
      Q => BarycentricBCFIFO_InNewData(3),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(4),
      Q => BarycentricBCFIFO_InNewData(4),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(5),
      Q => BarycentricBCFIFO_InNewData(5),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(6),
      Q => BarycentricBCFIFO_InNewData(6),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(7),
      Q => BarycentricBCFIFO_InNewData(7),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(8),
      Q => BarycentricBCFIFO_InNewData(8),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpBarycentrics0(9),
      Q => BarycentricBCFIFO_InNewData(9),
      R => '0'
    );
BarycentricBCFIFO_PopElement_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \depthTestResultsReady_reg_n_0_[0]\,
      Q => BarycentricBCFIFO_PopElement,
      R => '0'
    );
BarycentricBCFIFO_PushElement_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^interpolatordrivercurrentstate_reg_0\,
      Q => BarycentricBCFIFO_PushElement,
      R => '0'
    );
CMD_IsIdle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => BarycentricBCFIFO_n_1,
      Q => CMD_IsIdle,
      R => TRICACHE_PopTriangleSlot_i_1_n_0
    );
\DBG_BarycentricBCFIFO[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \newInterpWaveIsReady_reg_n_0_[0]\,
      I1 => \^interpolatordrivercurrentstate_reg_0\,
      O => \DBG_BarycentricBCFIFO[63]_i_1_n_0\
    );
\DBG_BarycentricBCFIFO_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(0),
      Q => DBG_BarycentricBCFIFO(0),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(10),
      Q => DBG_BarycentricBCFIFO(10),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(11),
      Q => DBG_BarycentricBCFIFO(11),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(12),
      Q => DBG_BarycentricBCFIFO(12),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(13),
      Q => DBG_BarycentricBCFIFO(13),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(14),
      Q => DBG_BarycentricBCFIFO(14),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(15),
      Q => DBG_BarycentricBCFIFO(15),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(16),
      Q => DBG_BarycentricBCFIFO(16),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(17),
      Q => DBG_BarycentricBCFIFO(17),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(18),
      Q => DBG_BarycentricBCFIFO(18),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(19),
      Q => DBG_BarycentricBCFIFO(19),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(1),
      Q => DBG_BarycentricBCFIFO(1),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(20),
      Q => DBG_BarycentricBCFIFO(20),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(21),
      Q => DBG_BarycentricBCFIFO(21),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(22),
      Q => DBG_BarycentricBCFIFO(22),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(23),
      Q => DBG_BarycentricBCFIFO(23),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(24),
      Q => DBG_BarycentricBCFIFO(24),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(25),
      Q => DBG_BarycentricBCFIFO(25),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(26),
      Q => DBG_BarycentricBCFIFO(26),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(27),
      Q => DBG_BarycentricBCFIFO(27),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(28),
      Q => DBG_BarycentricBCFIFO(28),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(29),
      Q => DBG_BarycentricBCFIFO(29),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(2),
      Q => DBG_BarycentricBCFIFO(2),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(30),
      Q => DBG_BarycentricBCFIFO(30),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(31),
      Q => DBG_BarycentricBCFIFO(31),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(0),
      Q => DBG_BarycentricBCFIFO(32),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(1),
      Q => DBG_BarycentricBCFIFO(33),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(2),
      Q => DBG_BarycentricBCFIFO(34),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(3),
      Q => DBG_BarycentricBCFIFO(35),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(4),
      Q => DBG_BarycentricBCFIFO(36),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(5),
      Q => DBG_BarycentricBCFIFO(37),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(6),
      Q => DBG_BarycentricBCFIFO(38),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(7),
      Q => DBG_BarycentricBCFIFO(39),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(3),
      Q => DBG_BarycentricBCFIFO(3),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(8),
      Q => DBG_BarycentricBCFIFO(40),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(9),
      Q => DBG_BarycentricBCFIFO(41),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(10),
      Q => DBG_BarycentricBCFIFO(42),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(11),
      Q => DBG_BarycentricBCFIFO(43),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(12),
      Q => DBG_BarycentricBCFIFO(44),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(13),
      Q => DBG_BarycentricBCFIFO(45),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(14),
      Q => DBG_BarycentricBCFIFO(46),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(15),
      Q => DBG_BarycentricBCFIFO(47),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(16),
      Q => DBG_BarycentricBCFIFO(48),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(17),
      Q => DBG_BarycentricBCFIFO(49),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(4),
      Q => DBG_BarycentricBCFIFO(4),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(18),
      Q => DBG_BarycentricBCFIFO(50),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(19),
      Q => DBG_BarycentricBCFIFO(51),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(20),
      Q => DBG_BarycentricBCFIFO(52),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(21),
      Q => DBG_BarycentricBCFIFO(53),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(22),
      Q => DBG_BarycentricBCFIFO(54),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(23),
      Q => DBG_BarycentricBCFIFO(55),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(24),
      Q => DBG_BarycentricBCFIFO(56),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(25),
      Q => DBG_BarycentricBCFIFO(57),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(26),
      Q => DBG_BarycentricBCFIFO(58),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(27),
      Q => DBG_BarycentricBCFIFO(59),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(5),
      Q => DBG_BarycentricBCFIFO(5),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(28),
      Q => DBG_BarycentricBCFIFO(60),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(29),
      Q => DBG_BarycentricBCFIFO(61),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(30),
      Q => DBG_BarycentricBCFIFO(62),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => FPU_MUL_OUT(31),
      Q => DBG_BarycentricBCFIFO(63),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(6),
      Q => DBG_BarycentricBCFIFO(6),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(7),
      Q => DBG_BarycentricBCFIFO(7),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(8),
      Q => DBG_BarycentricBCFIFO(8),
      R => '0'
    );
\DBG_BarycentricBCFIFO_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      D => p_1_in(9),
      Q => DBG_BarycentricBCFIFO(9),
      R => '0'
    );
\DBG_InterpolatedDepthU24[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \newDepthTestWaveIsReady_reg_n_0_[0]\,
      I1 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DBG_InterpolatedDepthU24[23]_i_1_n_0\
    );
\DBG_InterpolatedDepthU24_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(0),
      Q => DBG_InterpolatedDepthU24(0),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(10),
      Q => DBG_InterpolatedDepthU24(10),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(11),
      Q => DBG_InterpolatedDepthU24(11),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(12),
      Q => DBG_InterpolatedDepthU24(12),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(13),
      Q => DBG_InterpolatedDepthU24(13),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(14),
      Q => DBG_InterpolatedDepthU24(14),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(15),
      Q => DBG_InterpolatedDepthU24(15),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(16),
      Q => DBG_InterpolatedDepthU24(16),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(17),
      Q => DBG_InterpolatedDepthU24(17),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(18),
      Q => DBG_InterpolatedDepthU24(18),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(19),
      Q => DBG_InterpolatedDepthU24(19),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(1),
      Q => DBG_InterpolatedDepthU24(1),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(20),
      Q => DBG_InterpolatedDepthU24(20),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(21),
      Q => DBG_InterpolatedDepthU24(21),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(22),
      Q => DBG_InterpolatedDepthU24(22),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(23),
      Q => DBG_InterpolatedDepthU24(23),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(2),
      Q => DBG_InterpolatedDepthU24(2),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(3),
      Q => DBG_InterpolatedDepthU24(3),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(4),
      Q => DBG_InterpolatedDepthU24(4),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(5),
      Q => DBG_InterpolatedDepthU24(5),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(6),
      Q => DBG_InterpolatedDepthU24(6),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(7),
      Q => DBG_InterpolatedDepthU24(7),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(8),
      Q => DBG_InterpolatedDepthU24(8),
      R => '0'
    );
\DBG_InterpolatedDepthU24_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \DBG_InterpolatedDepthU24[23]_i_1_n_0\,
      D => FPU_CNV1_OUT(9),
      Q => DBG_InterpolatedDepthU24(9),
      R => '0'
    );
\DBG_MessageData[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelY(0),
      I1 => inStruct_PosY(0),
      I2 => outputDataSource,
      O => \DBG_MessageData[0]_i_1_n_0\
    );
\DBG_MessageData[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelY(10),
      I1 => inStruct_PosY(10),
      I2 => outputDataSource,
      O => \DBG_MessageData[10]_i_1_n_0\
    );
\DBG_MessageData[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelY(11),
      I1 => inStruct_PosY(11),
      I2 => outputDataSource,
      O => \DBG_MessageData[11]_i_1_n_0\
    );
\DBG_MessageData[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelY(12),
      I1 => inStruct_PosY(12),
      I2 => outputDataSource,
      O => \DBG_MessageData[12]_i_1_n_0\
    );
\DBG_MessageData[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelY(13),
      I1 => inStruct_PosY(13),
      I2 => outputDataSource,
      O => \DBG_MessageData[13]_i_1_n_0\
    );
\DBG_MessageData[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelY(14),
      I1 => inStruct_PosY(14),
      I2 => outputDataSource,
      O => \DBG_MessageData[14]_i_1_n_0\
    );
\DBG_MessageData[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelY(15),
      I1 => inStruct_PosY(15),
      I2 => outputDataSource,
      O => \DBG_MessageData[15]_i_1_n_0\
    );
\DBG_MessageData[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelY(1),
      I1 => inStruct_PosY(1),
      I2 => outputDataSource,
      O => \DBG_MessageData[1]_i_1_n_0\
    );
\DBG_MessageData[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelY(2),
      I1 => inStruct_PosY(2),
      I2 => outputDataSource,
      O => \DBG_MessageData[2]_i_1_n_0\
    );
\DBG_MessageData[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelY(3),
      I1 => inStruct_PosY(3),
      I2 => outputDataSource,
      O => \DBG_MessageData[3]_i_1_n_0\
    );
\DBG_MessageData[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelY(4),
      I1 => inStruct_PosY(4),
      I2 => outputDataSource,
      O => \DBG_MessageData[4]_i_1_n_0\
    );
\DBG_MessageData[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelY(5),
      I1 => inStruct_PosY(5),
      I2 => outputDataSource,
      O => \DBG_MessageData[5]_i_1_n_0\
    );
\DBG_MessageData[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelY(6),
      I1 => inStruct_PosY(6),
      I2 => outputDataSource,
      O => \DBG_MessageData[6]_i_1_n_0\
    );
\DBG_MessageData[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelY(7),
      I1 => inStruct_PosY(7),
      I2 => outputDataSource,
      O => \DBG_MessageData[7]_i_1_n_0\
    );
\DBG_MessageData[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelY(8),
      I1 => inStruct_PosY(8),
      I2 => outputDataSource,
      O => \DBG_MessageData[8]_i_1_n_0\
    );
\DBG_MessageData[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelY(9),
      I1 => inStruct_PosY(9),
      I2 => outputDataSource,
      O => \DBG_MessageData[9]_i_1_n_0\
    );
\DBG_MessageData_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_MessageData[0]_i_1_n_0\,
      Q => DBG_MessageData(0),
      R => '0'
    );
\DBG_MessageData_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_MessageData[10]_i_1_n_0\,
      Q => DBG_MessageData(10),
      R => '0'
    );
\DBG_MessageData_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_MessageData[11]_i_1_n_0\,
      Q => DBG_MessageData(11),
      R => '0'
    );
\DBG_MessageData_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_MessageData[12]_i_1_n_0\,
      Q => DBG_MessageData(12),
      R => '0'
    );
\DBG_MessageData_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_MessageData[13]_i_1_n_0\,
      Q => DBG_MessageData(13),
      R => '0'
    );
\DBG_MessageData_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_MessageData[14]_i_1_n_0\,
      Q => DBG_MessageData(14),
      R => '0'
    );
\DBG_MessageData_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_MessageData[15]_i_1_n_0\,
      Q => DBG_MessageData(15),
      R => '0'
    );
\DBG_MessageData_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_MessageData[1]_i_1_n_0\,
      Q => DBG_MessageData(1),
      R => '0'
    );
\DBG_MessageData_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_MessageData[2]_i_1_n_0\,
      Q => DBG_MessageData(2),
      R => '0'
    );
\DBG_MessageData_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_MessageData[3]_i_1_n_0\,
      Q => DBG_MessageData(3),
      R => '0'
    );
\DBG_MessageData_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_MessageData[4]_i_1_n_0\,
      Q => DBG_MessageData(4),
      R => '0'
    );
\DBG_MessageData_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_MessageData[5]_i_1_n_0\,
      Q => DBG_MessageData(5),
      R => '0'
    );
\DBG_MessageData_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_MessageData[6]_i_1_n_0\,
      Q => DBG_MessageData(6),
      R => '0'
    );
\DBG_MessageData_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_MessageData[7]_i_1_n_0\,
      Q => DBG_MessageData(7),
      R => '0'
    );
\DBG_MessageData_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_MessageData[8]_i_1_n_0\,
      Q => DBG_MessageData(8),
      R => '0'
    );
\DBG_MessageData_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_MessageData[9]_i_1_n_0\,
      Q => DBG_MessageData(9),
      R => '0'
    );
\DBG_Message[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelX(0),
      I1 => \passedPixelXYShiftReg_reg[0][0]__0_n_0\,
      I2 => outputDataSource,
      O => \DBG_Message[0]_i_1_n_0\
    );
\DBG_Message[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelX(10),
      I1 => \passedPixelXYShiftReg_reg[0][10]__0_n_0\,
      I2 => outputDataSource,
      O => \DBG_Message[10]_i_1_n_0\
    );
\DBG_Message[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelX(11),
      I1 => \passedPixelXYShiftReg_reg[0][11]__0_n_0\,
      I2 => outputDataSource,
      O => \DBG_Message[11]_i_1_n_0\
    );
\DBG_Message[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelX(12),
      I1 => \passedPixelXYShiftReg_reg[0][12]__0_n_0\,
      I2 => outputDataSource,
      O => \DBG_Message[12]_i_1_n_0\
    );
\DBG_Message[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelX(13),
      I1 => \passedPixelXYShiftReg_reg[0][13]__0_n_0\,
      I2 => outputDataSource,
      O => \DBG_Message[13]_i_1_n_0\
    );
\DBG_Message[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelX(14),
      I1 => \passedPixelXYShiftReg_reg[0][14]__0_n_0\,
      I2 => outputDataSource,
      O => \DBG_Message[14]_i_1_n_0\
    );
\DBG_Message[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelX(15),
      I1 => \passedPixelXYShiftReg_reg[0][15]__0_n_0\,
      I2 => outputDataSource,
      O => \DBG_Message[15]_i_1_n_0\
    );
\DBG_Message[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelX(1),
      I1 => \passedPixelXYShiftReg_reg[0][1]__0_n_0\,
      I2 => outputDataSource,
      O => \DBG_Message[1]_i_1_n_0\
    );
\DBG_Message[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelX(2),
      I1 => \passedPixelXYShiftReg_reg[0][2]__0_n_0\,
      I2 => outputDataSource,
      O => \DBG_Message[2]_i_1_n_0\
    );
\DBG_Message[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelX(3),
      I1 => \passedPixelXYShiftReg_reg[0][3]__0_n_0\,
      I2 => outputDataSource,
      O => \DBG_Message[3]_i_1_n_0\
    );
\DBG_Message[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelX(4),
      I1 => \passedPixelXYShiftReg_reg[0][4]__0_n_0\,
      I2 => outputDataSource,
      O => \DBG_Message[4]_i_1_n_0\
    );
\DBG_Message[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelX(5),
      I1 => \passedPixelXYShiftReg_reg[0][5]__0_n_0\,
      I2 => outputDataSource,
      O => \DBG_Message[5]_i_1_n_0\
    );
\DBG_Message[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelX(6),
      I1 => \passedPixelXYShiftReg_reg[0][6]__0_n_0\,
      I2 => outputDataSource,
      O => \DBG_Message[6]_i_1_n_0\
    );
\DBG_Message[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelX(7),
      I1 => \passedPixelXYShiftReg_reg[0][7]__0_n_0\,
      I2 => outputDataSource,
      O => \DBG_Message[7]_i_1_n_0\
    );
\DBG_Message[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelX(8),
      I1 => \passedPixelXYShiftReg_reg[0][8]__0_n_0\,
      I2 => outputDataSource,
      O => \DBG_Message[8]_i_1_n_0\
    );
\DBG_Message[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => storedPixelX(9),
      I1 => \passedPixelXYShiftReg_reg[0][9]__0_n_0\,
      I2 => outputDataSource,
      O => \DBG_Message[9]_i_1_n_0\
    );
\DBG_Message_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_Message[0]_i_1_n_0\,
      Q => DBG_Message(0),
      R => '0'
    );
\DBG_Message_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_Message[10]_i_1_n_0\,
      Q => DBG_Message(10),
      R => '0'
    );
\DBG_Message_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_Message[11]_i_1_n_0\,
      Q => DBG_Message(11),
      R => '0'
    );
\DBG_Message_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_Message[12]_i_1_n_0\,
      Q => DBG_Message(12),
      R => '0'
    );
\DBG_Message_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_Message[13]_i_1_n_0\,
      Q => DBG_Message(13),
      R => '0'
    );
\DBG_Message_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_Message[14]_i_1_n_0\,
      Q => DBG_Message(14),
      R => '0'
    );
\DBG_Message_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_Message[15]_i_1_n_0\,
      Q => DBG_Message(15),
      R => '0'
    );
\DBG_Message_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_Message[1]_i_1_n_0\,
      Q => DBG_Message(1),
      R => '0'
    );
\DBG_Message_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_Message[2]_i_1_n_0\,
      Q => DBG_Message(2),
      R => '0'
    );
\DBG_Message_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_Message[3]_i_1_n_0\,
      Q => DBG_Message(3),
      R => '0'
    );
\DBG_Message_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_Message[4]_i_1_n_0\,
      Q => DBG_Message(4),
      R => '0'
    );
\DBG_Message_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_Message[5]_i_1_n_0\,
      Q => DBG_Message(5),
      R => '0'
    );
\DBG_Message_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_Message[6]_i_1_n_0\,
      Q => DBG_Message(6),
      R => '0'
    );
\DBG_Message_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_Message[7]_i_1_n_0\,
      Q => DBG_Message(7),
      R => '0'
    );
\DBG_Message_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_Message[8]_i_1_n_0\,
      Q => DBG_Message(8),
      R => '0'
    );
\DBG_Message_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_Message[9]_i_1_n_0\,
      Q => DBG_Message(9),
      R => '0'
    );
DBG_NewMessage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => outputProcessGoSignal,
      Q => DBG_NewMessage,
      R => '0'
    );
\DEPTH_DepthFunction_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(2),
      Q => DEPTH_DepthFunction(0),
      R => '0'
    );
\DEPTH_DepthFunction_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(3),
      Q => DEPTH_DepthFunction(1),
      R => '0'
    );
\DEPTH_DepthFunction_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(4),
      Q => DEPTH_DepthFunction(2),
      R => '0'
    );
DEPTH_DepthWriteEnable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(1),
      Q => DEPTH_DepthWriteEnable,
      R => '0'
    );
\DEPTH_OutPixelDepth[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(0),
      I1 => FPU_CNV1_OUT(0),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[0]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(10),
      I1 => FPU_CNV1_OUT(10),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[10]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(11),
      I1 => FPU_CNV1_OUT(11),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[11]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(12),
      I1 => FPU_CNV1_OUT(12),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[12]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(13),
      I1 => FPU_CNV1_OUT(13),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[13]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(14),
      I1 => FPU_CNV1_OUT(14),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[14]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(15),
      I1 => FPU_CNV1_OUT(15),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[15]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(16),
      I1 => FPU_CNV1_OUT(16),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[16]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(17),
      I1 => FPU_CNV1_OUT(17),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[17]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(18),
      I1 => FPU_CNV1_OUT(18),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[18]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(19),
      I1 => FPU_CNV1_OUT(19),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[19]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(1),
      I1 => FPU_CNV1_OUT(1),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[1]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(20),
      I1 => FPU_CNV1_OUT(20),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[20]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(21),
      I1 => FPU_CNV1_OUT(21),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[21]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(22),
      I1 => FPU_CNV1_OUT(22),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[22]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(23),
      I1 => FPU_CNV1_OUT(23),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[23]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(2),
      I1 => FPU_CNV1_OUT(2),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[2]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(3),
      I1 => FPU_CNV1_OUT(3),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[3]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(4),
      I1 => FPU_CNV1_OUT(4),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[4]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(5),
      I1 => FPU_CNV1_OUT(5),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[5]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(6),
      I1 => FPU_CNV1_OUT(6),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[6]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(7),
      I1 => FPU_CNV1_OUT(7),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[7]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(8),
      I1 => FPU_CNV1_OUT(8),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[8]_i_1_n_0\
    );
\DEPTH_OutPixelDepth[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => lastCycleDepthTestValue(9),
      I1 => FPU_CNV1_OUT(9),
      I2 => \^depthtestdrivercurrentstate_reg_0\,
      O => \DEPTH_OutPixelDepth[9]_i_1_n_0\
    );
\DEPTH_OutPixelDepth_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[0]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(0),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[10]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(10),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[11]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(11),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[12]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(12),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[13]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(13),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[14]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(14),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[15]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(15),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[16]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(16),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[17]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(17),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[18]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(18),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[19]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(19),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[1]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(1),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[20]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(20),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[21]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(21),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[22]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(22),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[23]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(23),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[2]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(2),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[3]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(3),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[4]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(4),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[5]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(5),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[6]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(6),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[7]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(7),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[8]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(8),
      R => '0'
    );
\DEPTH_OutPixelDepth_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DEPTH_OutPixelDepth[9]_i_1_n_0\,
      Q => DEPTH_OutPixelDepth(9),
      R => '0'
    );
DEPTH_PixelReady_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \newDepthTestWaveIsReady_reg_n_0_[0]\,
      I1 => \^depthtestdrivercurrentstate_reg_0\,
      O => DEPTH_PixelReady_i_1_n_0
    );
DEPTH_PixelReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DEPTH_PixelReady_i_1_n_0,
      Q => DEPTH_PixelReady,
      R => '0'
    );
\DEPTH_PosX_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => DEPTH_PosX(0),
      R => '0'
    );
\DEPTH_PosX_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => DEPTH_PosX(1),
      R => '0'
    );
\DEPTH_PosX_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => DEPTH_PosX(2),
      R => '0'
    );
\DEPTH_PosX_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => DEPTH_PosX(3),
      R => '0'
    );
\DEPTH_PosX_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => DEPTH_PosX(4),
      R => '0'
    );
\DEPTH_PosX_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => DEPTH_PosX(5),
      R => '0'
    );
\DEPTH_PosX_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => DEPTH_PosX(6),
      R => '0'
    );
\DEPTH_PosX_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => DEPTH_PosX(7),
      R => '0'
    );
\DEPTH_PosX_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(8),
      Q => DEPTH_PosX(8),
      R => '0'
    );
\DEPTH_PosX_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(9),
      Q => DEPTH_PosX(9),
      R => '0'
    );
\DEPTH_PosY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_54,
      Q => DEPTH_PosY(0),
      R => '0'
    );
\DEPTH_PosY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_53,
      Q => DEPTH_PosY(1),
      R => '0'
    );
\DEPTH_PosY_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_52,
      Q => DEPTH_PosY(2),
      R => '0'
    );
\DEPTH_PosY_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_51,
      Q => DEPTH_PosY(3),
      R => '0'
    );
\DEPTH_PosY_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_50,
      Q => DEPTH_PosY(4),
      R => '0'
    );
\DEPTH_PosY_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_49,
      Q => DEPTH_PosY(5),
      R => '0'
    );
\DEPTH_PosY_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_48,
      Q => DEPTH_PosY(6),
      R => '0'
    );
\DEPTH_PosY_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_47,
      Q => DEPTH_PosY(7),
      R => '0'
    );
\DEPTH_PosY_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_46,
      Q => DEPTH_PosY(8),
      R => '0'
    );
\DEPTH_PosY_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_45,
      Q => DEPTH_PosY(9),
      R => '0'
    );
DEPTH_SetDepthParams_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \currentState__0\(1),
      I1 => \currentState__0\(0),
      I2 => DEPTH_DepthIsIdle,
      O => DEPTH_SetDepthParams_i_1_n_0
    );
DEPTH_SetDepthParams_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DEPTH_SetDepthParams_i_1_n_0,
      Q => DEPTH_SetDepthParams,
      R => '0'
    );
\DEPTH_StencilCmpFunc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(65),
      Q => DEPTH_StencilCmpFunc(0),
      R => '0'
    );
\DEPTH_StencilCmpFunc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(66),
      Q => DEPTH_StencilCmpFunc(1),
      R => '0'
    );
\DEPTH_StencilCmpFunc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(67),
      Q => DEPTH_StencilCmpFunc(2),
      R => '0'
    );
\DEPTH_StencilFailOp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(68),
      Q => DEPTH_StencilFailOp(0),
      R => '0'
    );
\DEPTH_StencilFailOp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(69),
      Q => DEPTH_StencilFailOp(1),
      R => '0'
    );
\DEPTH_StencilFailOp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(70),
      Q => DEPTH_StencilFailOp(2),
      R => '0'
    );
\DEPTH_StencilPassOp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(74),
      Q => DEPTH_StencilPassOp(0),
      R => '0'
    );
\DEPTH_StencilPassOp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(75),
      Q => DEPTH_StencilPassOp(1),
      R => '0'
    );
\DEPTH_StencilPassOp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(76),
      Q => DEPTH_StencilPassOp(2),
      R => '0'
    );
\DEPTH_StencilReadMask_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(49),
      Q => DEPTH_StencilReadMask(0),
      R => '0'
    );
\DEPTH_StencilReadMask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(50),
      Q => DEPTH_StencilReadMask(1),
      R => '0'
    );
\DEPTH_StencilReadMask_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(51),
      Q => DEPTH_StencilReadMask(2),
      R => '0'
    );
\DEPTH_StencilReadMask_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(52),
      Q => DEPTH_StencilReadMask(3),
      R => '0'
    );
\DEPTH_StencilReadMask_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(53),
      Q => DEPTH_StencilReadMask(4),
      R => '0'
    );
\DEPTH_StencilReadMask_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(54),
      Q => DEPTH_StencilReadMask(5),
      R => '0'
    );
\DEPTH_StencilReadMask_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(55),
      Q => DEPTH_StencilReadMask(6),
      R => '0'
    );
\DEPTH_StencilReadMask_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(56),
      Q => DEPTH_StencilReadMask(7),
      R => '0'
    );
\DEPTH_StencilRefVal_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(41),
      Q => DEPTH_StencilRefVal(0),
      R => '0'
    );
\DEPTH_StencilRefVal_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(42),
      Q => DEPTH_StencilRefVal(1),
      R => '0'
    );
\DEPTH_StencilRefVal_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(43),
      Q => DEPTH_StencilRefVal(2),
      R => '0'
    );
\DEPTH_StencilRefVal_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(44),
      Q => DEPTH_StencilRefVal(3),
      R => '0'
    );
\DEPTH_StencilRefVal_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(45),
      Q => DEPTH_StencilRefVal(4),
      R => '0'
    );
\DEPTH_StencilRefVal_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(46),
      Q => DEPTH_StencilRefVal(5),
      R => '0'
    );
\DEPTH_StencilRefVal_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(47),
      Q => DEPTH_StencilRefVal(6),
      R => '0'
    );
\DEPTH_StencilRefVal_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(48),
      Q => DEPTH_StencilRefVal(7),
      R => '0'
    );
DEPTH_StencilWriteEnable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(40),
      Q => DEPTH_StencilWriteEnable,
      R => '0'
    );
\DEPTH_StencilWriteMask_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(57),
      Q => DEPTH_StencilWriteMask(0),
      R => '0'
    );
\DEPTH_StencilWriteMask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(58),
      Q => DEPTH_StencilWriteMask(1),
      R => '0'
    );
\DEPTH_StencilWriteMask_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(59),
      Q => DEPTH_StencilWriteMask(2),
      R => '0'
    );
\DEPTH_StencilWriteMask_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(60),
      Q => DEPTH_StencilWriteMask(3),
      R => '0'
    );
\DEPTH_StencilWriteMask_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(61),
      Q => DEPTH_StencilWriteMask(4),
      R => '0'
    );
\DEPTH_StencilWriteMask_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(62),
      Q => DEPTH_StencilWriteMask(5),
      R => '0'
    );
\DEPTH_StencilWriteMask_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(63),
      Q => DEPTH_StencilWriteMask(6),
      R => '0'
    );
\DEPTH_StencilWriteMask_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(64),
      Q => DEPTH_StencilWriteMask(7),
      R => '0'
    );
\DEPTH_StencilZFailOp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(71),
      Q => DEPTH_StencilZFailOp(0),
      R => '0'
    );
\DEPTH_StencilZFailOp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(72),
      Q => DEPTH_StencilZFailOp(1),
      R => '0'
    );
\DEPTH_StencilZFailOp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => DEPTH_SetDepthParams_i_1_n_0,
      D => \^dbg_currentdepthstencilstate\(73),
      Q => DEPTH_StencilZFailOp(2),
      R => '0'
    );
\FPU_CNV0_A[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(0),
      I1 => \^barycentricconvertcurrentstate_reg_0\,
      I2 => \^dbg_rastbarycentricb\(0),
      O => \FPU_CNV0_A[0]_i_1_n_0\
    );
\FPU_CNV0_A[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(10),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(10),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(21),
      O => \FPU_CNV0_A[10]_i_1_n_0\
    );
\FPU_CNV0_A[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(10),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(10),
      O => Int32toUint32(21)
    );
\FPU_CNV0_A[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(11),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(11),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(20),
      O => \FPU_CNV0_A[11]_i_1_n_0\
    );
\FPU_CNV0_A[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(11),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(11),
      O => Int32toUint32(20)
    );
\FPU_CNV0_A[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(12),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(12),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(19),
      O => \FPU_CNV0_A[12]_i_1_n_0\
    );
\FPU_CNV0_A[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(12),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(12),
      O => Int32toUint32(19)
    );
\FPU_CNV0_A[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(13),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(13),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(18),
      O => \FPU_CNV0_A[13]_i_1_n_0\
    );
\FPU_CNV0_A[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(13),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(13),
      O => Int32toUint32(18)
    );
\FPU_CNV0_A[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(14),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(14),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(17),
      O => \FPU_CNV0_A[14]_i_1_n_0\
    );
\FPU_CNV0_A[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(14),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(14),
      O => Int32toUint32(17)
    );
\FPU_CNV0_A[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(15),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(15),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(16),
      O => \FPU_CNV0_A[15]_i_1_n_0\
    );
\FPU_CNV0_A[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(15),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(15),
      O => Int32toUint32(16)
    );
\FPU_CNV0_A[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(16),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(16),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(15),
      O => \FPU_CNV0_A[16]_i_1_n_0\
    );
\FPU_CNV0_A[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(10),
      O => \FPU_CNV0_A[16]_i_10_n_0\
    );
\FPU_CNV0_A[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(9),
      O => \FPU_CNV0_A[16]_i_11_n_0\
    );
\FPU_CNV0_A[16]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(16),
      O => \FPU_CNV0_A[16]_i_13_n_0\
    );
\FPU_CNV0_A[16]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(15),
      O => \FPU_CNV0_A[16]_i_14_n_0\
    );
\FPU_CNV0_A[16]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(14),
      O => \FPU_CNV0_A[16]_i_15_n_0\
    );
\FPU_CNV0_A[16]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(13),
      O => \FPU_CNV0_A[16]_i_16_n_0\
    );
\FPU_CNV0_A[16]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(12),
      O => \FPU_CNV0_A[16]_i_17_n_0\
    );
\FPU_CNV0_A[16]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(11),
      O => \FPU_CNV0_A[16]_i_18_n_0\
    );
\FPU_CNV0_A[16]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(10),
      O => \FPU_CNV0_A[16]_i_19_n_0\
    );
\FPU_CNV0_A[16]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(9),
      O => \FPU_CNV0_A[16]_i_20_n_0\
    );
\FPU_CNV0_A[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(16),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(16),
      O => Int32toUint32(15)
    );
\FPU_CNV0_A[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(16),
      O => \FPU_CNV0_A[16]_i_4_n_0\
    );
\FPU_CNV0_A[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(15),
      O => \FPU_CNV0_A[16]_i_5_n_0\
    );
\FPU_CNV0_A[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(14),
      O => \FPU_CNV0_A[16]_i_6_n_0\
    );
\FPU_CNV0_A[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(13),
      O => \FPU_CNV0_A[16]_i_7_n_0\
    );
\FPU_CNV0_A[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(12),
      O => \FPU_CNV0_A[16]_i_8_n_0\
    );
\FPU_CNV0_A[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(11),
      O => \FPU_CNV0_A[16]_i_9_n_0\
    );
\FPU_CNV0_A[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(17),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(17),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(14),
      O => \FPU_CNV0_A[17]_i_1_n_0\
    );
\FPU_CNV0_A[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(17),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(17),
      O => Int32toUint32(14)
    );
\FPU_CNV0_A[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(18),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(18),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(13),
      O => \FPU_CNV0_A[18]_i_1_n_0\
    );
\FPU_CNV0_A[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(18),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(18),
      O => Int32toUint32(13)
    );
\FPU_CNV0_A[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(19),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(19),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(12),
      O => \FPU_CNV0_A[19]_i_1_n_0\
    );
\FPU_CNV0_A[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(19),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(19),
      O => Int32toUint32(12)
    );
\FPU_CNV0_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(1),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(1),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(30),
      O => \FPU_CNV0_A[1]_i_1_n_0\
    );
\FPU_CNV0_A[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(1),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(1),
      O => Int32toUint32(30)
    );
\FPU_CNV0_A[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(20),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(20),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(11),
      O => \FPU_CNV0_A[20]_i_1_n_0\
    );
\FPU_CNV0_A[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(20),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(20),
      O => Int32toUint32(11)
    );
\FPU_CNV0_A[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(21),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(21),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(10),
      O => \FPU_CNV0_A[21]_i_1_n_0\
    );
\FPU_CNV0_A[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(21),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(21),
      O => Int32toUint32(10)
    );
\FPU_CNV0_A[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(22),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(22),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(9),
      O => \FPU_CNV0_A[22]_i_1_n_0\
    );
\FPU_CNV0_A[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(22),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(22),
      O => Int32toUint32(9)
    );
\FPU_CNV0_A[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(23),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(23),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(8),
      O => \FPU_CNV0_A[23]_i_1_n_0\
    );
\FPU_CNV0_A[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(23),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(23),
      O => Int32toUint32(8)
    );
\FPU_CNV0_A[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(24),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(24),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(7),
      O => \FPU_CNV0_A[24]_i_1_n_0\
    );
\FPU_CNV0_A[24]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(18),
      O => \FPU_CNV0_A[24]_i_10_n_0\
    );
\FPU_CNV0_A[24]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(17),
      O => \FPU_CNV0_A[24]_i_11_n_0\
    );
\FPU_CNV0_A[24]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(24),
      O => \FPU_CNV0_A[24]_i_13_n_0\
    );
\FPU_CNV0_A[24]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(23),
      O => \FPU_CNV0_A[24]_i_14_n_0\
    );
\FPU_CNV0_A[24]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(22),
      O => \FPU_CNV0_A[24]_i_15_n_0\
    );
\FPU_CNV0_A[24]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(21),
      O => \FPU_CNV0_A[24]_i_16_n_0\
    );
\FPU_CNV0_A[24]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(20),
      O => \FPU_CNV0_A[24]_i_17_n_0\
    );
\FPU_CNV0_A[24]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(19),
      O => \FPU_CNV0_A[24]_i_18_n_0\
    );
\FPU_CNV0_A[24]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(18),
      O => \FPU_CNV0_A[24]_i_19_n_0\
    );
\FPU_CNV0_A[24]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(17),
      O => \FPU_CNV0_A[24]_i_20_n_0\
    );
\FPU_CNV0_A[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(24),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(24),
      O => Int32toUint32(7)
    );
\FPU_CNV0_A[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(24),
      O => \FPU_CNV0_A[24]_i_4_n_0\
    );
\FPU_CNV0_A[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(23),
      O => \FPU_CNV0_A[24]_i_5_n_0\
    );
\FPU_CNV0_A[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(22),
      O => \FPU_CNV0_A[24]_i_6_n_0\
    );
\FPU_CNV0_A[24]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(21),
      O => \FPU_CNV0_A[24]_i_7_n_0\
    );
\FPU_CNV0_A[24]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(20),
      O => \FPU_CNV0_A[24]_i_8_n_0\
    );
\FPU_CNV0_A[24]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(19),
      O => \FPU_CNV0_A[24]_i_9_n_0\
    );
\FPU_CNV0_A[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(25),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(25),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(6),
      O => \FPU_CNV0_A[25]_i_1_n_0\
    );
\FPU_CNV0_A[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(25),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(25),
      O => Int32toUint32(6)
    );
\FPU_CNV0_A[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(26),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(26),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(5),
      O => \FPU_CNV0_A[26]_i_1_n_0\
    );
\FPU_CNV0_A[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(26),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(26),
      O => Int32toUint32(5)
    );
\FPU_CNV0_A[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(27),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(27),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(4),
      O => \FPU_CNV0_A[27]_i_1_n_0\
    );
\FPU_CNV0_A[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(27),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(27),
      O => Int32toUint32(4)
    );
\FPU_CNV0_A[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(28),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(28),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(3),
      O => \FPU_CNV0_A[28]_i_1_n_0\
    );
\FPU_CNV0_A[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(28),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(28),
      O => Int32toUint32(3)
    );
\FPU_CNV0_A[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(29),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(29),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(2),
      O => \FPU_CNV0_A[29]_i_1_n_0\
    );
\FPU_CNV0_A[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(29),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(29),
      O => Int32toUint32(2)
    );
\FPU_CNV0_A[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(2),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(2),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(29),
      O => \FPU_CNV0_A[2]_i_1_n_0\
    );
\FPU_CNV0_A[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(2),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(2),
      O => Int32toUint32(29)
    );
\FPU_CNV0_A[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(30),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(30),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(1),
      O => \FPU_CNV0_A[30]_i_1_n_0\
    );
\FPU_CNV0_A[30]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(30),
      O => \FPU_CNV0_A[30]_i_11_n_0\
    );
\FPU_CNV0_A[30]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(29),
      O => \FPU_CNV0_A[30]_i_12_n_0\
    );
\FPU_CNV0_A[30]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(28),
      O => \FPU_CNV0_A[30]_i_13_n_0\
    );
\FPU_CNV0_A[30]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(27),
      O => \FPU_CNV0_A[30]_i_14_n_0\
    );
\FPU_CNV0_A[30]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(26),
      O => \FPU_CNV0_A[30]_i_15_n_0\
    );
\FPU_CNV0_A[30]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(25),
      O => \FPU_CNV0_A[30]_i_16_n_0\
    );
\FPU_CNV0_A[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(30),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(30),
      O => Int32toUint32(1)
    );
\FPU_CNV0_A[30]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(30),
      O => \FPU_CNV0_A[30]_i_4_n_0\
    );
\FPU_CNV0_A[30]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(29),
      O => \FPU_CNV0_A[30]_i_5_n_0\
    );
\FPU_CNV0_A[30]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(28),
      O => \FPU_CNV0_A[30]_i_6_n_0\
    );
\FPU_CNV0_A[30]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(27),
      O => \FPU_CNV0_A[30]_i_7_n_0\
    );
\FPU_CNV0_A[30]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(26),
      O => \FPU_CNV0_A[30]_i_8_n_0\
    );
\FPU_CNV0_A[30]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(25),
      O => \FPU_CNV0_A[30]_i_9_n_0\
    );
\FPU_CNV0_A[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(3),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(3),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(28),
      O => \FPU_CNV0_A[3]_i_1_n_0\
    );
\FPU_CNV0_A[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(3),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(3),
      O => Int32toUint32(28)
    );
\FPU_CNV0_A[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(4),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(4),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(27),
      O => \FPU_CNV0_A[4]_i_1_n_0\
    );
\FPU_CNV0_A[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(4),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(4),
      O => Int32toUint32(27)
    );
\FPU_CNV0_A[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(5),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(5),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(26),
      O => \FPU_CNV0_A[5]_i_1_n_0\
    );
\FPU_CNV0_A[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(5),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(5),
      O => Int32toUint32(26)
    );
\FPU_CNV0_A[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(6),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(6),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(25),
      O => \FPU_CNV0_A[6]_i_1_n_0\
    );
\FPU_CNV0_A[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(6),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(6),
      O => Int32toUint32(25)
    );
\FPU_CNV0_A[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(7),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(7),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(24),
      O => \FPU_CNV0_A[7]_i_1_n_0\
    );
\FPU_CNV0_A[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(7),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(7),
      O => Int32toUint32(24)
    );
\FPU_CNV0_A[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(8),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(8),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(23),
      O => \FPU_CNV0_A[8]_i_1_n_0\
    );
\FPU_CNV0_A[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(3),
      O => \FPU_CNV0_A[8]_i_10_n_0\
    );
\FPU_CNV0_A[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(2),
      O => \FPU_CNV0_A[8]_i_11_n_0\
    );
\FPU_CNV0_A[8]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(1),
      O => \FPU_CNV0_A[8]_i_12_n_0\
    );
\FPU_CNV0_A[8]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(0),
      O => \FPU_CNV0_A[8]_i_14_n_0\
    );
\FPU_CNV0_A[8]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(8),
      O => \FPU_CNV0_A[8]_i_15_n_0\
    );
\FPU_CNV0_A[8]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(7),
      O => \FPU_CNV0_A[8]_i_16_n_0\
    );
\FPU_CNV0_A[8]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(6),
      O => \FPU_CNV0_A[8]_i_17_n_0\
    );
\FPU_CNV0_A[8]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(5),
      O => \FPU_CNV0_A[8]_i_18_n_0\
    );
\FPU_CNV0_A[8]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(4),
      O => \FPU_CNV0_A[8]_i_19_n_0\
    );
\FPU_CNV0_A[8]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(3),
      O => \FPU_CNV0_A[8]_i_20_n_0\
    );
\FPU_CNV0_A[8]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(2),
      O => \FPU_CNV0_A[8]_i_21_n_0\
    );
\FPU_CNV0_A[8]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricb\(1),
      O => \FPU_CNV0_A[8]_i_22_n_0\
    );
\FPU_CNV0_A[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(8),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(8),
      O => Int32toUint32(23)
    );
\FPU_CNV0_A[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(0),
      O => \FPU_CNV0_A[8]_i_4_n_0\
    );
\FPU_CNV0_A[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(8),
      O => \FPU_CNV0_A[8]_i_5_n_0\
    );
\FPU_CNV0_A[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(7),
      O => \FPU_CNV0_A[8]_i_6_n_0\
    );
\FPU_CNV0_A[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(6),
      O => \FPU_CNV0_A[8]_i_7_n_0\
    );
\FPU_CNV0_A[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(5),
      O => \FPU_CNV0_A[8]_i_8_n_0\
    );
\FPU_CNV0_A[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(4),
      O => \FPU_CNV0_A[8]_i_9_n_0\
    );
\FPU_CNV0_A[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Int32toUint320(9),
      I1 => \^dbg_rastbarycentricc\(31),
      I2 => \^dbg_rastbarycentricc\(9),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => Int32toUint32(22),
      O => \FPU_CNV0_A[9]_i_1_n_0\
    );
\FPU_CNV0_A[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Int32toUint3200_in(9),
      I1 => \^dbg_rastbarycentricb\(31),
      I2 => \^dbg_rastbarycentricb\(9),
      O => Int32toUint32(22)
    );
\FPU_CNV0_A_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[0]_i_1_n_0\,
      Q => FPU_CNV0_A(0),
      R => '0'
    );
\FPU_CNV0_A_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[10]_i_1_n_0\,
      Q => FPU_CNV0_A(10),
      R => '0'
    );
\FPU_CNV0_A_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[11]_i_1_n_0\,
      Q => FPU_CNV0_A(11),
      R => '0'
    );
\FPU_CNV0_A_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[12]_i_1_n_0\,
      Q => FPU_CNV0_A(12),
      R => '0'
    );
\FPU_CNV0_A_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[13]_i_1_n_0\,
      Q => FPU_CNV0_A(13),
      R => '0'
    );
\FPU_CNV0_A_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[14]_i_1_n_0\,
      Q => FPU_CNV0_A(14),
      R => '0'
    );
\FPU_CNV0_A_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[15]_i_1_n_0\,
      Q => FPU_CNV0_A(15),
      R => '0'
    );
\FPU_CNV0_A_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[16]_i_1_n_0\,
      Q => FPU_CNV0_A(16),
      R => '0'
    );
\FPU_CNV0_A_reg[16]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \FPU_CNV0_A_reg[8]_i_13_n_0\,
      CI_TOP => '0',
      CO(7) => \FPU_CNV0_A_reg[16]_i_12_n_0\,
      CO(6) => \FPU_CNV0_A_reg[16]_i_12_n_1\,
      CO(5) => \FPU_CNV0_A_reg[16]_i_12_n_2\,
      CO(4) => \FPU_CNV0_A_reg[16]_i_12_n_3\,
      CO(3) => \FPU_CNV0_A_reg[16]_i_12_n_4\,
      CO(2) => \FPU_CNV0_A_reg[16]_i_12_n_5\,
      CO(1) => \FPU_CNV0_A_reg[16]_i_12_n_6\,
      CO(0) => \FPU_CNV0_A_reg[16]_i_12_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => Int32toUint3200_in(16 downto 9),
      S(7) => \FPU_CNV0_A[16]_i_13_n_0\,
      S(6) => \FPU_CNV0_A[16]_i_14_n_0\,
      S(5) => \FPU_CNV0_A[16]_i_15_n_0\,
      S(4) => \FPU_CNV0_A[16]_i_16_n_0\,
      S(3) => \FPU_CNV0_A[16]_i_17_n_0\,
      S(2) => \FPU_CNV0_A[16]_i_18_n_0\,
      S(1) => \FPU_CNV0_A[16]_i_19_n_0\,
      S(0) => \FPU_CNV0_A[16]_i_20_n_0\
    );
\FPU_CNV0_A_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \FPU_CNV0_A_reg[8]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \FPU_CNV0_A_reg[16]_i_2_n_0\,
      CO(6) => \FPU_CNV0_A_reg[16]_i_2_n_1\,
      CO(5) => \FPU_CNV0_A_reg[16]_i_2_n_2\,
      CO(4) => \FPU_CNV0_A_reg[16]_i_2_n_3\,
      CO(3) => \FPU_CNV0_A_reg[16]_i_2_n_4\,
      CO(2) => \FPU_CNV0_A_reg[16]_i_2_n_5\,
      CO(1) => \FPU_CNV0_A_reg[16]_i_2_n_6\,
      CO(0) => \FPU_CNV0_A_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => Int32toUint320(16 downto 9),
      S(7) => \FPU_CNV0_A[16]_i_4_n_0\,
      S(6) => \FPU_CNV0_A[16]_i_5_n_0\,
      S(5) => \FPU_CNV0_A[16]_i_6_n_0\,
      S(4) => \FPU_CNV0_A[16]_i_7_n_0\,
      S(3) => \FPU_CNV0_A[16]_i_8_n_0\,
      S(2) => \FPU_CNV0_A[16]_i_9_n_0\,
      S(1) => \FPU_CNV0_A[16]_i_10_n_0\,
      S(0) => \FPU_CNV0_A[16]_i_11_n_0\
    );
\FPU_CNV0_A_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[17]_i_1_n_0\,
      Q => FPU_CNV0_A(17),
      R => '0'
    );
\FPU_CNV0_A_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[18]_i_1_n_0\,
      Q => FPU_CNV0_A(18),
      R => '0'
    );
\FPU_CNV0_A_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[19]_i_1_n_0\,
      Q => FPU_CNV0_A(19),
      R => '0'
    );
\FPU_CNV0_A_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[1]_i_1_n_0\,
      Q => FPU_CNV0_A(1),
      R => '0'
    );
\FPU_CNV0_A_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[20]_i_1_n_0\,
      Q => FPU_CNV0_A(20),
      R => '0'
    );
\FPU_CNV0_A_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[21]_i_1_n_0\,
      Q => FPU_CNV0_A(21),
      R => '0'
    );
\FPU_CNV0_A_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[22]_i_1_n_0\,
      Q => FPU_CNV0_A(22),
      R => '0'
    );
\FPU_CNV0_A_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[23]_i_1_n_0\,
      Q => FPU_CNV0_A(23),
      R => '0'
    );
\FPU_CNV0_A_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[24]_i_1_n_0\,
      Q => FPU_CNV0_A(24),
      R => '0'
    );
\FPU_CNV0_A_reg[24]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \FPU_CNV0_A_reg[16]_i_12_n_0\,
      CI_TOP => '0',
      CO(7) => \FPU_CNV0_A_reg[24]_i_12_n_0\,
      CO(6) => \FPU_CNV0_A_reg[24]_i_12_n_1\,
      CO(5) => \FPU_CNV0_A_reg[24]_i_12_n_2\,
      CO(4) => \FPU_CNV0_A_reg[24]_i_12_n_3\,
      CO(3) => \FPU_CNV0_A_reg[24]_i_12_n_4\,
      CO(2) => \FPU_CNV0_A_reg[24]_i_12_n_5\,
      CO(1) => \FPU_CNV0_A_reg[24]_i_12_n_6\,
      CO(0) => \FPU_CNV0_A_reg[24]_i_12_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => Int32toUint3200_in(24 downto 17),
      S(7) => \FPU_CNV0_A[24]_i_13_n_0\,
      S(6) => \FPU_CNV0_A[24]_i_14_n_0\,
      S(5) => \FPU_CNV0_A[24]_i_15_n_0\,
      S(4) => \FPU_CNV0_A[24]_i_16_n_0\,
      S(3) => \FPU_CNV0_A[24]_i_17_n_0\,
      S(2) => \FPU_CNV0_A[24]_i_18_n_0\,
      S(1) => \FPU_CNV0_A[24]_i_19_n_0\,
      S(0) => \FPU_CNV0_A[24]_i_20_n_0\
    );
\FPU_CNV0_A_reg[24]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \FPU_CNV0_A_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \FPU_CNV0_A_reg[24]_i_2_n_0\,
      CO(6) => \FPU_CNV0_A_reg[24]_i_2_n_1\,
      CO(5) => \FPU_CNV0_A_reg[24]_i_2_n_2\,
      CO(4) => \FPU_CNV0_A_reg[24]_i_2_n_3\,
      CO(3) => \FPU_CNV0_A_reg[24]_i_2_n_4\,
      CO(2) => \FPU_CNV0_A_reg[24]_i_2_n_5\,
      CO(1) => \FPU_CNV0_A_reg[24]_i_2_n_6\,
      CO(0) => \FPU_CNV0_A_reg[24]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => Int32toUint320(24 downto 17),
      S(7) => \FPU_CNV0_A[24]_i_4_n_0\,
      S(6) => \FPU_CNV0_A[24]_i_5_n_0\,
      S(5) => \FPU_CNV0_A[24]_i_6_n_0\,
      S(4) => \FPU_CNV0_A[24]_i_7_n_0\,
      S(3) => \FPU_CNV0_A[24]_i_8_n_0\,
      S(2) => \FPU_CNV0_A[24]_i_9_n_0\,
      S(1) => \FPU_CNV0_A[24]_i_10_n_0\,
      S(0) => \FPU_CNV0_A[24]_i_11_n_0\
    );
\FPU_CNV0_A_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[25]_i_1_n_0\,
      Q => FPU_CNV0_A(25),
      R => '0'
    );
\FPU_CNV0_A_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[26]_i_1_n_0\,
      Q => FPU_CNV0_A(26),
      R => '0'
    );
\FPU_CNV0_A_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[27]_i_1_n_0\,
      Q => FPU_CNV0_A(27),
      R => '0'
    );
\FPU_CNV0_A_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[28]_i_1_n_0\,
      Q => FPU_CNV0_A(28),
      R => '0'
    );
\FPU_CNV0_A_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[29]_i_1_n_0\,
      Q => FPU_CNV0_A(29),
      R => '0'
    );
\FPU_CNV0_A_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[2]_i_1_n_0\,
      Q => FPU_CNV0_A(2),
      R => '0'
    );
\FPU_CNV0_A_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[30]_i_1_n_0\,
      Q => FPU_CNV0_A(30),
      R => '0'
    );
\FPU_CNV0_A_reg[30]_i_10\: unisim.vcomponents.CARRY8
     port map (
      CI => \FPU_CNV0_A_reg[24]_i_12_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_FPU_CNV0_A_reg[30]_i_10_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \FPU_CNV0_A_reg[30]_i_10_n_3\,
      CO(3) => \FPU_CNV0_A_reg[30]_i_10_n_4\,
      CO(2) => \FPU_CNV0_A_reg[30]_i_10_n_5\,
      CO(1) => \FPU_CNV0_A_reg[30]_i_10_n_6\,
      CO(0) => \FPU_CNV0_A_reg[30]_i_10_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_FPU_CNV0_A_reg[30]_i_10_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => Int32toUint3200_in(30 downto 25),
      S(7 downto 6) => B"00",
      S(5) => \FPU_CNV0_A[30]_i_11_n_0\,
      S(4) => \FPU_CNV0_A[30]_i_12_n_0\,
      S(3) => \FPU_CNV0_A[30]_i_13_n_0\,
      S(2) => \FPU_CNV0_A[30]_i_14_n_0\,
      S(1) => \FPU_CNV0_A[30]_i_15_n_0\,
      S(0) => \FPU_CNV0_A[30]_i_16_n_0\
    );
\FPU_CNV0_A_reg[30]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \FPU_CNV0_A_reg[24]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_FPU_CNV0_A_reg[30]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \FPU_CNV0_A_reg[30]_i_2_n_3\,
      CO(3) => \FPU_CNV0_A_reg[30]_i_2_n_4\,
      CO(2) => \FPU_CNV0_A_reg[30]_i_2_n_5\,
      CO(1) => \FPU_CNV0_A_reg[30]_i_2_n_6\,
      CO(0) => \FPU_CNV0_A_reg[30]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_FPU_CNV0_A_reg[30]_i_2_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => Int32toUint320(30 downto 25),
      S(7 downto 6) => B"00",
      S(5) => \FPU_CNV0_A[30]_i_4_n_0\,
      S(4) => \FPU_CNV0_A[30]_i_5_n_0\,
      S(3) => \FPU_CNV0_A[30]_i_6_n_0\,
      S(2) => \FPU_CNV0_A[30]_i_7_n_0\,
      S(1) => \FPU_CNV0_A[30]_i_8_n_0\,
      S(0) => \FPU_CNV0_A[30]_i_9_n_0\
    );
\FPU_CNV0_A_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[3]_i_1_n_0\,
      Q => FPU_CNV0_A(3),
      R => '0'
    );
\FPU_CNV0_A_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[4]_i_1_n_0\,
      Q => FPU_CNV0_A(4),
      R => '0'
    );
\FPU_CNV0_A_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[5]_i_1_n_0\,
      Q => FPU_CNV0_A(5),
      R => '0'
    );
\FPU_CNV0_A_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[6]_i_1_n_0\,
      Q => FPU_CNV0_A(6),
      R => '0'
    );
\FPU_CNV0_A_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[7]_i_1_n_0\,
      Q => FPU_CNV0_A(7),
      R => '0'
    );
\FPU_CNV0_A_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[8]_i_1_n_0\,
      Q => FPU_CNV0_A(8),
      R => '0'
    );
\FPU_CNV0_A_reg[8]_i_13\: unisim.vcomponents.CARRY8
     port map (
      CI => \FPU_CNV0_A[8]_i_14_n_0\,
      CI_TOP => '0',
      CO(7) => \FPU_CNV0_A_reg[8]_i_13_n_0\,
      CO(6) => \FPU_CNV0_A_reg[8]_i_13_n_1\,
      CO(5) => \FPU_CNV0_A_reg[8]_i_13_n_2\,
      CO(4) => \FPU_CNV0_A_reg[8]_i_13_n_3\,
      CO(3) => \FPU_CNV0_A_reg[8]_i_13_n_4\,
      CO(2) => \FPU_CNV0_A_reg[8]_i_13_n_5\,
      CO(1) => \FPU_CNV0_A_reg[8]_i_13_n_6\,
      CO(0) => \FPU_CNV0_A_reg[8]_i_13_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => Int32toUint3200_in(8 downto 1),
      S(7) => \FPU_CNV0_A[8]_i_15_n_0\,
      S(6) => \FPU_CNV0_A[8]_i_16_n_0\,
      S(5) => \FPU_CNV0_A[8]_i_17_n_0\,
      S(4) => \FPU_CNV0_A[8]_i_18_n_0\,
      S(3) => \FPU_CNV0_A[8]_i_19_n_0\,
      S(2) => \FPU_CNV0_A[8]_i_20_n_0\,
      S(1) => \FPU_CNV0_A[8]_i_21_n_0\,
      S(0) => \FPU_CNV0_A[8]_i_22_n_0\
    );
\FPU_CNV0_A_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \FPU_CNV0_A[8]_i_4_n_0\,
      CI_TOP => '0',
      CO(7) => \FPU_CNV0_A_reg[8]_i_2_n_0\,
      CO(6) => \FPU_CNV0_A_reg[8]_i_2_n_1\,
      CO(5) => \FPU_CNV0_A_reg[8]_i_2_n_2\,
      CO(4) => \FPU_CNV0_A_reg[8]_i_2_n_3\,
      CO(3) => \FPU_CNV0_A_reg[8]_i_2_n_4\,
      CO(2) => \FPU_CNV0_A_reg[8]_i_2_n_5\,
      CO(1) => \FPU_CNV0_A_reg[8]_i_2_n_6\,
      CO(0) => \FPU_CNV0_A_reg[8]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => Int32toUint320(8 downto 1),
      S(7) => \FPU_CNV0_A[8]_i_5_n_0\,
      S(6) => \FPU_CNV0_A[8]_i_6_n_0\,
      S(5) => \FPU_CNV0_A[8]_i_7_n_0\,
      S(4) => \FPU_CNV0_A[8]_i_8_n_0\,
      S(3) => \FPU_CNV0_A[8]_i_9_n_0\,
      S(2) => \FPU_CNV0_A[8]_i_10_n_0\,
      S(1) => \FPU_CNV0_A[8]_i_11_n_0\,
      S(0) => \FPU_CNV0_A[8]_i_12_n_0\
    );
\FPU_CNV0_A_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[9]_i_1_n_0\,
      Q => FPU_CNV0_A(9),
      R => '0'
    );
FPU_CNV0_GO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => PixelXYFIFO_PushElement,
      I1 => \^barycentricconvertcurrentstate_reg_0\,
      O => FPU_CNV0_GO_i_1_n_0
    );
FPU_CNV0_GO_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_GO_i_1_n_0,
      Q => FPU_CNV0_GO,
      R => '0'
    );
\FPU_CNV1_A_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(0),
      Q => FPU_CNV1_A(0),
      R => '0'
    );
\FPU_CNV1_A_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(10),
      Q => FPU_CNV1_A(10),
      R => '0'
    );
\FPU_CNV1_A_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(11),
      Q => FPU_CNV1_A(11),
      R => '0'
    );
\FPU_CNV1_A_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(12),
      Q => FPU_CNV1_A(12),
      R => '0'
    );
\FPU_CNV1_A_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(13),
      Q => FPU_CNV1_A(13),
      R => '0'
    );
\FPU_CNV1_A_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(14),
      Q => FPU_CNV1_A(14),
      R => '0'
    );
\FPU_CNV1_A_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(15),
      Q => FPU_CNV1_A(15),
      R => '0'
    );
\FPU_CNV1_A_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(16),
      Q => FPU_CNV1_A(16),
      R => '0'
    );
\FPU_CNV1_A_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(17),
      Q => FPU_CNV1_A(17),
      R => '0'
    );
\FPU_CNV1_A_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(18),
      Q => FPU_CNV1_A(18),
      R => '0'
    );
\FPU_CNV1_A_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(19),
      Q => FPU_CNV1_A(19),
      R => '0'
    );
\FPU_CNV1_A_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(1),
      Q => FPU_CNV1_A(1),
      R => '0'
    );
\FPU_CNV1_A_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(20),
      Q => FPU_CNV1_A(20),
      R => '0'
    );
\FPU_CNV1_A_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(21),
      Q => FPU_CNV1_A(21),
      R => '0'
    );
\FPU_CNV1_A_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(22),
      Q => FPU_CNV1_A(22),
      R => '0'
    );
\FPU_CNV1_A_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(23),
      Q => FPU_CNV1_A(23),
      R => '0'
    );
\FPU_CNV1_A_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(24),
      Q => FPU_CNV1_A(24),
      R => '0'
    );
\FPU_CNV1_A_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(25),
      Q => FPU_CNV1_A(25),
      R => '0'
    );
\FPU_CNV1_A_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(26),
      Q => FPU_CNV1_A(26),
      R => '0'
    );
\FPU_CNV1_A_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(27),
      Q => FPU_CNV1_A(27),
      R => '0'
    );
\FPU_CNV1_A_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(28),
      Q => FPU_CNV1_A(28),
      R => '0'
    );
\FPU_CNV1_A_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(29),
      Q => FPU_CNV1_A(29),
      R => '0'
    );
\FPU_CNV1_A_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(2),
      Q => FPU_CNV1_A(2),
      R => '0'
    );
\FPU_CNV1_A_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(30),
      Q => FPU_CNV1_A(30),
      R => '0'
    );
\FPU_CNV1_A_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(3),
      Q => FPU_CNV1_A(3),
      R => '0'
    );
\FPU_CNV1_A_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(4),
      Q => FPU_CNV1_A(4),
      R => '0'
    );
\FPU_CNV1_A_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(5),
      Q => FPU_CNV1_A(5),
      R => '0'
    );
\FPU_CNV1_A_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(6),
      Q => FPU_CNV1_A(6),
      R => '0'
    );
\FPU_CNV1_A_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(7),
      Q => FPU_CNV1_A(7),
      R => '0'
    );
\FPU_CNV1_A_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(8),
      Q => FPU_CNV1_A(8),
      R => '0'
    );
\FPU_CNV1_A_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelDepth(9),
      Q => FPU_CNV1_A(9),
      R => '0'
    );
FPU_CNV1_GO_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^shiftconvertzcurrentstate_reg_0\,
      Q => FPU_CNV1_GO,
      R => '0'
    );
\FPU_MUL_A_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(0),
      Q => FPU_MUL_A(0),
      R => '0'
    );
\FPU_MUL_A_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(10),
      Q => FPU_MUL_A(10),
      R => '0'
    );
\FPU_MUL_A_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(11),
      Q => FPU_MUL_A(11),
      R => '0'
    );
\FPU_MUL_A_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(12),
      Q => FPU_MUL_A(12),
      R => '0'
    );
\FPU_MUL_A_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(13),
      Q => FPU_MUL_A(13),
      R => '0'
    );
\FPU_MUL_A_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(14),
      Q => FPU_MUL_A(14),
      R => '0'
    );
\FPU_MUL_A_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(15),
      Q => FPU_MUL_A(15),
      R => '0'
    );
\FPU_MUL_A_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(16),
      Q => FPU_MUL_A(16),
      R => '0'
    );
\FPU_MUL_A_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(17),
      Q => FPU_MUL_A(17),
      R => '0'
    );
\FPU_MUL_A_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(18),
      Q => FPU_MUL_A(18),
      R => '0'
    );
\FPU_MUL_A_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(19),
      Q => FPU_MUL_A(19),
      R => '0'
    );
\FPU_MUL_A_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(1),
      Q => FPU_MUL_A(1),
      R => '0'
    );
\FPU_MUL_A_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(20),
      Q => FPU_MUL_A(20),
      R => '0'
    );
\FPU_MUL_A_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(21),
      Q => FPU_MUL_A(21),
      R => '0'
    );
\FPU_MUL_A_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(22),
      Q => FPU_MUL_A(22),
      R => '0'
    );
\FPU_MUL_A_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(23),
      Q => FPU_MUL_A(23),
      R => '0'
    );
\FPU_MUL_A_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(24),
      Q => FPU_MUL_A(24),
      R => '0'
    );
\FPU_MUL_A_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(25),
      Q => FPU_MUL_A(25),
      R => '0'
    );
\FPU_MUL_A_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(26),
      Q => FPU_MUL_A(26),
      R => '0'
    );
\FPU_MUL_A_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(27),
      Q => FPU_MUL_A(27),
      R => '0'
    );
\FPU_MUL_A_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(28),
      Q => FPU_MUL_A(28),
      R => '0'
    );
\FPU_MUL_A_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(29),
      Q => FPU_MUL_A(29),
      R => '0'
    );
\FPU_MUL_A_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(2),
      Q => FPU_MUL_A(2),
      R => '0'
    );
\FPU_MUL_A_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(30),
      Q => FPU_MUL_A(30),
      R => '0'
    );
\FPU_MUL_A_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(31),
      Q => FPU_MUL_A(31),
      R => '0'
    );
\FPU_MUL_A_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(3),
      Q => FPU_MUL_A(3),
      R => '0'
    );
\FPU_MUL_A_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(4),
      Q => FPU_MUL_A(4),
      R => '0'
    );
\FPU_MUL_A_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(5),
      Q => FPU_MUL_A(5),
      R => '0'
    );
\FPU_MUL_A_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(6),
      Q => FPU_MUL_A(6),
      R => '0'
    );
\FPU_MUL_A_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(7),
      Q => FPU_MUL_A(7),
      R => '0'
    );
\FPU_MUL_A_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(8),
      Q => FPU_MUL_A(8),
      R => '0'
    );
\FPU_MUL_A_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \currentTriData_reg[BarycentricInverse]\(9),
      Q => FPU_MUL_A(9),
      R => '0'
    );
\FPU_MUL_B_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(0),
      Q => FPU_MUL_B(0),
      R => '0'
    );
\FPU_MUL_B_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(10),
      Q => FPU_MUL_B(10),
      R => '0'
    );
\FPU_MUL_B_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(11),
      Q => FPU_MUL_B(11),
      R => '0'
    );
\FPU_MUL_B_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(12),
      Q => FPU_MUL_B(12),
      R => '0'
    );
\FPU_MUL_B_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(13),
      Q => FPU_MUL_B(13),
      R => '0'
    );
\FPU_MUL_B_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(14),
      Q => FPU_MUL_B(14),
      R => '0'
    );
\FPU_MUL_B_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(15),
      Q => FPU_MUL_B(15),
      R => '0'
    );
\FPU_MUL_B_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(16),
      Q => FPU_MUL_B(16),
      R => '0'
    );
\FPU_MUL_B_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(17),
      Q => FPU_MUL_B(17),
      R => '0'
    );
\FPU_MUL_B_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(18),
      Q => FPU_MUL_B(18),
      R => '0'
    );
\FPU_MUL_B_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(19),
      Q => FPU_MUL_B(19),
      R => '0'
    );
\FPU_MUL_B_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(1),
      Q => FPU_MUL_B(1),
      R => '0'
    );
\FPU_MUL_B_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(20),
      Q => FPU_MUL_B(20),
      R => '0'
    );
\FPU_MUL_B_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(21),
      Q => FPU_MUL_B(21),
      R => '0'
    );
\FPU_MUL_B_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(22),
      Q => FPU_MUL_B(22),
      R => '0'
    );
\FPU_MUL_B_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(23),
      Q => FPU_MUL_B(23),
      R => '0'
    );
\FPU_MUL_B_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(24),
      Q => FPU_MUL_B(24),
      R => '0'
    );
\FPU_MUL_B_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(25),
      Q => FPU_MUL_B(25),
      R => '0'
    );
\FPU_MUL_B_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(26),
      Q => FPU_MUL_B(26),
      R => '0'
    );
\FPU_MUL_B_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(27),
      Q => FPU_MUL_B(27),
      R => '0'
    );
\FPU_MUL_B_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(28),
      Q => FPU_MUL_B(28),
      R => '0'
    );
\FPU_MUL_B_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(29),
      Q => FPU_MUL_B(29),
      R => '0'
    );
\FPU_MUL_B_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(2),
      Q => FPU_MUL_B(2),
      R => '0'
    );
\FPU_MUL_B_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(30),
      Q => FPU_MUL_B(30),
      R => '0'
    );
\FPU_MUL_B_reg[31]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \signBitShiftReg_reg[0]_srl3_n_0\,
      Q => FPU_MUL_B(31),
      R => '0'
    );
\FPU_MUL_B_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(3),
      Q => FPU_MUL_B(3),
      R => '0'
    );
\FPU_MUL_B_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(4),
      Q => FPU_MUL_B(4),
      R => '0'
    );
\FPU_MUL_B_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(5),
      Q => FPU_MUL_B(5),
      R => '0'
    );
\FPU_MUL_B_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(6),
      Q => FPU_MUL_B(6),
      R => '0'
    );
\FPU_MUL_B_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(7),
      Q => FPU_MUL_B(7),
      R => '0'
    );
\FPU_MUL_B_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(8),
      Q => FPU_MUL_B(8),
      R => '0'
    );
\FPU_MUL_B_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV0_OUT(9),
      Q => FPU_MUL_B(9),
      R => '0'
    );
FPU_MUL_GO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \newMulWaveIsReady_reg_n_0_[0]\,
      I1 => \^barycentricnormalizationcurrentstate_reg_0\,
      O => FPU_MUL_GO_i_1_n_0
    );
FPU_MUL_GO_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_GO_i_1_n_0,
      Q => FPU_MUL_GO,
      R => '0'
    );
\FPU_SPEC_A_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(0),
      Q => FPU_SPEC_A(0),
      R => '0'
    );
\FPU_SPEC_A_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(10),
      Q => FPU_SPEC_A(10),
      R => '0'
    );
\FPU_SPEC_A_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(11),
      Q => FPU_SPEC_A(11),
      R => '0'
    );
\FPU_SPEC_A_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(12),
      Q => FPU_SPEC_A(12),
      R => '0'
    );
\FPU_SPEC_A_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(13),
      Q => FPU_SPEC_A(13),
      R => '0'
    );
\FPU_SPEC_A_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(14),
      Q => FPU_SPEC_A(14),
      R => '0'
    );
\FPU_SPEC_A_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(15),
      Q => FPU_SPEC_A(15),
      R => '0'
    );
\FPU_SPEC_A_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(16),
      Q => FPU_SPEC_A(16),
      R => '0'
    );
\FPU_SPEC_A_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(17),
      Q => FPU_SPEC_A(17),
      R => '0'
    );
\FPU_SPEC_A_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(18),
      Q => FPU_SPEC_A(18),
      R => '0'
    );
\FPU_SPEC_A_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(19),
      Q => FPU_SPEC_A(19),
      R => '0'
    );
\FPU_SPEC_A_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(1),
      Q => FPU_SPEC_A(1),
      R => '0'
    );
\FPU_SPEC_A_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(20),
      Q => FPU_SPEC_A(20),
      R => '0'
    );
\FPU_SPEC_A_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(21),
      Q => FPU_SPEC_A(21),
      R => '0'
    );
\FPU_SPEC_A_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(22),
      Q => FPU_SPEC_A(22),
      R => '0'
    );
\FPU_SPEC_A_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(23),
      Q => FPU_SPEC_A(23),
      R => '0'
    );
\FPU_SPEC_A_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(24),
      Q => FPU_SPEC_A(24),
      R => '0'
    );
\FPU_SPEC_A_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(25),
      Q => FPU_SPEC_A(25),
      R => '0'
    );
\FPU_SPEC_A_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(26),
      Q => FPU_SPEC_A(26),
      R => '0'
    );
\FPU_SPEC_A_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(27),
      Q => FPU_SPEC_A(27),
      R => '0'
    );
\FPU_SPEC_A_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(28),
      Q => FPU_SPEC_A(28),
      R => '0'
    );
\FPU_SPEC_A_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(29),
      Q => FPU_SPEC_A(29),
      R => '0'
    );
\FPU_SPEC_A_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(2),
      Q => FPU_SPEC_A(2),
      R => '0'
    );
\FPU_SPEC_A_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(30),
      Q => FPU_SPEC_A(30),
      R => '0'
    );
\FPU_SPEC_A_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(31),
      Q => FPU_SPEC_A(31),
      R => '0'
    );
\FPU_SPEC_A_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(3),
      Q => FPU_SPEC_A(3),
      R => '0'
    );
\FPU_SPEC_A_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(4),
      Q => FPU_SPEC_A(4),
      R => '0'
    );
\FPU_SPEC_A_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(5),
      Q => FPU_SPEC_A(5),
      R => '0'
    );
\FPU_SPEC_A_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(6),
      Q => FPU_SPEC_A(6),
      R => '0'
    );
\FPU_SPEC_A_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(7),
      Q => FPU_SPEC_A(7),
      R => '0'
    );
\FPU_SPEC_A_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(8),
      Q => FPU_SPEC_A(8),
      R => '0'
    );
\FPU_SPEC_A_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(9),
      Q => FPU_SPEC_A(9),
      R => '0'
    );
FPU_SPEC_GO_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \newRcpWaveIsReady_reg_n_0_[0]\,
      Q => FPU_SPEC_GO,
      R => '0'
    );
\FSM_sequential_currentState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFBA"
    )
        port map (
      I0 => \CMD_IsIdle122_out__0\,
      I1 => RASTOUT_FIFO_rd_data(64),
      I2 => RASTOUT_FIFO_rd_data(79),
      I3 => \currentState__0\(1),
      I4 => \currentState__0\(0),
      I5 => \currentState__0\(2),
      O => \FSM_sequential_currentState[0]_i_1_n_0\
    );
\FSM_sequential_currentState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => TRICACHE_PopTriangleSlot_i_5_n_0,
      I1 => \currentState__0\(1),
      I2 => \currentState__0\(0),
      I3 => \currentState__0\(2),
      O => \FSM_sequential_currentState[1]_i_1_n_0\
    );
\FSM_sequential_currentState_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentState(0),
      D => \FSM_sequential_currentState[0]_i_1_n_0\,
      Q => \currentState__0\(0),
      R => '0'
    );
\FSM_sequential_currentState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentState(0),
      D => \FSM_sequential_currentState[1]_i_1_n_0\,
      Q => \currentState__0\(1),
      R => '0'
    );
\FSM_sequential_currentState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => BarycentricBCFIFO_n_10,
      Q => \currentState__0\(2),
      R => '0'
    );
Interpolator: entity work.MainDesign_DepthInterpolator_0_0_FloatALU_Interpolator
     port map (
      D(16) => Interpolator_n_38,
      D(15) => Interpolator_n_39,
      D(14) => Interpolator_n_40,
      D(13) => Interpolator_n_41,
      D(12) => Interpolator_n_42,
      D(11) => Interpolator_n_43,
      D(10) => Interpolator_n_44,
      D(9) => Interpolator_n_45,
      D(8) => Interpolator_n_46,
      D(7) => Interpolator_n_47,
      D(6) => Interpolator_n_48,
      D(5) => Interpolator_n_49,
      D(4) => Interpolator_n_50,
      D(3) => Interpolator_n_51,
      D(2) => Interpolator_n_52,
      D(1) => Interpolator_n_53,
      D(0) => Interpolator_n_54,
      DI(2 downto 1) => \plusOp__3\(4 downto 3),
      DI(0) => GetRawExponent(25),
      \OADD_reg[0]\(0) => minusOp(0),
      \OADD_reg[0]_0\ => Interpolator_n_109,
      \OADD_reg[16]\(7) => Interpolator_n_93,
      \OADD_reg[16]\(6) => Interpolator_n_94,
      \OADD_reg[16]\(5) => Interpolator_n_95,
      \OADD_reg[16]\(4) => Interpolator_n_96,
      \OADD_reg[16]\(3) => Interpolator_n_97,
      \OADD_reg[16]\(2) => Interpolator_n_98,
      \OADD_reg[16]\(1) => Interpolator_n_99,
      \OADD_reg[16]\(0) => Interpolator_n_100,
      \OADD_reg[16]_0\(7) => Interpolator_n_118,
      \OADD_reg[16]_0\(6) => Interpolator_n_119,
      \OADD_reg[16]_0\(5) => Interpolator_n_120,
      \OADD_reg[16]_0\(4) => Interpolator_n_121,
      \OADD_reg[16]_0\(3) => Interpolator_n_122,
      \OADD_reg[16]_0\(2) => Interpolator_n_123,
      \OADD_reg[16]_0\(1) => Interpolator_n_124,
      \OADD_reg[16]_0\(0) => Interpolator_n_125,
      \OADD_reg[24]\(7 downto 6) => GetRawExponent(24 downto 23),
      \OADD_reg[24]\(5) => Interpolator_n_77,
      \OADD_reg[24]\(4) => Interpolator_n_78,
      \OADD_reg[24]\(3) => Interpolator_n_79,
      \OADD_reg[24]\(2) => Interpolator_n_80,
      \OADD_reg[24]\(1) => Interpolator_n_81,
      \OADD_reg[24]\(0) => Interpolator_n_82,
      \OADD_reg[30]\(7) => Interpolator_n_101,
      \OADD_reg[30]\(6) => Interpolator_n_102,
      \OADD_reg[30]\(5) => Interpolator_n_103,
      \OADD_reg[30]\(4) => Interpolator_n_104,
      \OADD_reg[30]\(3) => Interpolator_n_105,
      \OADD_reg[30]\(2) => Interpolator_n_106,
      \OADD_reg[30]\(1) => Interpolator_n_107,
      \OADD_reg[30]\(0) => Interpolator_n_108,
      \OADD_reg[8]\(7) => Interpolator_n_85,
      \OADD_reg[8]\(6) => Interpolator_n_86,
      \OADD_reg[8]\(5) => Interpolator_n_87,
      \OADD_reg[8]\(4) => Interpolator_n_88,
      \OADD_reg[8]\(3) => Interpolator_n_89,
      \OADD_reg[8]\(2) => Interpolator_n_90,
      \OADD_reg[8]\(1) => Interpolator_n_91,
      \OADD_reg[8]\(0) => Interpolator_n_92,
      \OADD_reg[8]_0\(7) => Interpolator_n_110,
      \OADD_reg[8]_0\(6) => Interpolator_n_111,
      \OADD_reg[8]_0\(5) => Interpolator_n_112,
      \OADD_reg[8]_0\(4) => Interpolator_n_113,
      \OADD_reg[8]_0\(3) => Interpolator_n_114,
      \OADD_reg[8]_0\(2) => Interpolator_n_115,
      \OADD_reg[8]_0\(1) => Interpolator_n_116,
      \OADD_reg[8]_0\(0) => Interpolator_n_117,
      Q(31 downto 0) => OINTERP(31 downto 0),
      S(5) => Interpolator_n_0,
      S(4) => Interpolator_n_1,
      S(3) => Interpolator_n_2,
      S(2) => Interpolator_n_3,
      S(1) => GetRawExponent(26),
      S(0) => Interpolator_n_5,
      SR(0) => GetFloatIsDenorm,
      clk => clk,
      \interpBarycentrics1_reg[16]\(16) => Interpolator_n_55,
      \interpBarycentrics1_reg[16]\(15) => Interpolator_n_56,
      \interpBarycentrics1_reg[16]\(14) => Interpolator_n_57,
      \interpBarycentrics1_reg[16]\(13) => Interpolator_n_58,
      \interpBarycentrics1_reg[16]\(12) => Interpolator_n_59,
      \interpBarycentrics1_reg[16]\(11) => Interpolator_n_60,
      \interpBarycentrics1_reg[16]\(10) => Interpolator_n_61,
      \interpBarycentrics1_reg[16]\(9) => Interpolator_n_62,
      \interpBarycentrics1_reg[16]\(8) => Interpolator_n_63,
      \interpBarycentrics1_reg[16]\(7) => Interpolator_n_64,
      \interpBarycentrics1_reg[16]\(6) => Interpolator_n_65,
      \interpBarycentrics1_reg[16]\(5) => Interpolator_n_66,
      \interpBarycentrics1_reg[16]\(4) => Interpolator_n_67,
      \interpBarycentrics1_reg[16]\(3) => Interpolator_n_68,
      \interpBarycentrics1_reg[16]\(2) => Interpolator_n_69,
      \interpBarycentrics1_reg[16]\(1) => Interpolator_n_70,
      \interpBarycentrics1_reg[16]\(0) => Interpolator_n_71,
      interpGoSignal => interpGoSignal,
      \interpInputB_reg[16]\(16 downto 0) => interpBarycentrics0(16 downto 0),
      \interpInputC_reg[0]\ => \^interpolatordrivercurrentstate_reg_0\,
      \interpInputC_reg[16]\(33 downto 17) => FPU_MUL_OUT(16 downto 0),
      \interpInputC_reg[16]\(16 downto 0) => p_1_in(16 downto 0),
      \mulEarlyOutBypass0_reg[31]\(31 downto 0) => interpInputB(31 downto 0),
      \mulEarlyOutBypass0_reg[31]_0\(31 downto 0) => interpInputAttr10(31 downto 0),
      \mulEarlyOutBypass0_reg[31]_1\(31 downto 0) => interpInputC(31 downto 0),
      \mulEarlyOutBypass0_reg[31]_2\(31 downto 0) => interpInputAttr20(31 downto 0),
      \pipelinedAttr0_reg[8][31]__0_0\(31 downto 0) => \currentTriData_reg[InvW0]\(31 downto 0),
      \pipelinedAttr0_reg[8][31]__0_1\(31 downto 0) => \currentTriData_reg[Z0]\(31 downto 0)
    );
PixelXYFIFO: entity work.MainDesign_DepthInterpolator_0_0_SimpleFIFO
     port map (
      \CurrentSize_reg[2]_0\ => PixelXYFIFO_n_42,
      \CurrentSize_reg[3]_0\(0) => \^dbg_idlevector\(8),
      D(9 downto 0) => p_0_in(9 downto 0),
      DBG_IdleVector(0) => \^dbg_idlevector\(7),
      \DEPTH_PosY_reg[9]\ => \^depthtestdrivercurrentstate_reg_0\,
      DOA(1) => PixelXYFIFO_n_0,
      DOA(0) => PixelXYFIFO_n_1,
      DOB(1) => PixelXYFIFO_n_2,
      DOB(0) => PixelXYFIFO_n_3,
      DOC(1) => PixelXYFIFO_n_8,
      DOC(0) => PixelXYFIFO_n_9,
      DOD(1) => PixelXYFIFO_n_10,
      DOD(0) => PixelXYFIFO_n_11,
      DOE(1) => PixelXYFIFO_n_12,
      DOE(0) => PixelXYFIFO_n_13,
      DOF(1) => PixelXYFIFO_n_14,
      DOF(0) => PixelXYFIFO_n_15,
      DOG(1) => PixelXYFIFO_n_16,
      DOG(0) => PixelXYFIFO_n_17,
      FIFO_IsFull => FIFO_IsFull,
      \FIFO_NextElementDataRd__0\(9 downto 0) => \FIFO_NextElementDataRd__0\(25 downto 16),
      PixelXYFIFO_PopElement => PixelXYFIFO_PopElement,
      PixelXYFIFO_PushElement => PixelXYFIFO_PushElement,
      Q(31 downto 0) => PixelXYFIFO_InNewData(31 downto 0),
      clk => clk,
      clk_0(1) => PixelXYFIFO_n_4,
      clk_0(0) => PixelXYFIFO_n_5,
      clk_1(1) => PixelXYFIFO_n_6,
      clk_1(0) => PixelXYFIFO_n_7,
      clk_2(1) => PixelXYFIFO_n_18,
      clk_2(0) => PixelXYFIFO_n_19,
      clk_3(1) => PixelXYFIFO_n_30,
      clk_3(0) => PixelXYFIFO_n_31,
      lastCyclePosY(9 downto 0) => lastCyclePosY(9 downto 0),
      \lastCyclePosY_reg[9]\(9) => PixelXYFIFO_n_45,
      \lastCyclePosY_reg[9]\(8) => PixelXYFIFO_n_46,
      \lastCyclePosY_reg[9]\(7) => PixelXYFIFO_n_47,
      \lastCyclePosY_reg[9]\(6) => PixelXYFIFO_n_48,
      \lastCyclePosY_reg[9]\(5) => PixelXYFIFO_n_49,
      \lastCyclePosY_reg[9]\(4) => PixelXYFIFO_n_50,
      \lastCyclePosY_reg[9]\(3) => PixelXYFIFO_n_51,
      \lastCyclePosY_reg[9]\(2) => PixelXYFIFO_n_52,
      \lastCyclePosY_reg[9]\(1) => PixelXYFIFO_n_53,
      \lastCyclePosY_reg[9]\(0) => PixelXYFIFO_n_54,
      \passedPixelXYShiftReg_reg[9]\(9 downto 0) => \passedPixelXYShiftReg_reg[9]\(9 downto 0)
    );
\PixelXYFIFO_InNewData_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(64),
      Q => PixelXYFIFO_InNewData(0),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(74),
      Q => PixelXYFIFO_InNewData(10),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(75),
      Q => PixelXYFIFO_InNewData(11),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(76),
      Q => PixelXYFIFO_InNewData(12),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(77),
      Q => PixelXYFIFO_InNewData(13),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(78),
      Q => PixelXYFIFO_InNewData(14),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(79),
      Q => PixelXYFIFO_InNewData(15),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(80),
      Q => PixelXYFIFO_InNewData(16),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(81),
      Q => PixelXYFIFO_InNewData(17),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(82),
      Q => PixelXYFIFO_InNewData(18),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(83),
      Q => PixelXYFIFO_InNewData(19),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(65),
      Q => PixelXYFIFO_InNewData(1),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(84),
      Q => PixelXYFIFO_InNewData(20),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(85),
      Q => PixelXYFIFO_InNewData(21),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(86),
      Q => PixelXYFIFO_InNewData(22),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(87),
      Q => PixelXYFIFO_InNewData(23),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(88),
      Q => PixelXYFIFO_InNewData(24),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(89),
      Q => PixelXYFIFO_InNewData(25),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(90),
      Q => PixelXYFIFO_InNewData(26),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(91),
      Q => PixelXYFIFO_InNewData(27),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(92),
      Q => PixelXYFIFO_InNewData(28),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(93),
      Q => PixelXYFIFO_InNewData(29),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(66),
      Q => PixelXYFIFO_InNewData(2),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(94),
      Q => PixelXYFIFO_InNewData(30),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(95),
      Q => PixelXYFIFO_InNewData(31),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(67),
      Q => PixelXYFIFO_InNewData(3),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(68),
      Q => PixelXYFIFO_InNewData(4),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(69),
      Q => PixelXYFIFO_InNewData(5),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(70),
      Q => PixelXYFIFO_InNewData(6),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(71),
      Q => PixelXYFIFO_InNewData(7),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(72),
      Q => PixelXYFIFO_InNewData(8),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => RASTOUT_FIFO_rd_data(73),
      Q => PixelXYFIFO_InNewData(9),
      R => '0'
    );
PixelXYFIFO_PopElement_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \newDepthTestWaveIsReady_reg_n_0_[0]\,
      Q => PixelXYFIFO_PopElement,
      R => '0'
    );
PixelXYFIFO_PushElement_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => BarycentricBCFIFO_n_0,
      Q => PixelXYFIFO_PushElement,
      R => TRICACHE_PopTriangleSlot_i_1_n_0
    );
STATE_ConsumeStateSlot_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^dbg_idlevector\(5),
      I1 => \^dbg_idlevector\(0),
      I2 => \^dbg_idlevector\(3),
      I3 => \^dbg_idlevector\(4),
      O => STATE_ConsumeStateSlot_i_4_n_0
    );
STATE_ConsumeStateSlot_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => BarycentricBCFIFO_n_8,
      Q => STATE_ConsumeStateSlot,
      R => TRICACHE_PopTriangleSlot_i_1_n_0
    );
\STAT_CurrentDrawEventID_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(0),
      Q => STAT_CurrentDrawEventID(0),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(10),
      Q => STAT_CurrentDrawEventID(10),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(11),
      Q => STAT_CurrentDrawEventID(11),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(12),
      Q => STAT_CurrentDrawEventID(12),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(13),
      Q => STAT_CurrentDrawEventID(13),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(14),
      Q => STAT_CurrentDrawEventID(14),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(15),
      Q => STAT_CurrentDrawEventID(15),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(1),
      Q => STAT_CurrentDrawEventID(1),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(2),
      Q => STAT_CurrentDrawEventID(2),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(3),
      Q => STAT_CurrentDrawEventID(3),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(4),
      Q => STAT_CurrentDrawEventID(4),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(5),
      Q => STAT_CurrentDrawEventID(5),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(6),
      Q => STAT_CurrentDrawEventID(6),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(7),
      Q => STAT_CurrentDrawEventID(7),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(8),
      Q => STAT_CurrentDrawEventID(8),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => currentDrawEventID(9),
      Q => STAT_CurrentDrawEventID(9),
      R => '0'
    );
TRICACHE_PopTriangleSlot_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \currentState__0\(2),
      I1 => \currentState__0\(0),
      O => TRICACHE_PopTriangleSlot_i_1_n_0
    );
TRICACHE_PopTriangleSlot_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RASTOUT_FIFO_rd_data(79),
      I1 => \CMD_IsIdle122_out__0\,
      O => TRICACHE_PopTriangleSlot_i_5_n_0
    );
TRICACHE_PopTriangleSlot_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => BarycentricBCFIFO_n_6,
      Q => TRICACHE_PopTriangleSlot,
      R => TRICACHE_PopTriangleSlot_i_1_n_0
    );
barycentricConvertCurrentState_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^barycentricconvertcurrentstate_reg_0\,
      I1 => PixelXYFIFO_PushElement,
      O => barycentricConvertCurrentState_i_1_n_0
    );
barycentricConvertCurrentState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricConvertCurrentState_i_1_n_0,
      Q => \^barycentricconvertcurrentstate_reg_0\,
      R => '0'
    );
barycentricConvertIsIdle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => newMulWaveIsReady(0),
      I1 => \newMulWaveIsReady_reg_n_0_[0]\,
      I2 => newMulWaveIsReady(1),
      I3 => \^barycentricconvertcurrentstate_reg_0\,
      I4 => PixelXYFIFO_PushElement,
      O => barycentricConvertIsIdle_i_1_n_0
    );
barycentricConvertIsIdle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricConvertIsIdle_i_1_n_0,
      Q => \^dbg_idlevector\(0),
      R => '0'
    );
barycentricNormalizationCurrentState_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^barycentricnormalizationcurrentstate_reg_0\,
      I1 => \newMulWaveIsReady_reg_n_0_[0]\,
      O => barycentricNormalizationCurrentState_i_1_n_0
    );
barycentricNormalizationCurrentState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricNormalizationCurrentState_i_1_n_0,
      Q => \^barycentricnormalizationcurrentstate_reg_0\,
      R => '0'
    );
barycentricNormalizationIsIdle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => barycentricNormalizationIsIdle_i_2_n_0,
      I1 => newInterpWaveIsReady1_in(4),
      I2 => newInterpWaveIsReady1_in(3),
      I3 => \^barycentricnormalizationcurrentstate_reg_0\,
      I4 => \newMulWaveIsReady_reg_n_0_[0]\,
      O => barycentricNormalizationIsIdle_i_1_n_0
    );
barycentricNormalizationIsIdle_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => newInterpWaveIsReady1_in(1),
      I1 => newInterpWaveIsReady1_in(2),
      I2 => \newInterpWaveIsReady_reg_n_0_[0]\,
      I3 => newInterpWaveIsReady1_in(0),
      O => barycentricNormalizationIsIdle_i_2_n_0
    );
barycentricNormalizationIsIdle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => barycentricNormalizationIsIdle_i_1_n_0,
      Q => \^dbg_idlevector\(1),
      R => '0'
    );
\currentDepthState_reg[ColorWritesEnabled]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(37),
      Q => \^dbg_currentdepthstencilstate\(37),
      R => '0'
    );
\currentDepthState_reg[DepthBias][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(5),
      Q => \^dbg_currentdepthstencilstate\(5),
      R => '0'
    );
\currentDepthState_reg[DepthBias][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(15),
      Q => \^dbg_currentdepthstencilstate\(15),
      R => '0'
    );
\currentDepthState_reg[DepthBias][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(16),
      Q => \^dbg_currentdepthstencilstate\(16),
      R => '0'
    );
\currentDepthState_reg[DepthBias][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(17),
      Q => \^dbg_currentdepthstencilstate\(17),
      R => '0'
    );
\currentDepthState_reg[DepthBias][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(18),
      Q => \^dbg_currentdepthstencilstate\(18),
      R => '0'
    );
\currentDepthState_reg[DepthBias][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(19),
      Q => \^dbg_currentdepthstencilstate\(19),
      R => '0'
    );
\currentDepthState_reg[DepthBias][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(20),
      Q => \^dbg_currentdepthstencilstate\(20),
      R => '0'
    );
\currentDepthState_reg[DepthBias][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(21),
      Q => \^dbg_currentdepthstencilstate\(21),
      R => '0'
    );
\currentDepthState_reg[DepthBias][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(22),
      Q => \^dbg_currentdepthstencilstate\(22),
      R => '0'
    );
\currentDepthState_reg[DepthBias][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(23),
      Q => \^dbg_currentdepthstencilstate\(23),
      R => '0'
    );
\currentDepthState_reg[DepthBias][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(24),
      Q => \^dbg_currentdepthstencilstate\(24),
      R => '0'
    );
\currentDepthState_reg[DepthBias][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(6),
      Q => \^dbg_currentdepthstencilstate\(6),
      R => '0'
    );
\currentDepthState_reg[DepthBias][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(25),
      Q => \^dbg_currentdepthstencilstate\(25),
      R => '0'
    );
\currentDepthState_reg[DepthBias][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(26),
      Q => \^dbg_currentdepthstencilstate\(26),
      R => '0'
    );
\currentDepthState_reg[DepthBias][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(27),
      Q => \^dbg_currentdepthstencilstate\(27),
      R => '0'
    );
\currentDepthState_reg[DepthBias][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(28),
      Q => \^dbg_currentdepthstencilstate\(28),
      R => '0'
    );
\currentDepthState_reg[DepthBias][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(29),
      Q => \^dbg_currentdepthstencilstate\(29),
      R => '0'
    );
\currentDepthState_reg[DepthBias][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(30),
      Q => \^dbg_currentdepthstencilstate\(30),
      R => '0'
    );
\currentDepthState_reg[DepthBias][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(31),
      Q => \^dbg_currentdepthstencilstate\(31),
      R => '0'
    );
\currentDepthState_reg[DepthBias][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(32),
      Q => \^dbg_currentdepthstencilstate\(32),
      R => '0'
    );
\currentDepthState_reg[DepthBias][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(33),
      Q => \^dbg_currentdepthstencilstate\(33),
      R => '0'
    );
\currentDepthState_reg[DepthBias][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(34),
      Q => \^dbg_currentdepthstencilstate\(34),
      R => '0'
    );
\currentDepthState_reg[DepthBias][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(7),
      Q => \^dbg_currentdepthstencilstate\(7),
      R => '0'
    );
\currentDepthState_reg[DepthBias][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(35),
      Q => \^dbg_currentdepthstencilstate\(35),
      R => '0'
    );
\currentDepthState_reg[DepthBias][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(36),
      Q => \^dbg_currentdepthstencilstate\(36),
      R => '0'
    );
\currentDepthState_reg[DepthBias][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(8),
      Q => \^dbg_currentdepthstencilstate\(8),
      R => '0'
    );
\currentDepthState_reg[DepthBias][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(9),
      Q => \^dbg_currentdepthstencilstate\(9),
      R => '0'
    );
\currentDepthState_reg[DepthBias][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(10),
      Q => \^dbg_currentdepthstencilstate\(10),
      R => '0'
    );
\currentDepthState_reg[DepthBias][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(11),
      Q => \^dbg_currentdepthstencilstate\(11),
      R => '0'
    );
\currentDepthState_reg[DepthBias][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(12),
      Q => \^dbg_currentdepthstencilstate\(12),
      R => '0'
    );
\currentDepthState_reg[DepthBias][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(13),
      Q => \^dbg_currentdepthstencilstate\(13),
      R => '0'
    );
\currentDepthState_reg[DepthBias][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(14),
      Q => \^dbg_currentdepthstencilstate\(14),
      R => '0'
    );
\currentDepthState_reg[DepthCompareFunction][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(2),
      Q => \^dbg_currentdepthstencilstate\(2),
      R => '0'
    );
\currentDepthState_reg[DepthCompareFunction][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(3),
      Q => \^dbg_currentdepthstencilstate\(3),
      R => '0'
    );
\currentDepthState_reg[DepthCompareFunction][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(4),
      Q => \^dbg_currentdepthstencilstate\(4),
      R => '0'
    );
\currentDepthState_reg[DepthFormat][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(38),
      Q => \^dbg_currentdepthstencilstate\(38),
      R => '0'
    );
\currentDepthState_reg[DepthFormat][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(39),
      Q => \^dbg_currentdepthstencilstate\(39),
      R => '0'
    );
\currentDepthState_reg[DepthTestEnable]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(0),
      Q => \^dbg_currentdepthstencilstate\(0),
      R => '0'
    );
\currentDepthState_reg[DepthWriteEnable]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(1),
      Q => \^dbg_currentdepthstencilstate\(1),
      R => '0'
    );
\currentDepthState_reg[StencilCmpFunc][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(65),
      Q => \^dbg_currentdepthstencilstate\(65),
      R => '0'
    );
\currentDepthState_reg[StencilCmpFunc][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(66),
      Q => \^dbg_currentdepthstencilstate\(66),
      R => '0'
    );
\currentDepthState_reg[StencilCmpFunc][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(67),
      Q => \^dbg_currentdepthstencilstate\(67),
      R => '0'
    );
\currentDepthState_reg[StencilFailOp][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(68),
      Q => \^dbg_currentdepthstencilstate\(68),
      R => '0'
    );
\currentDepthState_reg[StencilFailOp][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(69),
      Q => \^dbg_currentdepthstencilstate\(69),
      R => '0'
    );
\currentDepthState_reg[StencilFailOp][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(70),
      Q => \^dbg_currentdepthstencilstate\(70),
      R => '0'
    );
\currentDepthState_reg[StencilPassOp][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(74),
      Q => \^dbg_currentdepthstencilstate\(74),
      R => '0'
    );
\currentDepthState_reg[StencilPassOp][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(75),
      Q => \^dbg_currentdepthstencilstate\(75),
      R => '0'
    );
\currentDepthState_reg[StencilPassOp][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(76),
      Q => \^dbg_currentdepthstencilstate\(76),
      R => '0'
    );
\currentDepthState_reg[StencilReadMask][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(49),
      Q => \^dbg_currentdepthstencilstate\(49),
      R => '0'
    );
\currentDepthState_reg[StencilReadMask][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(50),
      Q => \^dbg_currentdepthstencilstate\(50),
      R => '0'
    );
\currentDepthState_reg[StencilReadMask][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(51),
      Q => \^dbg_currentdepthstencilstate\(51),
      R => '0'
    );
\currentDepthState_reg[StencilReadMask][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(52),
      Q => \^dbg_currentdepthstencilstate\(52),
      R => '0'
    );
\currentDepthState_reg[StencilReadMask][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(53),
      Q => \^dbg_currentdepthstencilstate\(53),
      R => '0'
    );
\currentDepthState_reg[StencilReadMask][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(54),
      Q => \^dbg_currentdepthstencilstate\(54),
      R => '0'
    );
\currentDepthState_reg[StencilReadMask][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(55),
      Q => \^dbg_currentdepthstencilstate\(55),
      R => '0'
    );
\currentDepthState_reg[StencilReadMask][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(56),
      Q => \^dbg_currentdepthstencilstate\(56),
      R => '0'
    );
\currentDepthState_reg[StencilRefVal][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(41),
      Q => \^dbg_currentdepthstencilstate\(41),
      R => '0'
    );
\currentDepthState_reg[StencilRefVal][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(42),
      Q => \^dbg_currentdepthstencilstate\(42),
      R => '0'
    );
\currentDepthState_reg[StencilRefVal][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(43),
      Q => \^dbg_currentdepthstencilstate\(43),
      R => '0'
    );
\currentDepthState_reg[StencilRefVal][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(44),
      Q => \^dbg_currentdepthstencilstate\(44),
      R => '0'
    );
\currentDepthState_reg[StencilRefVal][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(45),
      Q => \^dbg_currentdepthstencilstate\(45),
      R => '0'
    );
\currentDepthState_reg[StencilRefVal][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(46),
      Q => \^dbg_currentdepthstencilstate\(46),
      R => '0'
    );
\currentDepthState_reg[StencilRefVal][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(47),
      Q => \^dbg_currentdepthstencilstate\(47),
      R => '0'
    );
\currentDepthState_reg[StencilRefVal][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(48),
      Q => \^dbg_currentdepthstencilstate\(48),
      R => '0'
    );
\currentDepthState_reg[StencilWriteEnable]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(40),
      Q => \^dbg_currentdepthstencilstate\(40),
      R => '0'
    );
\currentDepthState_reg[StencilWriteMask][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(57),
      Q => \^dbg_currentdepthstencilstate\(57),
      R => '0'
    );
\currentDepthState_reg[StencilWriteMask][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(58),
      Q => \^dbg_currentdepthstencilstate\(58),
      R => '0'
    );
\currentDepthState_reg[StencilWriteMask][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(59),
      Q => \^dbg_currentdepthstencilstate\(59),
      R => '0'
    );
\currentDepthState_reg[StencilWriteMask][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(60),
      Q => \^dbg_currentdepthstencilstate\(60),
      R => '0'
    );
\currentDepthState_reg[StencilWriteMask][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(61),
      Q => \^dbg_currentdepthstencilstate\(61),
      R => '0'
    );
\currentDepthState_reg[StencilWriteMask][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(62),
      Q => \^dbg_currentdepthstencilstate\(62),
      R => '0'
    );
\currentDepthState_reg[StencilWriteMask][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(63),
      Q => \^dbg_currentdepthstencilstate\(63),
      R => '0'
    );
\currentDepthState_reg[StencilWriteMask][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(64),
      Q => \^dbg_currentdepthstencilstate\(64),
      R => '0'
    );
\currentDepthState_reg[StencilZFailOp][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(71),
      Q => \^dbg_currentdepthstencilstate\(71),
      R => '0'
    );
\currentDepthState_reg[StencilZFailOp][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(72),
      Q => \^dbg_currentdepthstencilstate\(72),
      R => '0'
    );
\currentDepthState_reg[StencilZFailOp][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_9,
      D => STATE_StateBitsAtDrawID(73),
      Q => \^dbg_currentdepthstencilstate\(73),
      R => '0'
    );
\currentDrawEventID_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID_3(0),
      D => RASTOUT_FIFO_rd_data(80),
      Q => currentDrawEventID(0),
      R => '0'
    );
\currentDrawEventID_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID_3(0),
      D => RASTOUT_FIFO_rd_data(90),
      Q => currentDrawEventID(10),
      R => '0'
    );
\currentDrawEventID_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID_3(0),
      D => RASTOUT_FIFO_rd_data(91),
      Q => currentDrawEventID(11),
      R => '0'
    );
\currentDrawEventID_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID_3(0),
      D => RASTOUT_FIFO_rd_data(92),
      Q => currentDrawEventID(12),
      R => '0'
    );
\currentDrawEventID_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID_3(0),
      D => RASTOUT_FIFO_rd_data(93),
      Q => currentDrawEventID(13),
      R => '0'
    );
\currentDrawEventID_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID_3(0),
      D => RASTOUT_FIFO_rd_data(94),
      Q => currentDrawEventID(14),
      R => '0'
    );
\currentDrawEventID_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID_3(0),
      D => RASTOUT_FIFO_rd_data(95),
      Q => currentDrawEventID(15),
      R => '0'
    );
\currentDrawEventID_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID_3(0),
      D => RASTOUT_FIFO_rd_data(81),
      Q => currentDrawEventID(1),
      R => '0'
    );
\currentDrawEventID_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID_3(0),
      D => RASTOUT_FIFO_rd_data(82),
      Q => currentDrawEventID(2),
      R => '0'
    );
\currentDrawEventID_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID_3(0),
      D => RASTOUT_FIFO_rd_data(83),
      Q => currentDrawEventID(3),
      R => '0'
    );
\currentDrawEventID_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID_3(0),
      D => RASTOUT_FIFO_rd_data(84),
      Q => currentDrawEventID(4),
      R => '0'
    );
\currentDrawEventID_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID_3(0),
      D => RASTOUT_FIFO_rd_data(85),
      Q => currentDrawEventID(5),
      R => '0'
    );
\currentDrawEventID_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID_3(0),
      D => RASTOUT_FIFO_rd_data(86),
      Q => currentDrawEventID(6),
      R => '0'
    );
\currentDrawEventID_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID_3(0),
      D => RASTOUT_FIFO_rd_data(87),
      Q => currentDrawEventID(7),
      R => '0'
    );
\currentDrawEventID_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID_3(0),
      D => RASTOUT_FIFO_rd_data(88),
      Q => currentDrawEventID(8),
      R => '0'
    );
\currentDrawEventID_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID_3(0),
      D => RASTOUT_FIFO_rd_data(89),
      Q => currentDrawEventID(9),
      R => '0'
    );
\currentState[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => TRICACHE_PopTriangleSlot_i_5_n_0,
      I3 => \^q\(1),
      O => \currentState[0]_i_1_n_0\
    );
\currentState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011101010"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \CMD_IsIdle122_out__0\,
      I3 => RASTOUT_FIFO_rd_data(79),
      I4 => RASTOUT_FIFO_rd_data(64),
      I5 => \^q\(1),
      O => \currentState[1]_i_1_n_0\
    );
\currentState[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF02"
    )
        port map (
      I0 => RASTOUT_FIFO_rd_data(79),
      I1 => \CMD_IsIdle122_out__0\,
      I2 => RASTOUT_FIFO_rd_data(64),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \currentState[2]_i_2_n_0\
    );
\currentState_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentState(0),
      D => \currentState[0]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\currentState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentState(0),
      D => \currentState[1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\currentState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentState(0),
      D => \currentState[2]_i_2_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\currentTriData[InvW0][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \currentState__0\(1),
      I1 => \currentState__0\(0),
      O => \currentTriData[InvW0][31]_i_1_n_0\
    );
\currentTriData_reg[BarycentricInverse][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(0),
      Q => \currentTriData_reg[BarycentricInverse]\(0),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(10),
      Q => \currentTriData_reg[BarycentricInverse]\(10),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(11),
      Q => \currentTriData_reg[BarycentricInverse]\(11),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(12),
      Q => \currentTriData_reg[BarycentricInverse]\(12),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(13),
      Q => \currentTriData_reg[BarycentricInverse]\(13),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(14),
      Q => \currentTriData_reg[BarycentricInverse]\(14),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(15),
      Q => \currentTriData_reg[BarycentricInverse]\(15),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(16),
      Q => \currentTriData_reg[BarycentricInverse]\(16),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(17),
      Q => \currentTriData_reg[BarycentricInverse]\(17),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(18),
      Q => \currentTriData_reg[BarycentricInverse]\(18),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(19),
      Q => \currentTriData_reg[BarycentricInverse]\(19),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(1),
      Q => \currentTriData_reg[BarycentricInverse]\(1),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(20),
      Q => \currentTriData_reg[BarycentricInverse]\(20),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(21),
      Q => \currentTriData_reg[BarycentricInverse]\(21),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(22),
      Q => \currentTriData_reg[BarycentricInverse]\(22),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(23),
      Q => \currentTriData_reg[BarycentricInverse]\(23),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(24),
      Q => \currentTriData_reg[BarycentricInverse]\(24),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(25),
      Q => \currentTriData_reg[BarycentricInverse]\(25),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(26),
      Q => \currentTriData_reg[BarycentricInverse]\(26),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(27),
      Q => \currentTriData_reg[BarycentricInverse]\(27),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(28),
      Q => \currentTriData_reg[BarycentricInverse]\(28),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(29),
      Q => \currentTriData_reg[BarycentricInverse]\(29),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(2),
      Q => \currentTriData_reg[BarycentricInverse]\(2),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(30),
      Q => \currentTriData_reg[BarycentricInverse]\(30),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(31),
      Q => \currentTriData_reg[BarycentricInverse]\(31),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(3),
      Q => \currentTriData_reg[BarycentricInverse]\(3),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(4),
      Q => \currentTriData_reg[BarycentricInverse]\(4),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(5),
      Q => \currentTriData_reg[BarycentricInverse]\(5),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(6),
      Q => \currentTriData_reg[BarycentricInverse]\(6),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(7),
      Q => \currentTriData_reg[BarycentricInverse]\(7),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(8),
      Q => \currentTriData_reg[BarycentricInverse]\(8),
      R => '0'
    );
\currentTriData_reg[BarycentricInverse][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inBarycentricInverse(9),
      Q => \currentTriData_reg[BarycentricInverse]\(9),
      R => '0'
    );
\currentTriData_reg[InvW0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(0),
      Q => \currentTriData_reg[InvW0]\(0),
      R => '0'
    );
\currentTriData_reg[InvW0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(10),
      Q => \currentTriData_reg[InvW0]\(10),
      R => '0'
    );
\currentTriData_reg[InvW0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(11),
      Q => \currentTriData_reg[InvW0]\(11),
      R => '0'
    );
\currentTriData_reg[InvW0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(12),
      Q => \currentTriData_reg[InvW0]\(12),
      R => '0'
    );
\currentTriData_reg[InvW0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(13),
      Q => \currentTriData_reg[InvW0]\(13),
      R => '0'
    );
\currentTriData_reg[InvW0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(14),
      Q => \currentTriData_reg[InvW0]\(14),
      R => '0'
    );
\currentTriData_reg[InvW0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(15),
      Q => \currentTriData_reg[InvW0]\(15),
      R => '0'
    );
\currentTriData_reg[InvW0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(16),
      Q => \currentTriData_reg[InvW0]\(16),
      R => '0'
    );
\currentTriData_reg[InvW0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(17),
      Q => \currentTriData_reg[InvW0]\(17),
      R => '0'
    );
\currentTriData_reg[InvW0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(18),
      Q => \currentTriData_reg[InvW0]\(18),
      R => '0'
    );
\currentTriData_reg[InvW0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(19),
      Q => \currentTriData_reg[InvW0]\(19),
      R => '0'
    );
\currentTriData_reg[InvW0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(1),
      Q => \currentTriData_reg[InvW0]\(1),
      R => '0'
    );
\currentTriData_reg[InvW0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(20),
      Q => \currentTriData_reg[InvW0]\(20),
      R => '0'
    );
\currentTriData_reg[InvW0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(21),
      Q => \currentTriData_reg[InvW0]\(21),
      R => '0'
    );
\currentTriData_reg[InvW0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(22),
      Q => \currentTriData_reg[InvW0]\(22),
      R => '0'
    );
\currentTriData_reg[InvW0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(23),
      Q => \currentTriData_reg[InvW0]\(23),
      R => '0'
    );
\currentTriData_reg[InvW0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(24),
      Q => \currentTriData_reg[InvW0]\(24),
      R => '0'
    );
\currentTriData_reg[InvW0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(25),
      Q => \currentTriData_reg[InvW0]\(25),
      R => '0'
    );
\currentTriData_reg[InvW0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(26),
      Q => \currentTriData_reg[InvW0]\(26),
      R => '0'
    );
\currentTriData_reg[InvW0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(27),
      Q => \currentTriData_reg[InvW0]\(27),
      R => '0'
    );
\currentTriData_reg[InvW0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(28),
      Q => \currentTriData_reg[InvW0]\(28),
      R => '0'
    );
\currentTriData_reg[InvW0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(29),
      Q => \currentTriData_reg[InvW0]\(29),
      R => '0'
    );
\currentTriData_reg[InvW0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(2),
      Q => \currentTriData_reg[InvW0]\(2),
      R => '0'
    );
\currentTriData_reg[InvW0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(30),
      Q => \currentTriData_reg[InvW0]\(30),
      R => '0'
    );
\currentTriData_reg[InvW0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(31),
      Q => \currentTriData_reg[InvW0]\(31),
      R => '0'
    );
\currentTriData_reg[InvW0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(3),
      Q => \currentTriData_reg[InvW0]\(3),
      R => '0'
    );
\currentTriData_reg[InvW0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(4),
      Q => \currentTriData_reg[InvW0]\(4),
      R => '0'
    );
\currentTriData_reg[InvW0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(5),
      Q => \currentTriData_reg[InvW0]\(5),
      R => '0'
    );
\currentTriData_reg[InvW0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(6),
      Q => \currentTriData_reg[InvW0]\(6),
      R => '0'
    );
\currentTriData_reg[InvW0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(7),
      Q => \currentTriData_reg[InvW0]\(7),
      R => '0'
    );
\currentTriData_reg[InvW0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(8),
      Q => \currentTriData_reg[InvW0]\(8),
      R => '0'
    );
\currentTriData_reg[InvW0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW0(9),
      Q => \currentTriData_reg[InvW0]\(9),
      R => '0'
    );
\currentTriData_reg[InvW10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(0),
      Q => \currentTriData_reg[InvW10]\(0),
      R => '0'
    );
\currentTriData_reg[InvW10][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(10),
      Q => \currentTriData_reg[InvW10]\(10),
      R => '0'
    );
\currentTriData_reg[InvW10][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(11),
      Q => \currentTriData_reg[InvW10]\(11),
      R => '0'
    );
\currentTriData_reg[InvW10][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(12),
      Q => \currentTriData_reg[InvW10]\(12),
      R => '0'
    );
\currentTriData_reg[InvW10][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(13),
      Q => \currentTriData_reg[InvW10]\(13),
      R => '0'
    );
\currentTriData_reg[InvW10][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(14),
      Q => \currentTriData_reg[InvW10]\(14),
      R => '0'
    );
\currentTriData_reg[InvW10][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(15),
      Q => \currentTriData_reg[InvW10]\(15),
      R => '0'
    );
\currentTriData_reg[InvW10][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(16),
      Q => \currentTriData_reg[InvW10]\(16),
      R => '0'
    );
\currentTriData_reg[InvW10][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(17),
      Q => \currentTriData_reg[InvW10]\(17),
      R => '0'
    );
\currentTriData_reg[InvW10][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(18),
      Q => \currentTriData_reg[InvW10]\(18),
      R => '0'
    );
\currentTriData_reg[InvW10][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(19),
      Q => \currentTriData_reg[InvW10]\(19),
      R => '0'
    );
\currentTriData_reg[InvW10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(1),
      Q => \currentTriData_reg[InvW10]\(1),
      R => '0'
    );
\currentTriData_reg[InvW10][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(20),
      Q => \currentTriData_reg[InvW10]\(20),
      R => '0'
    );
\currentTriData_reg[InvW10][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(21),
      Q => \currentTriData_reg[InvW10]\(21),
      R => '0'
    );
\currentTriData_reg[InvW10][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(22),
      Q => \currentTriData_reg[InvW10]\(22),
      R => '0'
    );
\currentTriData_reg[InvW10][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(23),
      Q => \currentTriData_reg[InvW10]\(23),
      R => '0'
    );
\currentTriData_reg[InvW10][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(24),
      Q => \currentTriData_reg[InvW10]\(24),
      R => '0'
    );
\currentTriData_reg[InvW10][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(25),
      Q => \currentTriData_reg[InvW10]\(25),
      R => '0'
    );
\currentTriData_reg[InvW10][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(26),
      Q => \currentTriData_reg[InvW10]\(26),
      R => '0'
    );
\currentTriData_reg[InvW10][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(27),
      Q => \currentTriData_reg[InvW10]\(27),
      R => '0'
    );
\currentTriData_reg[InvW10][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(28),
      Q => \currentTriData_reg[InvW10]\(28),
      R => '0'
    );
\currentTriData_reg[InvW10][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(29),
      Q => \currentTriData_reg[InvW10]\(29),
      R => '0'
    );
\currentTriData_reg[InvW10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(2),
      Q => \currentTriData_reg[InvW10]\(2),
      R => '0'
    );
\currentTriData_reg[InvW10][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(30),
      Q => \currentTriData_reg[InvW10]\(30),
      R => '0'
    );
\currentTriData_reg[InvW10][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(31),
      Q => \currentTriData_reg[InvW10]\(31),
      R => '0'
    );
\currentTriData_reg[InvW10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(3),
      Q => \currentTriData_reg[InvW10]\(3),
      R => '0'
    );
\currentTriData_reg[InvW10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(4),
      Q => \currentTriData_reg[InvW10]\(4),
      R => '0'
    );
\currentTriData_reg[InvW10][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(5),
      Q => \currentTriData_reg[InvW10]\(5),
      R => '0'
    );
\currentTriData_reg[InvW10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(6),
      Q => \currentTriData_reg[InvW10]\(6),
      R => '0'
    );
\currentTriData_reg[InvW10][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(7),
      Q => \currentTriData_reg[InvW10]\(7),
      R => '0'
    );
\currentTriData_reg[InvW10][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(8),
      Q => \currentTriData_reg[InvW10]\(8),
      R => '0'
    );
\currentTriData_reg[InvW10][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW10(9),
      Q => \currentTriData_reg[InvW10]\(9),
      R => '0'
    );
\currentTriData_reg[InvW20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(0),
      Q => \currentTriData_reg[InvW20]\(0),
      R => '0'
    );
\currentTriData_reg[InvW20][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(10),
      Q => \currentTriData_reg[InvW20]\(10),
      R => '0'
    );
\currentTriData_reg[InvW20][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(11),
      Q => \currentTriData_reg[InvW20]\(11),
      R => '0'
    );
\currentTriData_reg[InvW20][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(12),
      Q => \currentTriData_reg[InvW20]\(12),
      R => '0'
    );
\currentTriData_reg[InvW20][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(13),
      Q => \currentTriData_reg[InvW20]\(13),
      R => '0'
    );
\currentTriData_reg[InvW20][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(14),
      Q => \currentTriData_reg[InvW20]\(14),
      R => '0'
    );
\currentTriData_reg[InvW20][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(15),
      Q => \currentTriData_reg[InvW20]\(15),
      R => '0'
    );
\currentTriData_reg[InvW20][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(16),
      Q => \currentTriData_reg[InvW20]\(16),
      R => '0'
    );
\currentTriData_reg[InvW20][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(17),
      Q => \currentTriData_reg[InvW20]\(17),
      R => '0'
    );
\currentTriData_reg[InvW20][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(18),
      Q => \currentTriData_reg[InvW20]\(18),
      R => '0'
    );
\currentTriData_reg[InvW20][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(19),
      Q => \currentTriData_reg[InvW20]\(19),
      R => '0'
    );
\currentTriData_reg[InvW20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(1),
      Q => \currentTriData_reg[InvW20]\(1),
      R => '0'
    );
\currentTriData_reg[InvW20][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(20),
      Q => \currentTriData_reg[InvW20]\(20),
      R => '0'
    );
\currentTriData_reg[InvW20][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(21),
      Q => \currentTriData_reg[InvW20]\(21),
      R => '0'
    );
\currentTriData_reg[InvW20][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(22),
      Q => \currentTriData_reg[InvW20]\(22),
      R => '0'
    );
\currentTriData_reg[InvW20][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(23),
      Q => \currentTriData_reg[InvW20]\(23),
      R => '0'
    );
\currentTriData_reg[InvW20][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(24),
      Q => \currentTriData_reg[InvW20]\(24),
      R => '0'
    );
\currentTriData_reg[InvW20][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(25),
      Q => \currentTriData_reg[InvW20]\(25),
      R => '0'
    );
\currentTriData_reg[InvW20][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(26),
      Q => \currentTriData_reg[InvW20]\(26),
      R => '0'
    );
\currentTriData_reg[InvW20][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(27),
      Q => \currentTriData_reg[InvW20]\(27),
      R => '0'
    );
\currentTriData_reg[InvW20][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(28),
      Q => \currentTriData_reg[InvW20]\(28),
      R => '0'
    );
\currentTriData_reg[InvW20][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(29),
      Q => \currentTriData_reg[InvW20]\(29),
      R => '0'
    );
\currentTriData_reg[InvW20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(2),
      Q => \currentTriData_reg[InvW20]\(2),
      R => '0'
    );
\currentTriData_reg[InvW20][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(30),
      Q => \currentTriData_reg[InvW20]\(30),
      R => '0'
    );
\currentTriData_reg[InvW20][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(31),
      Q => \currentTriData_reg[InvW20]\(31),
      R => '0'
    );
\currentTriData_reg[InvW20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(3),
      Q => \currentTriData_reg[InvW20]\(3),
      R => '0'
    );
\currentTriData_reg[InvW20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(4),
      Q => \currentTriData_reg[InvW20]\(4),
      R => '0'
    );
\currentTriData_reg[InvW20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(5),
      Q => \currentTriData_reg[InvW20]\(5),
      R => '0'
    );
\currentTriData_reg[InvW20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(6),
      Q => \currentTriData_reg[InvW20]\(6),
      R => '0'
    );
\currentTriData_reg[InvW20][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(7),
      Q => \currentTriData_reg[InvW20]\(7),
      R => '0'
    );
\currentTriData_reg[InvW20][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(8),
      Q => \currentTriData_reg[InvW20]\(8),
      R => '0'
    );
\currentTriData_reg[InvW20][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inInvW20(9),
      Q => \currentTriData_reg[InvW20]\(9),
      R => '0'
    );
\currentTriData_reg[Z0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(0),
      Q => \currentTriData_reg[Z0]\(0),
      R => '0'
    );
\currentTriData_reg[Z0][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(10),
      Q => \currentTriData_reg[Z0]\(10),
      R => '0'
    );
\currentTriData_reg[Z0][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(11),
      Q => \currentTriData_reg[Z0]\(11),
      R => '0'
    );
\currentTriData_reg[Z0][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(12),
      Q => \currentTriData_reg[Z0]\(12),
      R => '0'
    );
\currentTriData_reg[Z0][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(13),
      Q => \currentTriData_reg[Z0]\(13),
      R => '0'
    );
\currentTriData_reg[Z0][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(14),
      Q => \currentTriData_reg[Z0]\(14),
      R => '0'
    );
\currentTriData_reg[Z0][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(15),
      Q => \currentTriData_reg[Z0]\(15),
      R => '0'
    );
\currentTriData_reg[Z0][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(16),
      Q => \currentTriData_reg[Z0]\(16),
      R => '0'
    );
\currentTriData_reg[Z0][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(17),
      Q => \currentTriData_reg[Z0]\(17),
      R => '0'
    );
\currentTriData_reg[Z0][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(18),
      Q => \currentTriData_reg[Z0]\(18),
      R => '0'
    );
\currentTriData_reg[Z0][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(19),
      Q => \currentTriData_reg[Z0]\(19),
      R => '0'
    );
\currentTriData_reg[Z0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(1),
      Q => \currentTriData_reg[Z0]\(1),
      R => '0'
    );
\currentTriData_reg[Z0][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(20),
      Q => \currentTriData_reg[Z0]\(20),
      R => '0'
    );
\currentTriData_reg[Z0][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(21),
      Q => \currentTriData_reg[Z0]\(21),
      R => '0'
    );
\currentTriData_reg[Z0][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(22),
      Q => \currentTriData_reg[Z0]\(22),
      R => '0'
    );
\currentTriData_reg[Z0][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(23),
      Q => \currentTriData_reg[Z0]\(23),
      R => '0'
    );
\currentTriData_reg[Z0][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(24),
      Q => \currentTriData_reg[Z0]\(24),
      R => '0'
    );
\currentTriData_reg[Z0][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(25),
      Q => \currentTriData_reg[Z0]\(25),
      R => '0'
    );
\currentTriData_reg[Z0][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(26),
      Q => \currentTriData_reg[Z0]\(26),
      R => '0'
    );
\currentTriData_reg[Z0][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(27),
      Q => \currentTriData_reg[Z0]\(27),
      R => '0'
    );
\currentTriData_reg[Z0][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(28),
      Q => \currentTriData_reg[Z0]\(28),
      R => '0'
    );
\currentTriData_reg[Z0][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(29),
      Q => \currentTriData_reg[Z0]\(29),
      R => '0'
    );
\currentTriData_reg[Z0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(2),
      Q => \currentTriData_reg[Z0]\(2),
      R => '0'
    );
\currentTriData_reg[Z0][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(30),
      Q => \currentTriData_reg[Z0]\(30),
      R => '0'
    );
\currentTriData_reg[Z0][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(31),
      Q => \currentTriData_reg[Z0]\(31),
      R => '0'
    );
\currentTriData_reg[Z0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(3),
      Q => \currentTriData_reg[Z0]\(3),
      R => '0'
    );
\currentTriData_reg[Z0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(4),
      Q => \currentTriData_reg[Z0]\(4),
      R => '0'
    );
\currentTriData_reg[Z0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(5),
      Q => \currentTriData_reg[Z0]\(5),
      R => '0'
    );
\currentTriData_reg[Z0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(6),
      Q => \currentTriData_reg[Z0]\(6),
      R => '0'
    );
\currentTriData_reg[Z0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(7),
      Q => \currentTriData_reg[Z0]\(7),
      R => '0'
    );
\currentTriData_reg[Z0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(8),
      Q => \currentTriData_reg[Z0]\(8),
      R => '0'
    );
\currentTriData_reg[Z0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ0(9),
      Q => \currentTriData_reg[Z0]\(9),
      R => '0'
    );
\currentTriData_reg[Z10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(0),
      Q => \currentTriData_reg[Z10]\(0),
      R => '0'
    );
\currentTriData_reg[Z10][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(10),
      Q => \currentTriData_reg[Z10]\(10),
      R => '0'
    );
\currentTriData_reg[Z10][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(11),
      Q => \currentTriData_reg[Z10]\(11),
      R => '0'
    );
\currentTriData_reg[Z10][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(12),
      Q => \currentTriData_reg[Z10]\(12),
      R => '0'
    );
\currentTriData_reg[Z10][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(13),
      Q => \currentTriData_reg[Z10]\(13),
      R => '0'
    );
\currentTriData_reg[Z10][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(14),
      Q => \currentTriData_reg[Z10]\(14),
      R => '0'
    );
\currentTriData_reg[Z10][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(15),
      Q => \currentTriData_reg[Z10]\(15),
      R => '0'
    );
\currentTriData_reg[Z10][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(16),
      Q => \currentTriData_reg[Z10]\(16),
      R => '0'
    );
\currentTriData_reg[Z10][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(17),
      Q => \currentTriData_reg[Z10]\(17),
      R => '0'
    );
\currentTriData_reg[Z10][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(18),
      Q => \currentTriData_reg[Z10]\(18),
      R => '0'
    );
\currentTriData_reg[Z10][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(19),
      Q => \currentTriData_reg[Z10]\(19),
      R => '0'
    );
\currentTriData_reg[Z10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(1),
      Q => \currentTriData_reg[Z10]\(1),
      R => '0'
    );
\currentTriData_reg[Z10][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(20),
      Q => \currentTriData_reg[Z10]\(20),
      R => '0'
    );
\currentTriData_reg[Z10][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(21),
      Q => \currentTriData_reg[Z10]\(21),
      R => '0'
    );
\currentTriData_reg[Z10][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(22),
      Q => \currentTriData_reg[Z10]\(22),
      R => '0'
    );
\currentTriData_reg[Z10][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(23),
      Q => \currentTriData_reg[Z10]\(23),
      R => '0'
    );
\currentTriData_reg[Z10][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(24),
      Q => \currentTriData_reg[Z10]\(24),
      R => '0'
    );
\currentTriData_reg[Z10][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(25),
      Q => \currentTriData_reg[Z10]\(25),
      R => '0'
    );
\currentTriData_reg[Z10][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(26),
      Q => \currentTriData_reg[Z10]\(26),
      R => '0'
    );
\currentTriData_reg[Z10][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(27),
      Q => \currentTriData_reg[Z10]\(27),
      R => '0'
    );
\currentTriData_reg[Z10][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(28),
      Q => \currentTriData_reg[Z10]\(28),
      R => '0'
    );
\currentTriData_reg[Z10][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(29),
      Q => \currentTriData_reg[Z10]\(29),
      R => '0'
    );
\currentTriData_reg[Z10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(2),
      Q => \currentTriData_reg[Z10]\(2),
      R => '0'
    );
\currentTriData_reg[Z10][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(30),
      Q => \currentTriData_reg[Z10]\(30),
      R => '0'
    );
\currentTriData_reg[Z10][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(31),
      Q => \currentTriData_reg[Z10]\(31),
      R => '0'
    );
\currentTriData_reg[Z10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(3),
      Q => \currentTriData_reg[Z10]\(3),
      R => '0'
    );
\currentTriData_reg[Z10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(4),
      Q => \currentTriData_reg[Z10]\(4),
      R => '0'
    );
\currentTriData_reg[Z10][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(5),
      Q => \currentTriData_reg[Z10]\(5),
      R => '0'
    );
\currentTriData_reg[Z10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(6),
      Q => \currentTriData_reg[Z10]\(6),
      R => '0'
    );
\currentTriData_reg[Z10][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(7),
      Q => \currentTriData_reg[Z10]\(7),
      R => '0'
    );
\currentTriData_reg[Z10][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(8),
      Q => \currentTriData_reg[Z10]\(8),
      R => '0'
    );
\currentTriData_reg[Z10][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ10(9),
      Q => \currentTriData_reg[Z10]\(9),
      R => '0'
    );
\currentTriData_reg[Z20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(0),
      Q => \currentTriData_reg[Z20]\(0),
      R => '0'
    );
\currentTriData_reg[Z20][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(10),
      Q => \currentTriData_reg[Z20]\(10),
      R => '0'
    );
\currentTriData_reg[Z20][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(11),
      Q => \currentTriData_reg[Z20]\(11),
      R => '0'
    );
\currentTriData_reg[Z20][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(12),
      Q => \currentTriData_reg[Z20]\(12),
      R => '0'
    );
\currentTriData_reg[Z20][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(13),
      Q => \currentTriData_reg[Z20]\(13),
      R => '0'
    );
\currentTriData_reg[Z20][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(14),
      Q => \currentTriData_reg[Z20]\(14),
      R => '0'
    );
\currentTriData_reg[Z20][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(15),
      Q => \currentTriData_reg[Z20]\(15),
      R => '0'
    );
\currentTriData_reg[Z20][16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(16),
      Q => \currentTriData_reg[Z20]\(16),
      R => '0'
    );
\currentTriData_reg[Z20][17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(17),
      Q => \currentTriData_reg[Z20]\(17),
      R => '0'
    );
\currentTriData_reg[Z20][18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(18),
      Q => \currentTriData_reg[Z20]\(18),
      R => '0'
    );
\currentTriData_reg[Z20][19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(19),
      Q => \currentTriData_reg[Z20]\(19),
      R => '0'
    );
\currentTriData_reg[Z20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(1),
      Q => \currentTriData_reg[Z20]\(1),
      R => '0'
    );
\currentTriData_reg[Z20][20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(20),
      Q => \currentTriData_reg[Z20]\(20),
      R => '0'
    );
\currentTriData_reg[Z20][21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(21),
      Q => \currentTriData_reg[Z20]\(21),
      R => '0'
    );
\currentTriData_reg[Z20][22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(22),
      Q => \currentTriData_reg[Z20]\(22),
      R => '0'
    );
\currentTriData_reg[Z20][23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(23),
      Q => \currentTriData_reg[Z20]\(23),
      R => '0'
    );
\currentTriData_reg[Z20][24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(24),
      Q => \currentTriData_reg[Z20]\(24),
      R => '0'
    );
\currentTriData_reg[Z20][25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(25),
      Q => \currentTriData_reg[Z20]\(25),
      R => '0'
    );
\currentTriData_reg[Z20][26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(26),
      Q => \currentTriData_reg[Z20]\(26),
      R => '0'
    );
\currentTriData_reg[Z20][27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(27),
      Q => \currentTriData_reg[Z20]\(27),
      R => '0'
    );
\currentTriData_reg[Z20][28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(28),
      Q => \currentTriData_reg[Z20]\(28),
      R => '0'
    );
\currentTriData_reg[Z20][29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(29),
      Q => \currentTriData_reg[Z20]\(29),
      R => '0'
    );
\currentTriData_reg[Z20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(2),
      Q => \currentTriData_reg[Z20]\(2),
      R => '0'
    );
\currentTriData_reg[Z20][30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(30),
      Q => \currentTriData_reg[Z20]\(30),
      R => '0'
    );
\currentTriData_reg[Z20][31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(31),
      Q => \currentTriData_reg[Z20]\(31),
      R => '0'
    );
\currentTriData_reg[Z20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(3),
      Q => \currentTriData_reg[Z20]\(3),
      R => '0'
    );
\currentTriData_reg[Z20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(4),
      Q => \currentTriData_reg[Z20]\(4),
      R => '0'
    );
\currentTriData_reg[Z20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(5),
      Q => \currentTriData_reg[Z20]\(5),
      R => '0'
    );
\currentTriData_reg[Z20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(6),
      Q => \currentTriData_reg[Z20]\(6),
      R => '0'
    );
\currentTriData_reg[Z20][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(7),
      Q => \currentTriData_reg[Z20]\(7),
      R => '0'
    );
\currentTriData_reg[Z20][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(8),
      Q => \currentTriData_reg[Z20]\(8),
      R => '0'
    );
\currentTriData_reg[Z20][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \currentTriData[InvW0][31]_i_1_n_0\,
      D => TRICACHE_inZ20(9),
      Q => \currentTriData_reg[Z20]\(9),
      R => '0'
    );
\depthOnlyPixelsPassed[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \depthTestResultsReady_reg_n_0_[0]\,
      I1 => \^dbg_currentdepthstencilstate\(37),
      I2 => DEPTH_PixelPassedDepthStencilTest,
      I3 => \^dbg_currentdepthstencilstate\(40),
      I4 => \^dbg_currentdepthstencilstate\(0),
      O => depthOnlyPixelsPassed(0)
    );
\depthOnlyPixelsPassed[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stat_depthonlypixelspassed\(0),
      O => \depthOnlyPixelsPassed[7]_i_2_n_0\
    );
\depthOnlyPixelsPassed_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[7]_i_1_n_15\,
      Q => \^stat_depthonlypixelspassed\(0),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[15]_i_1_n_13\,
      Q => \^stat_depthonlypixelspassed\(10),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[15]_i_1_n_12\,
      Q => \^stat_depthonlypixelspassed\(11),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[15]_i_1_n_11\,
      Q => \^stat_depthonlypixelspassed\(12),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[15]_i_1_n_10\,
      Q => \^stat_depthonlypixelspassed\(13),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[15]_i_1_n_9\,
      Q => \^stat_depthonlypixelspassed\(14),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[15]_i_1_n_8\,
      Q => \^stat_depthonlypixelspassed\(15),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \depthOnlyPixelsPassed_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \depthOnlyPixelsPassed_reg[15]_i_1_n_0\,
      CO(6) => \depthOnlyPixelsPassed_reg[15]_i_1_n_1\,
      CO(5) => \depthOnlyPixelsPassed_reg[15]_i_1_n_2\,
      CO(4) => \depthOnlyPixelsPassed_reg[15]_i_1_n_3\,
      CO(3) => \depthOnlyPixelsPassed_reg[15]_i_1_n_4\,
      CO(2) => \depthOnlyPixelsPassed_reg[15]_i_1_n_5\,
      CO(1) => \depthOnlyPixelsPassed_reg[15]_i_1_n_6\,
      CO(0) => \depthOnlyPixelsPassed_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \depthOnlyPixelsPassed_reg[15]_i_1_n_8\,
      O(6) => \depthOnlyPixelsPassed_reg[15]_i_1_n_9\,
      O(5) => \depthOnlyPixelsPassed_reg[15]_i_1_n_10\,
      O(4) => \depthOnlyPixelsPassed_reg[15]_i_1_n_11\,
      O(3) => \depthOnlyPixelsPassed_reg[15]_i_1_n_12\,
      O(2) => \depthOnlyPixelsPassed_reg[15]_i_1_n_13\,
      O(1) => \depthOnlyPixelsPassed_reg[15]_i_1_n_14\,
      O(0) => \depthOnlyPixelsPassed_reg[15]_i_1_n_15\,
      S(7 downto 0) => \^stat_depthonlypixelspassed\(15 downto 8)
    );
\depthOnlyPixelsPassed_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[23]_i_1_n_15\,
      Q => \^stat_depthonlypixelspassed\(16),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[23]_i_1_n_14\,
      Q => \^stat_depthonlypixelspassed\(17),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[23]_i_1_n_13\,
      Q => \^stat_depthonlypixelspassed\(18),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[23]_i_1_n_12\,
      Q => \^stat_depthonlypixelspassed\(19),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[7]_i_1_n_14\,
      Q => \^stat_depthonlypixelspassed\(1),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[23]_i_1_n_11\,
      Q => \^stat_depthonlypixelspassed\(20),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[23]_i_1_n_10\,
      Q => \^stat_depthonlypixelspassed\(21),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[23]_i_1_n_9\,
      Q => \^stat_depthonlypixelspassed\(22),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[23]_i_1_n_8\,
      Q => \^stat_depthonlypixelspassed\(23),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \depthOnlyPixelsPassed_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \depthOnlyPixelsPassed_reg[23]_i_1_n_0\,
      CO(6) => \depthOnlyPixelsPassed_reg[23]_i_1_n_1\,
      CO(5) => \depthOnlyPixelsPassed_reg[23]_i_1_n_2\,
      CO(4) => \depthOnlyPixelsPassed_reg[23]_i_1_n_3\,
      CO(3) => \depthOnlyPixelsPassed_reg[23]_i_1_n_4\,
      CO(2) => \depthOnlyPixelsPassed_reg[23]_i_1_n_5\,
      CO(1) => \depthOnlyPixelsPassed_reg[23]_i_1_n_6\,
      CO(0) => \depthOnlyPixelsPassed_reg[23]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \depthOnlyPixelsPassed_reg[23]_i_1_n_8\,
      O(6) => \depthOnlyPixelsPassed_reg[23]_i_1_n_9\,
      O(5) => \depthOnlyPixelsPassed_reg[23]_i_1_n_10\,
      O(4) => \depthOnlyPixelsPassed_reg[23]_i_1_n_11\,
      O(3) => \depthOnlyPixelsPassed_reg[23]_i_1_n_12\,
      O(2) => \depthOnlyPixelsPassed_reg[23]_i_1_n_13\,
      O(1) => \depthOnlyPixelsPassed_reg[23]_i_1_n_14\,
      O(0) => \depthOnlyPixelsPassed_reg[23]_i_1_n_15\,
      S(7 downto 0) => \^stat_depthonlypixelspassed\(23 downto 16)
    );
\depthOnlyPixelsPassed_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[31]_i_2_n_15\,
      Q => \^stat_depthonlypixelspassed\(24),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[31]_i_2_n_14\,
      Q => \^stat_depthonlypixelspassed\(25),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[31]_i_2_n_13\,
      Q => \^stat_depthonlypixelspassed\(26),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[31]_i_2_n_12\,
      Q => \^stat_depthonlypixelspassed\(27),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[31]_i_2_n_11\,
      Q => \^stat_depthonlypixelspassed\(28),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[31]_i_2_n_10\,
      Q => \^stat_depthonlypixelspassed\(29),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[7]_i_1_n_13\,
      Q => \^stat_depthonlypixelspassed\(2),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[31]_i_2_n_9\,
      Q => \^stat_depthonlypixelspassed\(30),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[31]_i_2_n_8\,
      Q => \^stat_depthonlypixelspassed\(31),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \depthOnlyPixelsPassed_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_depthOnlyPixelsPassed_reg[31]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \depthOnlyPixelsPassed_reg[31]_i_2_n_1\,
      CO(5) => \depthOnlyPixelsPassed_reg[31]_i_2_n_2\,
      CO(4) => \depthOnlyPixelsPassed_reg[31]_i_2_n_3\,
      CO(3) => \depthOnlyPixelsPassed_reg[31]_i_2_n_4\,
      CO(2) => \depthOnlyPixelsPassed_reg[31]_i_2_n_5\,
      CO(1) => \depthOnlyPixelsPassed_reg[31]_i_2_n_6\,
      CO(0) => \depthOnlyPixelsPassed_reg[31]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \depthOnlyPixelsPassed_reg[31]_i_2_n_8\,
      O(6) => \depthOnlyPixelsPassed_reg[31]_i_2_n_9\,
      O(5) => \depthOnlyPixelsPassed_reg[31]_i_2_n_10\,
      O(4) => \depthOnlyPixelsPassed_reg[31]_i_2_n_11\,
      O(3) => \depthOnlyPixelsPassed_reg[31]_i_2_n_12\,
      O(2) => \depthOnlyPixelsPassed_reg[31]_i_2_n_13\,
      O(1) => \depthOnlyPixelsPassed_reg[31]_i_2_n_14\,
      O(0) => \depthOnlyPixelsPassed_reg[31]_i_2_n_15\,
      S(7 downto 0) => \^stat_depthonlypixelspassed\(31 downto 24)
    );
\depthOnlyPixelsPassed_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[7]_i_1_n_12\,
      Q => \^stat_depthonlypixelspassed\(3),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[7]_i_1_n_11\,
      Q => \^stat_depthonlypixelspassed\(4),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[7]_i_1_n_10\,
      Q => \^stat_depthonlypixelspassed\(5),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[7]_i_1_n_9\,
      Q => \^stat_depthonlypixelspassed\(6),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[7]_i_1_n_8\,
      Q => \^stat_depthonlypixelspassed\(7),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \depthOnlyPixelsPassed_reg[7]_i_1_n_0\,
      CO(6) => \depthOnlyPixelsPassed_reg[7]_i_1_n_1\,
      CO(5) => \depthOnlyPixelsPassed_reg[7]_i_1_n_2\,
      CO(4) => \depthOnlyPixelsPassed_reg[7]_i_1_n_3\,
      CO(3) => \depthOnlyPixelsPassed_reg[7]_i_1_n_4\,
      CO(2) => \depthOnlyPixelsPassed_reg[7]_i_1_n_5\,
      CO(1) => \depthOnlyPixelsPassed_reg[7]_i_1_n_6\,
      CO(0) => \depthOnlyPixelsPassed_reg[7]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \depthOnlyPixelsPassed_reg[7]_i_1_n_8\,
      O(6) => \depthOnlyPixelsPassed_reg[7]_i_1_n_9\,
      O(5) => \depthOnlyPixelsPassed_reg[7]_i_1_n_10\,
      O(4) => \depthOnlyPixelsPassed_reg[7]_i_1_n_11\,
      O(3) => \depthOnlyPixelsPassed_reg[7]_i_1_n_12\,
      O(2) => \depthOnlyPixelsPassed_reg[7]_i_1_n_13\,
      O(1) => \depthOnlyPixelsPassed_reg[7]_i_1_n_14\,
      O(0) => \depthOnlyPixelsPassed_reg[7]_i_1_n_15\,
      S(7 downto 1) => \^stat_depthonlypixelspassed\(7 downto 1),
      S(0) => \depthOnlyPixelsPassed[7]_i_2_n_0\
    );
\depthOnlyPixelsPassed_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[15]_i_1_n_15\,
      Q => \^stat_depthonlypixelspassed\(8),
      R => '0'
    );
\depthOnlyPixelsPassed_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => depthOnlyPixelsPassed(0),
      D => \depthOnlyPixelsPassed_reg[15]_i_1_n_14\,
      Q => \^stat_depthonlypixelspassed\(9),
      R => '0'
    );
depthTestDriverCurrentState_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^depthtestdrivercurrentstate_reg_0\,
      I1 => \newDepthTestWaveIsReady_reg_n_0_[0]\,
      O => depthTestDriverCurrentState_i_1_n_0
    );
depthTestDriverCurrentState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => depthTestDriverCurrentState_i_1_n_0,
      Q => \^depthtestdrivercurrentstate_reg_0\,
      R => '0'
    );
depthTestDriverIsIdle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => depthTestDriverIsIdle_i_2_n_0,
      I1 => depthTestResultsReady1_in(5),
      I2 => depthTestResultsReady1_in(3),
      I3 => depthTestResultsReady1_in(4),
      I4 => \^depthtestdrivercurrentstate_reg_0\,
      I5 => \newDepthTestWaveIsReady_reg_n_0_[0]\,
      O => depthTestDriverIsIdle_i_1_n_0
    );
depthTestDriverIsIdle_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => depthTestResultsReady1_in(1),
      I1 => depthTestResultsReady1_in(2),
      I2 => \depthTestResultsReady_reg_n_0_[0]\,
      I3 => depthTestResultsReady1_in(0),
      O => depthTestDriverIsIdle_i_2_n_0
    );
depthTestDriverIsIdle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => depthTestDriverIsIdle_i_1_n_0,
      Q => \^dbg_idlevector\(5),
      R => '0'
    );
depthTestProcessResultsIsIdle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => passedPixelColorAndWValueReady(1),
      I1 => \passedPixelColorAndWValueReady_reg_n_0_[0]\,
      I2 => passedPixelColorAndWValueReady(0),
      I3 => \depthTestResultsReady_reg_n_0_[0]\,
      O => depthTestProcessResultsIsIdle_i_1_n_0
    );
depthTestProcessResultsIsIdle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => depthTestProcessResultsIsIdle_i_1_n_0,
      Q => \^dbg_idlevector\(6),
      R => '0'
    );
\depthTestResultsReady_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => depthTestResultsReady1_in(0),
      Q => \depthTestResultsReady_reg_n_0_[0]\,
      R => '0'
    );
\depthTestResultsReady_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => depthTestResultsReady1_in(1),
      Q => depthTestResultsReady1_in(0),
      R => '0'
    );
\depthTestResultsReady_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => depthTestResultsReady1_in(2),
      Q => depthTestResultsReady1_in(1),
      R => '0'
    );
\depthTestResultsReady_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => depthTestResultsReady1_in(3),
      Q => depthTestResultsReady1_in(2),
      R => '0'
    );
\depthTestResultsReady_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => depthTestResultsReady1_in(4),
      Q => depthTestResultsReady1_in(3),
      R => '0'
    );
\depthTestResultsReady_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => depthTestResultsReady1_in(5),
      Q => depthTestResultsReady1_in(4),
      R => '0'
    );
\depthTestResultsReady_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^depthtestdrivercurrentstate_reg_0\,
      Q => depthTestResultsReady1_in(5),
      R => '0'
    );
\interpBarycentrics0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(0),
      Q => interpBarycentrics0(0),
      R => '0'
    );
\interpBarycentrics0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(10),
      Q => interpBarycentrics0(10),
      R => '0'
    );
\interpBarycentrics0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(11),
      Q => interpBarycentrics0(11),
      R => '0'
    );
\interpBarycentrics0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(12),
      Q => interpBarycentrics0(12),
      R => '0'
    );
\interpBarycentrics0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(13),
      Q => interpBarycentrics0(13),
      R => '0'
    );
\interpBarycentrics0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(14),
      Q => interpBarycentrics0(14),
      R => '0'
    );
\interpBarycentrics0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(15),
      Q => interpBarycentrics0(15),
      R => '0'
    );
\interpBarycentrics0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(16),
      Q => interpBarycentrics0(16),
      R => '0'
    );
\interpBarycentrics0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(17),
      Q => interpBarycentrics0(17),
      R => '0'
    );
\interpBarycentrics0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(18),
      Q => interpBarycentrics0(18),
      R => '0'
    );
\interpBarycentrics0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(19),
      Q => interpBarycentrics0(19),
      R => '0'
    );
\interpBarycentrics0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(1),
      Q => interpBarycentrics0(1),
      R => '0'
    );
\interpBarycentrics0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(20),
      Q => interpBarycentrics0(20),
      R => '0'
    );
\interpBarycentrics0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(21),
      Q => interpBarycentrics0(21),
      R => '0'
    );
\interpBarycentrics0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(22),
      Q => interpBarycentrics0(22),
      R => '0'
    );
\interpBarycentrics0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(23),
      Q => interpBarycentrics0(23),
      R => '0'
    );
\interpBarycentrics0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(24),
      Q => interpBarycentrics0(24),
      R => '0'
    );
\interpBarycentrics0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(25),
      Q => interpBarycentrics0(25),
      R => '0'
    );
\interpBarycentrics0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(26),
      Q => interpBarycentrics0(26),
      R => '0'
    );
\interpBarycentrics0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(27),
      Q => interpBarycentrics0(27),
      R => '0'
    );
\interpBarycentrics0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(28),
      Q => interpBarycentrics0(28),
      R => '0'
    );
\interpBarycentrics0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(29),
      Q => interpBarycentrics0(29),
      R => '0'
    );
\interpBarycentrics0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(2),
      Q => interpBarycentrics0(2),
      R => '0'
    );
\interpBarycentrics0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(30),
      Q => interpBarycentrics0(30),
      R => '0'
    );
\interpBarycentrics0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(31),
      Q => interpBarycentrics0(31),
      R => '0'
    );
\interpBarycentrics0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(3),
      Q => interpBarycentrics0(3),
      R => '0'
    );
\interpBarycentrics0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(4),
      Q => interpBarycentrics0(4),
      R => '0'
    );
\interpBarycentrics0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(5),
      Q => interpBarycentrics0(5),
      R => '0'
    );
\interpBarycentrics0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(6),
      Q => interpBarycentrics0(6),
      R => '0'
    );
\interpBarycentrics0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(7),
      Q => interpBarycentrics0(7),
      R => '0'
    );
\interpBarycentrics0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(8),
      Q => interpBarycentrics0(8),
      R => '0'
    );
\interpBarycentrics0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in(9),
      Q => interpBarycentrics0(9),
      R => '0'
    );
\interpBarycentrics1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(0),
      Q => p_1_in(0),
      R => '0'
    );
\interpBarycentrics1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(10),
      Q => p_1_in(10),
      R => '0'
    );
\interpBarycentrics1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(11),
      Q => p_1_in(11),
      R => '0'
    );
\interpBarycentrics1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(12),
      Q => p_1_in(12),
      R => '0'
    );
\interpBarycentrics1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(13),
      Q => p_1_in(13),
      R => '0'
    );
\interpBarycentrics1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(14),
      Q => p_1_in(14),
      R => '0'
    );
\interpBarycentrics1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(15),
      Q => p_1_in(15),
      R => '0'
    );
\interpBarycentrics1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(16),
      Q => p_1_in(16),
      R => '0'
    );
\interpBarycentrics1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(17),
      Q => p_1_in(17),
      R => '0'
    );
\interpBarycentrics1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(18),
      Q => p_1_in(18),
      R => '0'
    );
\interpBarycentrics1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(19),
      Q => p_1_in(19),
      R => '0'
    );
\interpBarycentrics1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(1),
      Q => p_1_in(1),
      R => '0'
    );
\interpBarycentrics1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(20),
      Q => p_1_in(20),
      R => '0'
    );
\interpBarycentrics1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(21),
      Q => p_1_in(21),
      R => '0'
    );
\interpBarycentrics1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(22),
      Q => p_1_in(22),
      R => '0'
    );
\interpBarycentrics1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(23),
      Q => p_1_in(23),
      R => '0'
    );
\interpBarycentrics1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(24),
      Q => p_1_in(24),
      R => '0'
    );
\interpBarycentrics1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(25),
      Q => p_1_in(25),
      R => '0'
    );
\interpBarycentrics1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(26),
      Q => p_1_in(26),
      R => '0'
    );
\interpBarycentrics1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(27),
      Q => p_1_in(27),
      R => '0'
    );
\interpBarycentrics1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(28),
      Q => p_1_in(28),
      R => '0'
    );
\interpBarycentrics1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(29),
      Q => p_1_in(29),
      R => '0'
    );
\interpBarycentrics1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(2),
      Q => p_1_in(2),
      R => '0'
    );
\interpBarycentrics1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(30),
      Q => p_1_in(30),
      R => '0'
    );
\interpBarycentrics1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(31),
      Q => p_1_in(31),
      R => '0'
    );
\interpBarycentrics1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(3),
      Q => p_1_in(3),
      R => '0'
    );
\interpBarycentrics1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(4),
      Q => p_1_in(4),
      R => '0'
    );
\interpBarycentrics1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(5),
      Q => p_1_in(5),
      R => '0'
    );
\interpBarycentrics1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(6),
      Q => p_1_in(6),
      R => '0'
    );
\interpBarycentrics1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(7),
      Q => p_1_in(7),
      R => '0'
    );
\interpBarycentrics1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(8),
      Q => p_1_in(8),
      R => '0'
    );
\interpBarycentrics1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_MUL_OUT(9),
      Q => p_1_in(9),
      R => '0'
    );
interpGoSignal_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \newInterpWaveIsReady_reg_n_0_[0]\,
      I1 => \^interpolatordrivercurrentstate_reg_0\,
      O => interpGoSignal_i_1_n_0
    );
interpGoSignal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpGoSignal_i_1_n_0,
      Q => interpGoSignal,
      R => '0'
    );
\interpInputAttr10[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(0),
      I1 => \currentTriData_reg[Z10]\(0),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[0]_i_1_n_0\
    );
\interpInputAttr10[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(10),
      I1 => \currentTriData_reg[Z10]\(10),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[10]_i_1_n_0\
    );
\interpInputAttr10[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(11),
      I1 => \currentTriData_reg[Z10]\(11),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[11]_i_1_n_0\
    );
\interpInputAttr10[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(12),
      I1 => \currentTriData_reg[Z10]\(12),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[12]_i_1_n_0\
    );
\interpInputAttr10[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(13),
      I1 => \currentTriData_reg[Z10]\(13),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[13]_i_1_n_0\
    );
\interpInputAttr10[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(14),
      I1 => \currentTriData_reg[Z10]\(14),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[14]_i_1_n_0\
    );
\interpInputAttr10[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(15),
      I1 => \currentTriData_reg[Z10]\(15),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[15]_i_1_n_0\
    );
\interpInputAttr10[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(16),
      I1 => \currentTriData_reg[Z10]\(16),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[16]_i_1_n_0\
    );
\interpInputAttr10[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(17),
      I1 => \currentTriData_reg[Z10]\(17),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[17]_i_1_n_0\
    );
\interpInputAttr10[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(18),
      I1 => \currentTriData_reg[Z10]\(18),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[18]_i_1_n_0\
    );
\interpInputAttr10[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(19),
      I1 => \currentTriData_reg[Z10]\(19),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[19]_i_1_n_0\
    );
\interpInputAttr10[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(1),
      I1 => \currentTriData_reg[Z10]\(1),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[1]_i_1_n_0\
    );
\interpInputAttr10[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(20),
      I1 => \currentTriData_reg[Z10]\(20),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[20]_i_1_n_0\
    );
\interpInputAttr10[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(21),
      I1 => \currentTriData_reg[Z10]\(21),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[21]_i_1_n_0\
    );
\interpInputAttr10[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(22),
      I1 => \currentTriData_reg[Z10]\(22),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[22]_i_1_n_0\
    );
\interpInputAttr10[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(23),
      I1 => \currentTriData_reg[Z10]\(23),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[23]_i_1_n_0\
    );
\interpInputAttr10[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(24),
      I1 => \currentTriData_reg[Z10]\(24),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[24]_i_1_n_0\
    );
\interpInputAttr10[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(25),
      I1 => \currentTriData_reg[Z10]\(25),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[25]_i_1_n_0\
    );
\interpInputAttr10[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(26),
      I1 => \currentTriData_reg[Z10]\(26),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[26]_i_1_n_0\
    );
\interpInputAttr10[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(27),
      I1 => \currentTriData_reg[Z10]\(27),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[27]_i_1_n_0\
    );
\interpInputAttr10[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(28),
      I1 => \currentTriData_reg[Z10]\(28),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[28]_i_1_n_0\
    );
\interpInputAttr10[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(29),
      I1 => \currentTriData_reg[Z10]\(29),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[29]_i_1_n_0\
    );
\interpInputAttr10[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(2),
      I1 => \currentTriData_reg[Z10]\(2),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[2]_i_1_n_0\
    );
\interpInputAttr10[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(30),
      I1 => \currentTriData_reg[Z10]\(30),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[30]_i_1_n_0\
    );
\interpInputAttr10[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(31),
      I1 => \currentTriData_reg[Z10]\(31),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[31]_i_1_n_0\
    );
\interpInputAttr10[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(3),
      I1 => \currentTriData_reg[Z10]\(3),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[3]_i_1_n_0\
    );
\interpInputAttr10[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(4),
      I1 => \currentTriData_reg[Z10]\(4),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[4]_i_1_n_0\
    );
\interpInputAttr10[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(5),
      I1 => \currentTriData_reg[Z10]\(5),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[5]_i_1_n_0\
    );
\interpInputAttr10[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(6),
      I1 => \currentTriData_reg[Z10]\(6),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[6]_i_1_n_0\
    );
\interpInputAttr10[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(7),
      I1 => \currentTriData_reg[Z10]\(7),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[7]_i_1_n_0\
    );
\interpInputAttr10[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(8),
      I1 => \currentTriData_reg[Z10]\(8),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[8]_i_1_n_0\
    );
\interpInputAttr10[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW10]\(9),
      I1 => \currentTriData_reg[Z10]\(9),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr10[9]_i_1_n_0\
    );
\interpInputAttr10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[0]_i_1_n_0\,
      Q => interpInputAttr10(0),
      R => '0'
    );
\interpInputAttr10_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[10]_i_1_n_0\,
      Q => interpInputAttr10(10),
      R => '0'
    );
\interpInputAttr10_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[11]_i_1_n_0\,
      Q => interpInputAttr10(11),
      R => '0'
    );
\interpInputAttr10_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[12]_i_1_n_0\,
      Q => interpInputAttr10(12),
      R => '0'
    );
\interpInputAttr10_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[13]_i_1_n_0\,
      Q => interpInputAttr10(13),
      R => '0'
    );
\interpInputAttr10_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[14]_i_1_n_0\,
      Q => interpInputAttr10(14),
      R => '0'
    );
\interpInputAttr10_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[15]_i_1_n_0\,
      Q => interpInputAttr10(15),
      R => '0'
    );
\interpInputAttr10_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[16]_i_1_n_0\,
      Q => interpInputAttr10(16),
      R => '0'
    );
\interpInputAttr10_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[17]_i_1_n_0\,
      Q => interpInputAttr10(17),
      R => '0'
    );
\interpInputAttr10_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[18]_i_1_n_0\,
      Q => interpInputAttr10(18),
      R => '0'
    );
\interpInputAttr10_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[19]_i_1_n_0\,
      Q => interpInputAttr10(19),
      R => '0'
    );
\interpInputAttr10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[1]_i_1_n_0\,
      Q => interpInputAttr10(1),
      R => '0'
    );
\interpInputAttr10_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[20]_i_1_n_0\,
      Q => interpInputAttr10(20),
      R => '0'
    );
\interpInputAttr10_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[21]_i_1_n_0\,
      Q => interpInputAttr10(21),
      R => '0'
    );
\interpInputAttr10_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[22]_i_1_n_0\,
      Q => interpInputAttr10(22),
      R => '0'
    );
\interpInputAttr10_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[23]_i_1_n_0\,
      Q => interpInputAttr10(23),
      R => '0'
    );
\interpInputAttr10_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[24]_i_1_n_0\,
      Q => interpInputAttr10(24),
      R => '0'
    );
\interpInputAttr10_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[25]_i_1_n_0\,
      Q => interpInputAttr10(25),
      R => '0'
    );
\interpInputAttr10_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[26]_i_1_n_0\,
      Q => interpInputAttr10(26),
      R => '0'
    );
\interpInputAttr10_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[27]_i_1_n_0\,
      Q => interpInputAttr10(27),
      R => '0'
    );
\interpInputAttr10_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[28]_i_1_n_0\,
      Q => interpInputAttr10(28),
      R => '0'
    );
\interpInputAttr10_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[29]_i_1_n_0\,
      Q => interpInputAttr10(29),
      R => '0'
    );
\interpInputAttr10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[2]_i_1_n_0\,
      Q => interpInputAttr10(2),
      R => '0'
    );
\interpInputAttr10_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[30]_i_1_n_0\,
      Q => interpInputAttr10(30),
      R => '0'
    );
\interpInputAttr10_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[31]_i_1_n_0\,
      Q => interpInputAttr10(31),
      R => '0'
    );
\interpInputAttr10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[3]_i_1_n_0\,
      Q => interpInputAttr10(3),
      R => '0'
    );
\interpInputAttr10_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[4]_i_1_n_0\,
      Q => interpInputAttr10(4),
      R => '0'
    );
\interpInputAttr10_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[5]_i_1_n_0\,
      Q => interpInputAttr10(5),
      R => '0'
    );
\interpInputAttr10_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[6]_i_1_n_0\,
      Q => interpInputAttr10(6),
      R => '0'
    );
\interpInputAttr10_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[7]_i_1_n_0\,
      Q => interpInputAttr10(7),
      R => '0'
    );
\interpInputAttr10_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[8]_i_1_n_0\,
      Q => interpInputAttr10(8),
      R => '0'
    );
\interpInputAttr10_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr10[9]_i_1_n_0\,
      Q => interpInputAttr10(9),
      R => '0'
    );
\interpInputAttr20[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(0),
      I1 => \currentTriData_reg[Z20]\(0),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[0]_i_1_n_0\
    );
\interpInputAttr20[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(10),
      I1 => \currentTriData_reg[Z20]\(10),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[10]_i_1_n_0\
    );
\interpInputAttr20[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(11),
      I1 => \currentTriData_reg[Z20]\(11),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[11]_i_1_n_0\
    );
\interpInputAttr20[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(12),
      I1 => \currentTriData_reg[Z20]\(12),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[12]_i_1_n_0\
    );
\interpInputAttr20[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(13),
      I1 => \currentTriData_reg[Z20]\(13),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[13]_i_1_n_0\
    );
\interpInputAttr20[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(14),
      I1 => \currentTriData_reg[Z20]\(14),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[14]_i_1_n_0\
    );
\interpInputAttr20[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(15),
      I1 => \currentTriData_reg[Z20]\(15),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[15]_i_1_n_0\
    );
\interpInputAttr20[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(16),
      I1 => \currentTriData_reg[Z20]\(16),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[16]_i_1_n_0\
    );
\interpInputAttr20[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(17),
      I1 => \currentTriData_reg[Z20]\(17),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[17]_i_1_n_0\
    );
\interpInputAttr20[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(18),
      I1 => \currentTriData_reg[Z20]\(18),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[18]_i_1_n_0\
    );
\interpInputAttr20[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(19),
      I1 => \currentTriData_reg[Z20]\(19),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[19]_i_1_n_0\
    );
\interpInputAttr20[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(1),
      I1 => \currentTriData_reg[Z20]\(1),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[1]_i_1_n_0\
    );
\interpInputAttr20[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(20),
      I1 => \currentTriData_reg[Z20]\(20),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[20]_i_1_n_0\
    );
\interpInputAttr20[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(21),
      I1 => \currentTriData_reg[Z20]\(21),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[21]_i_1_n_0\
    );
\interpInputAttr20[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(22),
      I1 => \currentTriData_reg[Z20]\(22),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[22]_i_1_n_0\
    );
\interpInputAttr20[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(23),
      I1 => \currentTriData_reg[Z20]\(23),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[23]_i_1_n_0\
    );
\interpInputAttr20[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(24),
      I1 => \currentTriData_reg[Z20]\(24),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[24]_i_1_n_0\
    );
\interpInputAttr20[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(25),
      I1 => \currentTriData_reg[Z20]\(25),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[25]_i_1_n_0\
    );
\interpInputAttr20[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(26),
      I1 => \currentTriData_reg[Z20]\(26),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[26]_i_1_n_0\
    );
\interpInputAttr20[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(27),
      I1 => \currentTriData_reg[Z20]\(27),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[27]_i_1_n_0\
    );
\interpInputAttr20[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(28),
      I1 => \currentTriData_reg[Z20]\(28),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[28]_i_1_n_0\
    );
\interpInputAttr20[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(29),
      I1 => \currentTriData_reg[Z20]\(29),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[29]_i_1_n_0\
    );
\interpInputAttr20[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(2),
      I1 => \currentTriData_reg[Z20]\(2),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[2]_i_1_n_0\
    );
\interpInputAttr20[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(30),
      I1 => \currentTriData_reg[Z20]\(30),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[30]_i_1_n_0\
    );
\interpInputAttr20[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(31),
      I1 => \currentTriData_reg[Z20]\(31),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[31]_i_1_n_0\
    );
\interpInputAttr20[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(3),
      I1 => \currentTriData_reg[Z20]\(3),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[3]_i_1_n_0\
    );
\interpInputAttr20[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(4),
      I1 => \currentTriData_reg[Z20]\(4),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[4]_i_1_n_0\
    );
\interpInputAttr20[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(5),
      I1 => \currentTriData_reg[Z20]\(5),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[5]_i_1_n_0\
    );
\interpInputAttr20[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(6),
      I1 => \currentTriData_reg[Z20]\(6),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[6]_i_1_n_0\
    );
\interpInputAttr20[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(7),
      I1 => \currentTriData_reg[Z20]\(7),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[7]_i_1_n_0\
    );
\interpInputAttr20[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(8),
      I1 => \currentTriData_reg[Z20]\(8),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[8]_i_1_n_0\
    );
\interpInputAttr20[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \currentTriData_reg[InvW20]\(9),
      I1 => \currentTriData_reg[Z20]\(9),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputAttr20[9]_i_1_n_0\
    );
\interpInputAttr20_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[0]_i_1_n_0\,
      Q => interpInputAttr20(0),
      R => '0'
    );
\interpInputAttr20_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[10]_i_1_n_0\,
      Q => interpInputAttr20(10),
      R => '0'
    );
\interpInputAttr20_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[11]_i_1_n_0\,
      Q => interpInputAttr20(11),
      R => '0'
    );
\interpInputAttr20_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[12]_i_1_n_0\,
      Q => interpInputAttr20(12),
      R => '0'
    );
\interpInputAttr20_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[13]_i_1_n_0\,
      Q => interpInputAttr20(13),
      R => '0'
    );
\interpInputAttr20_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[14]_i_1_n_0\,
      Q => interpInputAttr20(14),
      R => '0'
    );
\interpInputAttr20_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[15]_i_1_n_0\,
      Q => interpInputAttr20(15),
      R => '0'
    );
\interpInputAttr20_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[16]_i_1_n_0\,
      Q => interpInputAttr20(16),
      R => '0'
    );
\interpInputAttr20_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[17]_i_1_n_0\,
      Q => interpInputAttr20(17),
      R => '0'
    );
\interpInputAttr20_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[18]_i_1_n_0\,
      Q => interpInputAttr20(18),
      R => '0'
    );
\interpInputAttr20_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[19]_i_1_n_0\,
      Q => interpInputAttr20(19),
      R => '0'
    );
\interpInputAttr20_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[1]_i_1_n_0\,
      Q => interpInputAttr20(1),
      R => '0'
    );
\interpInputAttr20_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[20]_i_1_n_0\,
      Q => interpInputAttr20(20),
      R => '0'
    );
\interpInputAttr20_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[21]_i_1_n_0\,
      Q => interpInputAttr20(21),
      R => '0'
    );
\interpInputAttr20_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[22]_i_1_n_0\,
      Q => interpInputAttr20(22),
      R => '0'
    );
\interpInputAttr20_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[23]_i_1_n_0\,
      Q => interpInputAttr20(23),
      R => '0'
    );
\interpInputAttr20_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[24]_i_1_n_0\,
      Q => interpInputAttr20(24),
      R => '0'
    );
\interpInputAttr20_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[25]_i_1_n_0\,
      Q => interpInputAttr20(25),
      R => '0'
    );
\interpInputAttr20_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[26]_i_1_n_0\,
      Q => interpInputAttr20(26),
      R => '0'
    );
\interpInputAttr20_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[27]_i_1_n_0\,
      Q => interpInputAttr20(27),
      R => '0'
    );
\interpInputAttr20_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[28]_i_1_n_0\,
      Q => interpInputAttr20(28),
      R => '0'
    );
\interpInputAttr20_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[29]_i_1_n_0\,
      Q => interpInputAttr20(29),
      R => '0'
    );
\interpInputAttr20_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[2]_i_1_n_0\,
      Q => interpInputAttr20(2),
      R => '0'
    );
\interpInputAttr20_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[30]_i_1_n_0\,
      Q => interpInputAttr20(30),
      R => '0'
    );
\interpInputAttr20_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[31]_i_1_n_0\,
      Q => interpInputAttr20(31),
      R => '0'
    );
\interpInputAttr20_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[3]_i_1_n_0\,
      Q => interpInputAttr20(3),
      R => '0'
    );
\interpInputAttr20_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[4]_i_1_n_0\,
      Q => interpInputAttr20(4),
      R => '0'
    );
\interpInputAttr20_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[5]_i_1_n_0\,
      Q => interpInputAttr20(5),
      R => '0'
    );
\interpInputAttr20_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[6]_i_1_n_0\,
      Q => interpInputAttr20(6),
      R => '0'
    );
\interpInputAttr20_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[7]_i_1_n_0\,
      Q => interpInputAttr20(7),
      R => '0'
    );
\interpInputAttr20_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[8]_i_1_n_0\,
      Q => interpInputAttr20(8),
      R => '0'
    );
\interpInputAttr20_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputAttr20[9]_i_1_n_0\,
      Q => interpInputAttr20(9),
      R => '0'
    );
\interpInputB[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => interpBarycentrics0(17),
      I1 => p_1_in(17),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputB[17]_i_1_n_0\
    );
\interpInputB[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => interpBarycentrics0(18),
      I1 => p_1_in(18),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputB[18]_i_1_n_0\
    );
\interpInputB[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => interpBarycentrics0(19),
      I1 => p_1_in(19),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputB[19]_i_1_n_0\
    );
\interpInputB[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => interpBarycentrics0(20),
      I1 => p_1_in(20),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputB[20]_i_1_n_0\
    );
\interpInputB[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => interpBarycentrics0(21),
      I1 => p_1_in(21),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputB[21]_i_1_n_0\
    );
\interpInputB[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => interpBarycentrics0(22),
      I1 => p_1_in(22),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputB[22]_i_1_n_0\
    );
\interpInputB[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => interpBarycentrics0(23),
      I1 => p_1_in(23),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputB[23]_i_1_n_0\
    );
\interpInputB[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => interpBarycentrics0(24),
      I1 => p_1_in(24),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputB[24]_i_1_n_0\
    );
\interpInputB[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => interpBarycentrics0(25),
      I1 => p_1_in(25),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputB[25]_i_1_n_0\
    );
\interpInputB[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => interpBarycentrics0(26),
      I1 => p_1_in(26),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputB[26]_i_1_n_0\
    );
\interpInputB[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => interpBarycentrics0(27),
      I1 => p_1_in(27),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputB[27]_i_1_n_0\
    );
\interpInputB[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => interpBarycentrics0(28),
      I1 => p_1_in(28),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputB[28]_i_1_n_0\
    );
\interpInputB[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => interpBarycentrics0(29),
      I1 => p_1_in(29),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputB[29]_i_1_n_0\
    );
\interpInputB[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => interpBarycentrics0(30),
      I1 => p_1_in(30),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputB[30]_i_1_n_0\
    );
\interpInputB[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => interpBarycentrics0(31),
      I1 => p_1_in(31),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputB[31]_i_1_n_0\
    );
\interpInputB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_54,
      Q => interpInputB(0),
      R => '0'
    );
\interpInputB_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_44,
      Q => interpInputB(10),
      R => '0'
    );
\interpInputB_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_43,
      Q => interpInputB(11),
      R => '0'
    );
\interpInputB_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_42,
      Q => interpInputB(12),
      R => '0'
    );
\interpInputB_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_41,
      Q => interpInputB(13),
      R => '0'
    );
\interpInputB_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_40,
      Q => interpInputB(14),
      R => '0'
    );
\interpInputB_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_39,
      Q => interpInputB(15),
      R => '0'
    );
\interpInputB_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_38,
      Q => interpInputB(16),
      R => '0'
    );
\interpInputB_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputB[17]_i_1_n_0\,
      Q => interpInputB(17),
      R => '0'
    );
\interpInputB_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputB[18]_i_1_n_0\,
      Q => interpInputB(18),
      R => '0'
    );
\interpInputB_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputB[19]_i_1_n_0\,
      Q => interpInputB(19),
      R => '0'
    );
\interpInputB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_53,
      Q => interpInputB(1),
      R => '0'
    );
\interpInputB_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputB[20]_i_1_n_0\,
      Q => interpInputB(20),
      R => '0'
    );
\interpInputB_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputB[21]_i_1_n_0\,
      Q => interpInputB(21),
      R => '0'
    );
\interpInputB_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputB[22]_i_1_n_0\,
      Q => interpInputB(22),
      R => '0'
    );
\interpInputB_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputB[23]_i_1_n_0\,
      Q => interpInputB(23),
      R => '0'
    );
\interpInputB_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputB[24]_i_1_n_0\,
      Q => interpInputB(24),
      R => '0'
    );
\interpInputB_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputB[25]_i_1_n_0\,
      Q => interpInputB(25),
      R => '0'
    );
\interpInputB_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputB[26]_i_1_n_0\,
      Q => interpInputB(26),
      R => '0'
    );
\interpInputB_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputB[27]_i_1_n_0\,
      Q => interpInputB(27),
      R => '0'
    );
\interpInputB_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputB[28]_i_1_n_0\,
      Q => interpInputB(28),
      R => '0'
    );
\interpInputB_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputB[29]_i_1_n_0\,
      Q => interpInputB(29),
      R => '0'
    );
\interpInputB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_52,
      Q => interpInputB(2),
      R => '0'
    );
\interpInputB_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputB[30]_i_1_n_0\,
      Q => interpInputB(30),
      R => '0'
    );
\interpInputB_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputB[31]_i_1_n_0\,
      Q => interpInputB(31),
      R => '0'
    );
\interpInputB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_51,
      Q => interpInputB(3),
      R => '0'
    );
\interpInputB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_50,
      Q => interpInputB(4),
      R => '0'
    );
\interpInputB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_49,
      Q => interpInputB(5),
      R => '0'
    );
\interpInputB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_48,
      Q => interpInputB(6),
      R => '0'
    );
\interpInputB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_47,
      Q => interpInputB(7),
      R => '0'
    );
\interpInputB_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_46,
      Q => interpInputB(8),
      R => '0'
    );
\interpInputB_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_45,
      Q => interpInputB(9),
      R => '0'
    );
\interpInputC[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_1_in(17),
      I1 => FPU_MUL_OUT(17),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputC[17]_i_1_n_0\
    );
\interpInputC[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_1_in(18),
      I1 => FPU_MUL_OUT(18),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputC[18]_i_1_n_0\
    );
\interpInputC[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_1_in(19),
      I1 => FPU_MUL_OUT(19),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputC[19]_i_1_n_0\
    );
\interpInputC[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_1_in(20),
      I1 => FPU_MUL_OUT(20),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputC[20]_i_1_n_0\
    );
\interpInputC[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_1_in(21),
      I1 => FPU_MUL_OUT(21),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputC[21]_i_1_n_0\
    );
\interpInputC[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_1_in(22),
      I1 => FPU_MUL_OUT(22),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputC[22]_i_1_n_0\
    );
\interpInputC[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_1_in(23),
      I1 => FPU_MUL_OUT(23),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputC[23]_i_1_n_0\
    );
\interpInputC[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_1_in(24),
      I1 => FPU_MUL_OUT(24),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputC[24]_i_1_n_0\
    );
\interpInputC[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_1_in(25),
      I1 => FPU_MUL_OUT(25),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputC[25]_i_1_n_0\
    );
\interpInputC[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_1_in(26),
      I1 => FPU_MUL_OUT(26),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputC[26]_i_1_n_0\
    );
\interpInputC[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_1_in(27),
      I1 => FPU_MUL_OUT(27),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputC[27]_i_1_n_0\
    );
\interpInputC[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_1_in(28),
      I1 => FPU_MUL_OUT(28),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputC[28]_i_1_n_0\
    );
\interpInputC[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_1_in(29),
      I1 => FPU_MUL_OUT(29),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputC[29]_i_1_n_0\
    );
\interpInputC[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_1_in(30),
      I1 => FPU_MUL_OUT(30),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputC[30]_i_1_n_0\
    );
\interpInputC[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_1_in(31),
      I1 => FPU_MUL_OUT(31),
      I2 => \^interpolatordrivercurrentstate_reg_0\,
      O => \interpInputC[31]_i_1_n_0\
    );
\interpInputC_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_71,
      Q => interpInputC(0),
      R => '0'
    );
\interpInputC_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_61,
      Q => interpInputC(10),
      R => '0'
    );
\interpInputC_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_60,
      Q => interpInputC(11),
      R => '0'
    );
\interpInputC_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_59,
      Q => interpInputC(12),
      R => '0'
    );
\interpInputC_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_58,
      Q => interpInputC(13),
      R => '0'
    );
\interpInputC_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_57,
      Q => interpInputC(14),
      R => '0'
    );
\interpInputC_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_56,
      Q => interpInputC(15),
      R => '0'
    );
\interpInputC_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_55,
      Q => interpInputC(16),
      R => '0'
    );
\interpInputC_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputC[17]_i_1_n_0\,
      Q => interpInputC(17),
      R => '0'
    );
\interpInputC_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputC[18]_i_1_n_0\,
      Q => interpInputC(18),
      R => '0'
    );
\interpInputC_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputC[19]_i_1_n_0\,
      Q => interpInputC(19),
      R => '0'
    );
\interpInputC_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_70,
      Q => interpInputC(1),
      R => '0'
    );
\interpInputC_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputC[20]_i_1_n_0\,
      Q => interpInputC(20),
      R => '0'
    );
\interpInputC_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputC[21]_i_1_n_0\,
      Q => interpInputC(21),
      R => '0'
    );
\interpInputC_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputC[22]_i_1_n_0\,
      Q => interpInputC(22),
      R => '0'
    );
\interpInputC_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputC[23]_i_1_n_0\,
      Q => interpInputC(23),
      R => '0'
    );
\interpInputC_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputC[24]_i_1_n_0\,
      Q => interpInputC(24),
      R => '0'
    );
\interpInputC_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputC[25]_i_1_n_0\,
      Q => interpInputC(25),
      R => '0'
    );
\interpInputC_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputC[26]_i_1_n_0\,
      Q => interpInputC(26),
      R => '0'
    );
\interpInputC_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputC[27]_i_1_n_0\,
      Q => interpInputC(27),
      R => '0'
    );
\interpInputC_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputC[28]_i_1_n_0\,
      Q => interpInputC(28),
      R => '0'
    );
\interpInputC_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputC[29]_i_1_n_0\,
      Q => interpInputC(29),
      R => '0'
    );
\interpInputC_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_69,
      Q => interpInputC(2),
      R => '0'
    );
\interpInputC_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputC[30]_i_1_n_0\,
      Q => interpInputC(30),
      R => '0'
    );
\interpInputC_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \interpInputC[31]_i_1_n_0\,
      Q => interpInputC(31),
      R => '0'
    );
\interpInputC_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_68,
      Q => interpInputC(3),
      R => '0'
    );
\interpInputC_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_67,
      Q => interpInputC(4),
      R => '0'
    );
\interpInputC_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_66,
      Q => interpInputC(5),
      R => '0'
    );
\interpInputC_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_65,
      Q => interpInputC(6),
      R => '0'
    );
\interpInputC_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_64,
      Q => interpInputC(7),
      R => '0'
    );
\interpInputC_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_63,
      Q => interpInputC(8),
      R => '0'
    );
\interpInputC_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Interpolator_n_62,
      Q => interpInputC(9),
      R => '0'
    );
interpolatorDriverCurrentState_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^interpolatordrivercurrentstate_reg_0\,
      I1 => \newInterpWaveIsReady_reg_n_0_[0]\,
      O => interpolatorDriverCurrentState_i_1_n_0
    );
interpolatorDriverCurrentState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpolatorDriverCurrentState_i_1_n_0,
      Q => \^interpolatordrivercurrentstate_reg_0\,
      R => '0'
    );
interpolatorDriverIsIdle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => interpolatorDriverIsIdle1,
      I1 => interpolatorDriverIsIdle116_in,
      I2 => \newInterpWaveIsReady_reg_n_0_[0]\,
      I3 => \^interpolatordrivercurrentstate_reg_0\,
      O => interpolatorDriverIsIdle_i_1_n_0
    );
interpolatorDriverIsIdle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => interpolatorDriverIsIdle_i_4_n_0,
      I1 => interpolatorDriverIsIdle_i_5_n_0,
      I2 => p_5_in,
      I3 => p_6_in,
      I4 => p_3_in,
      I5 => p_4_in,
      O => interpolatorDriverIsIdle1
    );
interpolatorDriverIsIdle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => interpolatorDriverIsIdle_i_6_n_0,
      I1 => interpolatorDriverIsIdle_i_7_n_0,
      I2 => newRcpWaveIsReady(5),
      I3 => newRcpWaveIsReady(6),
      I4 => newRcpWaveIsReady(3),
      I5 => newRcpWaveIsReady(4),
      O => interpolatorDriverIsIdle116_in
    );
interpolatorDriverIsIdle_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_11_in,
      I1 => p_12_in,
      I2 => p_8_in,
      I3 => p_7_in,
      I4 => p_10_in,
      I5 => p_9_in,
      O => interpolatorDriverIsIdle_i_4_n_0
    );
interpolatorDriverIsIdle_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in_1,
      I1 => p_2_in,
      I2 => \newShiftConvertDepthWaveIsReady_reg_n_0_[0]\,
      I3 => p_0_in_2,
      O => interpolatorDriverIsIdle_i_5_n_0
    );
interpolatorDriverIsIdle_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => newRcpWaveIsReady(11),
      I1 => newRcpWaveIsReady(12),
      I2 => newRcpWaveIsReady(8),
      I3 => newRcpWaveIsReady(7),
      I4 => newRcpWaveIsReady(10),
      I5 => newRcpWaveIsReady(9),
      O => interpolatorDriverIsIdle_i_6_n_0
    );
interpolatorDriverIsIdle_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => newRcpWaveIsReady(1),
      I1 => newRcpWaveIsReady(2),
      I2 => \newRcpWaveIsReady_reg_n_0_[0]\,
      I3 => newRcpWaveIsReady(0),
      O => interpolatorDriverIsIdle_i_7_n_0
    );
interpolatorDriverIsIdle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpolatorDriverIsIdle_i_1_n_0,
      Q => \^dbg_idlevector\(2),
      R => '0'
    );
\lastCycleDepthTestValue_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(0),
      Q => lastCycleDepthTestValue(0),
      R => '0'
    );
\lastCycleDepthTestValue_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(10),
      Q => lastCycleDepthTestValue(10),
      R => '0'
    );
\lastCycleDepthTestValue_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(11),
      Q => lastCycleDepthTestValue(11),
      R => '0'
    );
\lastCycleDepthTestValue_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(12),
      Q => lastCycleDepthTestValue(12),
      R => '0'
    );
\lastCycleDepthTestValue_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(13),
      Q => lastCycleDepthTestValue(13),
      R => '0'
    );
\lastCycleDepthTestValue_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(14),
      Q => lastCycleDepthTestValue(14),
      R => '0'
    );
\lastCycleDepthTestValue_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(15),
      Q => lastCycleDepthTestValue(15),
      R => '0'
    );
\lastCycleDepthTestValue_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(16),
      Q => lastCycleDepthTestValue(16),
      R => '0'
    );
\lastCycleDepthTestValue_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(17),
      Q => lastCycleDepthTestValue(17),
      R => '0'
    );
\lastCycleDepthTestValue_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(18),
      Q => lastCycleDepthTestValue(18),
      R => '0'
    );
\lastCycleDepthTestValue_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(19),
      Q => lastCycleDepthTestValue(19),
      R => '0'
    );
\lastCycleDepthTestValue_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(1),
      Q => lastCycleDepthTestValue(1),
      R => '0'
    );
\lastCycleDepthTestValue_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(20),
      Q => lastCycleDepthTestValue(20),
      R => '0'
    );
\lastCycleDepthTestValue_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(21),
      Q => lastCycleDepthTestValue(21),
      R => '0'
    );
\lastCycleDepthTestValue_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(22),
      Q => lastCycleDepthTestValue(22),
      R => '0'
    );
\lastCycleDepthTestValue_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(23),
      Q => lastCycleDepthTestValue(23),
      R => '0'
    );
\lastCycleDepthTestValue_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(2),
      Q => lastCycleDepthTestValue(2),
      R => '0'
    );
\lastCycleDepthTestValue_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(3),
      Q => lastCycleDepthTestValue(3),
      R => '0'
    );
\lastCycleDepthTestValue_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(4),
      Q => lastCycleDepthTestValue(4),
      R => '0'
    );
\lastCycleDepthTestValue_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(5),
      Q => lastCycleDepthTestValue(5),
      R => '0'
    );
\lastCycleDepthTestValue_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(6),
      Q => lastCycleDepthTestValue(6),
      R => '0'
    );
\lastCycleDepthTestValue_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(7),
      Q => lastCycleDepthTestValue(7),
      R => '0'
    );
\lastCycleDepthTestValue_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(8),
      Q => lastCycleDepthTestValue(8),
      R => '0'
    );
\lastCycleDepthTestValue_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => FPU_CNV1_OUT(9),
      Q => lastCycleDepthTestValue(9),
      R => '0'
    );
\lastCyclePosX_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_5,
      Q => \passedPixelXYShiftReg_reg[9]\(0),
      R => '0'
    );
\lastCyclePosX_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_4,
      Q => \passedPixelXYShiftReg_reg[9]\(1),
      R => '0'
    );
\lastCyclePosX_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_7,
      Q => \passedPixelXYShiftReg_reg[9]\(2),
      R => '0'
    );
\lastCyclePosX_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_6,
      Q => \passedPixelXYShiftReg_reg[9]\(3),
      R => '0'
    );
\lastCyclePosX_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_9,
      Q => \passedPixelXYShiftReg_reg[9]\(4),
      R => '0'
    );
\lastCyclePosX_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_8,
      Q => \passedPixelXYShiftReg_reg[9]\(5),
      R => '0'
    );
\lastCyclePosX_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_11,
      Q => \passedPixelXYShiftReg_reg[9]\(6),
      R => '0'
    );
\lastCyclePosX_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_10,
      Q => \passedPixelXYShiftReg_reg[9]\(7),
      R => '0'
    );
\lastCyclePosX_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_13,
      Q => \passedPixelXYShiftReg_reg[9]\(8),
      R => '0'
    );
\lastCyclePosX_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_12,
      Q => \passedPixelXYShiftReg_reg[9]\(9),
      R => '0'
    );
\lastCyclePosY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FIFO_NextElementDataRd__0\(16),
      Q => lastCyclePosY(0),
      R => '0'
    );
\lastCyclePosY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FIFO_NextElementDataRd__0\(17),
      Q => lastCyclePosY(1),
      R => '0'
    );
\lastCyclePosY_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FIFO_NextElementDataRd__0\(18),
      Q => lastCyclePosY(2),
      R => '0'
    );
\lastCyclePosY_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FIFO_NextElementDataRd__0\(19),
      Q => lastCyclePosY(3),
      R => '0'
    );
\lastCyclePosY_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FIFO_NextElementDataRd__0\(20),
      Q => lastCyclePosY(4),
      R => '0'
    );
\lastCyclePosY_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FIFO_NextElementDataRd__0\(21),
      Q => lastCyclePosY(5),
      R => '0'
    );
\lastCyclePosY_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FIFO_NextElementDataRd__0\(22),
      Q => lastCyclePosY(6),
      R => '0'
    );
\lastCyclePosY_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FIFO_NextElementDataRd__0\(23),
      Q => lastCyclePosY(7),
      R => '0'
    );
\lastCyclePosY_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FIFO_NextElementDataRd__0\(24),
      Q => lastCyclePosY(8),
      R => '0'
    );
\lastCyclePosY_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FIFO_NextElementDataRd__0\(25),
      Q => lastCyclePosY(9),
      R => '0'
    );
mainProcessOutputGoSignal_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \currentState__0\(0),
      I1 => \currentState__0\(1),
      O => mainProcessOutputGoSignal
    );
mainProcessOutputGoSignal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => mainProcessOutputGoSignal,
      Q => mainProcessOutputGoSignal_reg_n_0,
      R => '0'
    );
minusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => Interpolator_n_109,
      CI_TOP => '0',
      CO(7) => minusOp_carry_n_0,
      CO(6) => minusOp_carry_n_1,
      CO(5) => minusOp_carry_n_2,
      CO(4) => minusOp_carry_n_3,
      CO(3) => minusOp_carry_n_4,
      CO(2) => minusOp_carry_n_5,
      CO(1) => minusOp_carry_n_6,
      CO(0) => minusOp_carry_n_7,
      DI(7) => Interpolator_n_110,
      DI(6) => Interpolator_n_111,
      DI(5) => Interpolator_n_112,
      DI(4) => Interpolator_n_113,
      DI(3) => Interpolator_n_114,
      DI(2) => Interpolator_n_115,
      DI(1) => Interpolator_n_116,
      DI(0) => Interpolator_n_117,
      O(7 downto 0) => minusOp(8 downto 1),
      S(7) => Interpolator_n_85,
      S(6) => Interpolator_n_86,
      S(5) => Interpolator_n_87,
      S(4) => Interpolator_n_88,
      S(3) => Interpolator_n_89,
      S(2) => Interpolator_n_90,
      S(1) => Interpolator_n_91,
      S(0) => Interpolator_n_92
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => minusOp_carry_n_0,
      CI_TOP => '0',
      CO(7) => \minusOp_carry__0_n_0\,
      CO(6) => \minusOp_carry__0_n_1\,
      CO(5) => \minusOp_carry__0_n_2\,
      CO(4) => \minusOp_carry__0_n_3\,
      CO(3) => \minusOp_carry__0_n_4\,
      CO(2) => \minusOp_carry__0_n_5\,
      CO(1) => \minusOp_carry__0_n_6\,
      CO(0) => \minusOp_carry__0_n_7\,
      DI(7) => Interpolator_n_118,
      DI(6) => Interpolator_n_119,
      DI(5) => Interpolator_n_120,
      DI(4) => Interpolator_n_121,
      DI(3) => Interpolator_n_122,
      DI(2) => Interpolator_n_123,
      DI(1) => Interpolator_n_124,
      DI(0) => Interpolator_n_125,
      O(7 downto 0) => minusOp(16 downto 9),
      S(7) => Interpolator_n_93,
      S(6) => Interpolator_n_94,
      S(5) => Interpolator_n_95,
      S(4) => Interpolator_n_96,
      S(3) => Interpolator_n_97,
      S(2) => Interpolator_n_98,
      S(1) => Interpolator_n_99,
      S(0) => Interpolator_n_100
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \minusOp_carry__1_n_0\,
      CO(6) => \minusOp_carry__1_n_1\,
      CO(5) => \minusOp_carry__1_n_2\,
      CO(4) => \minusOp_carry__1_n_3\,
      CO(3) => \minusOp_carry__1_n_4\,
      CO(2) => \minusOp_carry__1_n_5\,
      CO(1) => \minusOp_carry__1_n_6\,
      CO(0) => \minusOp_carry__1_n_7\,
      DI(7 downto 6) => GetRawExponent(24 downto 23),
      DI(5) => Interpolator_n_77,
      DI(4) => Interpolator_n_78,
      DI(3) => Interpolator_n_79,
      DI(2) => Interpolator_n_80,
      DI(1) => Interpolator_n_81,
      DI(0) => Interpolator_n_82,
      O(7 downto 0) => minusOp(24 downto 17),
      S(7) => Interpolator_n_101,
      S(6) => Interpolator_n_102,
      S(5) => Interpolator_n_103,
      S(4) => Interpolator_n_104,
      S(3) => Interpolator_n_105,
      S(2) => Interpolator_n_106,
      S(1) => Interpolator_n_107,
      S(0) => Interpolator_n_108
    );
\minusOp_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \minusOp_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_minusOp_carry__2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \minusOp_carry__2_n_3\,
      CO(3) => \minusOp_carry__2_n_4\,
      CO(2) => \minusOp_carry__2_n_5\,
      CO(1) => \minusOp_carry__2_n_6\,
      CO(0) => \minusOp_carry__2_n_7\,
      DI(7 downto 3) => B"00011",
      DI(2 downto 1) => \plusOp__3\(4 downto 3),
      DI(0) => GetRawExponent(25),
      O(7 downto 6) => \NLW_minusOp_carry__2_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => minusOp(30 downto 25),
      S(7 downto 6) => B"00",
      S(5) => Interpolator_n_0,
      S(4) => Interpolator_n_1,
      S(3) => Interpolator_n_2,
      S(2) => Interpolator_n_3,
      S(1) => GetRawExponent(26),
      S(0) => Interpolator_n_5
    );
\newDepthTestWaveIsReady_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newDepthTestWaveIsReady(0),
      Q => \newDepthTestWaveIsReady_reg_n_0_[0]\,
      R => '0'
    );
\newDepthTestWaveIsReady_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newDepthTestWaveIsReady(1),
      Q => newDepthTestWaveIsReady(0),
      R => '0'
    );
\newDepthTestWaveIsReady_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newDepthTestWaveIsReady(2),
      Q => newDepthTestWaveIsReady(1),
      R => '0'
    );
\newDepthTestWaveIsReady_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^shiftconvertzcurrentstate_reg_0\,
      Q => newDepthTestWaveIsReady(2),
      R => '0'
    );
\newInterpWaveIsReady_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newInterpWaveIsReady1_in(0),
      Q => \newInterpWaveIsReady_reg_n_0_[0]\,
      R => '0'
    );
\newInterpWaveIsReady_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newInterpWaveIsReady1_in(1),
      Q => newInterpWaveIsReady1_in(0),
      R => '0'
    );
\newInterpWaveIsReady_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newInterpWaveIsReady1_in(2),
      Q => newInterpWaveIsReady1_in(1),
      R => '0'
    );
\newInterpWaveIsReady_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newInterpWaveIsReady1_in(3),
      Q => newInterpWaveIsReady1_in(2),
      R => '0'
    );
\newInterpWaveIsReady_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newInterpWaveIsReady1_in(4),
      Q => newInterpWaveIsReady1_in(3),
      R => '0'
    );
\newInterpWaveIsReady_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^barycentricnormalizationcurrentstate_reg_0\,
      Q => newInterpWaveIsReady1_in(4),
      R => '0'
    );
\newMulWaveIsReady_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newMulWaveIsReady(0),
      Q => \newMulWaveIsReady_reg_n_0_[0]\,
      R => '0'
    );
\newMulWaveIsReady_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newMulWaveIsReady(1),
      Q => newMulWaveIsReady(0),
      R => '0'
    );
\newMulWaveIsReady_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^barycentricconvertcurrentstate_reg_0\,
      Q => newMulWaveIsReady(1),
      R => '0'
    );
\newRcpWaveIsReady_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newRcpWaveIsReady(0),
      Q => \newRcpWaveIsReady_reg_n_0_[0]\,
      R => '0'
    );
\newRcpWaveIsReady_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newRcpWaveIsReady(10),
      Q => newRcpWaveIsReady(9),
      R => '0'
    );
\newRcpWaveIsReady_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newRcpWaveIsReady(11),
      Q => newRcpWaveIsReady(10),
      R => '0'
    );
\newRcpWaveIsReady_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newRcpWaveIsReady(12),
      Q => newRcpWaveIsReady(11),
      R => '0'
    );
\newRcpWaveIsReady_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^interpolatordrivercurrentstate_reg_0\,
      Q => newRcpWaveIsReady(12),
      R => '0'
    );
\newRcpWaveIsReady_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newRcpWaveIsReady(1),
      Q => newRcpWaveIsReady(0),
      R => '0'
    );
\newRcpWaveIsReady_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newRcpWaveIsReady(2),
      Q => newRcpWaveIsReady(1),
      R => '0'
    );
\newRcpWaveIsReady_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newRcpWaveIsReady(3),
      Q => newRcpWaveIsReady(2),
      R => '0'
    );
\newRcpWaveIsReady_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newRcpWaveIsReady(4),
      Q => newRcpWaveIsReady(3),
      R => '0'
    );
\newRcpWaveIsReady_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newRcpWaveIsReady(5),
      Q => newRcpWaveIsReady(4),
      R => '0'
    );
\newRcpWaveIsReady_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newRcpWaveIsReady(6),
      Q => newRcpWaveIsReady(5),
      R => '0'
    );
\newRcpWaveIsReady_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newRcpWaveIsReady(7),
      Q => newRcpWaveIsReady(6),
      R => '0'
    );
\newRcpWaveIsReady_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newRcpWaveIsReady(8),
      Q => newRcpWaveIsReady(7),
      R => '0'
    );
\newRcpWaveIsReady_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newRcpWaveIsReady(9),
      Q => newRcpWaveIsReady(8),
      R => '0'
    );
\newShiftConvertDepthWaveIsReady_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in_2,
      Q => \newShiftConvertDepthWaveIsReady_reg_n_0_[0]\,
      R => '0'
    );
\newShiftConvertDepthWaveIsReady_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_10_in,
      Q => p_9_in,
      R => '0'
    );
\newShiftConvertDepthWaveIsReady_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_11_in,
      Q => p_10_in,
      R => '0'
    );
\newShiftConvertDepthWaveIsReady_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_12_in,
      Q => p_11_in,
      R => '0'
    );
\newShiftConvertDepthWaveIsReady_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DBG_BarycentricBCFIFO[63]_i_1_n_0\,
      Q => p_12_in,
      R => '0'
    );
\newShiftConvertDepthWaveIsReady_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_1_in_1,
      Q => p_0_in_2,
      R => '0'
    );
\newShiftConvertDepthWaveIsReady_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_2_in,
      Q => p_1_in_1,
      R => '0'
    );
\newShiftConvertDepthWaveIsReady_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_3_in,
      Q => p_2_in,
      R => '0'
    );
\newShiftConvertDepthWaveIsReady_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_4_in,
      Q => p_3_in,
      R => '0'
    );
\newShiftConvertDepthWaveIsReady_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_5_in,
      Q => p_4_in,
      R => '0'
    );
\newShiftConvertDepthWaveIsReady_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_6_in,
      Q => p_5_in,
      R => '0'
    );
\newShiftConvertDepthWaveIsReady_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_7_in,
      Q => p_6_in,
      R => '0'
    );
\newShiftConvertDepthWaveIsReady_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_8_in,
      Q => p_7_in,
      R => '0'
    );
\newShiftConvertDepthWaveIsReady_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_9_in,
      Q => p_8_in,
      R => '0'
    );
outputDataSource_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => outputDataSource_0,
      Q => outputDataSource,
      R => '0'
    );
outputProcessIsIdle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mainProcessOutputGoSignal_reg_n_0,
      I1 => \passedPixelColorAndWValueReady_reg_n_0_[0]\,
      O => statCyclesIdle1
    );
outputProcessIsIdle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => statCyclesIdle1,
      Q => \^dbg_idlevector\(7),
      R => '0'
    );
\passedBarycentricBCShiftReg_reg[0][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(0),
      Q => \passedBarycentricBCShiftReg_reg[0]\(0)
    );
\passedBarycentricBCShiftReg_reg[0][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(10),
      Q => \passedBarycentricBCShiftReg_reg[0]\(10)
    );
\passedBarycentricBCShiftReg_reg[0][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(11),
      Q => \passedBarycentricBCShiftReg_reg[0]\(11)
    );
\passedBarycentricBCShiftReg_reg[0][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(12),
      Q => \passedBarycentricBCShiftReg_reg[0]\(12)
    );
\passedBarycentricBCShiftReg_reg[0][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(13),
      Q => \passedBarycentricBCShiftReg_reg[0]\(13)
    );
\passedBarycentricBCShiftReg_reg[0][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(14),
      Q => \passedBarycentricBCShiftReg_reg[0]\(14)
    );
\passedBarycentricBCShiftReg_reg[0][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(15),
      Q => \passedBarycentricBCShiftReg_reg[0]\(15)
    );
\passedBarycentricBCShiftReg_reg[0][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(16),
      Q => \passedBarycentricBCShiftReg_reg[0]\(16)
    );
\passedBarycentricBCShiftReg_reg[0][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(17),
      Q => \passedBarycentricBCShiftReg_reg[0]\(17)
    );
\passedBarycentricBCShiftReg_reg[0][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(18),
      Q => \passedBarycentricBCShiftReg_reg[0]\(18)
    );
\passedBarycentricBCShiftReg_reg[0][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(19),
      Q => \passedBarycentricBCShiftReg_reg[0]\(19)
    );
\passedBarycentricBCShiftReg_reg[0][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(1),
      Q => \passedBarycentricBCShiftReg_reg[0]\(1)
    );
\passedBarycentricBCShiftReg_reg[0][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(20),
      Q => \passedBarycentricBCShiftReg_reg[0]\(20)
    );
\passedBarycentricBCShiftReg_reg[0][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(21),
      Q => \passedBarycentricBCShiftReg_reg[0]\(21)
    );
\passedBarycentricBCShiftReg_reg[0][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(22),
      Q => \passedBarycentricBCShiftReg_reg[0]\(22)
    );
\passedBarycentricBCShiftReg_reg[0][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(23),
      Q => \passedBarycentricBCShiftReg_reg[0]\(23)
    );
\passedBarycentricBCShiftReg_reg[0][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(24),
      Q => \passedBarycentricBCShiftReg_reg[0]\(24)
    );
\passedBarycentricBCShiftReg_reg[0][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(25),
      Q => \passedBarycentricBCShiftReg_reg[0]\(25)
    );
\passedBarycentricBCShiftReg_reg[0][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(26),
      Q => \passedBarycentricBCShiftReg_reg[0]\(26)
    );
\passedBarycentricBCShiftReg_reg[0][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(27),
      Q => \passedBarycentricBCShiftReg_reg[0]\(27)
    );
\passedBarycentricBCShiftReg_reg[0][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(28),
      Q => \passedBarycentricBCShiftReg_reg[0]\(28)
    );
\passedBarycentricBCShiftReg_reg[0][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(29),
      Q => \passedBarycentricBCShiftReg_reg[0]\(29)
    );
\passedBarycentricBCShiftReg_reg[0][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(2),
      Q => \passedBarycentricBCShiftReg_reg[0]\(2)
    );
\passedBarycentricBCShiftReg_reg[0][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(30),
      Q => \passedBarycentricBCShiftReg_reg[0]\(30)
    );
\passedBarycentricBCShiftReg_reg[0][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(31),
      Q => \passedBarycentricBCShiftReg_reg[0]\(31)
    );
\passedBarycentricBCShiftReg_reg[0][32]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(32),
      Q => \passedBarycentricBCShiftReg_reg[0]\(32)
    );
\passedBarycentricBCShiftReg_reg[0][33]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(33),
      Q => \passedBarycentricBCShiftReg_reg[0]\(33)
    );
\passedBarycentricBCShiftReg_reg[0][34]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(34),
      Q => \passedBarycentricBCShiftReg_reg[0]\(34)
    );
\passedBarycentricBCShiftReg_reg[0][35]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(35),
      Q => \passedBarycentricBCShiftReg_reg[0]\(35)
    );
\passedBarycentricBCShiftReg_reg[0][36]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(36),
      Q => \passedBarycentricBCShiftReg_reg[0]\(36)
    );
\passedBarycentricBCShiftReg_reg[0][37]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(37),
      Q => \passedBarycentricBCShiftReg_reg[0]\(37)
    );
\passedBarycentricBCShiftReg_reg[0][38]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(38),
      Q => \passedBarycentricBCShiftReg_reg[0]\(38)
    );
\passedBarycentricBCShiftReg_reg[0][39]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(39),
      Q => \passedBarycentricBCShiftReg_reg[0]\(39)
    );
\passedBarycentricBCShiftReg_reg[0][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(3),
      Q => \passedBarycentricBCShiftReg_reg[0]\(3)
    );
\passedBarycentricBCShiftReg_reg[0][40]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(40),
      Q => \passedBarycentricBCShiftReg_reg[0]\(40)
    );
\passedBarycentricBCShiftReg_reg[0][41]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(41),
      Q => \passedBarycentricBCShiftReg_reg[0]\(41)
    );
\passedBarycentricBCShiftReg_reg[0][42]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(42),
      Q => \passedBarycentricBCShiftReg_reg[0]\(42)
    );
\passedBarycentricBCShiftReg_reg[0][43]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(43),
      Q => \passedBarycentricBCShiftReg_reg[0]\(43)
    );
\passedBarycentricBCShiftReg_reg[0][44]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(44),
      Q => \passedBarycentricBCShiftReg_reg[0]\(44)
    );
\passedBarycentricBCShiftReg_reg[0][45]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(45),
      Q => \passedBarycentricBCShiftReg_reg[0]\(45)
    );
\passedBarycentricBCShiftReg_reg[0][46]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(46),
      Q => \passedBarycentricBCShiftReg_reg[0]\(46)
    );
\passedBarycentricBCShiftReg_reg[0][47]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(47),
      Q => \passedBarycentricBCShiftReg_reg[0]\(47)
    );
\passedBarycentricBCShiftReg_reg[0][48]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(48),
      Q => \passedBarycentricBCShiftReg_reg[0]\(48)
    );
\passedBarycentricBCShiftReg_reg[0][49]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(49),
      Q => \passedBarycentricBCShiftReg_reg[0]\(49)
    );
\passedBarycentricBCShiftReg_reg[0][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(4),
      Q => \passedBarycentricBCShiftReg_reg[0]\(4)
    );
\passedBarycentricBCShiftReg_reg[0][50]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(50),
      Q => \passedBarycentricBCShiftReg_reg[0]\(50)
    );
\passedBarycentricBCShiftReg_reg[0][51]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(51),
      Q => \passedBarycentricBCShiftReg_reg[0]\(51)
    );
\passedBarycentricBCShiftReg_reg[0][52]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(52),
      Q => \passedBarycentricBCShiftReg_reg[0]\(52)
    );
\passedBarycentricBCShiftReg_reg[0][53]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(53),
      Q => \passedBarycentricBCShiftReg_reg[0]\(53)
    );
\passedBarycentricBCShiftReg_reg[0][54]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(54),
      Q => \passedBarycentricBCShiftReg_reg[0]\(54)
    );
\passedBarycentricBCShiftReg_reg[0][55]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(55),
      Q => \passedBarycentricBCShiftReg_reg[0]\(55)
    );
\passedBarycentricBCShiftReg_reg[0][56]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(56),
      Q => \passedBarycentricBCShiftReg_reg[0]\(56)
    );
\passedBarycentricBCShiftReg_reg[0][57]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(57),
      Q => \passedBarycentricBCShiftReg_reg[0]\(57)
    );
\passedBarycentricBCShiftReg_reg[0][58]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(58),
      Q => \passedBarycentricBCShiftReg_reg[0]\(58)
    );
\passedBarycentricBCShiftReg_reg[0][59]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(59),
      Q => \passedBarycentricBCShiftReg_reg[0]\(59)
    );
\passedBarycentricBCShiftReg_reg[0][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(5),
      Q => \passedBarycentricBCShiftReg_reg[0]\(5)
    );
\passedBarycentricBCShiftReg_reg[0][60]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(60),
      Q => \passedBarycentricBCShiftReg_reg[0]\(60)
    );
\passedBarycentricBCShiftReg_reg[0][61]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(61),
      Q => \passedBarycentricBCShiftReg_reg[0]\(61)
    );
\passedBarycentricBCShiftReg_reg[0][62]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(62),
      Q => \passedBarycentricBCShiftReg_reg[0]\(62)
    );
\passedBarycentricBCShiftReg_reg[0][63]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(63),
      Q => \passedBarycentricBCShiftReg_reg[0]\(63)
    );
\passedBarycentricBCShiftReg_reg[0][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(6),
      Q => \passedBarycentricBCShiftReg_reg[0]\(6)
    );
\passedBarycentricBCShiftReg_reg[0][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(7),
      Q => \passedBarycentricBCShiftReg_reg[0]\(7)
    );
\passedBarycentricBCShiftReg_reg[0][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(8),
      Q => \passedBarycentricBCShiftReg_reg[0]\(8)
    );
\passedBarycentricBCShiftReg_reg[0][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => FIFO_NextElementDataRd(9),
      Q => \passedBarycentricBCShiftReg_reg[0]\(9)
    );
\passedPixelColorAndWValueReady[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0D00000"
    )
        port map (
      I0 => \^dbg_currentdepthstencilstate\(0),
      I1 => \^dbg_currentdepthstencilstate\(40),
      I2 => DEPTH_PixelPassedDepthStencilTest,
      I3 => \^dbg_currentdepthstencilstate\(37),
      I4 => \depthTestResultsReady_reg_n_0_[0]\,
      O => \passedPixelColorAndWValueReady[2]_i_1_n_0\
    );
\passedPixelColorAndWValueReady_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => passedPixelColorAndWValueReady(0),
      Q => \passedPixelColorAndWValueReady_reg_n_0_[0]\,
      R => '0'
    );
\passedPixelColorAndWValueReady_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => passedPixelColorAndWValueReady(1),
      Q => passedPixelColorAndWValueReady(0),
      R => '0'
    );
\passedPixelColorAndWValueReady_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelColorAndWValueReady[2]_i_1_n_0\,
      Q => passedPixelColorAndWValueReady(1),
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][0]_srl8_n_0\,
      Q => \passedPixelXYShiftReg_reg[0][0]__0_n_0\,
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][10]_srl9_n_0\,
      Q => \passedPixelXYShiftReg_reg[0][10]__0_n_0\,
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][11]_srl9_n_0\,
      Q => \passedPixelXYShiftReg_reg[0][11]__0_n_0\,
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][12]_srl9_n_0\,
      Q => \passedPixelXYShiftReg_reg[0][12]__0_n_0\,
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][13]_srl9_n_0\,
      Q => \passedPixelXYShiftReg_reg[0][13]__0_n_0\,
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][14]_srl9_n_0\,
      Q => \passedPixelXYShiftReg_reg[0][14]__0_n_0\,
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][15]_srl9_n_0\,
      Q => \passedPixelXYShiftReg_reg[0][15]__0_n_0\,
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][16]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][16]_srl8_n_0\,
      Q => inStruct_PosY(0),
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][17]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][17]_srl8_n_0\,
      Q => inStruct_PosY(1),
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][18]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][18]_srl8_n_0\,
      Q => inStruct_PosY(2),
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][19]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][19]_srl8_n_0\,
      Q => inStruct_PosY(3),
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][1]_srl8_n_0\,
      Q => \passedPixelXYShiftReg_reg[0][1]__0_n_0\,
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][20]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][20]_srl8_n_0\,
      Q => inStruct_PosY(4),
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][21]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][21]_srl8_n_0\,
      Q => inStruct_PosY(5),
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][22]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][22]_srl8_n_0\,
      Q => inStruct_PosY(6),
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][23]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][23]_srl8_n_0\,
      Q => inStruct_PosY(7),
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][24]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][24]_srl8_n_0\,
      Q => inStruct_PosY(8),
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][25]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][25]_srl8_n_0\,
      Q => inStruct_PosY(9),
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][26]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][26]_srl9_n_0\,
      Q => inStruct_PosY(10),
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][27]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][27]_srl9_n_0\,
      Q => inStruct_PosY(11),
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][28]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][28]_srl9_n_0\,
      Q => inStruct_PosY(12),
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][29]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][29]_srl9_n_0\,
      Q => inStruct_PosY(13),
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][2]_srl8_n_0\,
      Q => \passedPixelXYShiftReg_reg[0][2]__0_n_0\,
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][30]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][30]_srl9_n_0\,
      Q => inStruct_PosY(14),
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][31]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][31]_srl9_n_0\,
      Q => inStruct_PosY(15),
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][3]_srl8_n_0\,
      Q => \passedPixelXYShiftReg_reg[0][3]__0_n_0\,
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][4]_srl8_n_0\,
      Q => \passedPixelXYShiftReg_reg[0][4]__0_n_0\,
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][5]_srl8_n_0\,
      Q => \passedPixelXYShiftReg_reg[0][5]__0_n_0\,
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][6]_srl8_n_0\,
      Q => \passedPixelXYShiftReg_reg[0][6]__0_n_0\,
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][7]_srl8_n_0\,
      Q => \passedPixelXYShiftReg_reg[0][7]__0_n_0\,
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][8]_srl8_n_0\,
      Q => \passedPixelXYShiftReg_reg[0][8]__0_n_0\,
      R => '0'
    );
\passedPixelXYShiftReg_reg[0][9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \passedPixelXYShiftReg_reg[1][9]_srl8_n_0\,
      Q => \passedPixelXYShiftReg_reg[0][9]__0_n_0\,
      R => '0'
    );
\passedPixelXYShiftReg_reg[1][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \passedPixelXYShiftReg_reg[9]\(0),
      Q => \passedPixelXYShiftReg_reg[1][0]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][10]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => PixelXYFIFO_n_15,
      Q => \passedPixelXYShiftReg_reg[1][10]_srl9_n_0\
    );
\passedPixelXYShiftReg_reg[1][11]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => PixelXYFIFO_n_14,
      Q => \passedPixelXYShiftReg_reg[1][11]_srl9_n_0\
    );
\passedPixelXYShiftReg_reg[1][12]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => PixelXYFIFO_n_17,
      Q => \passedPixelXYShiftReg_reg[1][12]_srl9_n_0\
    );
\passedPixelXYShiftReg_reg[1][13]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => PixelXYFIFO_n_16,
      Q => \passedPixelXYShiftReg_reg[1][13]_srl9_n_0\
    );
\passedPixelXYShiftReg_reg[1][14]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => PixelXYFIFO_n_19,
      Q => \passedPixelXYShiftReg_reg[1][14]_srl9_n_0\
    );
\passedPixelXYShiftReg_reg[1][15]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => PixelXYFIFO_n_18,
      Q => \passedPixelXYShiftReg_reg[1][15]_srl9_n_0\
    );
\passedPixelXYShiftReg_reg[1][16]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => lastCyclePosY(0),
      Q => \passedPixelXYShiftReg_reg[1][16]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][17]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => lastCyclePosY(1),
      Q => \passedPixelXYShiftReg_reg[1][17]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][18]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => lastCyclePosY(2),
      Q => \passedPixelXYShiftReg_reg[1][18]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][19]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => lastCyclePosY(3),
      Q => \passedPixelXYShiftReg_reg[1][19]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][1]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \passedPixelXYShiftReg_reg[9]\(1),
      Q => \passedPixelXYShiftReg_reg[1][1]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][20]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => lastCyclePosY(4),
      Q => \passedPixelXYShiftReg_reg[1][20]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][21]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => lastCyclePosY(5),
      Q => \passedPixelXYShiftReg_reg[1][21]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][22]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => lastCyclePosY(6),
      Q => \passedPixelXYShiftReg_reg[1][22]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][23]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => lastCyclePosY(7),
      Q => \passedPixelXYShiftReg_reg[1][23]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][24]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => lastCyclePosY(8),
      Q => \passedPixelXYShiftReg_reg[1][24]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][25]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => lastCyclePosY(9),
      Q => \passedPixelXYShiftReg_reg[1][25]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][26]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => PixelXYFIFO_n_31,
      Q => \passedPixelXYShiftReg_reg[1][26]_srl9_n_0\
    );
\passedPixelXYShiftReg_reg[1][27]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => PixelXYFIFO_n_30,
      Q => \passedPixelXYShiftReg_reg[1][27]_srl9_n_0\
    );
\passedPixelXYShiftReg_reg[1][28]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => PixelXYFIFO_n_1,
      Q => \passedPixelXYShiftReg_reg[1][28]_srl9_n_0\
    );
\passedPixelXYShiftReg_reg[1][29]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => PixelXYFIFO_n_0,
      Q => \passedPixelXYShiftReg_reg[1][29]_srl9_n_0\
    );
\passedPixelXYShiftReg_reg[1][2]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \passedPixelXYShiftReg_reg[9]\(2),
      Q => \passedPixelXYShiftReg_reg[1][2]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][30]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => PixelXYFIFO_n_3,
      Q => \passedPixelXYShiftReg_reg[1][30]_srl9_n_0\
    );
\passedPixelXYShiftReg_reg[1][31]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => clk,
      D => PixelXYFIFO_n_2,
      Q => \passedPixelXYShiftReg_reg[1][31]_srl9_n_0\
    );
\passedPixelXYShiftReg_reg[1][3]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \passedPixelXYShiftReg_reg[9]\(3),
      Q => \passedPixelXYShiftReg_reg[1][3]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][4]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \passedPixelXYShiftReg_reg[9]\(4),
      Q => \passedPixelXYShiftReg_reg[1][4]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \passedPixelXYShiftReg_reg[9]\(5),
      Q => \passedPixelXYShiftReg_reg[1][5]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \passedPixelXYShiftReg_reg[9]\(6),
      Q => \passedPixelXYShiftReg_reg[1][6]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][7]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \passedPixelXYShiftReg_reg[9]\(7),
      Q => \passedPixelXYShiftReg_reg[1][7]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][8]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \passedPixelXYShiftReg_reg[9]\(8),
      Q => \passedPixelXYShiftReg_reg[1][8]_srl8_n_0\
    );
\passedPixelXYShiftReg_reg[1][9]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \passedPixelXYShiftReg_reg[9]\(9),
      Q => \passedPixelXYShiftReg_reg[1][9]_srl8_n_0\
    );
\pixelDepth_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(0),
      Q => pixelDepth(0),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(10),
      Q => pixelDepth(10),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(11),
      Q => pixelDepth(11),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(12),
      Q => pixelDepth(12),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(13),
      Q => pixelDepth(13),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(14),
      Q => pixelDepth(14),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(15),
      Q => pixelDepth(15),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(16),
      Q => pixelDepth(16),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(17),
      Q => pixelDepth(17),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(18),
      Q => pixelDepth(18),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(19),
      Q => pixelDepth(19),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(1),
      Q => pixelDepth(1),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(20),
      Q => pixelDepth(20),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(21),
      Q => pixelDepth(21),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(22),
      Q => pixelDepth(22),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(23),
      Q => pixelDepth(23),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(24),
      Q => pixelDepth(24),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(25),
      Q => pixelDepth(25),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(26),
      Q => pixelDepth(26),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(27),
      Q => pixelDepth(27),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(28),
      Q => pixelDepth(28),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(29),
      Q => pixelDepth(29),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(2),
      Q => pixelDepth(2),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(30),
      Q => pixelDepth(30),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(3),
      Q => pixelDepth(3),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(4),
      Q => pixelDepth(4),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(5),
      Q => pixelDepth(5),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(6),
      Q => pixelDepth(6),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(7),
      Q => pixelDepth(7),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(8),
      Q => pixelDepth(8),
      R => GetFloatIsDenorm
    );
\pixelDepth_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => minusOp(9),
      Q => pixelDepth(9),
      R => GetFloatIsDenorm
    );
readFromFifo_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => STATE_StateIsValid,
      I1 => readFromFifo_i_3_n_0,
      I2 => readFromFifo_i_4_n_0,
      O => \CMD_IsIdle122_out__0\
    );
readFromFifo_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000000000000"
    )
        port map (
      I0 => currentDrawEventID(15),
      I1 => STATE_NextDrawID(15),
      I2 => readFromFifo_i_5_n_0,
      I3 => readFromFifo_i_6_n_0,
      I4 => readFromFifo_i_7_n_0,
      I5 => readFromFifo_i_8_n_0,
      O => readFromFifo_i_3_n_0
    );
readFromFifo_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => currentDrawEventID(12),
      I1 => STATE_NextDrawID(12),
      I2 => STATE_NextDrawID(14),
      I3 => currentDrawEventID(14),
      I4 => STATE_NextDrawID(13),
      I5 => currentDrawEventID(13),
      O => readFromFifo_i_4_n_0
    );
readFromFifo_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => currentDrawEventID(6),
      I1 => STATE_NextDrawID(6),
      I2 => STATE_NextDrawID(8),
      I3 => currentDrawEventID(8),
      I4 => STATE_NextDrawID(7),
      I5 => currentDrawEventID(7),
      O => readFromFifo_i_5_n_0
    );
readFromFifo_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => currentDrawEventID(9),
      I1 => STATE_NextDrawID(9),
      I2 => STATE_NextDrawID(11),
      I3 => currentDrawEventID(11),
      I4 => STATE_NextDrawID(10),
      I5 => currentDrawEventID(10),
      O => readFromFifo_i_6_n_0
    );
readFromFifo_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => currentDrawEventID(0),
      I1 => STATE_NextDrawID(0),
      I2 => STATE_NextDrawID(2),
      I3 => currentDrawEventID(2),
      I4 => STATE_NextDrawID(1),
      I5 => currentDrawEventID(1),
      O => readFromFifo_i_7_n_0
    );
readFromFifo_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => currentDrawEventID(3),
      I1 => STATE_NextDrawID(3),
      I2 => STATE_NextDrawID(5),
      I3 => currentDrawEventID(5),
      I4 => STATE_NextDrawID(4),
      I5 => currentDrawEventID(4),
      O => readFromFifo_i_8_n_0
    );
readFromFifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => BarycentricBCFIFO_n_2,
      Q => \^rastout_fifo_rd_en\,
      R => TRICACHE_PopTriangleSlot_i_1_n_0
    );
reciprocalDriverIsIdle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \newRcpWaveIsReady_reg_n_0_[0]\,
      O => reciprocalDriverIsIdle_i_1_n_0
    );
reciprocalDriverIsIdle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => reciprocalDriverIsIdle_i_1_n_0,
      Q => \^dbg_idlevector\(3),
      R => '0'
    );
shiftConvertZCurrentState_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^shiftconvertzcurrentstate_reg_0\,
      I1 => \newShiftConvertDepthWaveIsReady_reg_n_0_[0]\,
      O => shiftConvertZCurrentState_i_1_n_0
    );
shiftConvertZCurrentState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shiftConvertZCurrentState_i_1_n_0,
      Q => \^shiftconvertzcurrentstate_reg_0\,
      R => '0'
    );
shiftConvertZIsIdle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => newDepthTestWaveIsReady(1),
      I1 => \newDepthTestWaveIsReady_reg_n_0_[0]\,
      I2 => newDepthTestWaveIsReady(0),
      I3 => newDepthTestWaveIsReady(2),
      I4 => \^shiftconvertzcurrentstate_reg_0\,
      I5 => \newShiftConvertDepthWaveIsReady_reg_n_0_[0]\,
      O => shiftConvertZIsIdle_i_1_n_0
    );
shiftConvertZIsIdle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => shiftConvertZIsIdle_i_1_n_0,
      Q => \^dbg_idlevector\(4),
      R => '0'
    );
\signBitShiftReg_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => signBitShiftReg(2),
      Q => \signBitShiftReg_reg[0]_srl3_n_0\
    );
\signBitShiftReg_reg[0]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dbg_rastbarycentricc\(31),
      I1 => \^barycentricconvertcurrentstate_reg_0\,
      I2 => \^dbg_rastbarycentricb\(31),
      O => signBitShiftReg(2)
    );
\statCyclesIdle[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stat_cyclesidle\(0),
      O => \statCyclesIdle[7]_i_2_n_0\
    );
\statCyclesIdle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[7]_i_1_n_15\,
      Q => \^stat_cyclesidle\(0),
      R => '0'
    );
\statCyclesIdle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[15]_i_1_n_13\,
      Q => \^stat_cyclesidle\(10),
      R => '0'
    );
\statCyclesIdle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[15]_i_1_n_12\,
      Q => \^stat_cyclesidle\(11),
      R => '0'
    );
\statCyclesIdle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[15]_i_1_n_11\,
      Q => \^stat_cyclesidle\(12),
      R => '0'
    );
\statCyclesIdle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[15]_i_1_n_10\,
      Q => \^stat_cyclesidle\(13),
      R => '0'
    );
\statCyclesIdle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[15]_i_1_n_9\,
      Q => \^stat_cyclesidle\(14),
      R => '0'
    );
\statCyclesIdle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[15]_i_1_n_8\,
      Q => \^stat_cyclesidle\(15),
      R => '0'
    );
\statCyclesIdle_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesIdle_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesIdle_reg[15]_i_1_n_0\,
      CO(6) => \statCyclesIdle_reg[15]_i_1_n_1\,
      CO(5) => \statCyclesIdle_reg[15]_i_1_n_2\,
      CO(4) => \statCyclesIdle_reg[15]_i_1_n_3\,
      CO(3) => \statCyclesIdle_reg[15]_i_1_n_4\,
      CO(2) => \statCyclesIdle_reg[15]_i_1_n_5\,
      CO(1) => \statCyclesIdle_reg[15]_i_1_n_6\,
      CO(0) => \statCyclesIdle_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesIdle_reg[15]_i_1_n_8\,
      O(6) => \statCyclesIdle_reg[15]_i_1_n_9\,
      O(5) => \statCyclesIdle_reg[15]_i_1_n_10\,
      O(4) => \statCyclesIdle_reg[15]_i_1_n_11\,
      O(3) => \statCyclesIdle_reg[15]_i_1_n_12\,
      O(2) => \statCyclesIdle_reg[15]_i_1_n_13\,
      O(1) => \statCyclesIdle_reg[15]_i_1_n_14\,
      O(0) => \statCyclesIdle_reg[15]_i_1_n_15\,
      S(7 downto 0) => \^stat_cyclesidle\(15 downto 8)
    );
\statCyclesIdle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[23]_i_1_n_15\,
      Q => \^stat_cyclesidle\(16),
      R => '0'
    );
\statCyclesIdle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[23]_i_1_n_14\,
      Q => \^stat_cyclesidle\(17),
      R => '0'
    );
\statCyclesIdle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[23]_i_1_n_13\,
      Q => \^stat_cyclesidle\(18),
      R => '0'
    );
\statCyclesIdle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[23]_i_1_n_12\,
      Q => \^stat_cyclesidle\(19),
      R => '0'
    );
\statCyclesIdle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[7]_i_1_n_14\,
      Q => \^stat_cyclesidle\(1),
      R => '0'
    );
\statCyclesIdle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[23]_i_1_n_11\,
      Q => \^stat_cyclesidle\(20),
      R => '0'
    );
\statCyclesIdle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[23]_i_1_n_10\,
      Q => \^stat_cyclesidle\(21),
      R => '0'
    );
\statCyclesIdle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[23]_i_1_n_9\,
      Q => \^stat_cyclesidle\(22),
      R => '0'
    );
\statCyclesIdle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[23]_i_1_n_8\,
      Q => \^stat_cyclesidle\(23),
      R => '0'
    );
\statCyclesIdle_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesIdle_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesIdle_reg[23]_i_1_n_0\,
      CO(6) => \statCyclesIdle_reg[23]_i_1_n_1\,
      CO(5) => \statCyclesIdle_reg[23]_i_1_n_2\,
      CO(4) => \statCyclesIdle_reg[23]_i_1_n_3\,
      CO(3) => \statCyclesIdle_reg[23]_i_1_n_4\,
      CO(2) => \statCyclesIdle_reg[23]_i_1_n_5\,
      CO(1) => \statCyclesIdle_reg[23]_i_1_n_6\,
      CO(0) => \statCyclesIdle_reg[23]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesIdle_reg[23]_i_1_n_8\,
      O(6) => \statCyclesIdle_reg[23]_i_1_n_9\,
      O(5) => \statCyclesIdle_reg[23]_i_1_n_10\,
      O(4) => \statCyclesIdle_reg[23]_i_1_n_11\,
      O(3) => \statCyclesIdle_reg[23]_i_1_n_12\,
      O(2) => \statCyclesIdle_reg[23]_i_1_n_13\,
      O(1) => \statCyclesIdle_reg[23]_i_1_n_14\,
      O(0) => \statCyclesIdle_reg[23]_i_1_n_15\,
      S(7 downto 0) => \^stat_cyclesidle\(23 downto 16)
    );
\statCyclesIdle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[31]_i_2_n_15\,
      Q => \^stat_cyclesidle\(24),
      R => '0'
    );
\statCyclesIdle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[31]_i_2_n_14\,
      Q => \^stat_cyclesidle\(25),
      R => '0'
    );
\statCyclesIdle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[31]_i_2_n_13\,
      Q => \^stat_cyclesidle\(26),
      R => '0'
    );
\statCyclesIdle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[31]_i_2_n_12\,
      Q => \^stat_cyclesidle\(27),
      R => '0'
    );
\statCyclesIdle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[31]_i_2_n_11\,
      Q => \^stat_cyclesidle\(28),
      R => '0'
    );
\statCyclesIdle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[31]_i_2_n_10\,
      Q => \^stat_cyclesidle\(29),
      R => '0'
    );
\statCyclesIdle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[7]_i_1_n_13\,
      Q => \^stat_cyclesidle\(2),
      R => '0'
    );
\statCyclesIdle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[31]_i_2_n_9\,
      Q => \^stat_cyclesidle\(30),
      R => '0'
    );
\statCyclesIdle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[31]_i_2_n_8\,
      Q => \^stat_cyclesidle\(31),
      R => '0'
    );
\statCyclesIdle_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesIdle_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_statCyclesIdle_reg[31]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \statCyclesIdle_reg[31]_i_2_n_1\,
      CO(5) => \statCyclesIdle_reg[31]_i_2_n_2\,
      CO(4) => \statCyclesIdle_reg[31]_i_2_n_3\,
      CO(3) => \statCyclesIdle_reg[31]_i_2_n_4\,
      CO(2) => \statCyclesIdle_reg[31]_i_2_n_5\,
      CO(1) => \statCyclesIdle_reg[31]_i_2_n_6\,
      CO(0) => \statCyclesIdle_reg[31]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesIdle_reg[31]_i_2_n_8\,
      O(6) => \statCyclesIdle_reg[31]_i_2_n_9\,
      O(5) => \statCyclesIdle_reg[31]_i_2_n_10\,
      O(4) => \statCyclesIdle_reg[31]_i_2_n_11\,
      O(3) => \statCyclesIdle_reg[31]_i_2_n_12\,
      O(2) => \statCyclesIdle_reg[31]_i_2_n_13\,
      O(1) => \statCyclesIdle_reg[31]_i_2_n_14\,
      O(0) => \statCyclesIdle_reg[31]_i_2_n_15\,
      S(7 downto 0) => \^stat_cyclesidle\(31 downto 24)
    );
\statCyclesIdle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[7]_i_1_n_12\,
      Q => \^stat_cyclesidle\(3),
      R => '0'
    );
\statCyclesIdle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[7]_i_1_n_11\,
      Q => \^stat_cyclesidle\(4),
      R => '0'
    );
\statCyclesIdle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[7]_i_1_n_10\,
      Q => \^stat_cyclesidle\(5),
      R => '0'
    );
\statCyclesIdle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[7]_i_1_n_9\,
      Q => \^stat_cyclesidle\(6),
      R => '0'
    );
\statCyclesIdle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[7]_i_1_n_8\,
      Q => \^stat_cyclesidle\(7),
      R => '0'
    );
\statCyclesIdle_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \statCyclesIdle_reg[7]_i_1_n_0\,
      CO(6) => \statCyclesIdle_reg[7]_i_1_n_1\,
      CO(5) => \statCyclesIdle_reg[7]_i_1_n_2\,
      CO(4) => \statCyclesIdle_reg[7]_i_1_n_3\,
      CO(3) => \statCyclesIdle_reg[7]_i_1_n_4\,
      CO(2) => \statCyclesIdle_reg[7]_i_1_n_5\,
      CO(1) => \statCyclesIdle_reg[7]_i_1_n_6\,
      CO(0) => \statCyclesIdle_reg[7]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \statCyclesIdle_reg[7]_i_1_n_8\,
      O(6) => \statCyclesIdle_reg[7]_i_1_n_9\,
      O(5) => \statCyclesIdle_reg[7]_i_1_n_10\,
      O(4) => \statCyclesIdle_reg[7]_i_1_n_11\,
      O(3) => \statCyclesIdle_reg[7]_i_1_n_12\,
      O(2) => \statCyclesIdle_reg[7]_i_1_n_13\,
      O(1) => \statCyclesIdle_reg[7]_i_1_n_14\,
      O(0) => \statCyclesIdle_reg[7]_i_1_n_15\,
      S(7 downto 1) => \^stat_cyclesidle\(7 downto 1),
      S(0) => \statCyclesIdle[7]_i_2_n_0\
    );
\statCyclesIdle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[15]_i_1_n_15\,
      Q => \^stat_cyclesidle\(8),
      R => '0'
    );
\statCyclesIdle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_4,
      D => \statCyclesIdle_reg[15]_i_1_n_14\,
      Q => \^stat_cyclesidle\(9),
      R => '0'
    );
\statCyclesWaitingForOutput[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stat_cycleswaitingforoutput\(0),
      O => \statCyclesWaitingForOutput[7]_i_2_n_0\
    );
\statCyclesWaitingForOutput_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_15\,
      Q => \^stat_cycleswaitingforoutput\(0),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_13\,
      Q => \^stat_cycleswaitingforoutput\(10),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_12\,
      Q => \^stat_cycleswaitingforoutput\(11),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_11\,
      Q => \^stat_cycleswaitingforoutput\(12),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_10\,
      Q => \^stat_cycleswaitingforoutput\(13),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_9\,
      Q => \^stat_cycleswaitingforoutput\(14),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_8\,
      Q => \^stat_cycleswaitingforoutput\(15),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWaitingForOutput_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesWaitingForOutput_reg[15]_i_1_n_0\,
      CO(6) => \statCyclesWaitingForOutput_reg[15]_i_1_n_1\,
      CO(5) => \statCyclesWaitingForOutput_reg[15]_i_1_n_2\,
      CO(4) => \statCyclesWaitingForOutput_reg[15]_i_1_n_3\,
      CO(3) => \statCyclesWaitingForOutput_reg[15]_i_1_n_4\,
      CO(2) => \statCyclesWaitingForOutput_reg[15]_i_1_n_5\,
      CO(1) => \statCyclesWaitingForOutput_reg[15]_i_1_n_6\,
      CO(0) => \statCyclesWaitingForOutput_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWaitingForOutput_reg[15]_i_1_n_8\,
      O(6) => \statCyclesWaitingForOutput_reg[15]_i_1_n_9\,
      O(5) => \statCyclesWaitingForOutput_reg[15]_i_1_n_10\,
      O(4) => \statCyclesWaitingForOutput_reg[15]_i_1_n_11\,
      O(3) => \statCyclesWaitingForOutput_reg[15]_i_1_n_12\,
      O(2) => \statCyclesWaitingForOutput_reg[15]_i_1_n_13\,
      O(1) => \statCyclesWaitingForOutput_reg[15]_i_1_n_14\,
      O(0) => \statCyclesWaitingForOutput_reg[15]_i_1_n_15\,
      S(7 downto 0) => \^stat_cycleswaitingforoutput\(15 downto 8)
    );
\statCyclesWaitingForOutput_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_15\,
      Q => \^stat_cycleswaitingforoutput\(16),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_14\,
      Q => \^stat_cycleswaitingforoutput\(17),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_13\,
      Q => \^stat_cycleswaitingforoutput\(18),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_12\,
      Q => \^stat_cycleswaitingforoutput\(19),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_14\,
      Q => \^stat_cycleswaitingforoutput\(1),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_11\,
      Q => \^stat_cycleswaitingforoutput\(20),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_10\,
      Q => \^stat_cycleswaitingforoutput\(21),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_9\,
      Q => \^stat_cycleswaitingforoutput\(22),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_8\,
      Q => \^stat_cycleswaitingforoutput\(23),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWaitingForOutput_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesWaitingForOutput_reg[23]_i_1_n_0\,
      CO(6) => \statCyclesWaitingForOutput_reg[23]_i_1_n_1\,
      CO(5) => \statCyclesWaitingForOutput_reg[23]_i_1_n_2\,
      CO(4) => \statCyclesWaitingForOutput_reg[23]_i_1_n_3\,
      CO(3) => \statCyclesWaitingForOutput_reg[23]_i_1_n_4\,
      CO(2) => \statCyclesWaitingForOutput_reg[23]_i_1_n_5\,
      CO(1) => \statCyclesWaitingForOutput_reg[23]_i_1_n_6\,
      CO(0) => \statCyclesWaitingForOutput_reg[23]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWaitingForOutput_reg[23]_i_1_n_8\,
      O(6) => \statCyclesWaitingForOutput_reg[23]_i_1_n_9\,
      O(5) => \statCyclesWaitingForOutput_reg[23]_i_1_n_10\,
      O(4) => \statCyclesWaitingForOutput_reg[23]_i_1_n_11\,
      O(3) => \statCyclesWaitingForOutput_reg[23]_i_1_n_12\,
      O(2) => \statCyclesWaitingForOutput_reg[23]_i_1_n_13\,
      O(1) => \statCyclesWaitingForOutput_reg[23]_i_1_n_14\,
      O(0) => \statCyclesWaitingForOutput_reg[23]_i_1_n_15\,
      S(7 downto 0) => \^stat_cycleswaitingforoutput\(23 downto 16)
    );
\statCyclesWaitingForOutput_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_15\,
      Q => \^stat_cycleswaitingforoutput\(24),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_14\,
      Q => \^stat_cycleswaitingforoutput\(25),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_13\,
      Q => \^stat_cycleswaitingforoutput\(26),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_12\,
      Q => \^stat_cycleswaitingforoutput\(27),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_11\,
      Q => \^stat_cycleswaitingforoutput\(28),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_10\,
      Q => \^stat_cycleswaitingforoutput\(29),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_13\,
      Q => \^stat_cycleswaitingforoutput\(2),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_9\,
      Q => \^stat_cycleswaitingforoutput\(30),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_8\,
      Q => \^stat_cycleswaitingforoutput\(31),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWaitingForOutput_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_statCyclesWaitingForOutput_reg[31]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \statCyclesWaitingForOutput_reg[31]_i_2_n_1\,
      CO(5) => \statCyclesWaitingForOutput_reg[31]_i_2_n_2\,
      CO(4) => \statCyclesWaitingForOutput_reg[31]_i_2_n_3\,
      CO(3) => \statCyclesWaitingForOutput_reg[31]_i_2_n_4\,
      CO(2) => \statCyclesWaitingForOutput_reg[31]_i_2_n_5\,
      CO(1) => \statCyclesWaitingForOutput_reg[31]_i_2_n_6\,
      CO(0) => \statCyclesWaitingForOutput_reg[31]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWaitingForOutput_reg[31]_i_2_n_8\,
      O(6) => \statCyclesWaitingForOutput_reg[31]_i_2_n_9\,
      O(5) => \statCyclesWaitingForOutput_reg[31]_i_2_n_10\,
      O(4) => \statCyclesWaitingForOutput_reg[31]_i_2_n_11\,
      O(3) => \statCyclesWaitingForOutput_reg[31]_i_2_n_12\,
      O(2) => \statCyclesWaitingForOutput_reg[31]_i_2_n_13\,
      O(1) => \statCyclesWaitingForOutput_reg[31]_i_2_n_14\,
      O(0) => \statCyclesWaitingForOutput_reg[31]_i_2_n_15\,
      S(7 downto 0) => \^stat_cycleswaitingforoutput\(31 downto 24)
    );
\statCyclesWaitingForOutput_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_12\,
      Q => \^stat_cycleswaitingforoutput\(3),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_11\,
      Q => \^stat_cycleswaitingforoutput\(4),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_10\,
      Q => \^stat_cycleswaitingforoutput\(5),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_9\,
      Q => \^stat_cycleswaitingforoutput\(6),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_8\,
      Q => \^stat_cycleswaitingforoutput\(7),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \statCyclesWaitingForOutput_reg[7]_i_1_n_0\,
      CO(6) => \statCyclesWaitingForOutput_reg[7]_i_1_n_1\,
      CO(5) => \statCyclesWaitingForOutput_reg[7]_i_1_n_2\,
      CO(4) => \statCyclesWaitingForOutput_reg[7]_i_1_n_3\,
      CO(3) => \statCyclesWaitingForOutput_reg[7]_i_1_n_4\,
      CO(2) => \statCyclesWaitingForOutput_reg[7]_i_1_n_5\,
      CO(1) => \statCyclesWaitingForOutput_reg[7]_i_1_n_6\,
      CO(0) => \statCyclesWaitingForOutput_reg[7]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \statCyclesWaitingForOutput_reg[7]_i_1_n_8\,
      O(6) => \statCyclesWaitingForOutput_reg[7]_i_1_n_9\,
      O(5) => \statCyclesWaitingForOutput_reg[7]_i_1_n_10\,
      O(4) => \statCyclesWaitingForOutput_reg[7]_i_1_n_11\,
      O(3) => \statCyclesWaitingForOutput_reg[7]_i_1_n_12\,
      O(2) => \statCyclesWaitingForOutput_reg[7]_i_1_n_13\,
      O(1) => \statCyclesWaitingForOutput_reg[7]_i_1_n_14\,
      O(0) => \statCyclesWaitingForOutput_reg[7]_i_1_n_15\,
      S(7 downto 1) => \^stat_cycleswaitingforoutput\(7 downto 1),
      S(0) => \statCyclesWaitingForOutput[7]_i_2_n_0\
    );
\statCyclesWaitingForOutput_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_15\,
      Q => \^stat_cycleswaitingforoutput\(8),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_3,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_14\,
      Q => \^stat_cycleswaitingforoutput\(9),
      R => '0'
    );
\statCyclesWorking[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stat_cyclesspentworking\(0),
      O => \statCyclesWorking[7]_i_2_n_0\
    );
\statCyclesWorking_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[7]_i_1_n_15\,
      Q => \^stat_cyclesspentworking\(0),
      R => '0'
    );
\statCyclesWorking_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[15]_i_1_n_13\,
      Q => \^stat_cyclesspentworking\(10),
      R => '0'
    );
\statCyclesWorking_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[15]_i_1_n_12\,
      Q => \^stat_cyclesspentworking\(11),
      R => '0'
    );
\statCyclesWorking_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[15]_i_1_n_11\,
      Q => \^stat_cyclesspentworking\(12),
      R => '0'
    );
\statCyclesWorking_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[15]_i_1_n_10\,
      Q => \^stat_cyclesspentworking\(13),
      R => '0'
    );
\statCyclesWorking_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[15]_i_1_n_9\,
      Q => \^stat_cyclesspentworking\(14),
      R => '0'
    );
\statCyclesWorking_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[15]_i_1_n_8\,
      Q => \^stat_cyclesspentworking\(15),
      R => '0'
    );
\statCyclesWorking_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWorking_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesWorking_reg[15]_i_1_n_0\,
      CO(6) => \statCyclesWorking_reg[15]_i_1_n_1\,
      CO(5) => \statCyclesWorking_reg[15]_i_1_n_2\,
      CO(4) => \statCyclesWorking_reg[15]_i_1_n_3\,
      CO(3) => \statCyclesWorking_reg[15]_i_1_n_4\,
      CO(2) => \statCyclesWorking_reg[15]_i_1_n_5\,
      CO(1) => \statCyclesWorking_reg[15]_i_1_n_6\,
      CO(0) => \statCyclesWorking_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWorking_reg[15]_i_1_n_8\,
      O(6) => \statCyclesWorking_reg[15]_i_1_n_9\,
      O(5) => \statCyclesWorking_reg[15]_i_1_n_10\,
      O(4) => \statCyclesWorking_reg[15]_i_1_n_11\,
      O(3) => \statCyclesWorking_reg[15]_i_1_n_12\,
      O(2) => \statCyclesWorking_reg[15]_i_1_n_13\,
      O(1) => \statCyclesWorking_reg[15]_i_1_n_14\,
      O(0) => \statCyclesWorking_reg[15]_i_1_n_15\,
      S(7 downto 0) => \^stat_cyclesspentworking\(15 downto 8)
    );
\statCyclesWorking_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[23]_i_1_n_15\,
      Q => \^stat_cyclesspentworking\(16),
      R => '0'
    );
\statCyclesWorking_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[23]_i_1_n_14\,
      Q => \^stat_cyclesspentworking\(17),
      R => '0'
    );
\statCyclesWorking_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[23]_i_1_n_13\,
      Q => \^stat_cyclesspentworking\(18),
      R => '0'
    );
\statCyclesWorking_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[23]_i_1_n_12\,
      Q => \^stat_cyclesspentworking\(19),
      R => '0'
    );
\statCyclesWorking_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[7]_i_1_n_14\,
      Q => \^stat_cyclesspentworking\(1),
      R => '0'
    );
\statCyclesWorking_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[23]_i_1_n_11\,
      Q => \^stat_cyclesspentworking\(20),
      R => '0'
    );
\statCyclesWorking_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[23]_i_1_n_10\,
      Q => \^stat_cyclesspentworking\(21),
      R => '0'
    );
\statCyclesWorking_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[23]_i_1_n_9\,
      Q => \^stat_cyclesspentworking\(22),
      R => '0'
    );
\statCyclesWorking_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[23]_i_1_n_8\,
      Q => \^stat_cyclesspentworking\(23),
      R => '0'
    );
\statCyclesWorking_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWorking_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesWorking_reg[23]_i_1_n_0\,
      CO(6) => \statCyclesWorking_reg[23]_i_1_n_1\,
      CO(5) => \statCyclesWorking_reg[23]_i_1_n_2\,
      CO(4) => \statCyclesWorking_reg[23]_i_1_n_3\,
      CO(3) => \statCyclesWorking_reg[23]_i_1_n_4\,
      CO(2) => \statCyclesWorking_reg[23]_i_1_n_5\,
      CO(1) => \statCyclesWorking_reg[23]_i_1_n_6\,
      CO(0) => \statCyclesWorking_reg[23]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWorking_reg[23]_i_1_n_8\,
      O(6) => \statCyclesWorking_reg[23]_i_1_n_9\,
      O(5) => \statCyclesWorking_reg[23]_i_1_n_10\,
      O(4) => \statCyclesWorking_reg[23]_i_1_n_11\,
      O(3) => \statCyclesWorking_reg[23]_i_1_n_12\,
      O(2) => \statCyclesWorking_reg[23]_i_1_n_13\,
      O(1) => \statCyclesWorking_reg[23]_i_1_n_14\,
      O(0) => \statCyclesWorking_reg[23]_i_1_n_15\,
      S(7 downto 0) => \^stat_cyclesspentworking\(23 downto 16)
    );
\statCyclesWorking_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[31]_i_2_n_15\,
      Q => \^stat_cyclesspentworking\(24),
      R => '0'
    );
\statCyclesWorking_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[31]_i_2_n_14\,
      Q => \^stat_cyclesspentworking\(25),
      R => '0'
    );
\statCyclesWorking_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[31]_i_2_n_13\,
      Q => \^stat_cyclesspentworking\(26),
      R => '0'
    );
\statCyclesWorking_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[31]_i_2_n_12\,
      Q => \^stat_cyclesspentworking\(27),
      R => '0'
    );
\statCyclesWorking_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[31]_i_2_n_11\,
      Q => \^stat_cyclesspentworking\(28),
      R => '0'
    );
\statCyclesWorking_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[31]_i_2_n_10\,
      Q => \^stat_cyclesspentworking\(29),
      R => '0'
    );
\statCyclesWorking_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[7]_i_1_n_13\,
      Q => \^stat_cyclesspentworking\(2),
      R => '0'
    );
\statCyclesWorking_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[31]_i_2_n_9\,
      Q => \^stat_cyclesspentworking\(30),
      R => '0'
    );
\statCyclesWorking_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[31]_i_2_n_8\,
      Q => \^stat_cyclesspentworking\(31),
      R => '0'
    );
\statCyclesWorking_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWorking_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_statCyclesWorking_reg[31]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \statCyclesWorking_reg[31]_i_2_n_1\,
      CO(5) => \statCyclesWorking_reg[31]_i_2_n_2\,
      CO(4) => \statCyclesWorking_reg[31]_i_2_n_3\,
      CO(3) => \statCyclesWorking_reg[31]_i_2_n_4\,
      CO(2) => \statCyclesWorking_reg[31]_i_2_n_5\,
      CO(1) => \statCyclesWorking_reg[31]_i_2_n_6\,
      CO(0) => \statCyclesWorking_reg[31]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWorking_reg[31]_i_2_n_8\,
      O(6) => \statCyclesWorking_reg[31]_i_2_n_9\,
      O(5) => \statCyclesWorking_reg[31]_i_2_n_10\,
      O(4) => \statCyclesWorking_reg[31]_i_2_n_11\,
      O(3) => \statCyclesWorking_reg[31]_i_2_n_12\,
      O(2) => \statCyclesWorking_reg[31]_i_2_n_13\,
      O(1) => \statCyclesWorking_reg[31]_i_2_n_14\,
      O(0) => \statCyclesWorking_reg[31]_i_2_n_15\,
      S(7 downto 0) => \^stat_cyclesspentworking\(31 downto 24)
    );
\statCyclesWorking_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[7]_i_1_n_12\,
      Q => \^stat_cyclesspentworking\(3),
      R => '0'
    );
\statCyclesWorking_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[7]_i_1_n_11\,
      Q => \^stat_cyclesspentworking\(4),
      R => '0'
    );
\statCyclesWorking_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[7]_i_1_n_10\,
      Q => \^stat_cyclesspentworking\(5),
      R => '0'
    );
\statCyclesWorking_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[7]_i_1_n_9\,
      Q => \^stat_cyclesspentworking\(6),
      R => '0'
    );
\statCyclesWorking_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[7]_i_1_n_8\,
      Q => \^stat_cyclesspentworking\(7),
      R => '0'
    );
\statCyclesWorking_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \statCyclesWorking_reg[7]_i_1_n_0\,
      CO(6) => \statCyclesWorking_reg[7]_i_1_n_1\,
      CO(5) => \statCyclesWorking_reg[7]_i_1_n_2\,
      CO(4) => \statCyclesWorking_reg[7]_i_1_n_3\,
      CO(3) => \statCyclesWorking_reg[7]_i_1_n_4\,
      CO(2) => \statCyclesWorking_reg[7]_i_1_n_5\,
      CO(1) => \statCyclesWorking_reg[7]_i_1_n_6\,
      CO(0) => \statCyclesWorking_reg[7]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \statCyclesWorking_reg[7]_i_1_n_8\,
      O(6) => \statCyclesWorking_reg[7]_i_1_n_9\,
      O(5) => \statCyclesWorking_reg[7]_i_1_n_10\,
      O(4) => \statCyclesWorking_reg[7]_i_1_n_11\,
      O(3) => \statCyclesWorking_reg[7]_i_1_n_12\,
      O(2) => \statCyclesWorking_reg[7]_i_1_n_13\,
      O(1) => \statCyclesWorking_reg[7]_i_1_n_14\,
      O(0) => \statCyclesWorking_reg[7]_i_1_n_15\,
      S(7 downto 1) => \^stat_cyclesspentworking\(7 downto 1),
      S(0) => \statCyclesWorking[7]_i_2_n_0\
    );
\statCyclesWorking_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[15]_i_1_n_15\,
      Q => \^stat_cyclesspentworking\(8),
      R => '0'
    );
\statCyclesWorking_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => BarycentricBCFIFO_n_5,
      D => \statCyclesWorking_reg[15]_i_1_n_14\,
      Q => \^stat_cyclesspentworking\(9),
      R => '0'
    );
\storedPixelX_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(64),
      Q => storedPixelX(0),
      R => '0'
    );
\storedPixelX_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(74),
      Q => storedPixelX(10),
      R => '0'
    );
\storedPixelX_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(75),
      Q => storedPixelX(11),
      R => '0'
    );
\storedPixelX_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(76),
      Q => storedPixelX(12),
      R => '0'
    );
\storedPixelX_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(77),
      Q => storedPixelX(13),
      R => '0'
    );
\storedPixelX_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(78),
      Q => storedPixelX(14),
      R => '0'
    );
\storedPixelX_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(79),
      Q => storedPixelX(15),
      R => '0'
    );
\storedPixelX_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(65),
      Q => storedPixelX(1),
      R => '0'
    );
\storedPixelX_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(66),
      Q => storedPixelX(2),
      R => '0'
    );
\storedPixelX_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(67),
      Q => storedPixelX(3),
      R => '0'
    );
\storedPixelX_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(68),
      Q => storedPixelX(4),
      R => '0'
    );
\storedPixelX_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(69),
      Q => storedPixelX(5),
      R => '0'
    );
\storedPixelX_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(70),
      Q => storedPixelX(6),
      R => '0'
    );
\storedPixelX_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(71),
      Q => storedPixelX(7),
      R => '0'
    );
\storedPixelX_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(72),
      Q => storedPixelX(8),
      R => '0'
    );
\storedPixelX_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(73),
      Q => storedPixelX(9),
      R => '0'
    );
\storedPixelY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(80),
      Q => storedPixelY(0),
      R => '0'
    );
\storedPixelY_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(90),
      Q => storedPixelY(10),
      R => '0'
    );
\storedPixelY_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(91),
      Q => storedPixelY(11),
      R => '0'
    );
\storedPixelY_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(92),
      Q => storedPixelY(12),
      R => '0'
    );
\storedPixelY_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(93),
      Q => storedPixelY(13),
      R => '0'
    );
\storedPixelY_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(94),
      Q => storedPixelY(14),
      R => '0'
    );
\storedPixelY_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(95),
      Q => storedPixelY(15),
      R => '0'
    );
\storedPixelY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(81),
      Q => storedPixelY(1),
      R => '0'
    );
\storedPixelY_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(82),
      Q => storedPixelY(2),
      R => '0'
    );
\storedPixelY_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(83),
      Q => storedPixelY(3),
      R => '0'
    );
\storedPixelY_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(84),
      Q => storedPixelY(4),
      R => '0'
    );
\storedPixelY_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(85),
      Q => storedPixelY(5),
      R => '0'
    );
\storedPixelY_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(86),
      Q => storedPixelY(6),
      R => '0'
    );
\storedPixelY_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(87),
      Q => storedPixelY(7),
      R => '0'
    );
\storedPixelY_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(88),
      Q => storedPixelY(8),
      R => '0'
    );
\storedPixelY_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(89),
      Q => storedPixelY(9),
      R => '0'
    );
\tempMultBarycentricB[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \currentState__0\(1),
      I1 => \currentState__0\(0),
      I2 => \currentState__0\(2),
      O => tempMultBarycentricB(0)
    );
\tempMultBarycentricB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(0),
      Q => \^dbg_rastbarycentricb\(0),
      R => '0'
    );
\tempMultBarycentricB_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(10),
      Q => \^dbg_rastbarycentricb\(10),
      R => '0'
    );
\tempMultBarycentricB_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(11),
      Q => \^dbg_rastbarycentricb\(11),
      R => '0'
    );
\tempMultBarycentricB_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(12),
      Q => \^dbg_rastbarycentricb\(12),
      R => '0'
    );
\tempMultBarycentricB_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(13),
      Q => \^dbg_rastbarycentricb\(13),
      R => '0'
    );
\tempMultBarycentricB_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(14),
      Q => \^dbg_rastbarycentricb\(14),
      R => '0'
    );
\tempMultBarycentricB_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(15),
      Q => \^dbg_rastbarycentricb\(15),
      R => '0'
    );
\tempMultBarycentricB_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(16),
      Q => \^dbg_rastbarycentricb\(16),
      R => '0'
    );
\tempMultBarycentricB_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(17),
      Q => \^dbg_rastbarycentricb\(17),
      R => '0'
    );
\tempMultBarycentricB_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(18),
      Q => \^dbg_rastbarycentricb\(18),
      R => '0'
    );
\tempMultBarycentricB_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(19),
      Q => \^dbg_rastbarycentricb\(19),
      R => '0'
    );
\tempMultBarycentricB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(1),
      Q => \^dbg_rastbarycentricb\(1),
      R => '0'
    );
\tempMultBarycentricB_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(20),
      Q => \^dbg_rastbarycentricb\(20),
      R => '0'
    );
\tempMultBarycentricB_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(21),
      Q => \^dbg_rastbarycentricb\(21),
      R => '0'
    );
\tempMultBarycentricB_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(22),
      Q => \^dbg_rastbarycentricb\(22),
      R => '0'
    );
\tempMultBarycentricB_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(23),
      Q => \^dbg_rastbarycentricb\(23),
      R => '0'
    );
\tempMultBarycentricB_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(24),
      Q => \^dbg_rastbarycentricb\(24),
      R => '0'
    );
\tempMultBarycentricB_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(25),
      Q => \^dbg_rastbarycentricb\(25),
      R => '0'
    );
\tempMultBarycentricB_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(26),
      Q => \^dbg_rastbarycentricb\(26),
      R => '0'
    );
\tempMultBarycentricB_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(27),
      Q => \^dbg_rastbarycentricb\(27),
      R => '0'
    );
\tempMultBarycentricB_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(28),
      Q => \^dbg_rastbarycentricb\(28),
      R => '0'
    );
\tempMultBarycentricB_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(29),
      Q => \^dbg_rastbarycentricb\(29),
      R => '0'
    );
\tempMultBarycentricB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(2),
      Q => \^dbg_rastbarycentricb\(2),
      R => '0'
    );
\tempMultBarycentricB_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(30),
      Q => \^dbg_rastbarycentricb\(30),
      R => '0'
    );
\tempMultBarycentricB_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(31),
      Q => \^dbg_rastbarycentricb\(31),
      R => '0'
    );
\tempMultBarycentricB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(3),
      Q => \^dbg_rastbarycentricb\(3),
      R => '0'
    );
\tempMultBarycentricB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(4),
      Q => \^dbg_rastbarycentricb\(4),
      R => '0'
    );
\tempMultBarycentricB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(5),
      Q => \^dbg_rastbarycentricb\(5),
      R => '0'
    );
\tempMultBarycentricB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(6),
      Q => \^dbg_rastbarycentricb\(6),
      R => '0'
    );
\tempMultBarycentricB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(7),
      Q => \^dbg_rastbarycentricb\(7),
      R => '0'
    );
\tempMultBarycentricB_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(8),
      Q => \^dbg_rastbarycentricb\(8),
      R => '0'
    );
\tempMultBarycentricB_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(9),
      Q => \^dbg_rastbarycentricb\(9),
      R => '0'
    );
\tempMultBarycentricC_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(32),
      Q => \^dbg_rastbarycentricc\(0),
      R => '0'
    );
\tempMultBarycentricC_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(42),
      Q => \^dbg_rastbarycentricc\(10),
      R => '0'
    );
\tempMultBarycentricC_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(43),
      Q => \^dbg_rastbarycentricc\(11),
      R => '0'
    );
\tempMultBarycentricC_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(44),
      Q => \^dbg_rastbarycentricc\(12),
      R => '0'
    );
\tempMultBarycentricC_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(45),
      Q => \^dbg_rastbarycentricc\(13),
      R => '0'
    );
\tempMultBarycentricC_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(46),
      Q => \^dbg_rastbarycentricc\(14),
      R => '0'
    );
\tempMultBarycentricC_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(47),
      Q => \^dbg_rastbarycentricc\(15),
      R => '0'
    );
\tempMultBarycentricC_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(48),
      Q => \^dbg_rastbarycentricc\(16),
      R => '0'
    );
\tempMultBarycentricC_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(49),
      Q => \^dbg_rastbarycentricc\(17),
      R => '0'
    );
\tempMultBarycentricC_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(50),
      Q => \^dbg_rastbarycentricc\(18),
      R => '0'
    );
\tempMultBarycentricC_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(51),
      Q => \^dbg_rastbarycentricc\(19),
      R => '0'
    );
\tempMultBarycentricC_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(33),
      Q => \^dbg_rastbarycentricc\(1),
      R => '0'
    );
\tempMultBarycentricC_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(52),
      Q => \^dbg_rastbarycentricc\(20),
      R => '0'
    );
\tempMultBarycentricC_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(53),
      Q => \^dbg_rastbarycentricc\(21),
      R => '0'
    );
\tempMultBarycentricC_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(54),
      Q => \^dbg_rastbarycentricc\(22),
      R => '0'
    );
\tempMultBarycentricC_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(55),
      Q => \^dbg_rastbarycentricc\(23),
      R => '0'
    );
\tempMultBarycentricC_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(56),
      Q => \^dbg_rastbarycentricc\(24),
      R => '0'
    );
\tempMultBarycentricC_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(57),
      Q => \^dbg_rastbarycentricc\(25),
      R => '0'
    );
\tempMultBarycentricC_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(58),
      Q => \^dbg_rastbarycentricc\(26),
      R => '0'
    );
\tempMultBarycentricC_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(59),
      Q => \^dbg_rastbarycentricc\(27),
      R => '0'
    );
\tempMultBarycentricC_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(60),
      Q => \^dbg_rastbarycentricc\(28),
      R => '0'
    );
\tempMultBarycentricC_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(61),
      Q => \^dbg_rastbarycentricc\(29),
      R => '0'
    );
\tempMultBarycentricC_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(34),
      Q => \^dbg_rastbarycentricc\(2),
      R => '0'
    );
\tempMultBarycentricC_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(62),
      Q => \^dbg_rastbarycentricc\(30),
      R => '0'
    );
\tempMultBarycentricC_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(63),
      Q => \^dbg_rastbarycentricc\(31),
      R => '0'
    );
\tempMultBarycentricC_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(35),
      Q => \^dbg_rastbarycentricc\(3),
      R => '0'
    );
\tempMultBarycentricC_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(36),
      Q => \^dbg_rastbarycentricc\(4),
      R => '0'
    );
\tempMultBarycentricC_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(37),
      Q => \^dbg_rastbarycentricc\(5),
      R => '0'
    );
\tempMultBarycentricC_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(38),
      Q => \^dbg_rastbarycentricc\(6),
      R => '0'
    );
\tempMultBarycentricC_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(39),
      Q => \^dbg_rastbarycentricc\(7),
      R => '0'
    );
\tempMultBarycentricC_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(40),
      Q => \^dbg_rastbarycentricc\(8),
      R => '0'
    );
\tempMultBarycentricC_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => tempMultBarycentricB(0),
      D => RASTOUT_FIFO_rd_data(41),
      Q => \^dbg_rastbarycentricc\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MainDesign_DepthInterpolator_0_0 is
  port (
    clk : in STD_LOGIC;
    TRICACHE_inBarycentricInverse : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inZ0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inZ10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inZ20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inInvW0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inInvW10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inInvW20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_PopTriangleSlot : out STD_LOGIC;
    RASTOUT_FIFO_rd_data : in STD_LOGIC_VECTOR ( 95 downto 0 );
    RASTOUT_FIFO_empty : in STD_LOGIC;
    RASTOUT_FIFO_almost_empty : in STD_LOGIC;
    RASTOUT_FIFO_rd_en : out STD_LOGIC;
    STATE_StateBitsAtDrawID : in STD_LOGIC_VECTOR ( 76 downto 0 );
    STATE_NextDrawID : in STD_LOGIC_VECTOR ( 15 downto 0 );
    STATE_StateIsValid : in STD_LOGIC;
    STATE_ConsumeStateSlot : out STD_LOGIC;
    FPU_MUL_A : out STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_MUL_B : out STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_MUL_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_MUL_GO : out STD_LOGIC;
    FPU_CNV0_A : out STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_CNV0_Mode : out STD_LOGIC_VECTOR ( 2 downto 0 );
    FPU_CNV0_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_CNV0_GO : out STD_LOGIC;
    FPU_CNV1_A : out STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_CNV1_Mode : out STD_LOGIC_VECTOR ( 2 downto 0 );
    FPU_CNV1_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_CNV1_GO : out STD_LOGIC;
    FPU_SPEC_A : out STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_SPEC_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_SPEC_GO : out STD_LOGIC;
    DEPTH_PixelReady : out STD_LOGIC;
    DEPTH_PosX : out STD_LOGIC_VECTOR ( 9 downto 0 );
    DEPTH_PosY : out STD_LOGIC_VECTOR ( 9 downto 0 );
    DEPTH_OutPixelDepth : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DEPTH_PixelPassedDepthStencilTest : in STD_LOGIC;
    DEPTH_PixelFailedDepthTest : in STD_LOGIC;
    DEPTH_PixelFailedStencilTest : in STD_LOGIC;
    DEPTH_SetDepthParams : out STD_LOGIC;
    DEPTH_DepthWriteEnable : out STD_LOGIC;
    DEPTH_DepthFunction : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEPTH_StencilWriteEnable : out STD_LOGIC;
    DEPTH_StencilRefVal : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DEPTH_StencilReadMask : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DEPTH_StencilWriteMask : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DEPTH_StencilCmpFunc : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEPTH_StencilFailOp : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEPTH_StencilZFailOp : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEPTH_StencilPassOp : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEPTH_DepthIsIdle : in STD_LOGIC;
    ATTR_FIFO_wr_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ATTR_FIFO_wr_en : out STD_LOGIC;
    ATTR_FIFO_full : in STD_LOGIC;
    ATTR_FIFO_almost_full : in STD_LOGIC;
    CMD_IsIdle : out STD_LOGIC;
    STAT_CyclesIdle : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STAT_CyclesSpentWorking : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STAT_CyclesWaitingForOutput : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STAT_CurrentDrawEventID : out STD_LOGIC_VECTOR ( 15 downto 0 );
    STAT_DepthOnlyPixelsPassed : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DBG_DepthInterpolator_State : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DBG_BarycentricConvertState : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DBG_BarycentricNormalizeState : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DBG_InterpolatorDriverState : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DBG_ShiftConvertZState : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DBG_DepthTestDriverZState : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DBG_RastBarycentricB : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DBG_RastBarycentricC : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DBG_InterpolatedDepthU24 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DBG_IdleVector : out STD_LOGIC_VECTOR ( 9 downto 0 );
    DBG_BarycentricBCFIFO : out STD_LOGIC_VECTOR ( 63 downto 0 );
    DBG_CurrentDepthStencilState : out STD_LOGIC_VECTOR ( 76 downto 0 );
    DBG_Message : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DBG_MessageData : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DBG_NewMessage : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of MainDesign_DepthInterpolator_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of MainDesign_DepthInterpolator_0_0 : entity is "MainDesign_DepthInterpolator_0_0,DepthInterpolator,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of MainDesign_DepthInterpolator_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of MainDesign_DepthInterpolator_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of MainDesign_DepthInterpolator_0_0 : entity is "DepthInterpolator,Vivado 2025.2";
end MainDesign_DepthInterpolator_0_0;

architecture STRUCTURE of MainDesign_DepthInterpolator_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^dbg_barycentricconvertstate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dbg_barycentricnormalizestate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dbg_depthinterpolator_state\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^dbg_depthtestdriverzstate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dbg_interpolatordriverstate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dbg_shiftconvertzstate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fpu_cnv0_a\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^fpu_cnv1_a\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  attribute x_interface_info : string;
  attribute x_interface_info of ATTR_FIFO_full : signal is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO FULL";
  attribute x_interface_info of ATTR_FIFO_wr_en : signal is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_EN";
  attribute x_interface_info of RASTOUT_FIFO_almost_empty : signal is "xilinx.com:interface:fifo_read:1.0 RASTOUT_FIFO ALMOST_EMPTY";
  attribute x_interface_info of RASTOUT_FIFO_empty : signal is "xilinx.com:interface:fifo_read:1.0 RASTOUT_FIFO EMPTY";
  attribute x_interface_info of RASTOUT_FIFO_rd_en : signal is "xilinx.com:interface:fifo_read:1.0 RASTOUT_FIFO RD_EN";
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_mode : string;
  attribute x_interface_mode of clk : signal is "slave clk";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 333250000, ASSOCIATED_BUSIF RASTOUT_FIFO:ATTR_FIFO, FREQ_TOLERANCE_HZ 0, PHASE 0.00, CLK_DOMAIN MainDesign_ddr4_0_0_c0_ddr4_ui_clk, INSERT_VIP 0";
  attribute x_interface_info of ATTR_FIFO_wr_data : signal is "xilinx.com:interface:fifo_write:1.0 ATTR_FIFO WR_DATA";
  attribute x_interface_mode of ATTR_FIFO_wr_data : signal is "master ATTR_FIFO";
  attribute x_interface_info of RASTOUT_FIFO_rd_data : signal is "xilinx.com:interface:fifo_read:1.0 RASTOUT_FIFO RD_DATA";
  attribute x_interface_mode of RASTOUT_FIFO_rd_data : signal is "master RASTOUT_FIFO";
begin
  DBG_BarycentricConvertState(3) <= \<const0>\;
  DBG_BarycentricConvertState(2) <= \<const0>\;
  DBG_BarycentricConvertState(1) <= \<const0>\;
  DBG_BarycentricConvertState(0) <= \^dbg_barycentricconvertstate\(0);
  DBG_BarycentricNormalizeState(3) <= \<const0>\;
  DBG_BarycentricNormalizeState(2) <= \<const0>\;
  DBG_BarycentricNormalizeState(1) <= \<const0>\;
  DBG_BarycentricNormalizeState(0) <= \^dbg_barycentricnormalizestate\(0);
  DBG_DepthInterpolator_State(6) <= \<const0>\;
  DBG_DepthInterpolator_State(5) <= \<const0>\;
  DBG_DepthInterpolator_State(4) <= \<const0>\;
  DBG_DepthInterpolator_State(3) <= \<const0>\;
  DBG_DepthInterpolator_State(2 downto 0) <= \^dbg_depthinterpolator_state\(2 downto 0);
  DBG_DepthTestDriverZState(3) <= \<const0>\;
  DBG_DepthTestDriverZState(2) <= \<const0>\;
  DBG_DepthTestDriverZState(1) <= \<const0>\;
  DBG_DepthTestDriverZState(0) <= \^dbg_depthtestdriverzstate\(0);
  DBG_InterpolatorDriverState(3) <= \<const0>\;
  DBG_InterpolatorDriverState(2) <= \<const0>\;
  DBG_InterpolatorDriverState(1) <= \<const0>\;
  DBG_InterpolatorDriverState(0) <= \^dbg_interpolatordriverstate\(0);
  DBG_ShiftConvertZState(3) <= \<const0>\;
  DBG_ShiftConvertZState(2) <= \<const0>\;
  DBG_ShiftConvertZState(1) <= \<const0>\;
  DBG_ShiftConvertZState(0) <= \^dbg_shiftconvertzstate\(0);
  FPU_CNV0_A(31) <= \<const0>\;
  FPU_CNV0_A(30 downto 0) <= \^fpu_cnv0_a\(30 downto 0);
  FPU_CNV0_Mode(2) <= \<const1>\;
  FPU_CNV0_Mode(1) <= \<const1>\;
  FPU_CNV0_Mode(0) <= \<const1>\;
  FPU_CNV1_A(31) <= \<const0>\;
  FPU_CNV1_A(30 downto 0) <= \^fpu_cnv1_a\(30 downto 0);
  FPU_CNV1_Mode(2) <= \<const0>\;
  FPU_CNV1_Mode(1) <= \<const0>\;
  FPU_CNV1_Mode(0) <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.MainDesign_DepthInterpolator_0_0_DepthInterpolator
     port map (
      ATTR_FIFO_almost_full => ATTR_FIFO_almost_full,
      ATTR_FIFO_wr_data(127 downto 0) => ATTR_FIFO_wr_data(127 downto 0),
      ATTR_FIFO_wr_en => ATTR_FIFO_wr_en,
      CMD_IsIdle => CMD_IsIdle,
      DBG_BarycentricBCFIFO(63 downto 0) => DBG_BarycentricBCFIFO(63 downto 0),
      DBG_CurrentDepthStencilState(76 downto 0) => DBG_CurrentDepthStencilState(76 downto 0),
      DBG_IdleVector(9 downto 0) => DBG_IdleVector(9 downto 0),
      DBG_InterpolatedDepthU24(23 downto 0) => DBG_InterpolatedDepthU24(23 downto 0),
      DBG_Message(15 downto 0) => DBG_Message(15 downto 0),
      DBG_MessageData(15 downto 0) => DBG_MessageData(15 downto 0),
      DBG_NewMessage => DBG_NewMessage,
      DBG_RastBarycentricB(31 downto 0) => DBG_RastBarycentricB(31 downto 0),
      DBG_RastBarycentricC(31 downto 0) => DBG_RastBarycentricC(31 downto 0),
      DEPTH_DepthFunction(2 downto 0) => DEPTH_DepthFunction(2 downto 0),
      DEPTH_DepthIsIdle => DEPTH_DepthIsIdle,
      DEPTH_DepthWriteEnable => DEPTH_DepthWriteEnable,
      DEPTH_OutPixelDepth(23 downto 0) => DEPTH_OutPixelDepth(23 downto 0),
      DEPTH_PixelPassedDepthStencilTest => DEPTH_PixelPassedDepthStencilTest,
      DEPTH_PixelReady => DEPTH_PixelReady,
      DEPTH_PosX(9 downto 0) => DEPTH_PosX(9 downto 0),
      DEPTH_PosY(9 downto 0) => DEPTH_PosY(9 downto 0),
      DEPTH_SetDepthParams => DEPTH_SetDepthParams,
      DEPTH_StencilCmpFunc(2 downto 0) => DEPTH_StencilCmpFunc(2 downto 0),
      DEPTH_StencilFailOp(2 downto 0) => DEPTH_StencilFailOp(2 downto 0),
      DEPTH_StencilPassOp(2 downto 0) => DEPTH_StencilPassOp(2 downto 0),
      DEPTH_StencilReadMask(7 downto 0) => DEPTH_StencilReadMask(7 downto 0),
      DEPTH_StencilRefVal(7 downto 0) => DEPTH_StencilRefVal(7 downto 0),
      DEPTH_StencilWriteEnable => DEPTH_StencilWriteEnable,
      DEPTH_StencilWriteMask(7 downto 0) => DEPTH_StencilWriteMask(7 downto 0),
      DEPTH_StencilZFailOp(2 downto 0) => DEPTH_StencilZFailOp(2 downto 0),
      FPU_CNV0_A(30 downto 0) => \^fpu_cnv0_a\(30 downto 0),
      FPU_CNV0_GO => FPU_CNV0_GO,
      FPU_CNV0_OUT(30 downto 0) => FPU_CNV0_OUT(30 downto 0),
      FPU_CNV1_A(30 downto 0) => \^fpu_cnv1_a\(30 downto 0),
      FPU_CNV1_GO => FPU_CNV1_GO,
      FPU_CNV1_OUT(23 downto 0) => FPU_CNV1_OUT(23 downto 0),
      FPU_MUL_A(31 downto 0) => FPU_MUL_A(31 downto 0),
      FPU_MUL_B(31 downto 0) => FPU_MUL_B(31 downto 0),
      FPU_MUL_GO => FPU_MUL_GO,
      FPU_MUL_OUT(31 downto 0) => FPU_MUL_OUT(31 downto 0),
      FPU_SPEC_A(31 downto 0) => FPU_SPEC_A(31 downto 0),
      FPU_SPEC_GO => FPU_SPEC_GO,
      FPU_SPEC_OUT(31 downto 0) => FPU_SPEC_OUT(31 downto 0),
      Q(2 downto 0) => \^dbg_depthinterpolator_state\(2 downto 0),
      RASTOUT_FIFO_empty => RASTOUT_FIFO_empty,
      RASTOUT_FIFO_rd_data(95 downto 0) => RASTOUT_FIFO_rd_data(95 downto 0),
      RASTOUT_FIFO_rd_en => RASTOUT_FIFO_rd_en,
      STATE_ConsumeStateSlot => STATE_ConsumeStateSlot,
      STATE_NextDrawID(15 downto 0) => STATE_NextDrawID(15 downto 0),
      STATE_StateBitsAtDrawID(76 downto 0) => STATE_StateBitsAtDrawID(76 downto 0),
      STATE_StateIsValid => STATE_StateIsValid,
      STAT_CurrentDrawEventID(15 downto 0) => STAT_CurrentDrawEventID(15 downto 0),
      STAT_CyclesIdle(31 downto 0) => STAT_CyclesIdle(31 downto 0),
      STAT_CyclesSpentWorking(31 downto 0) => STAT_CyclesSpentWorking(31 downto 0),
      STAT_CyclesWaitingForOutput(31 downto 0) => STAT_CyclesWaitingForOutput(31 downto 0),
      STAT_DepthOnlyPixelsPassed(31 downto 0) => STAT_DepthOnlyPixelsPassed(31 downto 0),
      TRICACHE_PopTriangleSlot => TRICACHE_PopTriangleSlot,
      TRICACHE_inBarycentricInverse(31 downto 0) => TRICACHE_inBarycentricInverse(31 downto 0),
      TRICACHE_inInvW0(31 downto 0) => TRICACHE_inInvW0(31 downto 0),
      TRICACHE_inInvW10(31 downto 0) => TRICACHE_inInvW10(31 downto 0),
      TRICACHE_inInvW20(31 downto 0) => TRICACHE_inInvW20(31 downto 0),
      TRICACHE_inZ0(31 downto 0) => TRICACHE_inZ0(31 downto 0),
      TRICACHE_inZ10(31 downto 0) => TRICACHE_inZ10(31 downto 0),
      TRICACHE_inZ20(31 downto 0) => TRICACHE_inZ20(31 downto 0),
      barycentricConvertCurrentState_reg_0 => \^dbg_barycentricconvertstate\(0),
      barycentricNormalizationCurrentState_reg_0 => \^dbg_barycentricnormalizestate\(0),
      clk => clk,
      depthTestDriverCurrentState_reg_0 => \^dbg_depthtestdriverzstate\(0),
      interpolatorDriverCurrentState_reg_0 => \^dbg_interpolatordriverstate\(0),
      shiftConvertZCurrentState_reg_0 => \^dbg_shiftconvertzstate\(0)
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
