AArch64 MP-TTD+DMB.ST+DSB-ISB
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
EL0=P1
{
0:X2=x; 0:X1=1;
1:X3=x; 0:X8=y; 1:X8=y;
}
 P0              | P1;
 STR X1,[X2]     | LDR W7,[X8]    ;
 DMB ST          | DSB SY         ;
 MOV W7,#1       | ISB            ;
 STR W7,[X8]     | L0: LDR W4,[X3];
exists(1:X7=1 /\ Fault(P1:L0,x,MMU:Translation))