//note
//Stall and Flush conflict? ie sret jumps to new pc flush + stall since pc is invalid [FIXED?]
//priv signal pipeline since priv signal timing is mismatched in sret with mmu [FIXED?]
//parameter pipeline
//SRET not flushing? flush and mmu should conflict but aren't flush isn't happening [FIXED?]
//mem addr

//MMU
//parameter pipeline
//PRIV TIMEING
//HAZARD SIGNALS