

================================================================
== Vivado HLS Report for 'Loop_Border_proc'
================================================================
* Date:           Fri Feb 22 08:55:05 2019

* Version:        2019.1.0 (Build 2455522 on Wed Feb 20 04:08:51 MST 2019)
* Project:        proj_2D_convolution_with_linebuffer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     7.061|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Border_L  |    ?|    ?|         5|          1|          1|     ?|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	10  / (icmp_ln204)
	6  / (!icmp_ln204)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_edge_pix = alloca i32"   --->   Operation 11 'alloca' 'r_edge_pix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pix_out = alloca i32"   --->   Operation 12 'alloca' 'pix_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pix_out_1 = alloca i32"   --->   Operation 13 'alloca' 'pix_out_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%borderbuf = alloca [1910 x i32], align 16" [convolution.cpp:158->convolution.cpp:271]   --->   Operation 14 'alloca' 'borderbuf' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>
ST_1 : Operation 15 [1/1] (2.91ns)   --->   "%width_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %width)" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 15 'read' 'width_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (2.91ns)   --->   "%height_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %height)" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 16 'read' 'height_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (2.91ns)   --->   "%vconv_xlim_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %vconv_xlim_loc)"   --->   Operation 17 'read' 'vconv_xlim_loc_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%cast = zext i32 %height_read to i64" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 18 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %width_read to i64" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 19 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [3/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 20 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 21 [2/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 21 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dst_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (2.55ns)   --->   "%add_ln218 = add nsw i32 %width_read, -11" [convolution.cpp:218->convolution.cpp:271]   --->   Operation 27 'add' 'add_ln218' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (2.55ns)   --->   "%add_ln225 = add nsw i32 %width_read, -6" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 28 'add' 'add_ln225' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (2.55ns)   --->   "%add_ln208 = add nsw i32 %height_read, -5" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 29 'add' 'add_ln208' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 30 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (1.76ns)   --->   "br label %0" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 7.06>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %add_ln204, %hls_label_0_end ]" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 32 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%i6_0_i_i_i = phi i11 [ 0, %entry ], [ %select_ln204_2, %hls_label_0_end ]" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 33 'phi' 'i6_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%j_0_i_i_i = phi i11 [ 0, %entry ], [ %j, %hls_label_0_end ]"   --->   Operation 34 'phi' 'j_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i11 %i6_0_i_i_i to i32" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 35 'zext' 'zext_ln204_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (1.88ns)   --->   "%icmp_ln208 = icmp eq i11 %i6_0_i_i_i, 0" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 36 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (1.88ns)   --->   "%icmp_ln208_1 = icmp ugt i11 %i6_0_i_i_i, 5" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 37 'icmp' 'icmp_ln208_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (2.47ns)   --->   "%icmp_ln208_2 = icmp slt i32 %zext_ln204_1, %add_ln208" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 38 'icmp' 'icmp_ln208_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln208)   --->   "%and_ln208 = and i1 %icmp_ln208_2, %icmp_ln208_1" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 39 'and' 'and_ln208' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln208 = or i1 %icmp_ln208, %and_ln208" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 40 'or' 'or_ln208' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i11 %j_0_i_i_i to i32" [convolution.cpp:205->convolution.cpp:271]   --->   Operation 41 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (2.47ns)   --->   "%icmp_ln205 = icmp slt i32 %zext_ln205, %width_read" [convolution.cpp:205->convolution.cpp:271]   --->   Operation 42 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (2.77ns)   --->   "%icmp_ln204 = icmp eq i64 %indvar_flatten, %bound" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 43 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (3.52ns)   --->   "%add_ln204 = add i64 %indvar_flatten, 1" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 44 'add' 'add_ln204' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln204, label %.exit, label %hls_label_0_begin" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.63ns)   --->   "%add_ln204_1 = add i11 %i6_0_i_i_i, 1" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 46 'add' 'add_ln204_1' <Predicate = (!icmp_ln204)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i11 %add_ln204_1 to i32" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 47 'zext' 'zext_ln204' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.69ns)   --->   "%select_ln204 = select i1 %icmp_ln205, i11 %j_0_i_i_i, i11 0" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 48 'select' 'select_ln204' <Predicate = (!icmp_ln204)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.88ns)   --->   "%icmp_ln208_3 = icmp eq i11 %add_ln204_1, 0" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 49 'icmp' 'icmp_ln208_3' <Predicate = (!icmp_ln204)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.88ns)   --->   "%icmp_ln208_4 = icmp ugt i11 %add_ln204_1, 5" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 50 'icmp' 'icmp_ln208_4' <Predicate = (!icmp_ln204)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln208_5 = icmp slt i32 %zext_ln204, %add_ln208" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 51 'icmp' 'icmp_ln208_5' <Predicate = (!icmp_ln204)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_1)   --->   "%and_ln208_1 = and i1 %icmp_ln208_5, %icmp_ln208_4" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 52 'and' 'and_ln208_1' <Predicate = (!icmp_ln204)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln204_1)   --->   "%or_ln208_1 = or i1 %icmp_ln208_3, %and_ln208_1" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 53 'or' 'or_ln208_1' <Predicate = (!icmp_ln204)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln204_1 = select i1 %icmp_ln205, i1 %or_ln208, i1 %or_ln208_1" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 54 'select' 'select_ln204_1' <Predicate = (!icmp_ln204)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln204_2 = zext i11 %select_ln204 to i32" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 55 'zext' 'zext_ln204_2' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.69ns)   --->   "%select_ln204_2 = select i1 %icmp_ln205, i11 %i6_0_i_i_i, i11 %add_ln204_1" [convolution.cpp:204->convolution.cpp:271]   --->   Operation 56 'select' 'select_ln204_2' <Predicate = (!icmp_ln204)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %select_ln204_1, label %._crit_edge6.i.i.i, label %hls_label_0_end" [convolution.cpp:208->convolution.cpp:271]   --->   Operation 57 'br' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln211 = icmp slt i32 %zext_ln204_2, %vconv_xlim_loc_read" [convolution.cpp:211->convolution.cpp:271]   --->   Operation 58 'icmp' 'icmp_ln211' <Predicate = (!icmp_ln204 & select_ln204_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln211, label %1, label %._crit_edge9.i.i.i" [convolution.cpp:211->convolution.cpp:271]   --->   Operation 59 'br' <Predicate = (!icmp_ln204 & select_ln204_1)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (2.47ns)   --->   "%icmp_ln218 = icmp eq i32 %zext_ln204_2, %add_ln218" [convolution.cpp:218->convolution.cpp:271]   --->   Operation 60 'icmp' 'icmp_ln218' <Predicate = (!icmp_ln204 & select_ln204_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln225 = icmp slt i32 %zext_ln204_2, %add_ln225" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 61 'icmp' 'icmp_ln225' <Predicate = (!icmp_ln204)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (1.63ns)   --->   "%j = add i11 %select_ln204, 1" [convolution.cpp:205->convolution.cpp:271]   --->   Operation 62 'add' 'j' <Predicate = (!icmp_ln204)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 63 [1/1] (2.91ns)   --->   "%tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %vconv_V)" [convolution.cpp:212->convolution.cpp:271]   --->   Operation 63 'read' 'tmp' <Predicate = (select_ln204_1 & icmp_ln211)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "store i32 %tmp, i32* %r_edge_pix" [convolution.cpp:214->convolution.cpp:271]   --->   Operation 64 'store' <Predicate = (select_ln204_1 & icmp_ln211)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.89>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i11 %select_ln204 to i64" [convolution.cpp:213->convolution.cpp:271]   --->   Operation 65 'zext' 'zext_ln213' <Predicate = (select_ln204_1 & icmp_ln211)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%borderbuf_addr = getelementptr inbounds [1910 x i32]* %borderbuf, i64 0, i64 %zext_ln213" [convolution.cpp:213->convolution.cpp:271]   --->   Operation 66 'getelementptr' 'borderbuf_addr' <Predicate = (select_ln204_1 & icmp_ln211)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (3.25ns)   --->   "store i32 %tmp, i32* %borderbuf_addr, align 4" [convolution.cpp:213->convolution.cpp:271]   --->   Operation 67 'store' <Predicate = (select_ln204_1 & icmp_ln211)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%l_edge_pix_2 = load i32* %r_edge_pix" [convolution.cpp:218->convolution.cpp:271]   --->   Operation 68 'load' 'l_edge_pix_2' <Predicate = (select_ln204_1)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%pix_out_load = load i32* %pix_out" [convolution.cpp:218->convolution.cpp:271]   --->   Operation 69 'load' 'pix_out_load' <Predicate = (select_ln204_1 & !icmp_ln218)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%pix_out_1_load = load i32* %pix_out_1" [convolution.cpp:215->convolution.cpp:271]   --->   Operation 70 'load' 'pix_out_1_load' <Predicate = (select_ln204_1)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.88ns)   --->   "%icmp_ln215 = icmp eq i11 %select_ln204, 0" [convolution.cpp:215->convolution.cpp:271]   --->   Operation 71 'icmp' 'icmp_ln215' <Predicate = (select_ln204_1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.69ns)   --->   "%select_ln215 = select i1 %icmp_ln215, i32 %l_edge_pix_2, i32 %pix_out_1_load" [convolution.cpp:215->convolution.cpp:271]   --->   Operation 72 'select' 'select_ln215' <Predicate = (select_ln204_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.69ns)   --->   "%l_edge_pix = select i1 %icmp_ln218, i32 %l_edge_pix_2, i32 %pix_out_load" [convolution.cpp:218->convolution.cpp:271]   --->   Operation 73 'select' 'l_edge_pix' <Predicate = (select_ln204_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "store i32 %select_ln215, i32* %pix_out_1" [convolution.cpp:221->convolution.cpp:271]   --->   Operation 74 'store' <Predicate = (select_ln204_1)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "store i32 %l_edge_pix, i32* %pix_out" [convolution.cpp:221->convolution.cpp:271]   --->   Operation 75 'store' <Predicate = (select_ln204_1)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (1.63ns)   --->   "%add_ln228 = add i11 %select_ln204, -5" [convolution.cpp:228->convolution.cpp:271]   --->   Operation 76 'add' 'add_ln228' <Predicate = (!icmp_ln204)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i11 %add_ln228 to i64" [convolution.cpp:228->convolution.cpp:271]   --->   Operation 77 'zext' 'zext_ln228' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%borderbuf_addr_1 = getelementptr inbounds [1910 x i32]* %borderbuf, i64 0, i64 %zext_ln228" [convolution.cpp:228->convolution.cpp:271]   --->   Operation 78 'getelementptr' 'borderbuf_addr_1' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_7 : Operation 79 [2/2] (3.25ns)   --->   "%pix_out_7 = load i32* %borderbuf_addr_1, align 4" [convolution.cpp:228->convolution.cpp:271]   --->   Operation 79 'load' 'pix_out_7' <Predicate = (!icmp_ln204)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>

State 8 <SV = 7> <Delay = 4.23>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%pix_out_4 = load i32* %pix_out" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 80 'load' 'pix_out_4' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%pix_out_6 = load i32* %pix_out_1" [convolution.cpp:223->convolution.cpp:271]   --->   Operation 81 'load' 'pix_out_6' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (1.88ns)   --->   "%icmp_ln223 = icmp ult i11 %select_ln204, 6" [convolution.cpp:223->convolution.cpp:271]   --->   Operation 82 'icmp' 'icmp_ln223' <Predicate = (!icmp_ln204)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/2] (3.25ns)   --->   "%pix_out_7 = load i32* %borderbuf_addr_1, align 4" [convolution.cpp:228->convolution.cpp:271]   --->   Operation 83 'load' 'pix_out_7' <Predicate = (!icmp_ln204)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1910> <RAM>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node pix_out_10)   --->   "%xor_ln223 = xor i1 %icmp_ln223, true" [convolution.cpp:223->convolution.cpp:271]   --->   Operation 84 'xor' 'xor_ln223' <Predicate = (!icmp_ln204)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node pix_out_10)   --->   "%and_ln225 = and i1 %icmp_ln225, %xor_ln223" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 85 'and' 'and_ln225' <Predicate = (!icmp_ln204)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node pix_out_10)   --->   "%pix_out_8 = select i1 %and_ln225, i32 %pix_out_7, i32 %pix_out_4" [convolution.cpp:225->convolution.cpp:271]   --->   Operation 86 'select' 'pix_out_8' <Predicate = (!icmp_ln204)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%pix_out_10 = select i1 %icmp_ln223, i32 %pix_out_6, i32 %pix_out_8" [convolution.cpp:223->convolution.cpp:271]   --->   Operation 87 'select' 'pix_out_10' <Predicate = (!icmp_ln204)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dst_V, i32 %pix_out_10)" [convolution.cpp:230->convolution.cpp:271]   --->   Operation 88 'write' <Predicate = (!icmp_ln204)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @Border_L_str)"   --->   Operation 89 'specloopname' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_14_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [convolution.cpp:205->convolution.cpp:271]   --->   Operation 90 'specregionbegin' 'tmp_14_i_i' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [convolution.cpp:207->convolution.cpp:271]   --->   Operation 91 'specpipeline' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "br label %._crit_edge9.i.i.i" [convolution.cpp:214->convolution.cpp:271]   --->   Operation 92 'br' <Predicate = (select_ln204_1 & icmp_ln211)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [convolution.cpp:221->convolution.cpp:271]   --->   Operation 93 'br' <Predicate = (select_ln204_1)> <Delay = 0.00>
ST_9 : Operation 94 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dst_V, i32 %pix_out_10)" [convolution.cpp:230->convolution.cpp:271]   --->   Operation 94 'write' <Predicate = (!icmp_ln204)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_14_i_i)" [convolution.cpp:231->convolution.cpp:271]   --->   Operation 95 'specregionend' 'empty' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "br label %0" [convolution.cpp:205->convolution.cpp:271]   --->   Operation 96 'br' <Predicate = (!icmp_ln204)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 97 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vconv_xlim_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r_edge_pix          (alloca         ) [ 00111111110]
pix_out             (alloca         ) [ 00111111110]
pix_out_1           (alloca         ) [ 00111111110]
borderbuf           (alloca         ) [ 00111111110]
width_read          (read           ) [ 00111111110]
height_read         (read           ) [ 00111000000]
vconv_xlim_loc_read (read           ) [ 00111111110]
cast                (zext           ) [ 00011000000]
cast1               (zext           ) [ 00011000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
specinterface_ln0   (specinterface  ) [ 00000000000]
add_ln218           (add            ) [ 00000111110]
add_ln225           (add            ) [ 00000111110]
add_ln208           (add            ) [ 00000111110]
bound               (mul            ) [ 00000111110]
br_ln204            (br             ) [ 00001111110]
indvar_flatten      (phi            ) [ 00000100000]
i6_0_i_i_i          (phi            ) [ 00000100000]
j_0_i_i_i           (phi            ) [ 00000100000]
zext_ln204_1        (zext           ) [ 00000000000]
icmp_ln208          (icmp           ) [ 00000000000]
icmp_ln208_1        (icmp           ) [ 00000000000]
icmp_ln208_2        (icmp           ) [ 00000000000]
and_ln208           (and            ) [ 00000000000]
or_ln208            (or             ) [ 00000000000]
zext_ln205          (zext           ) [ 00000000000]
icmp_ln205          (icmp           ) [ 00000000000]
icmp_ln204          (icmp           ) [ 00000111110]
add_ln204           (add            ) [ 00001111110]
br_ln204            (br             ) [ 00000000000]
add_ln204_1         (add            ) [ 00000000000]
zext_ln204          (zext           ) [ 00000000000]
select_ln204        (select         ) [ 00000111100]
icmp_ln208_3        (icmp           ) [ 00000000000]
icmp_ln208_4        (icmp           ) [ 00000000000]
icmp_ln208_5        (icmp           ) [ 00000000000]
and_ln208_1         (and            ) [ 00000000000]
or_ln208_1          (or             ) [ 00000000000]
select_ln204_1      (select         ) [ 00000111110]
zext_ln204_2        (zext           ) [ 00000000000]
select_ln204_2      (select         ) [ 00001111110]
br_ln208            (br             ) [ 00000000000]
icmp_ln211          (icmp           ) [ 00000111110]
br_ln211            (br             ) [ 00000000000]
icmp_ln218          (icmp           ) [ 00000111000]
icmp_ln225          (icmp           ) [ 00000111100]
j                   (add            ) [ 00001111110]
tmp                 (read           ) [ 00000101000]
store_ln214         (store          ) [ 00000000000]
zext_ln213          (zext           ) [ 00000000000]
borderbuf_addr      (getelementptr  ) [ 00000000000]
store_ln213         (store          ) [ 00000000000]
l_edge_pix_2        (load           ) [ 00000000000]
pix_out_load        (load           ) [ 00000000000]
pix_out_1_load      (load           ) [ 00000000000]
icmp_ln215          (icmp           ) [ 00000000000]
select_ln215        (select         ) [ 00000000000]
l_edge_pix          (select         ) [ 00000000000]
store_ln221         (store          ) [ 00000000000]
store_ln221         (store          ) [ 00000000000]
add_ln228           (add            ) [ 00000000000]
zext_ln228          (zext           ) [ 00000000000]
borderbuf_addr_1    (getelementptr  ) [ 00000100100]
pix_out_4           (load           ) [ 00000000000]
pix_out_6           (load           ) [ 00000000000]
icmp_ln223          (icmp           ) [ 00000000000]
pix_out_7           (load           ) [ 00000000000]
xor_ln223           (xor            ) [ 00000000000]
and_ln225           (and            ) [ 00000000000]
pix_out_8           (select         ) [ 00000000000]
pix_out_10          (select         ) [ 00000100010]
specloopname_ln0    (specloopname   ) [ 00000000000]
tmp_14_i_i          (specregionbegin) [ 00000000000]
specpipeline_ln207  (specpipeline   ) [ 00000000000]
br_ln214            (br             ) [ 00000000000]
br_ln221            (br             ) [ 00000000000]
write_ln230         (write          ) [ 00000000000]
empty               (specregionend  ) [ 00000000000]
br_ln205            (br             ) [ 00001111110]
ret_ln0             (ret            ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vconv_xlim_loc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_xlim_loc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vconv_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Border_L_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="r_edge_pix_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_edge_pix/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="pix_out_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pix_out/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="pix_out_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pix_out_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="borderbuf_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="borderbuf/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="width_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="height_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="vconv_xlim_loc_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vconv_xlim_loc_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln230/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="borderbuf_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="borderbuf_addr/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="1"/>
<pin id="130" dir="0" index="2" bw="0" slack="0"/>
<pin id="139" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="140" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="142" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln213/7 pix_out_7/7 "/>
</bind>
</comp>

<comp id="133" class="1004" name="borderbuf_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="11" slack="0"/>
<pin id="137" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="borderbuf_addr_1/7 "/>
</bind>
</comp>

<comp id="144" class="1005" name="indvar_flatten_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="1"/>
<pin id="146" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="64" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="155" class="1005" name="i6_0_i_i_i_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="1"/>
<pin id="157" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i6_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="i6_0_i_i_i_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="11" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6_0_i_i_i/5 "/>
</bind>
</comp>

<comp id="166" class="1005" name="j_0_i_i_i_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="1"/>
<pin id="168" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="j_0_i_i_i_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="11" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i_i_i/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="cast1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln218_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="3"/>
<pin id="191" dir="0" index="1" bw="5" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln218/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln225_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="3"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln225/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln208_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="3"/>
<pin id="201" dir="0" index="1" bw="4" slack="0"/>
<pin id="202" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln204_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_1/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln208_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln208/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln208_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln208_1/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln208_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln208_2/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="and_ln208_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln208/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="or_ln208_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln205_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln205_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="4"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln205/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln204_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="1"/>
<pin id="249" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln204/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln204_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln204_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_1/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln204_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln204_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="11" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln204/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln208_3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln208_3/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln208_4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="0" index="1" bw="4" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln208_4/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln208_5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="1"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln208_5/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="and_ln208_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln208_1/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="or_ln208_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208_1/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln204_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln204_1/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln204_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_2/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln204_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="11" slack="0"/>
<pin id="319" dir="0" index="2" bw="11" slack="0"/>
<pin id="320" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln204_2/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln211_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="11" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="4"/>
<pin id="327" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln211/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln218_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="1"/>
<pin id="332" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln218/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln225_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln225/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="j_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="11" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln214_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="5"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln213_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="2"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213/7 "/>
</bind>
</comp>

<comp id="354" class="1004" name="l_edge_pix_2_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="6"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_edge_pix_2/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="pix_out_load_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="6"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_out_load/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="pix_out_1_load_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="6"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_out_1_load/7 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln215_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="2"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln215_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="32" slack="0"/>
<pin id="372" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="l_edge_pix_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="2"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="32" slack="0"/>
<pin id="380" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="l_edge_pix/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln221_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="6"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln221_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="6"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln228_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="2"/>
<pin id="395" dir="0" index="1" bw="4" slack="0"/>
<pin id="396" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln228/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln228_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="pix_out_4_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="7"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_out_4/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="pix_out_6_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="7"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_out_6/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln223_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="11" slack="3"/>
<pin id="411" dir="0" index="1" bw="4" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln223/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="xor_ln223_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln223/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="and_ln225_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="3"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln225/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="pix_out_8_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="0" index="2" bw="32" slack="0"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_out_8/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="pix_out_10_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="0" index="2" bw="32" slack="0"/>
<pin id="437" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_out_10/8 "/>
</bind>
</comp>

<comp id="442" class="1005" name="r_edge_pix_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="5"/>
<pin id="444" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="r_edge_pix "/>
</bind>
</comp>

<comp id="448" class="1005" name="pix_out_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="6"/>
<pin id="450" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="pix_out "/>
</bind>
</comp>

<comp id="455" class="1005" name="pix_out_1_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="6"/>
<pin id="457" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="pix_out_1 "/>
</bind>
</comp>

<comp id="462" class="1005" name="width_read_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="470" class="1005" name="height_read_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="476" class="1005" name="vconv_xlim_loc_read_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="4"/>
<pin id="478" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="vconv_xlim_loc_read "/>
</bind>
</comp>

<comp id="481" class="1005" name="cast_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="1"/>
<pin id="483" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="486" class="1005" name="cast1_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="1"/>
<pin id="488" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="491" class="1005" name="add_ln218_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln218 "/>
</bind>
</comp>

<comp id="496" class="1005" name="add_ln225_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln225 "/>
</bind>
</comp>

<comp id="501" class="1005" name="add_ln208_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln208 "/>
</bind>
</comp>

<comp id="507" class="1005" name="bound_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="512" class="1005" name="icmp_ln204_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="2"/>
<pin id="514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln204 "/>
</bind>
</comp>

<comp id="516" class="1005" name="add_ln204_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln204 "/>
</bind>
</comp>

<comp id="521" class="1005" name="select_ln204_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="11" slack="2"/>
<pin id="523" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="select_ln204 "/>
</bind>
</comp>

<comp id="529" class="1005" name="select_ln204_1_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln204_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="select_ln204_2_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="11" slack="0"/>
<pin id="535" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln204_2 "/>
</bind>
</comp>

<comp id="538" class="1005" name="icmp_ln211_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln211 "/>
</bind>
</comp>

<comp id="542" class="1005" name="icmp_ln218_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="2"/>
<pin id="544" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln218 "/>
</bind>
</comp>

<comp id="547" class="1005" name="icmp_ln225_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="3"/>
<pin id="549" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln225 "/>
</bind>
</comp>

<comp id="552" class="1005" name="j_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="0"/>
<pin id="554" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="557" class="1005" name="tmp_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="562" class="1005" name="borderbuf_addr_1_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="11" slack="1"/>
<pin id="564" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="borderbuf_addr_1 "/>
</bind>
</comp>

<comp id="567" class="1005" name="pix_out_10_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pix_out_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="50" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="58" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="133" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="177" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="159" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="159" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="44" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="159" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="204" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="220" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="214" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="208" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="225" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="170" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="148" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="148" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="159" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="48" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="241" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="170" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="257" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="257" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="263" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="281" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="275" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="292" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="241" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="231" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="298" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="267" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="241" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="159" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="257" pin="2"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="312" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="312" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="312" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="267" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="48" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="108" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="350" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="363" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="354" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="360" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="381"><net_src comp="354" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="357" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="368" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="376" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="52" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="393" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="413"><net_src comp="54" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="56" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="127" pin="7"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="403" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="438"><net_src comp="409" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="406" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="425" pin="3"/><net_sink comp="433" pin=2"/></net>

<net id="441"><net_src comp="433" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="445"><net_src comp="74" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="451"><net_src comp="78" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="454"><net_src comp="448" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="458"><net_src comp="82" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="461"><net_src comp="455" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="465"><net_src comp="90" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="469"><net_src comp="462" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="473"><net_src comp="96" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="479"><net_src comp="102" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="484"><net_src comp="177" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="489"><net_src comp="180" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="494"><net_src comp="189" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="499"><net_src comp="194" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="504"><net_src comp="199" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="510"><net_src comp="183" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="515"><net_src comp="246" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="251" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="524"><net_src comp="267" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="527"><net_src comp="521" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="528"><net_src comp="521" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="532"><net_src comp="304" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="316" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="541"><net_src comp="324" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="329" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="550"><net_src comp="334" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="555"><net_src comp="339" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="560"><net_src comp="108" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="565"><net_src comp="133" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="570"><net_src comp="433" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="114" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V | {9 }
 - Input state : 
	Port: Loop_Border_proc : width | {1 }
	Port: Loop_Border_proc : height | {1 }
	Port: Loop_Border_proc : vconv_xlim_loc | {1 }
	Port: Loop_Border_proc : vconv_V | {6 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
	State 4
	State 5
		zext_ln204_1 : 1
		icmp_ln208 : 1
		icmp_ln208_1 : 1
		icmp_ln208_2 : 2
		and_ln208 : 3
		or_ln208 : 3
		zext_ln205 : 1
		icmp_ln205 : 2
		icmp_ln204 : 1
		add_ln204 : 1
		br_ln204 : 2
		add_ln204_1 : 1
		zext_ln204 : 2
		select_ln204 : 3
		icmp_ln208_3 : 2
		icmp_ln208_4 : 2
		icmp_ln208_5 : 3
		and_ln208_1 : 4
		or_ln208_1 : 4
		select_ln204_1 : 4
		zext_ln204_2 : 4
		select_ln204_2 : 3
		br_ln208 : 5
		icmp_ln211 : 5
		br_ln211 : 6
		icmp_ln218 : 5
		icmp_ln225 : 5
		j : 4
	State 6
	State 7
		borderbuf_addr : 1
		store_ln213 : 2
		select_ln215 : 1
		l_edge_pix : 1
		store_ln221 : 2
		store_ln221 : 2
		zext_ln228 : 1
		borderbuf_addr_1 : 2
		pix_out_7 : 3
	State 8
		xor_ln223 : 1
		and_ln225 : 1
		pix_out_8 : 1
		pix_out_10 : 2
		write_ln230 : 3
	State 9
		empty : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln218_fu_189        |    0    |    0    |    39   |
|          |         add_ln225_fu_194        |    0    |    0    |    39   |
|          |         add_ln208_fu_199        |    0    |    0    |    39   |
|    add   |         add_ln204_fu_251        |    0    |    0    |    71   |
|          |        add_ln204_1_fu_257       |    0    |    0    |    13   |
|          |             j_fu_339            |    0    |    0    |    13   |
|          |         add_ln228_fu_393        |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |            grp_fu_183           |    4    |   166   |    49   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln208_fu_208        |    0    |    0    |    13   |
|          |       icmp_ln208_1_fu_214       |    0    |    0    |    13   |
|          |       icmp_ln208_2_fu_220       |    0    |    0    |    18   |
|          |        icmp_ln205_fu_241        |    0    |    0    |    18   |
|          |        icmp_ln204_fu_246        |    0    |    0    |    29   |
|          |       icmp_ln208_3_fu_275       |    0    |    0    |    13   |
|   icmp   |       icmp_ln208_4_fu_281       |    0    |    0    |    13   |
|          |       icmp_ln208_5_fu_287       |    0    |    0    |    18   |
|          |        icmp_ln211_fu_324        |    0    |    0    |    18   |
|          |        icmp_ln218_fu_329        |    0    |    0    |    18   |
|          |        icmp_ln225_fu_334        |    0    |    0    |    18   |
|          |        icmp_ln215_fu_363        |    0    |    0    |    13   |
|          |        icmp_ln223_fu_409        |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|          |       select_ln204_fu_267       |    0    |    0    |    11   |
|          |      select_ln204_1_fu_304      |    0    |    0    |    2    |
|          |      select_ln204_2_fu_316      |    0    |    0    |    11   |
|  select  |       select_ln215_fu_368       |    0    |    0    |    32   |
|          |        l_edge_pix_fu_376        |    0    |    0    |    32   |
|          |         pix_out_8_fu_425        |    0    |    0    |    32   |
|          |        pix_out_10_fu_433        |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|          |         and_ln208_fu_225        |    0    |    0    |    2    |
|    and   |        and_ln208_1_fu_292       |    0    |    0    |    2    |
|          |         and_ln225_fu_420        |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|    or    |         or_ln208_fu_231         |    0    |    0    |    2    |
|          |        or_ln208_1_fu_298        |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|    xor   |         xor_ln223_fu_414        |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |      width_read_read_fu_90      |    0    |    0    |    0    |
|   read   |      height_read_read_fu_96     |    0    |    0    |    0    |
|          | vconv_xlim_loc_read_read_fu_102 |    0    |    0    |    0    |
|          |         tmp_read_fu_108         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |         grp_write_fu_114        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           cast_fu_177           |    0    |    0    |    0    |
|          |           cast1_fu_180          |    0    |    0    |    0    |
|          |       zext_ln204_1_fu_204       |    0    |    0    |    0    |
|   zext   |        zext_ln205_fu_237        |    0    |    0    |    0    |
|          |        zext_ln204_fu_263        |    0    |    0    |    0    |
|          |       zext_ln204_2_fu_312       |    0    |    0    |    0    |
|          |        zext_ln213_fu_350        |    0    |    0    |    0    |
|          |        zext_ln228_fu_398        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    4    |   166   |   655   |
|----------|---------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|borderbuf|    4   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    4   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln204_reg_516     |   64   |
|     add_ln208_reg_501     |   32   |
|     add_ln218_reg_491     |   32   |
|     add_ln225_reg_496     |   32   |
|  borderbuf_addr_1_reg_562 |   11   |
|       bound_reg_507       |   64   |
|       cast1_reg_486       |   64   |
|        cast_reg_481       |   64   |
|    height_read_reg_470    |   32   |
|     i6_0_i_i_i_reg_155    |   11   |
|     icmp_ln204_reg_512    |    1   |
|     icmp_ln211_reg_538    |    1   |
|     icmp_ln218_reg_542    |    1   |
|     icmp_ln225_reg_547    |    1   |
|   indvar_flatten_reg_144  |   64   |
|     j_0_i_i_i_reg_166     |   11   |
|         j_reg_552         |   11   |
|     pix_out_10_reg_567    |   32   |
|     pix_out_1_reg_455     |   32   |
|      pix_out_reg_448      |   32   |
|     r_edge_pix_reg_442    |   32   |
|   select_ln204_1_reg_529  |    1   |
|   select_ln204_2_reg_533  |   11   |
|    select_ln204_reg_521   |   11   |
|        tmp_reg_557        |   32   |
|vconv_xlim_loc_read_reg_476|   32   |
|     width_read_reg_462    |   32   |
+---------------------------+--------+
|           Total           |   743  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_114 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_127 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_183    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_183    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |   166  |   655  |    -   |
|   Memory  |    4   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   743  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |    4   |    7   |   909  |   691  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
