{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512519474074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512519474076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 21:17:53 2017 " "Processing started: Tue Dec  5 21:17:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512519474076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512519474076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512519474076 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512519474310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.vhdl 8 4 " "Found 8 design units, including 4 entities, in source file dp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474839 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 acc-bhv " "Found design unit 2: acc-bhv" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474839 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 rf-bhv " "Found design unit 3: rf-bhv" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 167 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474839 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dp-rtl2 " "Found design unit 4: dp-rtl2" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 257 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474839 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474839 ""} { "Info" "ISGN_ENTITY_NAME" "2 acc " "Found entity 2: acc" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474839 ""} { "Info" "ISGN_ENTITY_NAME" "3 rf " "Found entity 3: rf" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474839 ""} { "Info" "ISGN_ENTITY_NAME" "4 dp " "Found entity 4: dp" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512519474839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-fsm " "Found design unit 1: ctrl-fsm" {  } { { "ctrl.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/ctrl.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474840 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/ctrl.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512519474840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-struc " "Found design unit 1: cpu-struc" {  } { { "cpu.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/cpu.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474841 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/cpu.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512519474841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/FFJK.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/FFJK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFJK-hardware " "Found design unit 1: FFJK-hardware" {  } { { "components/FFJK.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/FFJK.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474842 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "components/FFJK.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/FFJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512519474842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reg4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/reg4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bits-hardware " "Found design unit 1: reg4bits-hardware" {  } { { "components/reg4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/reg4bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474843 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "components/reg4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/reg4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512519474843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux8x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux8x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_4bits-config " "Found design unit 1: mux8x1_4bits-config" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/mux8x1_4bits.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474844 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_4bits " "Found entity 1: mux8x1_4bits" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/mux8x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512519474844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-hardware " "Found design unit 1: FullAdder-hardware" {  } { { "components/FullAdder.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/FullAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474845 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "components/FullAdder.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512519474845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4bits-hardware " "Found design unit 1: adder4bits-hardware" {  } { { "components/adder4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/adder4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474846 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4bits " "Found entity 1: adder4bits" {  } { { "components/adder4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/adder4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512519474846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/subtractor4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/subtractor4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor4bits-hardware " "Found design unit 1: subtractor4bits-hardware" {  } { { "components/subtractor4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/subtractor4bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474847 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor4bits " "Found entity 1: subtractor4bits" {  } { { "components/subtractor4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/subtractor4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512519474847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_4bits-hardware " "Found design unit 1: mux2x1_4bits-hardware" {  } { { "components/mux2x1_4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/mux2x1_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474847 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_4bits " "Found entity 1: mux2x1_4bits" {  } { { "components/mux2x1_4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/mux2x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512519474847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux4x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux4x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_4bits-behavior " "Found design unit 1: mux4x1_4bits-behavior" {  } { { "components/mux4x1_4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/mux4x1_4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474848 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_4bits " "Found entity 1: mux4x1_4bits" {  } { { "components/mux4x1_4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/mux4x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512519474848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoder2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoder2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2x4-hardware " "Found design unit 1: decoder2x4-hardware" {  } { { "components/decoder2x4.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/decoder2x4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474849 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Found entity 1: decoder2x4" {  } { { "components/decoder2x4.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/decoder2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512519474849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512519474849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dp " "Elaborating entity \"dp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512519474922 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu_SW dp.vhdl(304) " "VHDL Signal Declaration warning at dp.vhdl(304): used implicit default value for signal \"alu_SW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 304 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512519474925 "|dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "acc_ld dp.vhdl(306) " "VHDL Signal Declaration warning at dp.vhdl(306): used implicit default value for signal \"acc_ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 306 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512519474925 "|dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "acc_set dp.vhdl(306) " "VHDL Signal Declaration warning at dp.vhdl(306): used implicit default value for signal \"acc_set\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 306 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512519474925 "|dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf rf:Register_File " "Elaborating entity \"rf\" for hierarchy \"rf:Register_File\"" {  } { { "dp.vhdl" "Register_File" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512519474941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2x4 rf:Register_File\|decoder2x4:WR_decoder " "Elaborating entity \"decoder2x4\" for hierarchy \"rf:Register_File\|decoder2x4:WR_decoder\"" {  } { { "dp.vhdl" "WR_decoder" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512519474948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bits rf:Register_File\|reg4bits:R0 " "Elaborating entity \"reg4bits\" for hierarchy \"rf:Register_File\|reg4bits:R0\"" {  } { { "dp.vhdl" "R0" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512519474951 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void reg4bits.vhd(33) " "Verilog HDL or VHDL warning at reg4bits.vhd(33): object \"void\" assigned a value but never read" {  } { { "components/reg4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/reg4bits.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512519474952 "|dp|reg4bits:accumulador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFJK rf:Register_File\|reg4bits:R0\|FFJK:FF0 " "Elaborating entity \"FFJK\" for hierarchy \"rf:Register_File\|reg4bits:R0\|FFJK:FF0\"" {  } { { "components/reg4bits.vhd" "FF0" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/reg4bits.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512519474953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "dp.vhdl" "alu1" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512519474969 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "void2 dp.vhdl(81) " "VHDL Signal Declaration warning at dp.vhdl(81): used implicit default value for signal \"void2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512519474970 "|dp|alu:alu1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "void3 dp.vhdl(81) " "VHDL Signal Declaration warning at dp.vhdl(81): used implicit default value for signal \"void3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512519474970 "|dp|alu:alu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void dp.vhdl(82) " "Verilog HDL or VHDL warning at dp.vhdl(82): object \"void\" assigned a value but never read" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512519474970 "|dp|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4bits alu:alu1\|adder4bits:adder " "Elaborating entity \"adder4bits\" for hierarchy \"alu:alu1\|adder4bits:adder\"" {  } { { "dp.vhdl" "adder" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512519474975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder alu:alu1\|adder4bits:adder\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"alu:alu1\|adder4bits:adder\|FullAdder:FA0\"" {  } { { "components/adder4bits.vhd" "FA0" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/adder4bits.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512519474977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor4bits alu:alu1\|subtractor4bits:subtrc " "Elaborating entity \"subtractor4bits\" for hierarchy \"alu:alu1\|subtractor4bits:subtrc\"" {  } { { "dp.vhdl" "subtrc" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512519474980 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void subtractor4bits.vhd(27) " "Verilog HDL or VHDL warning at subtractor4bits.vhd(27): object \"void\" assigned a value but never read" {  } { { "components/subtractor4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/subtractor4bits.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512519474980 "|subtractor4bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1_4bits alu:alu1\|mux8x1_4bits:mux0 " "Elaborating entity \"mux8x1_4bits\" for hierarchy \"alu:alu1\|mux8x1_4bits:mux0\"" {  } { { "dp.vhdl" "mux0" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512519474984 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux8x1_4bits.vhd(32) " "VHDL Process Statement warning at mux8x1_4bits.vhd(32): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/mux8x1_4bits.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512519474985 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux8x1_4bits.vhd(34) " "VHDL Process Statement warning at mux8x1_4bits.vhd(34): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/mux8x1_4bits.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512519474985 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux8x1_4bits.vhd(36) " "VHDL Process Statement warning at mux8x1_4bits.vhd(36): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/mux8x1_4bits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512519474985 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux8x1_4bits.vhd(38) " "VHDL Process Statement warning at mux8x1_4bits.vhd(38): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/mux8x1_4bits.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512519474985 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A4 mux8x1_4bits.vhd(40) " "VHDL Process Statement warning at mux8x1_4bits.vhd(40): signal \"A4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/mux8x1_4bits.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512519474985 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A5 mux8x1_4bits.vhd(42) " "VHDL Process Statement warning at mux8x1_4bits.vhd(42): signal \"A5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/mux8x1_4bits.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512519474985 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A6 mux8x1_4bits.vhd(44) " "VHDL Process Statement warning at mux8x1_4bits.vhd(44): signal \"A6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/mux8x1_4bits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512519474986 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A7 mux8x1_4bits.vhd(46) " "VHDL Process Statement warning at mux8x1_4bits.vhd(46): signal \"A7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/mux8x1_4bits.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512519474986 "|mux8x1_4bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_4bits alu:alu1\|mux2x1_4bits:mux1 " "Elaborating entity \"mux2x1_4bits\" for hierarchy \"alu:alu1\|mux2x1_4bits:mux1\"" {  } { { "dp.vhdl" "mux1" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512519474986 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux2x1_4bits.vhd(21) " "VHDL Process Statement warning at mux2x1_4bits.vhd(21): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux2x1_4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/mux2x1_4bits.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512519474987 "|mux2x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux2x1_4bits.vhd(23) " "VHDL Process Statement warning at mux2x1_4bits.vhd(23): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux2x1_4bits.vhd" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/components/mux2x1_4bits.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512519474987 "|mux2x1_4bits"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rf:Register_File\|output\[3\]\" " "Converted tri-state node \"rf:Register_File\|output\[3\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512519475084 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rf:Register_File\|output\[2\]\" " "Converted tri-state node \"rf:Register_File\|output\[2\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512519475084 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rf:Register_File\|output\[1\]\" " "Converted tri-state node \"rf:Register_File\|output\[1\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512519475084 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rf:Register_File\|output\[0\]\" " "Converted tri-state node \"rf:Register_File\|output\[0\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512519475084 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1512519475084 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_4\[0\] GND " "Pin \"output_4\[0\]\" is stuck at GND" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512519475329 "|dp|output_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_4\[1\] GND " "Pin \"output_4\[1\]\" is stuck at GND" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512519475329 "|dp|output_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_4\[2\] GND " "Pin \"output_4\[2\]\" is stuck at GND" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512519475329 "|dp|output_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_4\[3\] GND " "Pin \"output_4\[3\]\" is stuck at GND" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512519475329 "|dp|output_4[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512519475329 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512519475488 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512519475488 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 244 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512519475554 "|dp|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 245 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512519475554 "|dp|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "force " "No output dependent on input pin \"force\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 246 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512519475554 "|dp|force"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr " "No output dependent on input pin \"wr\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512519475554 "|dp|wr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd " "No output dependent on input pin \"rd\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 248 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512519475554 "|dp|rd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_addr\[0\] " "No output dependent on input pin \"R_addr\[0\]\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 249 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512519475554 "|dp|R_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_addr\[1\] " "No output dependent on input pin \"R_addr\[1\]\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 249 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512519475554 "|dp|R_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W_addr\[0\] " "No output dependent on input pin \"W_addr\[0\]\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512519475554 "|dp|W_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W_addr\[1\] " "No output dependent on input pin \"W_addr\[1\]\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512519475554 "|dp|W_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[0\] " "No output dependent on input pin \"imm\[0\]\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512519475554 "|dp|imm[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[1\] " "No output dependent on input pin \"imm\[1\]\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512519475554 "|dp|imm[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[2\] " "No output dependent on input pin \"imm\[2\]\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512519475554 "|dp|imm[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[3\] " "No output dependent on input pin \"imm\[3\]\"" {  } { { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512519475554 "|dp|imm[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1512519475554 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512519475555 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512519475555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512519475555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512519475566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 21:17:55 2017 " "Processing ended: Tue Dec  5 21:17:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512519475566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512519475566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512519475566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512519475566 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512519477444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512519477445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 21:17:57 2017 " "Processing started: Tue Dec  5 21:17:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512519477445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512519477445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512519477446 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1512519477472 ""}
{ "Info" "0" "" "Project  = processador" {  } {  } 0 0 "Project  = processador" 0 0 "Fitter" 0 0 1512519477474 ""}
{ "Info" "0" "" "Revision = processador" {  } {  } 0 0 "Revision = processador" 0 0 "Fitter" 0 0 1512519477474 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1512519477553 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "processador EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design processador" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1512519477628 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512519477847 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512519477862 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512519478032 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512519478032 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512519478040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512519478040 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512519478040 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512519478040 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { rst } } } { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 244 0 0 } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512519478070 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { clk } } } { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 245 0 0 } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512519478070 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "force " "Pin force not assigned to an exact location on the device" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { force } } } { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 246 0 0 } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { force } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512519478070 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr " "Pin wr not assigned to an exact location on the device" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { wr } } } { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 247 0 0 } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512519478070 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd " "Pin rd not assigned to an exact location on the device" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { rd } } } { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 248 0 0 } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512519478070 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_addr\[0\] " "Pin R_addr\[0\] not assigned to an exact location on the device" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { R_addr[0] } } } { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 249 0 0 } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { R_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512519478070 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_addr\[1\] " "Pin R_addr\[1\] not assigned to an exact location on the device" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { R_addr[1] } } } { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 249 0 0 } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { R_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512519478070 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_addr\[0\] " "Pin W_addr\[0\] not assigned to an exact location on the device" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { W_addr[0] } } } { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 250 0 0 } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { W_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512519478070 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_addr\[1\] " "Pin W_addr\[1\] not assigned to an exact location on the device" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { W_addr[1] } } } { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 250 0 0 } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { W_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512519478070 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "imm\[0\] " "Pin imm\[0\] not assigned to an exact location on the device" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { imm[0] } } } { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 251 0 0 } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { imm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512519478070 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "imm\[1\] " "Pin imm\[1\] not assigned to an exact location on the device" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { imm[1] } } } { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 251 0 0 } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { imm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512519478070 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "imm\[2\] " "Pin imm\[2\] not assigned to an exact location on the device" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { imm[2] } } } { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 251 0 0 } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { imm[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512519478070 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "imm\[3\] " "Pin imm\[3\] not assigned to an exact location on the device" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { imm[3] } } } { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 251 0 0 } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { imm[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512519478070 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_4\[0\] " "Pin output_4\[0\] not assigned to an exact location on the device" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { output_4[0] } } } { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 252 0 0 } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { output_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512519478070 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_4\[1\] " "Pin output_4\[1\] not assigned to an exact location on the device" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { output_4[1] } } } { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 252 0 0 } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { output_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512519478070 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_4\[2\] " "Pin output_4\[2\] not assigned to an exact location on the device" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { output_4[2] } } } { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 252 0 0 } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { output_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512519478070 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_4\[3\] " "Pin output_4\[3\] not assigned to an exact location on the device" {  } { { "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lnsnow/altera/13.0/quartus/linux64/pin_planner.ppl" { output_4[3] } } } { "dp.vhdl" "" { Text "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/dp.vhdl" 252 0 0 } } { "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lnsnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { output_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512519478070 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1512519478070 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512519478183 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512519478184 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1512519478185 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1512519478185 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512519478187 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512519478189 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512519478190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512519478190 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512519478191 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512519478191 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512519478192 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512519478192 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512519478192 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512519478192 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1512519478192 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512519478192 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 13 4 0 " "Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 13 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1512519478194 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1512519478194 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1512519478194 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512519478195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512519478195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512519478195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512519478195 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1512519478195 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1512519478195 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512519478203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512519478540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512519478571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512519478580 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512519478676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512519478676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512519478727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1512519478928 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512519478928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512519478952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1512519478953 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1512519478953 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512519478953 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1512519478958 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512519478963 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_4\[0\] 0 " "Pin \"output_4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512519478964 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_4\[1\] 0 " "Pin \"output_4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512519478964 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_4\[2\] 0 " "Pin \"output_4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512519478964 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_4\[3\] 0 " "Pin \"output_4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512519478964 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1512519478964 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512519478995 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512519479002 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512519479034 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512519479168 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1512519479182 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/output_files/processador.fit.smsg " "Generated suppressed messages file /home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/output_files/processador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512519479238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512519479295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 21:17:59 2017 " "Processing ended: Tue Dec  5 21:17:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512519479295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512519479295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512519479295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512519479295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512519481156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512519481157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 21:18:00 2017 " "Processing started: Tue Dec  5 21:18:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512519481157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512519481157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512519481158 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512519481586 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512519481603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "532 " "Peak virtual memory: 532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512519481784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 21:18:01 2017 " "Processing ended: Tue Dec  5 21:18:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512519481784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512519481784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512519481784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512519481784 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512519481871 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512519483528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512519483529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 21:18:03 2017 " "Processing started: Tue Dec  5 21:18:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512519483529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512519483529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processador -c processador " "Command: quartus_sta processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512519483530 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1512519483559 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512519483709 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1512519483811 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1512519483811 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1512519483812 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1512519483812 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1512519483813 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1512519483817 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1512519483817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512519483819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512519483820 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512519483821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512519483821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512519483822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512519483822 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1512519483825 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1512519483827 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1512519483832 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1512519483832 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1512519483832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512519483833 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512519483833 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512519483834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512519483834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512519483835 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1512519483836 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512519483842 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512519483842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512519483856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 21:18:03 2017 " "Processing ended: Tue Dec  5 21:18:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512519483856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512519483856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512519483856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512519483856 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512519486513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512519486514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 21:18:06 2017 " "Processing started: Tue Dec  5 21:18:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512519486514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512519486514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512519486515 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "processador.vho\", \"processador_fast.vho processador_vhd.sdo processador_vhd_fast.sdo /home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/simulation/modelsim/ simulation " "Generated files \"processador.vho\", \"processador_fast.vho\", \"processador_vhd.sdo\" and \"processador_vhd_fast.sdo\" in directory \"/home/lnsnow/workspace/pR0C3Ss0r/Processor2.0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1512519486780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "809 " "Peak virtual memory: 809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512519486817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 21:18:06 2017 " "Processing ended: Tue Dec  5 21:18:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512519486817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512519486817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512519486817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512519486817 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Quartus II Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512519486913 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512519507255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512519507257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 21:18:27 2017 " "Processing started: Tue Dec  5 21:18:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512519507257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512519507257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp processador -c processador --netlist_type=sgate " "Command: quartus_rpp processador -c processador --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512519507257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512519507324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 21:18:27 2017 " "Processing ended: Tue Dec  5 21:18:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512519507324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512519507324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512519507324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512519507324 ""}
