###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 10:24:37 2023
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: VIOLATED Setup Check with Pin ALU_dut/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[0] /D          (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[1][2] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.929
- Setup                         0.229
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.500
- Arrival Time                 10.772
= Slack Time                   -0.272
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |   -0.272 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.033 |   0.033 |   -0.239 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX40M  | 0.019 | 0.030 |   0.063 |   -0.210 | 
     | U0_mux2X1/U1                             | A0 ^ -> Y ^  | AO2B2X4M    | 0.147 | 0.172 |   0.234 |   -0.038 | 
     | REF_CLK_M__L1_I0                         | A ^ -> Y v   | CLKINVX3M   | 0.231 | 0.187 |   0.421 |    0.149 | 
     | REF_CLK_M__L2_I1                         | A v -> Y v   | CLKBUFX40M  | 0.058 | 0.170 |   0.592 |    0.319 | 
     | REF_CLK_M__L3_I0                         | A v -> Y ^   | CLKINVX40M  | 0.039 | 0.047 |   0.639 |    0.366 | 
     | REF_CLK_M__L4_I0                         | A ^ -> Y v   | CLKINVX32M  | 0.113 | 0.083 |   0.722 |    0.450 | 
     | REF_CLK_M__L5_I6                         | A v -> Y ^   | CLKINVX12M  | 0.234 | 0.172 |   0.894 |    0.622 | 
     | Reg_file_dut/\reg_file_reg[1][2]         | CK ^ -> Q v  | SDFFRHQX4M  | 0.187 | 0.413 |   1.308 |    1.035 | 
     | ALU_dut/div_32/U29                       | A v -> Y ^   | INVX12M     | 0.261 | 0.207 |   1.514 |    1.242 | 
     | ALU_dut/div_32/FE_RC_12_0                | A ^ -> Y v   | INVX2M      | 0.083 | 0.096 |   1.610 |    1.338 | 
     | ALU_dut/div_32/FE_RC_30_0                | B v -> Y ^   | NOR2X3M     | 0.253 | 0.190 |   1.800 |    1.528 | 
     | ALU_dut/div_32/FE_RC_29_0                | A ^ -> Y v   | NAND4X6M    | 0.267 | 0.212 |   2.012 |    1.739 | 
     | ALU_dut/div_32/FE_RC_61_0                | A v -> Y ^   | INVX2M      | 0.114 | 0.122 |   2.134 |    1.861 | 
     | ALU_dut/div_32/FE_RC_60_0                | A ^ -> Y v   | NAND3X3M    | 0.165 | 0.078 |   2.211 |    1.939 | 
     | ALU_dut/div_32/FE_RC_59_0                | B v -> Y ^   | NAND3BX2M   | 0.224 | 0.178 |   2.389 |    2.117 | 
     | ALU_dut/div_32/FE_RC_95_0                | B ^ -> Y v   | NAND2X2M    | 0.288 | 0.229 |   2.618 |    2.346 | 
     | ALU_dut/div_32/FE_RC_98_0                | A v -> Y ^   | NAND2X4M    | 0.093 | 0.100 |   2.718 |    2.446 | 
     | ALU_dut/div_32/FE_RC_97_0                | A1N ^ -> Y ^ | OAI2B1X4M   | 0.258 | 0.257 |   2.975 |    2.703 | 
     | ALU_dut/div_32/FE_RC_170_0               | B ^ -> Y v   | NAND2X2M    | 0.198 | 0.173 |   3.149 |    2.876 | 
     | ALU_dut/div_32/FE_RC_226_0               | B v -> Y ^   | NAND2X2M    | 0.363 | 0.267 |   3.416 |    3.144 | 
     | ALU_dut/div_32/FE_RC_168_0               | A ^ -> Y v   | NOR2X4M     | 0.113 | 0.108 |   3.524 |    3.252 | 
     | ALU_dut/div_32/FE_RC_173_0               | A0 v -> Y ^  | OAI2B1X2M   | 0.261 | 0.199 |   3.723 |    3.451 | 
     | ALU_dut/div_32/FE_RC_166_0               | B ^ -> Y v   | NAND2X3M    | 0.135 | 0.135 |   3.858 |    3.586 | 
     | ALU_dut/div_32/FE_RC_236_0               | B v -> Y ^   | NAND2BX2M   | 0.122 | 0.113 |   3.972 |    3.699 | 
     | ALU_dut/div_32/FE_RC_282_0               | A ^ -> Y v   | CLKNAND2X4M | 0.196 | 0.154 |   4.125 |    3.853 | 
     | ALU_dut/div_32/FE_RC_281_0               | A v -> Y ^   | NAND2X5M    | 0.163 | 0.147 |   4.272 |    4.000 | 
     | ALU_dut/div_32/FE_RC_280_0               | S0 ^ -> Y ^  | MXI2X6M     | 0.314 | 0.175 |   4.447 |    4.174 | 
     | ALU_dut/div_32/FE_RC_283_0               | A ^ -> Y v   | NAND2X8M    | 0.120 | 0.116 |   4.563 |    4.291 | 
     | ALU_dut/div_32/FE_RC_287_0               | AN v -> Y v  | NOR2BX8M    | 0.069 | 0.133 |   4.696 |    4.424 | 
     | ALU_dut/div_32/FE_RC_285_0               | B v -> Y ^   | NAND2X4M    | 0.077 | 0.072 |   4.769 |    4.496 | 
     | ALU_dut/div_32/FE_RC_284_0               | A ^ -> Y v   | NAND2X4M    | 0.082 | 0.063 |   4.832 |    4.559 | 
     | ALU_dut/div_32/FE_RC_302_0               | B v -> Y ^   | NAND2X6M    | 0.091 | 0.084 |   4.916 |    4.644 | 
     | ALU_dut/div_32/FE_RC_317_0               | A ^ -> Y v   | NAND2X4M    | 0.078 | 0.070 |   4.986 |    4.714 | 
     | ALU_dut/div_32/FE_RC_316_0               | A v -> Y ^   | NAND2X6M    | 0.112 | 0.083 |   5.070 |    4.797 | 
     | ALU_dut/div_32/FE_RC_375_0               | B ^ -> Y v   | CLKNAND2X4M | 0.129 | 0.116 |   5.186 |    4.913 | 
     | ALU_dut/div_32/FE_RC_374_0               | A v -> Y ^   | NAND2X5M    | 0.174 | 0.132 |   5.318 |    5.045 | 
     | ALU_dut/div_32/FE_RC_373_0               | S0 ^ -> Y ^  | MXI2X6M     | 0.264 | 0.160 |   5.478 |    5.205 | 
     | ALU_dut/div_32/FE_RC_371_0               | AN ^ -> Y ^  | NAND2BX8M   | 0.148 | 0.181 |   5.659 |    5.387 | 
     | ALU_dut/div_32/FE_RC_370_0               | A ^ -> Y v   | CLKNAND2X8M | 0.112 | 0.087 |   5.746 |    5.473 | 
     | ALU_dut/div_32/FE_RC_369_0               | A v -> Y ^   | NAND2X4M    | 0.102 | 0.089 |   5.835 |    5.562 | 
     | ALU_dut/div_32/FE_RC_368_0               | A ^ -> Y v   | NAND2X4M    | 0.087 | 0.068 |   5.903 |    5.631 | 
     | ALU_dut/div_32/FE_RC_399_0               | A v -> Y ^   | NAND2X6M    | 0.138 | 0.100 |   6.003 |    5.731 | 
     | ALU_dut/div_32/FE_RC_415_0               | B ^ -> Y v   | NAND3X4M    | 0.168 | 0.146 |   6.149 |    5.877 | 
     | ALU_dut/div_32/FE_RC_436_0               | A0 v -> Y ^  | OAI2B11X4M  | 0.421 | 0.308 |   6.458 |    6.185 | 
     | ALU_dut/div_32/FE_RC_467_0               | A ^ -> Y ^   | AND2X8M     | 0.187 | 0.263 |   6.720 |    6.448 | 
     | ALU_dut/div_32/U54                       | S0 ^ -> Y ^  | CLKMX2X2M   | 0.231 | 0.283 |   7.003 |    6.730 | 
     | ALU_dut/div_32/FE_RC_557_0               | A ^ -> Y v   | CLKNAND2X4M | 0.209 | 0.191 |   7.194 |    6.921 | 
     | ALU_dut/div_32/FE_RC_556_0               | A v -> Y ^   | INVX2M      | 0.113 | 0.119 |   7.313 |    7.041 | 
     | ALU_dut/div_32/FE_RC_555_0               | B ^ -> Y v   | NAND2X4M    | 0.079 | 0.079 |   7.392 |    7.120 | 
     | ALU_dut/div_32/FE_RC_620_0               | A v -> Y ^   | INVX2M      | 0.080 | 0.073 |   7.465 |    7.192 | 
     | ALU_dut/div_32/FE_RC_619_0               | B ^ -> Y v   | CLKNAND2X4M | 0.148 | 0.122 |   7.587 |    7.315 | 
     | ALU_dut/div_32/FE_RC_649_0               | A v -> Y ^   | INVX2M      | 0.099 | 0.099 |   7.686 |    7.414 | 
     | ALU_dut/div_32/FE_RC_643_0               | A0 ^ -> Y v  | AOI2B1X4M   | 0.079 | 0.073 |   7.759 |    7.486 | 
     | ALU_dut/div_32/FE_RC_642_0               | B0 v -> Y ^  | OAI2B1X4M   | 0.178 | 0.063 |   7.822 |    7.549 | 
     | ALU_dut/div_32/FE_RC_641_0               | A ^ -> Y ^   | AND2X8M     | 0.133 | 0.193 |   8.014 |    7.742 | 
     | ALU_dut/div_32/U62                       | S0 ^ -> Y v  | MX2X2M      | 0.106 | 0.238 |   8.252 |    7.980 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.098 | 0.396 |   8.648 |    8.376 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.098 | 0.248 |   8.896 |    8.623 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.098 | 0.247 |   9.143 |    8.871 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.238 |   9.381 |    9.109 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.091 | 0.237 |   9.618 |    9.346 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.236 |   9.854 |    9.582 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.112 | 0.261 |  10.115 |    9.843 | 
     | ALU_dut/U38                              | B0 v -> Y ^  | AOI222X4M   | 0.446 | 0.346 |  10.461 |   10.189 | 
     | ALU_dut/U91                              | A0N ^ -> Y ^ | AOI2BB2X4M  | 0.143 | 0.216 |  10.677 |   10.405 | 
     | ALU_dut/U88                              | A ^ -> Y v   | NAND3X2M    | 0.166 | 0.095 |  10.772 |   10.500 | 
     | ALU_dut/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.166 | 0.000 |  10.772 |   10.500 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |            | 0.000 |       |   0.000 |    0.272 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.037 | 0.033 |   0.033 |    0.306 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M | 0.019 | 0.030 |   0.063 |    0.335 | 
     | U0_mux2X1/U1            | A0 ^ -> Y ^   | AO2B2X4M   | 0.147 | 0.171 |   0.234 |    0.507 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    0.694 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.483 |    0.756 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.302 | 0.264 |   0.747 |    1.020 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.071 | 0.180 |   0.928 |    1.200 | 
     | ALU_dut/\ALU_OUT_reg[0] | CK ^          | SDFFRHQX1M | 0.071 | 0.001 |   0.929 |    1.201 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[1] /D          (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[1][2] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.929
- Setup                         0.250
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.479
- Arrival Time                  9.125
= Slack Time                    1.353
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |              |             |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |             | 0.000 |       |   0.000 |    1.353 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.033 |   0.033 |    1.387 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M  | 0.019 | 0.030 |   0.063 |    1.416 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^  | AO2B2X4M    | 0.147 | 0.172 |   0.234 |    1.588 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | CLKINVX3M   | 0.231 | 0.187 |   0.421 |    1.775 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v   | CLKBUFX40M  | 0.058 | 0.170 |   0.592 |    1.945 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^   | CLKINVX40M  | 0.039 | 0.047 |   0.639 |    1.992 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v   | CLKINVX32M  | 0.113 | 0.083 |   0.722 |    2.075 | 
     | REF_CLK_M__L5_I6                 | A v -> Y ^   | CLKINVX12M  | 0.234 | 0.172 |   0.894 |    2.247 | 
     | Reg_file_dut/\reg_file_reg[1][2] | CK ^ -> Q v  | SDFFRHQX4M  | 0.187 | 0.413 |   1.308 |    2.661 | 
     | ALU_dut/div_32/U29               | A v -> Y ^   | INVX12M     | 0.261 | 0.207 |   1.514 |    2.867 | 
     | ALU_dut/div_32/FE_RC_12_0        | A ^ -> Y v   | INVX2M      | 0.083 | 0.096 |   1.610 |    2.964 | 
     | ALU_dut/div_32/FE_RC_30_0        | B v -> Y ^   | NOR2X3M     | 0.253 | 0.190 |   1.800 |    3.153 | 
     | ALU_dut/div_32/FE_RC_29_0        | A ^ -> Y v   | NAND4X6M    | 0.267 | 0.212 |   2.012 |    3.365 | 
     | ALU_dut/div_32/FE_RC_61_0        | A v -> Y ^   | INVX2M      | 0.114 | 0.122 |   2.134 |    3.487 | 
     | ALU_dut/div_32/FE_RC_60_0        | A ^ -> Y v   | NAND3X3M    | 0.165 | 0.078 |   2.211 |    3.565 | 
     | ALU_dut/div_32/FE_RC_59_0        | B v -> Y ^   | NAND3BX2M   | 0.224 | 0.178 |   2.389 |    3.743 | 
     | ALU_dut/div_32/FE_RC_95_0        | B ^ -> Y v   | NAND2X2M    | 0.288 | 0.229 |   2.618 |    3.972 | 
     | ALU_dut/div_32/FE_RC_98_0        | A v -> Y ^   | NAND2X4M    | 0.093 | 0.100 |   2.718 |    4.071 | 
     | ALU_dut/div_32/FE_RC_97_0        | A1N ^ -> Y ^ | OAI2B1X4M   | 0.258 | 0.257 |   2.976 |    4.329 | 
     | ALU_dut/div_32/FE_RC_170_0       | B ^ -> Y v   | NAND2X2M    | 0.198 | 0.173 |   3.149 |    4.502 | 
     | ALU_dut/div_32/FE_RC_226_0       | B v -> Y ^   | NAND2X2M    | 0.363 | 0.267 |   3.416 |    4.769 | 
     | ALU_dut/div_32/FE_RC_168_0       | A ^ -> Y v   | NOR2X4M     | 0.113 | 0.108 |   3.525 |    4.878 | 
     | ALU_dut/div_32/FE_RC_173_0       | A0 v -> Y ^  | OAI2B1X2M   | 0.261 | 0.199 |   3.723 |    5.077 | 
     | ALU_dut/div_32/FE_RC_166_0       | B ^ -> Y v   | NAND2X3M    | 0.135 | 0.135 |   3.858 |    5.212 | 
     | ALU_dut/div_32/FE_RC_236_0       | B v -> Y ^   | NAND2BX2M   | 0.122 | 0.113 |   3.972 |    5.325 | 
     | ALU_dut/div_32/FE_RC_282_0       | A ^ -> Y v   | CLKNAND2X4M | 0.196 | 0.154 |   4.125 |    5.479 | 
     | ALU_dut/div_32/FE_RC_281_0       | A v -> Y ^   | NAND2X5M    | 0.163 | 0.147 |   4.272 |    5.625 | 
     | ALU_dut/div_32/FE_RC_280_0       | S0 ^ -> Y ^  | MXI2X6M     | 0.314 | 0.175 |   4.447 |    5.800 | 
     | ALU_dut/div_32/FE_RC_283_0       | A ^ -> Y v   | NAND2X8M    | 0.120 | 0.116 |   4.563 |    5.917 | 
     | ALU_dut/div_32/FE_RC_287_0       | AN v -> Y v  | NOR2BX8M    | 0.069 | 0.133 |   4.696 |    6.050 | 
     | ALU_dut/div_32/FE_RC_285_0       | B v -> Y ^   | NAND2X4M    | 0.077 | 0.072 |   4.769 |    6.122 | 
     | ALU_dut/div_32/FE_RC_284_0       | A ^ -> Y v   | NAND2X4M    | 0.082 | 0.063 |   4.832 |    6.185 | 
     | ALU_dut/div_32/FE_RC_302_0       | B v -> Y ^   | NAND2X6M    | 0.091 | 0.084 |   4.916 |    6.270 | 
     | ALU_dut/div_32/FE_RC_317_0       | A ^ -> Y v   | NAND2X4M    | 0.078 | 0.070 |   4.986 |    6.340 | 
     | ALU_dut/div_32/FE_RC_316_0       | A v -> Y ^   | NAND2X6M    | 0.112 | 0.083 |   5.070 |    6.423 | 
     | ALU_dut/div_32/FE_RC_375_0       | B ^ -> Y v   | CLKNAND2X4M | 0.129 | 0.116 |   5.186 |    6.539 | 
     | ALU_dut/div_32/FE_RC_374_0       | A v -> Y ^   | NAND2X5M    | 0.174 | 0.132 |   5.318 |    6.671 | 
     | ALU_dut/div_32/FE_RC_373_0       | S0 ^ -> Y ^  | MXI2X6M     | 0.264 | 0.160 |   5.478 |    6.831 | 
     | ALU_dut/div_32/FE_RC_371_0       | AN ^ -> Y ^  | NAND2BX8M   | 0.148 | 0.181 |   5.659 |    7.012 | 
     | ALU_dut/div_32/FE_RC_370_0       | A ^ -> Y v   | CLKNAND2X8M | 0.112 | 0.087 |   5.746 |    7.099 | 
     | ALU_dut/div_32/FE_RC_369_0       | A v -> Y ^   | NAND2X4M    | 0.102 | 0.089 |   5.835 |    7.188 | 
     | ALU_dut/div_32/FE_RC_368_0       | A ^ -> Y v   | NAND2X4M    | 0.087 | 0.068 |   5.903 |    7.257 | 
     | ALU_dut/div_32/FE_RC_399_0       | A v -> Y ^   | NAND2X6M    | 0.138 | 0.100 |   6.003 |    7.356 | 
     | ALU_dut/div_32/FE_RC_415_0       | B ^ -> Y v   | NAND3X4M    | 0.168 | 0.146 |   6.149 |    7.503 | 
     | ALU_dut/div_32/FE_RC_436_0       | A0 v -> Y ^  | OAI2B11X4M  | 0.421 | 0.308 |   6.458 |    7.811 | 
     | ALU_dut/div_32/FE_RC_467_0       | A ^ -> Y ^   | AND2X8M     | 0.187 | 0.263 |   6.720 |    8.074 | 
     | ALU_dut/div_32/U54               | S0 ^ -> Y v  | CLKMX2X2M   | 0.239 | 0.351 |   7.072 |    8.425 | 
     | ALU_dut/div_32/FE_RC_557_0       | A v -> Y ^   | CLKNAND2X4M | 0.148 | 0.149 |   7.221 |    8.574 | 
     | ALU_dut/div_32/FE_RC_556_0       | A ^ -> Y v   | INVX2M      | 0.064 | 0.072 |   7.292 |    8.646 | 
     | ALU_dut/div_32/FE_RC_555_0       | B v -> Y ^   | NAND2X4M    | 0.101 | 0.084 |   7.376 |    8.730 | 
     | ALU_dut/div_32/FE_RC_620_0       | A ^ -> Y v   | INVX2M      | 0.048 | 0.055 |   7.432 |    8.785 | 
     | ALU_dut/div_32/FE_RC_619_0       | B v -> Y ^   | CLKNAND2X4M | 0.096 | 0.073 |   7.505 |    8.858 | 
     | ALU_dut/div_32/FE_RC_649_0       | A ^ -> Y v   | INVX2M      | 0.051 | 0.058 |   7.562 |    8.916 | 
     | ALU_dut/div_32/FE_RC_643_0       | A0 v -> Y ^  | AOI2B1X4M   | 0.178 | 0.138 |   7.700 |    9.053 | 
     | ALU_dut/div_32/FE_RC_642_0       | B0 ^ -> Y v  | OAI2B1X4M   | 0.074 | 0.083 |   7.783 |    9.136 | 
     | ALU_dut/div_32/FE_RC_641_0       | A v -> Y v   | AND2X8M     | 0.084 | 0.174 |   7.957 |    9.310 | 
     | ALU_dut/U41                      | A0N v -> Y v | OAI2BB1X2M  | 0.086 | 0.189 |   8.146 |    9.499 | 
     | ALU_dut/U40                      | C0 v -> Y ^  | AOI221X2M   | 0.530 | 0.335 |   8.481 |    9.835 | 
     | ALU_dut/U39                      | B0 ^ -> Y v  | OAI222X2M   | 0.186 | 0.240 |   8.721 |   10.075 | 
     | ALU_dut/U96                      | C0 v -> Y ^  | AOI221X1M   | 0.347 | 0.235 |   8.956 |   10.309 | 
     | ALU_dut/U93                      | C ^ -> Y v   | NAND3BXLM   | 0.247 | 0.169 |   9.125 |   10.479 | 
     | ALU_dut/\ALU_OUT_reg[1]          | D v          | SDFFRHQX1M  | 0.247 | 0.000 |   9.125 |   10.479 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |            | 0.000 |       |   0.000 |   -1.353 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -1.320 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -1.291 | 
     | U0_mux2X1/U1            | A0 ^ -> Y ^   | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -1.119 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -0.932 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.483 |   -0.870 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.302 | 0.264 |   0.747 |   -0.606 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.071 | 0.180 |   0.928 |   -0.426 | 
     | ALU_dut/\ALU_OUT_reg[1] | CK ^          | SDFFRHQX1M | 0.071 | 0.001 |   0.929 |   -0.424 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[15] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.929
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.331
- Arrival Time                  8.168
= Slack Time                    2.163
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.163 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.033 |   0.033 |    2.197 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.019 | 0.030 |   0.063 |    2.226 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    2.398 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    2.585 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v   | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    2.755 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^   | CLKINVX40M | 0.039 | 0.047 |   0.639 |    2.802 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v   | CLKINVX32M | 0.113 | 0.083 |   0.722 |    2.885 | 
     | REF_CLK_M__L5_I6                 | A v -> Y ^   | CLKINVX12M | 0.234 | 0.172 |   0.894 |    3.057 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.669 | 0.743 |   1.637 |    3.800 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v   | INVX2M     | 0.243 | 0.248 |   1.885 |    4.049 | 
     | ALU_dut/mult_31/U106             | B v -> Y ^   | NOR2X1M    | 0.238 | 0.208 |   2.093 |    4.257 | 
     | ALU_dut/mult_31/U3               | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.174 |   2.267 |    4.430 | 
     | ALU_dut/mult_31/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.559 |   2.827 |    4.990 | 
     | ALU_dut/mult_31/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.563 |   3.389 |    5.553 | 
     | ALU_dut/mult_31/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.566 |   3.955 |    6.119 | 
     | ALU_dut/mult_31/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.563 |   4.518 |    6.682 | 
     | ALU_dut/mult_31/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   5.080 |    7.243 | 
     | ALU_dut/mult_31/S4_3             | B ^ -> S v   | ADDFX2M    | 0.155 | 0.589 |   5.669 |    7.832 | 
     | ALU_dut/mult_31/U11              | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.307 |   5.976 |    8.140 | 
     | ALU_dut/mult_31/FS_1/U33         | B ^ -> Y v   | NOR2X1M    | 0.068 | 0.074 |   6.051 |    8.214 | 
     | ALU_dut/mult_31/FS_1/U31         | A1 v -> Y v  | OA21X1M    | 0.138 | 0.398 |   6.449 |    8.612 | 
     | ALU_dut/mult_31/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.115 | 0.277 |   6.726 |    8.889 | 
     | ALU_dut/mult_31/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.143 | 0.412 |   7.138 |    9.302 | 
     | ALU_dut/mult_31/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.390 | 0.285 |   7.423 |    9.587 | 
     | ALU_dut/mult_31/FS_1/U19         | A1 ^ -> Y v  | OAI21X1M   | 0.123 | 0.145 |   7.568 |    9.732 | 
     | ALU_dut/mult_31/FS_1/U2          | B0N v -> Y v | AOI21BX2M  | 0.066 | 0.186 |   7.754 |    9.917 | 
     | ALU_dut/mult_31/FS_1/U5          | B v -> Y v   | XNOR2X2M   | 0.110 | 0.165 |   7.919 |   10.082 | 
     | ALU_dut/U110                     | A0 v -> Y ^  | AOI22X1M   | 0.255 | 0.168 |   8.087 |   10.250 | 
     | ALU_dut/U109                     | A ^ -> Y v   | NAND2X2M   | 0.082 | 0.081 |   8.168 |   10.331 | 
     | ALU_dut/\ALU_OUT_reg[15]         | D v          | SDFFRQX2M  | 0.082 | 0.000 |   8.168 |   10.331 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.163 | 
     | REF_CLK__L1_I0           | A ^ -> Y v    | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -2.130 | 
     | REF_CLK__L2_I0           | A v -> Y ^    | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -2.101 | 
     | U0_mux2X1/U1             | A0 ^ -> Y ^   | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -1.929 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -1.742 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.483 |   -1.680 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.302 | 0.264 |   0.747 |   -1.416 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.071 | 0.180 |   0.928 |   -1.236 | 
     | ALU_dut/\ALU_OUT_reg[15] | CK ^          | SDFFRQX2M  | 0.071 | 0.002 |   0.929 |   -1.234 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[14] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.929
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.332
- Arrival Time                  7.950
= Slack Time                    2.382
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.382 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.033 |   0.033 |    2.415 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.019 | 0.030 |   0.063 |    2.445 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    2.617 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    2.804 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v   | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    2.974 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^   | CLKINVX40M | 0.039 | 0.047 |   0.639 |    3.021 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v   | CLKINVX32M | 0.113 | 0.083 |   0.722 |    3.104 | 
     | REF_CLK_M__L5_I6                 | A v -> Y ^   | CLKINVX12M | 0.234 | 0.172 |   0.894 |    3.276 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.669 | 0.743 |   1.637 |    4.019 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v   | INVX2M     | 0.243 | 0.248 |   1.885 |    4.267 | 
     | ALU_dut/mult_31/U106             | B v -> Y ^   | NOR2X1M    | 0.238 | 0.208 |   2.093 |    4.475 | 
     | ALU_dut/mult_31/U3               | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.174 |   2.267 |    4.649 | 
     | ALU_dut/mult_31/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.559 |   2.827 |    5.209 | 
     | ALU_dut/mult_31/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.563 |   3.389 |    5.772 | 
     | ALU_dut/mult_31/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.566 |   3.955 |    6.338 | 
     | ALU_dut/mult_31/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.563 |   4.518 |    6.900 | 
     | ALU_dut/mult_31/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   5.080 |    7.462 | 
     | ALU_dut/mult_31/S4_3             | B ^ -> S v   | ADDFX2M    | 0.155 | 0.589 |   5.669 |    8.051 | 
     | ALU_dut/mult_31/U11              | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.307 |   5.976 |    8.358 | 
     | ALU_dut/mult_31/FS_1/U33         | B ^ -> Y v   | NOR2X1M    | 0.068 | 0.074 |   6.051 |    8.433 | 
     | ALU_dut/mult_31/FS_1/U31         | A1 v -> Y v  | OA21X1M    | 0.138 | 0.398 |   6.449 |    8.831 | 
     | ALU_dut/mult_31/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.115 | 0.277 |   6.726 |    9.108 | 
     | ALU_dut/mult_31/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.143 | 0.412 |   7.138 |    9.521 | 
     | ALU_dut/mult_31/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.390 | 0.285 |   7.423 |    9.805 | 
     | ALU_dut/mult_31/FS_1/U20         | C ^ -> Y v   | XOR3XLM    | 0.162 | 0.266 |   7.689 |   10.071 | 
     | ALU_dut/U118                     | A0 v -> Y ^  | AOI22X1M   | 0.259 | 0.184 |   7.873 |   10.255 | 
     | ALU_dut/U117                     | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.077 |   7.950 |   10.332 | 
     | ALU_dut/\ALU_OUT_reg[14]         | D v          | SDFFRQX2M  | 0.079 | 0.000 |   7.950 |   10.332 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.382 | 
     | REF_CLK__L1_I0           | A ^ -> Y v    | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -2.349 | 
     | REF_CLK__L2_I0           | A v -> Y ^    | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -2.319 | 
     | U0_mux2X1/U1             | A0 ^ -> Y ^   | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -2.148 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -1.961 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.483 |   -1.899 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.302 | 0.264 |   0.747 |   -1.635 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.071 | 0.180 |   0.928 |   -1.454 | 
     | ALU_dut/\ALU_OUT_reg[14] | CK ^          | SDFFRQX2M  | 0.071 | 0.002 |   0.929 |   -1.453 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[13] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.929
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.332
- Arrival Time                  7.550
= Slack Time                    2.782
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.782 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.033 |   0.033 |    2.815 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.019 | 0.030 |   0.063 |    2.845 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    3.016 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    3.203 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v   | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    3.373 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^   | CLKINVX40M | 0.039 | 0.047 |   0.639 |    3.421 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v   | CLKINVX32M | 0.113 | 0.083 |   0.722 |    3.504 | 
     | REF_CLK_M__L5_I6                 | A v -> Y ^   | CLKINVX12M | 0.234 | 0.172 |   0.894 |    3.676 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.669 | 0.743 |   1.637 |    4.419 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v   | INVX2M     | 0.243 | 0.248 |   1.885 |    4.667 | 
     | ALU_dut/mult_31/U106             | B v -> Y ^   | NOR2X1M    | 0.238 | 0.208 |   2.093 |    4.875 | 
     | ALU_dut/mult_31/U3               | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.174 |   2.267 |    5.049 | 
     | ALU_dut/mult_31/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.559 |   2.827 |    5.608 | 
     | ALU_dut/mult_31/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.563 |   3.389 |    6.171 | 
     | ALU_dut/mult_31/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.566 |   3.955 |    6.737 | 
     | ALU_dut/mult_31/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.563 |   4.518 |    7.300 | 
     | ALU_dut/mult_31/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   5.079 |    7.861 | 
     | ALU_dut/mult_31/S4_3             | B ^ -> S v   | ADDFX2M    | 0.155 | 0.589 |   5.669 |    8.451 | 
     | ALU_dut/mult_31/U11              | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.307 |   5.976 |    8.758 | 
     | ALU_dut/mult_31/FS_1/U33         | B ^ -> Y v   | NOR2X1M    | 0.068 | 0.074 |   6.050 |    8.832 | 
     | ALU_dut/mult_31/FS_1/U31         | A1 v -> Y v  | OA21X1M    | 0.138 | 0.398 |   6.449 |    9.230 | 
     | ALU_dut/mult_31/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.115 | 0.277 |   6.726 |    9.508 | 
     | ALU_dut/mult_31/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.143 | 0.412 |   7.138 |    9.920 | 
     | ALU_dut/mult_31/FS_1/U22         | A v -> Y v   | XNOR2X1M   | 0.123 | 0.161 |   7.299 |   10.081 | 
     | ALU_dut/U122                     | A0 v -> Y ^  | AOI22X1M   | 0.259 | 0.174 |   7.473 |   10.255 | 
     | ALU_dut/U121                     | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.077 |   7.550 |   10.332 | 
     | ALU_dut/\ALU_OUT_reg[13]         | D v          | SDFFRQX2M  | 0.079 | 0.000 |   7.550 |   10.332 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.782 | 
     | REF_CLK__L1_I0           | A ^ -> Y v    | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -2.749 | 
     | REF_CLK__L2_I0           | A v -> Y ^    | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -2.719 | 
     | U0_mux2X1/U1             | A0 ^ -> Y ^   | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -2.548 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -2.361 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.483 |   -2.299 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.302 | 0.264 |   0.747 |   -2.034 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.071 | 0.180 |   0.928 |   -1.854 | 
     | ALU_dut/\ALU_OUT_reg[13] | CK ^          | SDFFRQX2M  | 0.071 | 0.001 |   0.929 |   -1.853 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[12] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.929
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.332
- Arrival Time                  7.226
= Slack Time                    3.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.106 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.139 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.019 | 0.030 |   0.063 |    3.169 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    3.341 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    3.528 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v   | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    3.698 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^   | CLKINVX40M | 0.039 | 0.047 |   0.639 |    3.745 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v   | CLKINVX32M | 0.113 | 0.083 |   0.722 |    3.828 | 
     | REF_CLK_M__L5_I6                 | A v -> Y ^   | CLKINVX12M | 0.234 | 0.172 |   0.894 |    4.000 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.669 | 0.743 |   1.637 |    4.743 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v   | INVX2M     | 0.243 | 0.248 |   1.885 |    4.991 | 
     | ALU_dut/mult_31/U106             | B v -> Y ^   | NOR2X1M    | 0.238 | 0.208 |   2.093 |    5.199 | 
     | ALU_dut/mult_31/U3               | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.174 |   2.267 |    5.373 | 
     | ALU_dut/mult_31/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.559 |   2.827 |    5.933 | 
     | ALU_dut/mult_31/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.563 |   3.389 |    6.496 | 
     | ALU_dut/mult_31/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.566 |   3.955 |    7.062 | 
     | ALU_dut/mult_31/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.563 |   4.518 |    7.624 | 
     | ALU_dut/mult_31/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   5.079 |    8.186 | 
     | ALU_dut/mult_31/S4_3             | B ^ -> S v   | ADDFX2M    | 0.155 | 0.589 |   5.669 |    8.775 | 
     | ALU_dut/mult_31/U11              | B v -> Y ^   | CLKXOR2X2M | 0.106 | 0.307 |   5.976 |    9.082 | 
     | ALU_dut/mult_31/FS_1/U33         | B ^ -> Y v   | NOR2X1M    | 0.068 | 0.074 |   6.050 |    9.157 | 
     | ALU_dut/mult_31/FS_1/U31         | A1 v -> Y v  | OA21X1M    | 0.138 | 0.398 |   6.449 |    9.555 | 
     | ALU_dut/mult_31/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.115 | 0.277 |   6.726 |    9.832 | 
     | ALU_dut/mult_31/FS_1/U27         | B v -> Y v   | CLKXOR2X2M | 0.106 | 0.248 |   6.974 |   10.080 | 
     | ALU_dut/U120                     | A0 v -> Y ^  | AOI22X1M   | 0.266 | 0.174 |   7.147 |   10.253 | 
     | ALU_dut/U119                     | A ^ -> Y v   | NAND2X2M   | 0.080 | 0.078 |   7.226 |   10.332 | 
     | ALU_dut/\ALU_OUT_reg[12]         | D v          | SDFFRQX2M  | 0.080 | 0.000 |   7.226 |   10.332 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.106 | 
     | REF_CLK__L1_I0           | A ^ -> Y v    | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.073 | 
     | REF_CLK__L2_I0           | A v -> Y ^    | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.043 | 
     | U0_mux2X1/U1             | A0 ^ -> Y ^   | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -2.872 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -2.685 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.483 |   -2.623 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.302 | 0.264 |   0.747 |   -2.359 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.071 | 0.180 |   0.928 |   -2.178 | 
     | ALU_dut/\ALU_OUT_reg[12] | CK ^          | SDFFRQX2M  | 0.071 | 0.002 |   0.929 |   -2.177 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[2] /D          (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[1][2] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.929
- Setup                         0.223
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.506
- Arrival Time                  7.392
= Slack Time                    3.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |              |             |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |             | 0.000 |       |   0.000 |    3.114 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.033 |   0.033 |    3.148 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M  | 0.019 | 0.030 |   0.063 |    3.177 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^  | AO2B2X4M    | 0.147 | 0.172 |   0.234 |    3.349 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | CLKINVX3M   | 0.231 | 0.187 |   0.421 |    3.536 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v   | CLKBUFX40M  | 0.058 | 0.170 |   0.592 |    3.706 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^   | CLKINVX40M  | 0.039 | 0.047 |   0.639 |    3.753 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v   | CLKINVX32M  | 0.113 | 0.083 |   0.722 |    3.836 | 
     | REF_CLK_M__L5_I6                 | A v -> Y ^   | CLKINVX12M  | 0.234 | 0.172 |   0.894 |    4.008 | 
     | Reg_file_dut/\reg_file_reg[1][2] | CK ^ -> Q v  | SDFFRHQX4M  | 0.187 | 0.413 |   1.308 |    4.422 | 
     | ALU_dut/div_32/U29               | A v -> Y ^   | INVX12M     | 0.261 | 0.207 |   1.514 |    4.628 | 
     | ALU_dut/div_32/FE_RC_12_0        | A ^ -> Y v   | INVX2M      | 0.083 | 0.096 |   1.610 |    4.725 | 
     | ALU_dut/div_32/FE_RC_30_0        | B v -> Y ^   | NOR2X3M     | 0.253 | 0.190 |   1.800 |    4.914 | 
     | ALU_dut/div_32/FE_RC_29_0        | A ^ -> Y v   | NAND4X6M    | 0.267 | 0.212 |   2.012 |    5.126 | 
     | ALU_dut/div_32/FE_RC_61_0        | A v -> Y ^   | INVX2M      | 0.114 | 0.122 |   2.134 |    5.248 | 
     | ALU_dut/div_32/FE_RC_60_0        | A ^ -> Y v   | NAND3X3M    | 0.165 | 0.078 |   2.211 |    5.326 | 
     | ALU_dut/div_32/FE_RC_59_0        | B v -> Y ^   | NAND3BX2M   | 0.224 | 0.178 |   2.389 |    5.504 | 
     | ALU_dut/div_32/FE_RC_95_0        | B ^ -> Y v   | NAND2X2M    | 0.288 | 0.229 |   2.618 |    5.733 | 
     | ALU_dut/div_32/FE_RC_98_0        | A v -> Y ^   | NAND2X4M    | 0.093 | 0.100 |   2.718 |    5.832 | 
     | ALU_dut/div_32/FE_RC_97_0        | A1N ^ -> Y ^ | OAI2B1X4M   | 0.258 | 0.257 |   2.975 |    6.090 | 
     | ALU_dut/div_32/FE_RC_170_0       | B ^ -> Y v   | NAND2X2M    | 0.198 | 0.173 |   3.149 |    6.263 | 
     | ALU_dut/div_32/FE_RC_226_0       | B v -> Y ^   | NAND2X2M    | 0.363 | 0.267 |   3.416 |    6.530 | 
     | ALU_dut/div_32/FE_RC_168_0       | A ^ -> Y v   | NOR2X4M     | 0.113 | 0.108 |   3.524 |    6.639 | 
     | ALU_dut/div_32/FE_RC_173_0       | A0 v -> Y ^  | OAI2B1X2M   | 0.261 | 0.199 |   3.723 |    6.837 | 
     | ALU_dut/div_32/FE_RC_166_0       | B ^ -> Y v   | NAND2X3M    | 0.135 | 0.135 |   3.858 |    6.972 | 
     | ALU_dut/div_32/FE_RC_236_0       | B v -> Y ^   | NAND2BX2M   | 0.122 | 0.113 |   3.972 |    7.086 | 
     | ALU_dut/div_32/FE_RC_282_0       | A ^ -> Y v   | CLKNAND2X4M | 0.196 | 0.154 |   4.125 |    7.240 | 
     | ALU_dut/div_32/FE_RC_281_0       | A v -> Y ^   | NAND2X5M    | 0.163 | 0.147 |   4.272 |    7.386 | 
     | ALU_dut/div_32/FE_RC_280_0       | S0 ^ -> Y ^  | MXI2X6M     | 0.314 | 0.175 |   4.447 |    7.561 | 
     | ALU_dut/div_32/FE_RC_283_0       | A ^ -> Y v   | NAND2X8M    | 0.120 | 0.116 |   4.563 |    7.678 | 
     | ALU_dut/div_32/FE_RC_287_0       | AN v -> Y v  | NOR2BX8M    | 0.069 | 0.133 |   4.696 |    7.811 | 
     | ALU_dut/div_32/FE_RC_285_0       | B v -> Y ^   | NAND2X4M    | 0.077 | 0.072 |   4.769 |    7.883 | 
     | ALU_dut/div_32/FE_RC_284_0       | A ^ -> Y v   | NAND2X4M    | 0.082 | 0.063 |   4.832 |    7.946 | 
     | ALU_dut/div_32/FE_RC_302_0       | B v -> Y ^   | NAND2X6M    | 0.091 | 0.084 |   4.916 |    8.031 | 
     | ALU_dut/div_32/FE_RC_317_0       | A ^ -> Y v   | NAND2X4M    | 0.078 | 0.070 |   4.986 |    8.101 | 
     | ALU_dut/div_32/FE_RC_316_0       | A v -> Y ^   | NAND2X6M    | 0.112 | 0.083 |   5.070 |    8.184 | 
     | ALU_dut/div_32/FE_RC_396_0       | A ^ -> Y v   | CLKNAND2X4M | 0.129 | 0.112 |   5.182 |    8.296 | 
     | ALU_dut/div_32/FE_RC_340_0       | B v -> Y ^   | NAND2X6M    | 0.142 | 0.127 |   5.309 |    8.423 | 
     | ALU_dut/div_32/U50               | S0 ^ -> Y v  | CLKMX2X2M   | 0.198 | 0.308 |   5.617 |    8.731 | 
     | ALU_dut/div_32/FE_RC_403_0       | AN v -> Y v  | NOR2BX4M    | 0.063 | 0.177 |   5.794 |    8.908 | 
     | ALU_dut/div_32/FE_RC_402_0       | A v -> Y ^   | INVX2M      | 0.214 | 0.143 |   5.937 |    9.051 | 
     | ALU_dut/div_32/FE_RC_442_0       | A ^ -> Y v   | INVX2M      | 0.077 | 0.081 |   6.018 |    9.133 | 
     | ALU_dut/div_32/FE_RC_441_0       | A v -> Y ^   | NAND2X4M    | 0.115 | 0.087 |   6.105 |    9.220 | 
     | ALU_dut/div_32/FE_RC_440_0       | A ^ -> Y v   | NAND2X4M    | 0.078 | 0.078 |   6.184 |    9.298 | 
     | ALU_dut/div_32/FE_RC_439_0       | A v -> Y ^   | CLKNAND2X4M | 0.079 | 0.065 |   6.248 |    9.363 | 
     | ALU_dut/div_32/FE_RC_436_0       | B0 ^ -> Y v  | OAI2B11X4M  | 0.204 | 0.146 |   6.395 |    9.509 | 
     | ALU_dut/div_32/FE_RC_467_0       | A v -> Y v   | AND2X8M     | 0.105 | 0.230 |   6.625 |    9.739 | 
     | ALU_dut/U44                      | A0 v -> Y ^  | AOI22X1M    | 0.265 | 0.176 |   6.801 |    9.915 | 
     | ALU_dut/U43                      | B0 ^ -> Y v  | OAI21X2M    | 0.143 | 0.128 |   6.929 |   10.044 | 
     | ALU_dut/U102                     | A1 v -> Y ^  | AOI222X4M   | 0.483 | 0.324 |   7.254 |   10.368 | 
     | ALU_dut/U99                      | B ^ -> Y v   | NAND3BX2M   | 0.144 | 0.138 |   7.392 |   10.506 | 
     | ALU_dut/\ALU_OUT_reg[2]          | D v          | SDFFRHQX1M  | 0.144 | 0.000 |   7.392 |   10.506 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.114 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.081 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.051 | 
     | U0_mux2X1/U1            | A0 ^ -> Y ^   | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -2.880 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -2.693 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.483 |   -2.631 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.302 | 0.264 |   0.747 |   -2.367 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.071 | 0.180 |   0.928 |   -2.187 | 
     | ALU_dut/\ALU_OUT_reg[2] | CK ^          | SDFFRHQX1M | 0.071 | 0.002 |   0.929 |   -2.185 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[11] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.929
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.331
- Arrival Time                  6.875
= Slack Time                    3.456
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.456 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.489 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    3.519 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    3.691 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    3.878 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.048 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.095 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.178 | 
     | REF_CLK_M__L5_I6                 | A v -> Y ^  | CLKINVX12M | 0.234 | 0.172 |   0.894 |    4.350 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.669 | 0.743 |   1.637 |    5.093 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v  | INVX2M     | 0.243 | 0.248 |   1.885 |    5.341 | 
     | ALU_dut/mult_31/U106             | B v -> Y ^  | NOR2X1M    | 0.238 | 0.208 |   2.093 |    5.549 | 
     | ALU_dut/mult_31/U3               | B ^ -> Y ^  | AND2X2M    | 0.090 | 0.174 |   2.267 |    5.723 | 
     | ALU_dut/mult_31/S2_2_3           | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.559 |   2.827 |    6.283 | 
     | ALU_dut/mult_31/S2_3_3           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.563 |   3.389 |    6.846 | 
     | ALU_dut/mult_31/S2_4_3           | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.566 |   3.955 |    7.412 | 
     | ALU_dut/mult_31/S2_5_3           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.563 |   4.518 |    7.974 | 
     | ALU_dut/mult_31/S2_6_3           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   5.079 |    8.536 | 
     | ALU_dut/mult_31/S4_3             | B ^ -> S v  | ADDFX2M    | 0.155 | 0.589 |   5.669 |    9.125 | 
     | ALU_dut/mult_31/U11              | B v -> Y ^  | CLKXOR2X2M | 0.106 | 0.307 |   5.976 |    9.432 | 
     | ALU_dut/mult_31/FS_1/U33         | B ^ -> Y v  | NOR2X1M    | 0.068 | 0.074 |   6.050 |    9.507 | 
     | ALU_dut/mult_31/FS_1/U31         | A1 v -> Y v | OA21X1M    | 0.138 | 0.398 |   6.449 |    9.905 | 
     | ALU_dut/mult_31/FS_1/U15         | A v -> Y v  | XNOR2X1M   | 0.141 | 0.170 |   6.619 |   10.075 | 
     | ALU_dut/U126                     | A0 v -> Y ^ | AOI22X1M   | 0.252 | 0.174 |   6.793 |   10.249 | 
     | ALU_dut/U125                     | A ^ -> Y v  | NAND2X2M   | 0.083 | 0.082 |   6.875 |   10.331 | 
     | ALU_dut/\ALU_OUT_reg[11]         | D v         | SDFFRQX2M  | 0.083 | 0.000 |   6.875 |   10.331 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.456 | 
     | REF_CLK__L1_I0           | A ^ -> Y v    | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.423 | 
     | REF_CLK__L2_I0           | A v -> Y ^    | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.393 | 
     | U0_mux2X1/U1             | A0 ^ -> Y ^   | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.222 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.035 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.483 |   -2.973 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.302 | 0.264 |   0.747 |   -2.709 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.071 | 0.180 |   0.928 |   -2.528 | 
     | ALU_dut/\ALU_OUT_reg[11] | CK ^          | SDFFRQX2M  | 0.071 | 0.002 |   0.929 |   -2.527 | 
     +--------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[10] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.929
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.331
- Arrival Time                  6.734
= Slack Time                    3.597
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.597 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.631 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    3.660 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    3.832 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.019 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.592 |    4.189 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.236 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.319 | 
     | REF_CLK_M__L5_I6                 | A v -> Y ^  | CLKINVX12M | 0.234 | 0.172 |   0.894 |    4.491 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.669 | 0.743 |   1.637 |    5.234 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v  | INVX2M     | 0.243 | 0.248 |   1.885 |    5.483 | 
     | ALU_dut/mult_31/U106             | B v -> Y ^  | NOR2X1M    | 0.238 | 0.208 |   2.093 |    5.691 | 
     | ALU_dut/mult_31/U3               | B ^ -> Y ^  | AND2X2M    | 0.090 | 0.174 |   2.267 |    5.864 | 
     | ALU_dut/mult_31/S2_2_3           | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.559 |   2.827 |    6.424 | 
     | ALU_dut/mult_31/S2_3_3           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.563 |   3.390 |    6.987 | 
     | ALU_dut/mult_31/S2_4_3           | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.566 |   3.956 |    7.553 | 
     | ALU_dut/mult_31/S2_5_3           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.563 |   4.518 |    8.116 | 
     | ALU_dut/mult_31/S2_6_3           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   5.080 |    8.677 | 
     | ALU_dut/mult_31/S4_3             | B ^ -> S v  | ADDFX2M    | 0.155 | 0.589 |   5.669 |    9.266 | 
     | ALU_dut/mult_31/U11              | B v -> Y v  | CLKXOR2X2M | 0.120 | 0.271 |   5.939 |    9.537 | 
     | ALU_dut/mult_31/FS_1/U33         | B v -> Y ^  | NOR2X1M    | 0.200 | 0.164 |   6.103 |    9.701 | 
     | ALU_dut/mult_31/FS_1/U18         | AN ^ -> Y ^ | NAND2BX1M  | 0.116 | 0.166 |   6.269 |    9.866 | 
     | ALU_dut/mult_31/FS_1/U17         | A ^ -> Y v  | CLKXOR2X2M | 0.093 | 0.218 |   6.487 |   10.084 | 
     | ALU_dut/U124                     | A0 v -> Y ^ | AOI22X1M   | 0.261 | 0.168 |   6.654 |   10.252 | 
     | ALU_dut/U123                     | A ^ -> Y v  | NAND2X2M   | 0.081 | 0.080 |   6.734 |   10.331 | 
     | ALU_dut/\ALU_OUT_reg[10]         | D v         | SDFFRQX2M  | 0.081 | 0.000 |   6.734 |   10.331 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.597 | 
     | REF_CLK__L1_I0           | A ^ -> Y v    | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.564 | 
     | REF_CLK__L2_I0           | A v -> Y ^    | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.535 | 
     | U0_mux2X1/U1             | A0 ^ -> Y ^   | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.363 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.176 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.483 |   -3.114 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.302 | 0.264 |   0.747 |   -2.850 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.071 | 0.180 |   0.928 |   -2.670 | 
     | ALU_dut/\ALU_OUT_reg[10] | CK ^          | SDFFRQX2M  | 0.071 | 0.001 |   0.929 |   -2.668 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[0] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[0] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.894
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.315
- Arrival Time                  6.647
= Slack Time                    3.668
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.668 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.203 | 0.333 |   0.333 |    4.001 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.052 | 0.200 |   0.533 |    4.201 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.524 | 0.560 |   1.093 |    4.761 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.391 | 0.364 |   1.457 |    5.125 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.174 | 0.183 |   1.639 |    5.307 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.250 | 0.204 |   1.844 |    5.512 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.952 |    5.620 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.177 | 0.330 |   2.282 |    5.950 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.112 | 0.115 |   2.397 |    6.065 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.090 | 0.077 |   2.474 |    6.142 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.789 | 0.513 |   2.987 |    6.655 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.178 | 0.147 |   3.134 |    6.802 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.129 | 0.123 |   3.257 |    6.925 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.497 | 0.346 |   3.602 |    7.271 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.224 | 0.216 |   3.819 |    7.487 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.091 | 0.183 |   4.002 |    7.670 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.687 | 0.431 |   4.433 |    8.101 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.172 | 0.126 |   4.558 |    8.226 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.149 | 0.284 |   4.843 |    8.511 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.060 | 0.067 |   4.909 |    8.577 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.471 | 0.334 |   5.243 |    8.911 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.269 | 0.250 |   5.493 |    9.161 | 
     | UART_RX_dut/U49                | A1 v -> Y v | AO22X1M   | 0.116 | 0.405 |   5.898 |    9.566 | 
     | UART_RX_dut/U48                | A v -> Y v  | AND2X2M   | 0.058 | 0.157 |   6.055 |    9.723 | 
     | UART_RX_dut/U47                | B v -> Y v  | MX2X2M    | 0.095 | 0.234 |   6.289 |    9.958 | 
     | Data_Sync_dut/U3               | A1 v -> Y v | AO22X1M   | 0.115 | 0.357 |   6.647 |   10.315 | 
     | Data_Sync_dut/\SYNC_bus_reg[0] | D v         | SDFFRQX2M | 0.115 | 0.000 |   6.647 |   10.315 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.668 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.635 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.605 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.434 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.247 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.077 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.030 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -2.946 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.218 | 0.169 |   0.891 |   -2.778 | 
     | Data_Sync_dut/\SYNC_bus_reg[0] | CK ^        | SDFFRQX2M  | 0.218 | 0.004 |   0.895 |   -2.774 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[7] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[7] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.894
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.315
- Arrival Time                  6.634
= Slack Time                    3.681
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.681 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.203 | 0.333 |   0.333 |    4.014 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.052 | 0.200 |   0.533 |    4.214 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.524 | 0.560 |   1.093 |    4.774 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.391 | 0.364 |   1.457 |    5.138 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.174 | 0.183 |   1.639 |    5.320 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.250 | 0.204 |   1.844 |    5.525 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.952 |    5.633 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.177 | 0.330 |   2.282 |    5.963 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.112 | 0.115 |   2.397 |    6.078 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.090 | 0.077 |   2.474 |    6.155 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.789 | 0.513 |   2.987 |    6.668 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.178 | 0.147 |   3.134 |    6.815 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.129 | 0.123 |   3.257 |    6.938 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.497 | 0.346 |   3.602 |    7.283 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.224 | 0.216 |   3.819 |    7.500 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.091 | 0.183 |   4.002 |    7.683 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.687 | 0.431 |   4.433 |    8.114 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.172 | 0.126 |   4.558 |    8.239 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.149 | 0.284 |   4.843 |    8.524 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.060 | 0.067 |   4.909 |    8.590 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.471 | 0.334 |   5.243 |    8.924 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.269 | 0.250 |   5.493 |    9.174 | 
     | UART_RX_dut/U70                | A1 v -> Y v | AO22X1M   | 0.124 | 0.413 |   5.906 |    9.587 | 
     | UART_RX_dut/U69                | A v -> Y v  | AND2X2M   | 0.058 | 0.160 |   6.066 |    9.747 | 
     | UART_RX_dut/U68                | B v -> Y v  | MX2X2M    | 0.096 | 0.236 |   6.301 |    9.982 | 
     | Data_Sync_dut/U10              | A0 v -> Y v | AO22X1M   | 0.115 | 0.332 |   6.634 |   10.315 | 
     | Data_Sync_dut/\SYNC_bus_reg[7] | D v         | SDFFRQX2M | 0.115 | 0.000 |   6.634 |   10.315 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.681 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.648 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.618 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.447 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.260 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.090 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.042 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -2.959 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.218 | 0.169 |   0.891 |   -2.790 | 
     | Data_Sync_dut/\SYNC_bus_reg[7] | CK ^        | SDFFRQX2M  | 0.218 | 0.004 |   0.895 |   -2.787 | 
     +------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[5] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[5] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.894
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.314
- Arrival Time                  6.629
= Slack Time                    3.684
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.684 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.203 | 0.333 |   0.333 |    4.017 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.052 | 0.200 |   0.533 |    4.217 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.524 | 0.560 |   1.093 |    4.777 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.391 | 0.364 |   1.457 |    5.141 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.174 | 0.183 |   1.639 |    5.324 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.250 | 0.204 |   1.844 |    5.528 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.952 |    5.637 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.177 | 0.330 |   2.282 |    5.967 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.112 | 0.115 |   2.397 |    6.081 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.090 | 0.077 |   2.474 |    6.159 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.789 | 0.513 |   2.987 |    6.671 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.178 | 0.147 |   3.134 |    6.818 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.129 | 0.123 |   3.257 |    6.941 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.497 | 0.346 |   3.602 |    7.287 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.224 | 0.216 |   3.819 |    7.503 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.091 | 0.183 |   4.002 |    7.686 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.687 | 0.431 |   4.433 |    8.117 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.172 | 0.126 |   4.558 |    8.243 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.149 | 0.284 |   4.843 |    8.527 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.060 | 0.067 |   4.909 |    8.594 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.471 | 0.334 |   5.243 |    8.927 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.269 | 0.250 |   5.493 |    9.177 | 
     | UART_RX_dut/U64                | A1 v -> Y v | AO22X1M   | 0.113 | 0.401 |   5.894 |    9.578 | 
     | UART_RX_dut/U63                | A v -> Y v  | AND2X2M   | 0.062 | 0.161 |   6.055 |    9.739 | 
     | UART_RX_dut/U62                | B v -> Y v  | MX2X2M    | 0.098 | 0.239 |   6.294 |    9.978 | 
     | Data_Sync_dut/U8               | A0 v -> Y v | AO22X1M   | 0.118 | 0.335 |   6.629 |   10.314 | 
     | Data_Sync_dut/\SYNC_bus_reg[5] | D v         | SDFFRQX2M | 0.118 | 0.000 |   6.629 |   10.314 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.684 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.651 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.622 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.450 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.263 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.093 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.046 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -2.962 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.218 | 0.169 |   0.891 |   -2.794 | 
     | Data_Sync_dut/\SYNC_bus_reg[5] | CK ^        | SDFFRQX2M  | 0.218 | 0.003 |   0.894 |   -2.790 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[4] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[4] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.893
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.314
- Arrival Time                  6.614
= Slack Time                    3.700
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.700 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.203 | 0.333 |   0.333 |    4.033 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.052 | 0.200 |   0.533 |    4.232 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.524 | 0.560 |   1.093 |    4.793 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.391 | 0.364 |   1.457 |    5.156 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.174 | 0.183 |   1.639 |    5.339 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.250 | 0.204 |   1.844 |    5.543 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.952 |    5.652 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.177 | 0.330 |   2.282 |    5.982 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.112 | 0.115 |   2.397 |    6.096 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.090 | 0.077 |   2.474 |    6.174 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.789 | 0.513 |   2.987 |    6.686 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.178 | 0.147 |   3.134 |    6.834 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.129 | 0.123 |   3.257 |    6.957 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.497 | 0.346 |   3.602 |    7.302 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.224 | 0.216 |   3.819 |    7.518 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.091 | 0.183 |   4.002 |    7.702 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.687 | 0.431 |   4.433 |    8.132 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.172 | 0.126 |   4.558 |    8.258 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.149 | 0.284 |   4.843 |    8.543 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.060 | 0.067 |   4.909 |    8.609 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.471 | 0.334 |   5.243 |    8.943 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.269 | 0.250 |   5.493 |    9.193 | 
     | UART_RX_dut/U61                | A1 v -> Y v | AO22X1M   | 0.117 | 0.405 |   5.898 |    9.597 | 
     | UART_RX_dut/U60                | A v -> Y v  | AND2X2M   | 0.059 | 0.158 |   6.056 |    9.756 | 
     | UART_RX_dut/U59                | B v -> Y v  | MX2X2M    | 0.090 | 0.230 |   6.286 |    9.986 | 
     | Data_Sync_dut/U7               | A0 v -> Y v | AO22X1M   | 0.113 | 0.329 |   6.614 |   10.314 | 
     | Data_Sync_dut/\SYNC_bus_reg[4] | D v         | SDFFRQX2M | 0.113 | 0.000 |   6.614 |   10.314 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.700 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.667 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.637 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.465 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.278 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.108 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.061 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -2.978 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.218 | 0.169 |   0.891 |   -2.809 | 
     | Data_Sync_dut/\SYNC_bus_reg[4] | CK ^        | SDFFRQX2M  | 0.218 | 0.003 |   0.893 |   -2.806 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[1] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[1] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.894
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.317
- Arrival Time                  6.612
= Slack Time                    3.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.704 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.203 | 0.333 |   0.333 |    4.037 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.052 | 0.200 |   0.533 |    4.237 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.524 | 0.560 |   1.093 |    4.797 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.391 | 0.364 |   1.457 |    5.161 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.174 | 0.183 |   1.639 |    5.344 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.250 | 0.204 |   1.844 |    5.548 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.952 |    5.657 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.177 | 0.330 |   2.282 |    5.987 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.112 | 0.115 |   2.397 |    6.101 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.090 | 0.077 |   2.474 |    6.179 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.789 | 0.513 |   2.987 |    6.691 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.178 | 0.147 |   3.134 |    6.838 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.129 | 0.123 |   3.257 |    6.961 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.497 | 0.346 |   3.602 |    7.307 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.224 | 0.216 |   3.819 |    7.523 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.091 | 0.183 |   4.002 |    7.706 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.687 | 0.431 |   4.433 |    8.137 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.172 | 0.126 |   4.558 |    8.263 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.149 | 0.284 |   4.843 |    8.547 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.060 | 0.067 |   4.909 |    8.614 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.471 | 0.334 |   5.243 |    8.948 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.269 | 0.250 |   5.493 |    9.197 | 
     | UART_RX_dut/U52                | A1 v -> Y v | AO22X1M   | 0.122 | 0.411 |   5.904 |    9.609 | 
     | UART_RX_dut/U51                | A v -> Y v  | AND2X2M   | 0.058 | 0.159 |   6.063 |    9.767 | 
     | UART_RX_dut/U50                | B v -> Y v  | MX2X2M    | 0.089 | 0.228 |   6.292 |    9.996 | 
     | Data_Sync_dut/U4               | A0 v -> Y v | AO22X1M   | 0.106 | 0.321 |   6.612 |   10.317 | 
     | Data_Sync_dut/\SYNC_bus_reg[1] | D v         | SDFFRQX2M | 0.106 | 0.000 |   6.612 |   10.317 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.704 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.671 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.641 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.470 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.283 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.113 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.066 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -2.982 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.218 | 0.169 |   0.891 |   -2.814 | 
     | Data_Sync_dut/\SYNC_bus_reg[1] | CK ^        | SDFFRQX2M  | 0.218 | 0.004 |   0.894 |   -2.810 | 
     +------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[3] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[3] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.894
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.314
- Arrival Time                  6.606
= Slack Time                    3.708
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.708 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.203 | 0.333 |   0.333 |    4.041 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.052 | 0.200 |   0.533 |    4.241 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.524 | 0.560 |   1.093 |    4.801 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.391 | 0.364 |   1.457 |    5.165 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.174 | 0.183 |   1.639 |    5.348 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.250 | 0.204 |   1.844 |    5.552 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.952 |    5.661 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.177 | 0.330 |   2.282 |    5.991 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.112 | 0.115 |   2.397 |    6.105 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.090 | 0.077 |   2.474 |    6.183 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.789 | 0.513 |   2.987 |    6.695 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.178 | 0.147 |   3.134 |    6.842 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.129 | 0.123 |   3.257 |    6.965 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.497 | 0.346 |   3.602 |    7.311 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.224 | 0.216 |   3.819 |    7.527 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.091 | 0.183 |   4.002 |    7.710 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.687 | 0.431 |   4.433 |    8.141 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.172 | 0.126 |   4.558 |    8.267 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.149 | 0.284 |   4.843 |    8.551 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.060 | 0.067 |   4.909 |    8.618 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.471 | 0.334 |   5.243 |    8.952 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.269 | 0.250 |   5.493 |    9.201 | 
     | UART_RX_dut/U58                | A1 v -> Y v | AO22X1M   | 0.115 | 0.403 |   5.896 |    9.604 | 
     | UART_RX_dut/U57                | A v -> Y v  | AND2X2M   | 0.058 | 0.157 |   6.053 |    9.761 | 
     | UART_RX_dut/U56                | B v -> Y v  | MX2X2M    | 0.087 | 0.226 |   6.278 |    9.987 | 
     | Data_Sync_dut/U6               | A0 v -> Y v | AO22X1M   | 0.113 | 0.328 |   6.606 |   10.314 | 
     | Data_Sync_dut/\SYNC_bus_reg[3] | D v         | SDFFRQX2M | 0.113 | 0.000 |   6.606 |   10.314 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.708 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.675 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.646 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.474 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.287 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.117 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.070 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -2.986 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.218 | 0.169 |   0.891 |   -2.818 | 
     | Data_Sync_dut/\SYNC_bus_reg[3] | CK ^        | SDFFRQX2M  | 0.218 | 0.003 |   0.894 |   -2.815 | 
     +------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[6] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[6] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.894
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.316
- Arrival Time                  6.606
= Slack Time                    3.710
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.710 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.203 | 0.333 |   0.333 |    4.043 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.052 | 0.200 |   0.533 |    4.243 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.524 | 0.560 |   1.093 |    4.803 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.391 | 0.364 |   1.457 |    5.167 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.174 | 0.183 |   1.639 |    5.350 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.250 | 0.204 |   1.844 |    5.554 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.952 |    5.662 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.177 | 0.330 |   2.282 |    5.992 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.112 | 0.115 |   2.397 |    6.107 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.090 | 0.077 |   2.474 |    6.184 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.789 | 0.513 |   2.987 |    6.697 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.178 | 0.147 |   3.134 |    6.844 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.129 | 0.123 |   3.257 |    6.967 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.497 | 0.346 |   3.602 |    7.313 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.224 | 0.216 |   3.819 |    7.529 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.091 | 0.183 |   4.002 |    7.712 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.687 | 0.431 |   4.433 |    8.143 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.172 | 0.126 |   4.558 |    8.269 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.149 | 0.284 |   4.843 |    8.553 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.060 | 0.067 |   4.909 |    8.620 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.471 | 0.334 |   5.243 |    8.953 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.269 | 0.250 |   5.493 |    9.203 | 
     | UART_RX_dut/U67                | A1 v -> Y v | AO22X1M   | 0.117 | 0.405 |   5.898 |    9.608 | 
     | UART_RX_dut/U66                | A v -> Y v  | AND2X2M   | 0.057 | 0.156 |   6.054 |    9.765 | 
     | UART_RX_dut/U65                | B v -> Y v  | MX2X2M    | 0.090 | 0.228 |   6.283 |    9.993 | 
     | Data_Sync_dut/U9               | A0 v -> Y v | AO22X1M   | 0.108 | 0.323 |   6.606 |   10.316 | 
     | Data_Sync_dut/\SYNC_bus_reg[6] | D v         | SDFFRQX2M | 0.108 | 0.000 |   6.606 |   10.316 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.710 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.677 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.647 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.476 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.289 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.119 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.072 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -2.988 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.218 | 0.169 |   0.891 |   -2.820 | 
     | Data_Sync_dut/\SYNC_bus_reg[6] | CK ^        | SDFFRQX2M  | 0.218 | 0.004 |   0.894 |   -2.816 | 
     +------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Data_Sync_dut/\SYNC_bus_reg[2] /CK 
Endpoint:   Data_Sync_dut/\SYNC_bus_reg[2] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.894
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.316
- Arrival Time                  6.593
= Slack Time                    3.723
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | RST v       |           | 0.000 |       |   0.000 |    3.723 | 
     | U2_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.203 | 0.333 |   0.333 |    4.056 | 
     | Rst_Sync_D2_dut/U6             | B v -> Y v  | AND2X2M   | 0.052 | 0.200 |   0.533 |    4.256 | 
     | U6_mux2X1/U1                   | A0 v -> Y v | AO2B2X2M  | 0.524 | 0.560 |   1.093 |    4.816 | 
     | UART_RX_dut/edge_bit_dut/U20   | A v -> Y ^  | INVX2M    | 0.391 | 0.364 |   1.457 |    5.180 | 
     | UART_RX_dut/edge_bit_dut/U28   | A ^ -> Y v  | NOR2X2M   | 0.174 | 0.183 |   1.639 |    5.363 | 
     | UART_RX_dut/U127               | B v -> Y ^  | NOR2BX1M  | 0.250 | 0.204 |   1.844 |    5.567 | 
     | UART_RX_dut/U128               | A0 ^ -> Y v | OAI2B2X1M | 0.116 | 0.109 |   1.952 |    5.675 | 
     | UART_RX_dut/U133               | B v -> Y v  | AND4X1M   | 0.177 | 0.330 |   2.282 |    6.005 | 
     | UART_RX_dut/U11                | A v -> Y ^  | INVX2M    | 0.112 | 0.115 |   2.397 |    6.120 | 
     | UART_RX_dut/U45                | A ^ -> Y v  | NAND2X2M  | 0.090 | 0.077 |   2.474 |    6.197 | 
     | UART_RX_dut/U8                 | A1 v -> Y ^ | OAI211X2M | 0.789 | 0.513 |   2.987 |    6.710 | 
     | UART_RX_dut/dut_sample/U10     | A ^ -> Y v  | INVX2M    | 0.178 | 0.147 |   3.134 |    6.857 | 
     | UART_RX_dut/dut_sample/U9      | A v -> Y ^  | NOR2X2M   | 0.129 | 0.123 |   3.257 |    6.980 | 
     | UART_RX_dut/dut_sample/U8      | AN ^ -> Y ^ | NOR4BX1M  | 0.497 | 0.346 |   3.602 |    7.326 | 
     | UART_RX_dut/dut_sample/U15     | B1 ^ -> Y v | AOI22X1M  | 0.224 | 0.216 |   3.819 |    7.542 | 
     | UART_RX_dut/dut_sample/U14     | AN v -> Y v | NOR2BX2M  | 0.091 | 0.183 |   4.002 |    7.725 | 
     | UART_RX_dut/dut_sample/U6      | B1 v -> Y ^ | OAI2B2X1M | 0.687 | 0.431 |   4.433 |    8.156 | 
     | UART_RX_dut/parity_dut/U5      | A ^ -> Y v  | XNOR2X2M  | 0.172 | 0.126 |   4.558 |    8.282 | 
     | UART_RX_dut/parity_dut/U2      | C v -> Y ^  | XOR3XLM   | 0.149 | 0.284 |   4.843 |    8.566 | 
     | UART_RX_dut/parity_dut/U6      | B ^ -> Y v  | NOR2BX2M  | 0.060 | 0.067 |   4.909 |    8.633 | 
     | UART_RX_dut/U72                | B0 v -> Y ^ | OAI33X2M  | 0.471 | 0.334 |   5.243 |    8.966 | 
     | UART_RX_dut/U71                | B ^ -> Y v  | NAND2X2M  | 0.269 | 0.250 |   5.493 |    9.216 | 
     | UART_RX_dut/U55                | A1 v -> Y v | AO22X1M   | 0.115 | 0.403 |   5.896 |    9.619 | 
     | UART_RX_dut/U54                | A v -> Y v  | AND2X2M   | 0.057 | 0.156 |   6.052 |    9.775 | 
     | UART_RX_dut/U53                | B v -> Y v  | MX2X2M    | 0.083 | 0.222 |   6.274 |    9.997 | 
     | Data_Sync_dut/U5               | A0 v -> Y v | AO22X1M   | 0.106 | 0.319 |   6.593 |   10.316 | 
     | Data_Sync_dut/\SYNC_bus_reg[2] | D v         | SDFFRQX2M | 0.106 | 0.000 |   6.593 |   10.316 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.723 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.690 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.660 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.489 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.302 | 
     | REF_CLK_M__L2_I1               | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.132 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.085 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.001 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX12M | 0.218 | 0.169 |   0.891 |   -2.833 | 
     | Data_Sync_dut/\SYNC_bus_reg[2] | CK ^        | SDFFRQX2M  | 0.218 | 0.004 |   0.894 |   -2.829 | 
     +------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[7] /D          (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.929
- Setup                         0.413
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.316
- Arrival Time                  6.409
= Slack Time                    3.907
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.907 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.940 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    3.970 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.142 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.329 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.499 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.546 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.629 | 
     | REF_CLK_M__L5_I6                 | A v -> Y ^  | CLKINVX12M | 0.234 | 0.172 |   0.894 |    4.801 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.669 | 0.743 |   1.637 |    5.544 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v  | INVX2M     | 0.243 | 0.248 |   1.885 |    5.793 | 
     | ALU_dut/mult_31/U109             | B v -> Y ^  | NOR2X1M    | 0.293 | 0.240 |   2.125 |    6.033 | 
     | ALU_dut/mult_31/U6               | B ^ -> Y ^  | AND2X2M    | 0.083 | 0.176 |   2.302 |    6.209 | 
     | ALU_dut/mult_31/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.550 |   2.851 |    6.759 | 
     | ALU_dut/mult_31/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.565 |   3.417 |    7.324 | 
     | ALU_dut/mult_31/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.564 |   3.981 |    7.889 | 
     | ALU_dut/mult_31/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   4.544 |    8.451 | 
     | ALU_dut/mult_31/S1_6_0           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.559 |   5.103 |    9.010 | 
     | ALU_dut/mult_31/S4_0             | B ^ -> S v  | ADDFX2M    | 0.136 | 0.562 |   5.665 |    9.572 | 
     | ALU_dut/mult_31/FS_1/U14         | A v -> Y v  | BUFX2M     | 0.052 | 0.154 |   5.818 |    9.726 | 
     | ALU_dut/U131                     | C0 v -> Y ^ | AOI222X1M  | 0.560 | 0.445 |   6.263 |   10.171 | 
     | ALU_dut/U128                     | B ^ -> Y v  | NAND3BX2M  | 0.153 | 0.146 |   6.409 |   10.316 | 
     | ALU_dut/\ALU_OUT_reg[7]          | D v         | SDFFRQX2M  | 0.153 | 0.000 |   6.409 |   10.316 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.907 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.874 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.844 | 
     | U0_mux2X1/U1            | A0 ^ -> Y ^   | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.673 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.486 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.483 |   -3.424 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.302 | 0.264 |   0.747 |   -3.160 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.071 | 0.180 |   0.928 |   -2.979 | 
     | ALU_dut/\ALU_OUT_reg[7] | CK ^          | SDFFRQX2M  | 0.071 | 0.001 |   0.929 |   -2.978 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[0][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.881
- Setup                         0.392
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.289
- Arrival Time                  6.376
= Slack Time                    3.913
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.913 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.946 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    3.976 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.147 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.334 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.505 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.552 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.635 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.809 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.256 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.392 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.111 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.853 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.129 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.501 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.788 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.038 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.329 |    8.243 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.386 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.520 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.770 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.920 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.249 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.403 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   5.709 |    9.622 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   6.215 |   10.128 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U115                | B0 ^ -> Y v | OAI2BB2X1M | 0.168 | 0.161 |   6.376 |   10.289 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] | D v         | SDFFRQX2M  | 0.168 | 0.000 |   6.376 |   10.289 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.913 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.880 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.850 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.679 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.492 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.322 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.274 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.191 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -3.035 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] | CK ^        | SDFFRQX2M  | 0.209 | 0.003 |   0.881 |   -3.032 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[2][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.882
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.290
- Arrival Time                  6.373
= Slack Time                    3.917
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.917 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.951 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    3.980 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.152 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.339 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.509 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.556 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.639 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.813 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.260 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.396 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.115 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.857 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.133 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.506 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.792 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.043 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.329 |    8.247 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.390 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.525 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.774 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.925 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.253 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.408 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   5.709 |    9.626 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   6.215 |   10.132 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U329                | B0 ^ -> Y v | OAI2BB2X1M | 0.164 | 0.158 |   6.373 |   10.290 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] | D v         | SDFFRQX2M  | 0.164 | 0.000 |   6.373 |   10.290 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.917 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.884 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.855 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.683 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.496 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.326 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.279 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.195 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -3.040 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] | CK ^        | SDFFRQX2M  | 0.209 | 0.004 |   0.882 |   -3.036 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[3][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.881
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.290
- Arrival Time                  6.373
= Slack Time                    3.917
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.917 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.951 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    3.980 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.152 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.339 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.509 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.556 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.640 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.813 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.260 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.396 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.116 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.857 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.133 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.506 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.792 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.043 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.329 |    8.247 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.390 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.525 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.774 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.925 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.253 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.408 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   5.709 |    9.626 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   6.215 |   10.132 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U330                | B0 ^ -> Y v | OAI2BB2X1M | 0.164 | 0.158 |   6.372 |   10.290 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] | D v         | SDFFRQX2M  | 0.164 | 0.000 |   6.373 |   10.290 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.917 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.884 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.855 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.683 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.496 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.326 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.279 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.195 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -3.040 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] | CK ^        | SDFFRQX2M  | 0.209 | 0.004 |   0.881 |   -3.036 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[12][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.905
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.315
- Arrival Time                  6.392
= Slack Time                    3.923
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.923 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.957 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    3.986 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.158 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.345 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.592 |    4.515 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.562 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.646 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.819 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.266 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.402 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.122 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.863 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.139 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.512 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.798 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.049 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.330 |    8.253 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.396 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.531 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.780 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.931 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.259 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.414 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   5.709 |    9.632 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   6.215 |   10.138 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U164                | B0 ^ -> Y v | OAI2BB2X1M | 0.179 | 0.177 |   6.392 |   10.315 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3 | D v         | SDFFRQX2M  | 0.179 | 0.000 |   6.392 |   10.315 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.923 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.890 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.861 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.689 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.502 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.332 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.285 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.201 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.235 | 0.178 |   0.901 |   -3.023 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3 | CK ^        | SDFFRQX2M  | 0.235 | 0.004 |   0.905 |   -3.018 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[1][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.881
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.292
- Arrival Time                  6.365
= Slack Time                    3.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.926 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.960 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    3.989 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.161 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.348 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.518 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.565 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.648 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.822 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.269 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.405 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.124 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.866 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.142 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.515 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.801 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.052 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.329 |    8.256 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.399 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.534 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.856 |    8.783 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.934 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.262 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.417 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   5.709 |    9.635 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   6.215 |   10.141 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U116                | B0 ^ -> Y v | OAI2BB2X1M | 0.157 | 0.150 |   6.365 |   10.292 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] | D v         | SDFFRQX2M  | 0.157 | 0.000 |   6.365 |   10.292 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.926 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.893 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.864 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.692 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.505 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.335 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.288 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.204 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -3.049 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] | CK ^        | SDFFRQX2M  | 0.209 | 0.004 |   0.881 |   -3.045 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[13][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.905
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.317
- Arrival Time                  6.384
= Slack Time                    3.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.933 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.966 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    3.996 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.167 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.354 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.524 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.572 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.655 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.828 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.276 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.412 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.131 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.872 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.149 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.521 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.808 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.058 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.329 |    8.262 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.406 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.540 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.856 |    8.789 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.940 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.268 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.423 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   5.709 |    9.642 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   6.215 |   10.148 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U332                | B0 ^ -> Y v | OAI2BB2X1M | 0.171 | 0.169 |   6.384 |   10.317 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3 | D v         | SDFFRQX2M  | 0.171 | 0.000 |   6.384 |   10.317 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.933 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.900 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.870 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.699 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.512 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.341 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.294 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.211 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.235 | 0.178 |   0.900 |   -3.032 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3 | CK ^        | SDFFRQX2M  | 0.235 | 0.005 |   0.905 |   -3.028 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[8][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.305
- Arrival Time                  6.371
= Slack Time                    3.934
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.934 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.967 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    3.997 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.169 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.356 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.526 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.573 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.656 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.830 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.277 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.413 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.132 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.874 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.150 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.523 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.809 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.060 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.329 |    8.264 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.407 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.541 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.856 |    8.791 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.942 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.270 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.425 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   5.709 |    9.643 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   6.215 |   10.149 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U163                | B0 ^ -> Y v | OAI2BB2X1M | 0.161 | 0.156 |   6.371 |   10.305 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] | D v         | SDFFRQX2M  | 0.161 | 0.000 |   6.371 |   10.305 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.934 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.901 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.871 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.700 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.513 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.343 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.296 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.212 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -3.047 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] | CK ^        | SDFFRQX2M  | 0.226 | 0.005 |   0.892 |   -3.042 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[9][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.305
- Arrival Time                  6.370
= Slack Time                    3.935
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.935 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.968 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    3.998 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.169 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.356 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.526 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.574 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.657 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.831 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.278 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.414 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.133 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.875 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.151 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.523 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.810 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.060 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.329 |    8.264 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.408 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.542 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.856 |    8.791 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.942 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.271 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.425 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   5.709 |    9.644 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   6.215 |   10.150 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U331                | B0 ^ -> Y v | OAI2BB2X1M | 0.160 | 0.155 |   6.370 |   10.305 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] | D v         | SDFFRQX2M  | 0.160 | 0.000 |   6.370 |   10.305 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.935 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.902 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.872 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.701 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.514 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.344 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.296 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.213 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -3.048 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] | CK ^        | SDFFRQX2M  | 0.226 | 0.005 |   0.892 |   -3.043 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                (^) triggered by 
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.887
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.296
- Arrival Time                  6.361
= Slack Time                    3.935
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.935 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.969 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    3.998 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.170 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.357 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.592 |    4.527 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.574 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.658 | 
     | REF_CLK_M__L5_I5                                | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.831 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.278 | 
     | Rst_Sync_D1_dut/U6                              | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.414 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.134 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.875 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M     | 0.910 | 0.639 |   3.579 |    7.514 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M  | 0.361 | 0.399 |   3.977 |    7.913 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M    | 0.145 | 0.154 |   4.131 |    8.067 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.459 |   4.590 |    8.526 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   4.812 |    8.747 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M     | 0.868 | 0.536 |   5.347 |    9.283 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U400             | S0 ^ -> Y v | MX4X1M     | 0.224 | 0.577 |   5.924 |    9.860 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U417             | D v -> Y v  | MX4X1M     | 0.167 | 0.436 |   6.360 |   10.296 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] | D v         | SDFFRQX2M  | 0.167 | 0.000 |   6.361 |   10.296 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.935 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.902 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.873 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.701 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.514 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.344 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.297 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.213 | 
     | REF_CLK_M__L5_I2                                | A v -> Y ^  | CLKINVX12M | 0.216 | 0.159 |   0.881 |   -3.054 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] | CK ^        | SDFFRQX2M  | 0.216 | 0.006 |   0.887 |   -3.049 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[3][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.882
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.292
- Arrival Time                  6.352
= Slack Time                    3.940
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.940 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.974 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.003 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.175 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.362 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.592 |    4.532 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.579 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.662 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.836 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.283 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.419 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.138 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.880 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.156 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.529 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.815 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.066 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.330 |    8.270 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.413 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.548 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.797 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.948 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.276 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.431 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   5.706 |    9.646 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   6.201 |   10.142 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U326                | B0 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.150 |   6.352 |   10.292 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] | D v         | SDFFRQX2M  | 0.155 | 0.000 |   6.352 |   10.292 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.940 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.907 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.878 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.706 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.519 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.349 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.302 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.218 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -3.063 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] | CK ^        | SDFFRQX2M  | 0.209 | 0.004 |   0.882 |   -3.059 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[2][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.882
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.292
- Arrival Time                  6.352
= Slack Time                    3.941
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.941 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.974 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.003 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.175 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.362 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.592 |    4.532 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.579 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.663 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.836 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.283 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.419 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.139 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.880 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.157 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.529 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.815 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.066 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.330 |    8.270 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.413 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.548 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.797 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.008 |    8.948 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.276 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.431 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   5.706 |    9.646 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   6.202 |   10.142 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U325                | B0 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.150 |   6.351 |   10.292 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] | D v         | SDFFRQX2M  | 0.155 | 0.000 |   6.352 |   10.292 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.941 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.907 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.878 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.706 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.519 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.349 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.302 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.219 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -3.063 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] | CK ^        | SDFFRQX2M  | 0.209 | 0.004 |   0.882 |   -3.059 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[0][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.881
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.291
- Arrival Time                  6.351
= Slack Time                    3.941
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.941 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.974 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.004 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.175 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.362 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.592 |    4.532 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.580 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.663 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.837 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.284 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.420 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.139 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.881 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.157 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.529 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.816 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.066 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.330 |    8.270 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.414 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.548 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.797 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.948 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.277 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.431 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   5.706 |    9.647 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   6.201 |   10.142 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U113                | B0 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.149 |   6.351 |   10.291 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] | D v         | SDFFRQX2M  | 0.155 | 0.000 |   6.351 |   10.291 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.941 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.908 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.878 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.707 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.520 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.350 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.302 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.219 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -3.063 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] | CK ^        | SDFFRQX2M  | 0.209 | 0.003 |   0.881 |   -3.060 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[10][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.306
- Arrival Time                  6.364
= Slack Time                    3.942
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.942 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.975 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.005 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.176 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.363 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.592 |    4.533 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.581 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.664 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.837 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.285 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.421 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.140 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.881 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.158 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.530 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.817 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.067 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.330 |    8.271 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.415 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.549 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.798 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.008 |    8.949 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.277 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.432 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   5.709 |    9.651 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   6.215 |   10.157 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U361                | B0 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.149 |   6.364 |   10.306 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3 | D v         | SDFFRQX2M  | 0.155 | 0.000 |   6.364 |   10.306 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.942 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.909 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.879 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.708 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.521 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.350 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.303 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.220 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -3.055 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3 | CK ^        | SDFFRQX2M  | 0.226 | 0.005 |   0.892 |   -3.049 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[6][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.895
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.308
- Arrival Time                  6.365
= Slack Time                    3.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.944 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.977 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.006 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.178 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.365 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.535 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.582 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.666 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.839 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.286 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.422 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.142 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.883 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.160 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.532 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.818 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.069 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.329 |    8.273 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.416 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.551 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.800 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.951 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.279 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.434 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   5.709 |    9.653 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   6.215 |   10.158 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U139                | B0 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.150 |   6.365 |   10.308 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] | D v         | SDFFRQX2M  | 0.155 | 0.000 |   6.365 |   10.308 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.944 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.910 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.881 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.709 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.522 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.352 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.305 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.222 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.225 | 0.167 |   0.889 |   -3.054 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] | CK ^        | SDFFRQX2M  | 0.225 | 0.006 |   0.895 |   -3.049 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[7][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.895
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.308
- Arrival Time                  6.364
= Slack Time                    3.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.944 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.977 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.007 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.178 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.365 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.535 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.582 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.666 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.839 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.286 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.422 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.142 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.883 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.160 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.532 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.819 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.069 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.329 |    8.273 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.417 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.551 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.856 |    8.800 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.951 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.279 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.434 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   5.709 |    9.653 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   6.215 |   10.159 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U140                | B0 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.149 |   6.364 |   10.308 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] | D v         | SDFFRQX2M  | 0.155 | 0.000 |   6.364 |   10.308 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.944 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.911 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.881 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.709 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.522 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.352 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.305 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.222 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.225 | 0.167 |   0.889 |   -3.054 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] | CK ^        | SDFFRQX2M  | 0.225 | 0.005 |   0.895 |   -3.049 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[14][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.902
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.316
- Arrival Time                  6.372
= Slack Time                    3.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.944 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.977 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.007 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.179 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.366 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.536 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.583 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.666 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.840 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.287 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.423 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.142 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.884 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.160 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.532 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.819 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.070 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.329 |    8.274 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.417 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.551 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.856 |    8.801 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.952 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.280 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.435 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   5.709 |    9.653 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   6.215 |   10.159 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U363                | B0 ^ -> Y v | OAI2BB2X1M | 0.160 | 0.157 |   6.372 |   10.316 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3 | D v         | SDFFRQX2M  | 0.160 | 0.000 |   6.372 |   10.316 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.944 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.911 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.881 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.710 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.523 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.353 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.306 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.222 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.235 | 0.178 |   0.900 |   -3.044 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3 | CK ^        | SDFFRQX2M  | 0.235 | 0.002 |   0.902 |   -3.042 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[11][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.306
- Arrival Time                  6.362
= Slack Time                    3.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.944 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.977 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.007 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.179 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.366 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.536 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.583 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.666 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.840 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.287 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.423 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.142 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.884 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.160 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.533 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.819 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.070 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.329 |    8.274 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.417 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.551 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.856 |    8.801 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.952 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.280 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.435 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   5.709 |    9.653 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   6.215 |   10.159 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U362                | B0 ^ -> Y v | OAI2BB2X1M | 0.153 | 0.147 |   6.362 |   10.306 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3 | D v         | SDFFRQX2M  | 0.153 | 0.000 |   6.362 |   10.306 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.944 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.911 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.881 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.710 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.523 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.353 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.306 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.222 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -3.057 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3 | CK ^        | SDFFRQX2M  | 0.226 | 0.005 |   0.892 |   -3.052 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[7][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.304
- Arrival Time                  6.359
= Slack Time                    3.945
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.945 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.978 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.008 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.180 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.367 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.592 |    4.537 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.584 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.667 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.841 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.288 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.424 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.143 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.885 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.161 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.534 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.820 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.071 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.330 |    8.275 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.418 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.552 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.802 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.008 |    8.953 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.281 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.436 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   5.706 |    9.651 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   6.202 |   10.147 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U136                | B0 ^ -> Y v | OAI2BB2X1M | 0.161 | 0.157 |   6.359 |   10.304 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] | D v         | SDFFRQX2M  | 0.161 | 0.000 |   6.359 |   10.304 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.945 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.912 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.882 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.711 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.524 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.354 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.307 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.223 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.225 | 0.167 |   0.889 |   -3.056 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] | CK ^        | SDFFRQX2M  | 0.225 | 0.002 |   0.892 |   -3.053 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[5][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.895
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.309
- Arrival Time                  6.362
= Slack Time                    3.947
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.947 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.980 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.010 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.181 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.368 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.538 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.586 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.669 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.842 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.290 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.426 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.145 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.886 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.163 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.535 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.822 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.072 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.329 |    8.276 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.420 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.554 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.803 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.954 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.282 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.437 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   5.709 |    9.656 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   6.215 |   10.162 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U138                | B0 ^ -> Y v | OAI2BB2X1M | 0.153 | 0.147 |   6.362 |   10.309 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] | D v         | SDFFRQX2M  | 0.153 | 0.000 |   6.362 |   10.309 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.947 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.914 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.884 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.713 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.526 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.355 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.308 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.225 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.225 | 0.167 |   0.889 |   -3.057 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] | CK ^        | SDFFRQX2M  | 0.225 | 0.006 |   0.895 |   -3.052 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[15][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.905
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.319
- Arrival Time                  6.370
= Slack Time                    3.949
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.949 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.982 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.012 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.183 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.370 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.540 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.588 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.671 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.845 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.292 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.428 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.147 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.889 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.165 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.537 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.824 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.074 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.329 |    8.278 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.422 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.556 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.805 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.956 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.285 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.439 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   5.709 |    9.658 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   6.215 |   10.164 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U364                | B0 ^ -> Y v | OAI2BB2X1M | 0.159 | 0.156 |   6.370 |   10.319 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3 | D v         | SDFFRQX2M  | 0.159 | 0.000 |   6.370 |   10.319 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.949 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.916 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.886 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.715 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.528 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.358 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.310 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.227 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.235 | 0.178 |   0.900 |   -3.048 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3 | CK ^        | SDFFRQX2M  | 0.235 | 0.005 |   0.905 |   -3.044 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[9][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.890
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.304
- Arrival Time                  6.354
= Slack Time                    3.950
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.950 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.983 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.013 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.184 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.371 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.592 |    4.541 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.588 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.672 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.845 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.292 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.428 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.148 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.889 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.166 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.538 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.825 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.075 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.330 |    8.279 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.423 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.557 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.806 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.008 |    8.957 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.285 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.491 |    9.440 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   5.706 |    9.655 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   6.202 |   10.151 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U327                | B0 ^ -> Y v | OAI2BB2X1M | 0.156 | 0.152 |   6.354 |   10.304 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] | D v         | SDFFRQX2M  | 0.156 | 0.000 |   6.354 |   10.304 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.950 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.917 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.887 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.715 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.528 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.358 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.311 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.228 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -3.063 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] | CK ^        | SDFFRQX2M  | 0.226 | 0.003 |   0.890 |   -3.059 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[4][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.893
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.305
- Arrival Time                  6.355
= Slack Time                    3.951
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.951 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.984 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.013 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.185 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.372 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.542 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.589 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.673 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.846 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.293 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.429 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.149 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.890 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.167 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.539 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.825 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.076 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.329 |    8.280 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.423 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.558 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.856 |    8.807 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.958 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.286 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.441 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   5.706 |    9.656 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   6.201 |   10.152 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U133                | B0 ^ -> Y v | OAI2BB2X1M | 0.158 | 0.153 |   6.355 |   10.305 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] | D v         | SDFFRQX2M  | 0.158 | 0.000 |   6.355 |   10.305 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.951 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.917 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.888 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.716 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.529 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.359 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.312 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.229 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.225 | 0.167 |   0.889 |   -3.061 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] | CK ^        | SDFFRQX2M  | 0.225 | 0.003 |   0.893 |   -3.058 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[1][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.882
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.294
- Arrival Time                  6.343
= Slack Time                    3.951
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.951 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.984 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.013 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.185 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.372 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.542 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.589 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.673 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.846 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.293 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.429 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.149 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.890 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.167 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.539 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.825 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.076 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.329 |    8.280 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.423 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.558 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.856 |    8.807 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.958 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.286 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.441 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   5.706 |    9.656 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   6.201 |   10.152 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U114                | B0 ^ -> Y v | OAI2BB2X1M | 0.148 | 0.141 |   6.343 |   10.294 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] | D v         | SDFFRQX2M  | 0.148 | 0.000 |   6.343 |   10.294 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.951 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.918 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.888 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.716 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.529 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.359 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.312 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.229 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -3.073 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] | CK ^        | SDFFRQX2M  | 0.209 | 0.004 |   0.882 |   -3.069 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[4][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.895
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.309
- Arrival Time                  6.358
= Slack Time                    3.951
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.951 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.985 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.014 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.186 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.373 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.592 |    4.543 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.590 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.674 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.847 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.294 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.430 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.150 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.891 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.167 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.540 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.826 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.077 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.330 |    8.281 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.424 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.559 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.808 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.959 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.287 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.442 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.220 | 0.218 |   5.709 |    9.660 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.506 |   6.215 |   10.166 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U137                | B0 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.143 |   6.358 |   10.309 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] | D v         | SDFFRQX2M  | 0.150 | 0.000 |   6.358 |   10.309 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.951 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.918 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.889 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.717 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.530 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.360 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.313 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.229 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.225 | 0.167 |   0.889 |   -3.062 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] | CK ^        | SDFFRQX2M  | 0.225 | 0.005 |   0.895 |   -3.057 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[10][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.891
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.304
- Arrival Time                  6.352
= Slack Time                    3.952
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.952 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.985 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.015 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.187 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.374 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.592 |    4.544 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.591 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.674 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.848 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.295 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.431 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.150 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.892 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.168 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.540 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.827 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.078 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.330 |    8.282 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.425 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.559 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.809 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.008 |    8.960 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.288 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.443 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   5.706 |    9.658 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   6.202 |   10.154 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U357                | B0 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.150 |   6.352 |   10.304 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2 | D v         | SDFFRQX2M  | 0.155 | 0.000 |   6.352 |   10.304 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.952 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.919 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.889 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.718 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.531 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.361 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.314 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.230 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -3.065 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2 | CK ^        | SDFFRQX2M  | 0.226 | 0.004 |   0.891 |   -3.062 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[11][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.306
- Arrival Time                  6.352
= Slack Time                    3.954
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.954 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.987 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.016 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.188 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.375 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.592 |    4.545 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.592 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.676 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.849 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.296 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.432 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.152 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.893 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.170 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.542 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.828 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.079 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.330 |    8.283 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.426 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.561 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.810 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.961 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.289 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.444 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   5.706 |    9.659 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   6.201 |   10.155 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U358                | B0 ^ -> Y v | OAI2BB2X1M | 0.155 | 0.151 |   6.352 |   10.306 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2 | D v         | SDFFRQX2M  | 0.155 | 0.000 |   6.352 |   10.306 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.954 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.920 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.891 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.719 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.532 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.362 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.315 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.232 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -3.066 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2 | CK ^        | SDFFRQX2M  | 0.226 | 0.005 |   0.892 |   -3.061 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[8][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.891
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.306
- Arrival Time                  6.346
= Slack Time                    3.960
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.960 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.993 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.023 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.194 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.381 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.592 |    4.552 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.599 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.682 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.856 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.303 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.439 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.158 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.900 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.176 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.548 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.835 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.085 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.330 |    8.290 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.433 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.567 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.817 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.008 |    8.968 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.296 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.451 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   5.706 |    9.666 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   6.202 |   10.162 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U161                | B0 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.144 |   6.346 |   10.306 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] | D v         | SDFFRQX2M  | 0.150 | 0.000 |   6.346 |   10.306 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.960 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.927 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.897 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.726 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.539 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.369 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.321 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.238 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.226 | 0.165 |   0.887 |   -3.073 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] | CK ^        | SDFFRQX2M  | 0.226 | 0.004 |   0.891 |   -3.069 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[5][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.892
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.307
- Arrival Time                  6.343
= Slack Time                    3.963
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.963 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.996 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.026 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.198 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.385 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.592 |    4.555 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.602 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.685 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.859 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.306 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.442 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.161 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.903 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.179 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.552 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.838 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.089 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.330 |    8.293 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.436 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.570 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.820 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.008 |    8.971 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.299 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.454 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   5.706 |    9.669 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   6.202 |   10.165 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U134                | B0 ^ -> Y v | OAI2BB2X1M | 0.148 | 0.142 |   6.343 |   10.307 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] | D v         | SDFFRQX2M  | 0.148 | 0.000 |   6.343 |   10.307 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.963 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.930 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.900 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.729 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.542 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.372 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.325 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.241 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.225 | 0.167 |   0.889 |   -3.074 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] | CK ^        | SDFFRQX2M  | 0.225 | 0.003 |   0.892 |   -3.071 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[1] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                (^) triggered by 
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.881
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.293
- Arrival Time                  6.330
= Slack Time                    3.964
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.964 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.997 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.027 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.198 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.385 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.592 |    4.555 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.602 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.686 | 
     | REF_CLK_M__L5_I5                                | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.859 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.306 | 
     | Rst_Sync_D1_dut/U6                              | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.442 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.162 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.903 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M     | 0.910 | 0.639 |   3.579 |    7.542 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M  | 0.361 | 0.399 |   3.977 |    7.941 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M    | 0.145 | 0.154 |   4.132 |    8.095 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.459 |   4.590 |    8.554 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   4.812 |    8.775 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M     | 0.868 | 0.536 |   5.347 |    9.311 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U411             | S0 ^ -> Y v | MX4X1M     | 0.214 | 0.569 |   5.916 |    9.880 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U409             | D v -> Y v  | MX4X1M     | 0.148 | 0.413 |   6.329 |   10.293 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] | D v         | SDFFRQX2M  | 0.148 | 0.000 |   6.330 |   10.293 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.964 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.930 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.901 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.729 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.542 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.372 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.325 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.242 | 
     | REF_CLK_M__L5_I0                                | A v -> Y ^  | CLKINVX12M | 0.209 | 0.156 |   0.878 |   -3.086 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] | CK ^        | SDFFRQX2M  | 0.209 | 0.003 |   0.881 |   -3.083 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                (^) triggered by 
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.886
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.301
- Arrival Time                  6.336
= Slack Time                    3.964
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.965 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    3.998 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.027 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.199 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.386 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.592 |    4.556 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.603 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.687 | 
     | REF_CLK_M__L5_I5                                | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.860 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.307 | 
     | Rst_Sync_D1_dut/U6                              | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.443 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.163 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.904 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M     | 0.910 | 0.639 |   3.579 |    7.543 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M  | 0.361 | 0.399 |   3.977 |    7.942 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M    | 0.145 | 0.154 |   4.132 |    8.096 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.459 |   4.590 |    8.555 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M     | 0.223 | 0.222 |   4.812 |    8.776 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M     | 0.868 | 0.536 |   5.347 |    9.312 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U399             | S0 ^ -> Y v | MX4X1M     | 0.224 | 0.577 |   5.925 |    9.889 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U413             | D v -> Y v  | MX4X1M     | 0.143 | 0.411 |   6.336 |   10.301 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] | D v         | SDFFRQX2M  | 0.143 | 0.000 |   6.336 |   10.301 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.964 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.931 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.902 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.730 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.543 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.373 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.326 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.242 | 
     | REF_CLK_M__L5_I2                                | A v -> Y ^  | CLKINVX12M | 0.216 | 0.159 |   0.881 |   -3.083 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] | CK ^        | SDFFRQX2M  | 0.216 | 0.005 |   0.886 |   -3.078 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[14][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.902
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.318
- Arrival Time                  6.348
= Slack Time                    3.970
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.970 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    4.004 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.033 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.205 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.392 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.562 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.609 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.693 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.866 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.313 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.449 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.168 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.910 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.186 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.559 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.845 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.096 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.329 |    8.300 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.443 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.578 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.856 |    8.827 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.978 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.306 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.461 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   5.706 |    9.676 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   6.201 |   10.172 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U359                | B0 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.146 |   6.348 |   10.318 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2 | D v         | SDFFRQX2M  | 0.150 | 0.000 |   6.348 |   10.318 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.970 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.937 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.908 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.736 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.549 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.379 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.332 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.248 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.235 | 0.178 |   0.900 |   -3.070 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2 | CK ^        | SDFFRQX2M  | 0.235 | 0.002 |   0.902 |   -3.068 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[6][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.895
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.310
- Arrival Time                  6.339
= Slack Time                    3.971
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.971 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |    4.004 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |    4.033 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.172 |   0.234 |    4.205 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |    4.392 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |    4.562 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |    4.609 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |    4.693 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.230 | 0.174 |   0.896 |    4.866 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.118 | 0.447 |   1.343 |    5.313 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.070 | 0.136 |   1.479 |    5.449 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.128 | 0.719 |   2.198 |    6.169 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 0.997 | 0.742 |   2.940 |    6.910 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.154 | 0.276 |   3.216 |    7.187 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.160 | 0.372 |   3.588 |    7.559 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.335 | 0.286 |   3.875 |    7.845 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.236 | 0.251 |   4.125 |    8.096 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.076 | 0.204 |   4.329 |    8.300 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.224 | 0.143 |   4.473 |    8.443 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.122 | 0.134 |   4.607 |    8.578 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.148 | 0.249 |   4.857 |    8.827 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.186 | 0.151 |   5.007 |    8.978 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.303 | 0.328 |   5.336 |    9.306 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.145 | 0.155 |   5.490 |    9.461 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.214 | 0.215 |   5.706 |    9.676 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.723 | 0.496 |   6.201 |   10.172 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U135                | B0 ^ -> Y v | OAI2BB2X1M | 0.144 | 0.138 |   6.339 |   10.310 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] | D v         | SDFFRQX2M  | 0.144 | 0.000 |   6.339 |   10.310 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.971 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.033 |   0.033 |   -3.937 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.019 | 0.030 |   0.063 |   -3.908 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.147 | 0.171 |   0.234 |   -3.736 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.231 | 0.187 |   0.421 |   -3.549 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.058 | 0.170 |   0.591 |   -3.379 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.639 |   -3.332 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.113 | 0.083 |   0.722 |   -3.249 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.225 | 0.167 |   0.889 |   -3.081 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] | CK ^        | SDFFRQX2M  | 0.225 | 0.005 |   0.895 |   -3.076 | 
     +--------------------------------------------------------------------------------------------------------------------+ 

