#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 29 16:15:30 2025
# Process ID: 25228
# Current directory: E:/VIVADO_Projects/ip_ram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3392 E:\VIVADO_Projects\ip_ram\ip_ram.xpr
# Log file: E:/VIVADO_Projects/ip_ram/vivado.log
# Journal file: E:/VIVADO_Projects/ip_ram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VIVADO_Projects/ip_ram/ip_ram.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
set_property PROGRAM.FILE {E:/VIVADO_Projects/ip_ram/ip_ram.runs/impl_1/ip_ram.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/VIVADO_Projects/ip_ram/ip_ram.runs/impl_1/ip_ram.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/VIVADO_Projects/ip_ram/ip_ram.runs/impl_1/ip_ram.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-29 16:17:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-29 16:17:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/VIVADO_Projects/ip_ram/ip_ram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VIVADO_Projects/ip_ram/ip_ram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/VIVADO_Projects/ip_ram/ip_ram.srcs/sources_1/ip/ila_0/ila_0.xci' is already up-to-date
[Wed Oct 29 17:00:52 2025] Launched synth_1...
Run output will be captured here: E:/VIVADO_Projects/ip_ram/ip_ram.runs/synth_1/runme.log
[Wed Oct 29 17:00:52 2025] Launched impl_1...
Run output will be captured here: E:/VIVADO_Projects/ip_ram/ip_ram.runs/impl_1/runme.log
set_property PROBES.FILE {E:/VIVADO_Projects/ip_ram/ip_ram.runs/impl_1/ip_ram.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/VIVADO_Projects/ip_ram/ip_ram.runs/impl_1/ip_ram.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VIVADO_Projects/ip_ram/ip_ram.runs/impl_1/ip_ram.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-29 17:03:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-29 17:03:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/VIVADO_Projects/ip_ram/ip_ram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-29 17:04:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-29 17:04:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/VIVADO_Projects/ip_ram/ip_ram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/VIVADO_Projects/ip_ram/ip_ram.srcs/sources_1/ip/ila_0/ila_0.xci' is already up-to-date
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed Oct 29 17:05:58 2025] Launched impl_1...
Run output will be captured here: E:/VIVADO_Projects/ip_ram/ip_ram.runs/impl_1/runme.log
set_property PROBES.FILE {E:/VIVADO_Projects/ip_ram/ip_ram.runs/impl_1/ip_ram.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/VIVADO_Projects/ip_ram/ip_ram.runs/impl_1/ip_ram.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VIVADO_Projects/ip_ram/ip_ram.runs/impl_1/ip_ram.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-29 17:07:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-29 17:07:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/VIVADO_Projects/ip_ram/ip_ram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Device 21-403] Loading part xc7z020clg484-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Operating_Mode_A {NO_CHANGE}] [get_ips blk_mem_gen_0]
generate_target all [get_files  E:/VIVADO_Projects/ip_ram/ip_ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/VIVADO_Projects/ip_ram/ip_ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VIVADO_Projects/ip_ram/ip_ram.runs/blk_mem_gen_0_synth_1

launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Wed Oct 29 17:08:38 2025] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/VIVADO_Projects/ip_ram/ip_ram.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/VIVADO_Projects/ip_ram/ip_ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/VIVADO_Projects/ip_ram/ip_ram.ip_user_files/sim_scripts -ip_user_files_dir E:/VIVADO_Projects/ip_ram/ip_ram.ip_user_files -ipstatic_source_dir E:/VIVADO_Projects/ip_ram/ip_ram.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VIVADO_Projects/ip_ram/ip_ram.cache/compile_simlib/modelsim} {questa=E:/VIVADO_Projects/ip_ram/ip_ram.cache/compile_simlib/questa} {riviera=E:/VIVADO_Projects/ip_ram/ip_ram.cache/compile_simlib/riviera} {activehdl=E:/VIVADO_Projects/ip_ram/ip_ram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VIVADO_Projects/ip_ram/ip_ram.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/VIVADO_Projects/ip_ram/ip_ram.srcs/sources_1/ip/ila_0/ila_0.xci' is already up-to-date
[Wed Oct 29 17:08:59 2025] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: E:/VIVADO_Projects/ip_ram/ip_ram.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: E:/VIVADO_Projects/ip_ram/ip_ram.runs/synth_1/runme.log
[Wed Oct 29 17:08:59 2025] Launched impl_1...
Run output will be captured here: E:/VIVADO_Projects/ip_ram/ip_ram.runs/impl_1/runme.log
set_property PROBES.FILE {E:/VIVADO_Projects/ip_ram/ip_ram.runs/impl_1/ip_ram.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/VIVADO_Projects/ip_ram/ip_ram.runs/impl_1/ip_ram.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/VIVADO_Projects/ip_ram/ip_ram.runs/impl_1/ip_ram.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Oct-29 17:12:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Oct-29 17:12:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/VIVADO_Projects/ip_ram/ip_ram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/VIVADO_Projects/ip_ram/ip_ram.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 29 17:13:35 2025...
