#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001fbeb8d7450 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001fbeb8d75e0 .scope module, "tb_config_manager" "tb_config_manager" 3 1;
 .timescale 0 0;
v000001fbeb8d2da0_0 .var "clk", 0 0;
v000001fbeb8d2e40_0 .net "config_out", 31 0, v000001fbeb8c6130_0;  1 drivers
v000001fbeb8d2ee0_0 .var "data_in", 7 0;
v000001fbeb8d2f80_0 .var "rst_n", 0 0;
S_000001fbeb8a2b30 .scope module, "uut" "config_manager" 3 10, 4 1 0, S_000001fbeb8d75e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 32 "config_out";
v000001fbeb8a2cc0_0 .net "clk", 0 0, v000001fbeb8d2da0_0;  1 drivers
v000001fbeb8c6130_0 .var "config_out", 31 0;
v000001fbeb8a2d60_0 .net "data_in", 7 0, v000001fbeb8d2ee0_0;  1 drivers
v000001fbeb8a2e00_0 .var "data_to_write", 3 0;
v000001fbeb8a2ea0_0 .net "rst_n", 0 0, v000001fbeb8d2f80_0;  1 drivers
v000001fbeb8a2f40_0 .var "write_address", 2 0;
E_000001fbeb99a1f0/0 .event negedge, v000001fbeb8a2ea0_0;
E_000001fbeb99a1f0/1 .event posedge, v000001fbeb8a2cc0_0;
E_000001fbeb99a1f0 .event/or E_000001fbeb99a1f0/0, E_000001fbeb99a1f0/1;
    .scope S_000001fbeb8a2b30;
T_0 ;
    %wait E_000001fbeb99a1f0;
    %load/vec4 v000001fbeb8a2ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fbeb8c6130_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fbeb8a2d60_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000001fbeb8a2d60_0;
    %parti/s 3, 4, 4;
    %store/vec4 v000001fbeb8a2f40_0, 0, 3;
    %load/vec4 v000001fbeb8a2d60_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001fbeb8a2e00_0, 0, 4;
    %load/vec4 v000001fbeb8a2f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %jmp T_0.12;
T_0.4 ;
    %load/vec4 v000001fbeb8a2e00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fbeb8c6130_0, 4, 4;
    %jmp T_0.12;
T_0.5 ;
    %load/vec4 v000001fbeb8a2e00_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fbeb8c6130_0, 4, 4;
    %jmp T_0.12;
T_0.6 ;
    %load/vec4 v000001fbeb8a2e00_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fbeb8c6130_0, 4, 4;
    %jmp T_0.12;
T_0.7 ;
    %load/vec4 v000001fbeb8a2e00_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fbeb8c6130_0, 4, 4;
    %jmp T_0.12;
T_0.8 ;
    %load/vec4 v000001fbeb8a2e00_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fbeb8c6130_0, 4, 4;
    %jmp T_0.12;
T_0.9 ;
    %load/vec4 v000001fbeb8a2e00_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fbeb8c6130_0, 4, 4;
    %jmp T_0.12;
T_0.10 ;
    %load/vec4 v000001fbeb8a2e00_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fbeb8c6130_0, 4, 4;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v000001fbeb8a2e00_0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fbeb8c6130_0, 4, 4;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fbeb8d75e0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000001fbeb8d2da0_0;
    %inv;
    %store/vec4 v000001fbeb8d2da0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fbeb8d75e0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbeb8d2da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbeb8d2f80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fbeb8d2ee0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fbeb8d2f80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fbeb8d2ee0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v000001fbeb8d2ee0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 34, 0, 8;
    %store/vec4 v000001fbeb8d2ee0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v000001fbeb8d2ee0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 68, 0, 8;
    %store/vec4 v000001fbeb8d2ee0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000001fbeb8d2ee0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 102, 0, 8;
    %store/vec4 v000001fbeb8d2ee0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 119, 0, 8;
    %store/vec4 v000001fbeb8d2ee0_0, 0, 8;
    %delay 10, 0;
    %delay 10, 0;
    %vpi_call/w 3 43 "$display", "Final configuration: %h", v000001fbeb8d2e40_0 {0 0 0};
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\src\tb\tb_config_manager.v";
    ".\src\config_manager.v";
