// Seed: 4181561553
module module_0 (
    output uwire id_0,
    input wire id_1,
    input wand id_2,
    input wand id_3,
    input tri1 id_4,
    input tri id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wand id_8,
    input tri0 id_9,
    input wand id_10,
    output tri1 id_11,
    input tri1 id_12,
    input tri0 id_13,
    output wand id_14,
    output uwire id_15,
    output supply1 id_16,
    output wand id_17,
    input supply0 id_18
);
  wire id_20;
  assign id_17 = id_12;
  wire id_21;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input uwire id_5,
    output tri1 id_6,
    input tri1 id_7,
    input uwire id_8,
    output tri id_9,
    input wand id_10
    , id_35,
    output supply0 id_11,
    input wand id_12,
    output tri0 id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri id_16,
    input uwire id_17,
    output supply0 id_18,
    output wor id_19,
    input wire id_20,
    output supply0 id_21,
    input wand id_22,
    output wire id_23,
    input wire id_24
    , id_36,
    output wor id_25,
    output uwire id_26,
    input uwire id_27,
    input wand id_28,
    output tri0 id_29
    , id_37,
    output wire id_30,
    input wor id_31,
    input uwire id_32,
    input tri id_33
);
  wire id_38;
  module_0(
      id_6,
      id_28,
      id_17,
      id_8,
      id_10,
      id_15,
      id_8,
      id_16,
      id_15,
      id_12,
      id_16,
      id_19,
      id_33,
      id_12,
      id_29,
      id_23,
      id_26,
      id_25,
      id_8
  );
endmodule
