#include "cdrom/cdrom.hpp"

#include <cassert>
#include "utility.hpp"


uint8_t cdrom_t::io_read_port_0() {
  return uint8_t(
    (index                     << 0) |
//  (xa_adpcm.has_data()       << 2) |
    (parameter_fifo.is_empty() << 3) |
    (parameter_fifo.has_room() << 4) |
    (response_fifo.has_data()  << 5) |
    (data_fifo.has_data()      << 6) |
    (busy                      << 7)
  );
}


uint8_t cdrom_t::io_read_port_1() {
  return response_fifo.read();
}


uint8_t cdrom_t::io_read_port_2() {
  return data_fifo.read();
}


uint8_t cdrom_t::io_read_port_3() {
  switch (index & 1) {
    case 0: return uint8_t(0xe0 | interrupt_enable);
    case 1: return uint8_t(0xe0 | interrupt_request);
  }

  return 0;
}


uint32_t cdrom_t::io_read_byte(uint32_t address) {
  switch (address) {
    case 0x1f801800: return io_read_port_0();
    case 0x1f801801: return io_read_port_1();
    case 0x1f801802: return io_read_port_2();
    case 0x1f801803: return io_read_port_3();
  }

  return memory_component_t::io_read_byte(address);
}


uint32_t cdrom_t::io_read_word(uint32_t address) {
  if (address == 0x1f801800) {
    uint8_t b0 = io_read_port_2();
    uint8_t b1 = io_read_port_2();
    uint8_t b2 = io_read_port_2();
    uint8_t b3 = io_read_port_2();

    return (b0 << 0) | (b1 << 8) | (b2 << 16) | (b3 << 24);
  }

  return memory_component_t::io_read_word(address);
}


void cdrom_t::io_write_port_0_n(uint8_t data) {
  index = data & 3;
}


void cdrom_t::io_write_port_1_0(uint8_t data) {
  command = data;
  command_unprocessed = 1;
}


void cdrom_t::io_write_port_1_1(uint8_t data) {}


void cdrom_t::io_write_port_1_2(uint8_t data) {}


void cdrom_t::io_write_port_1_3(uint8_t data) {}


void cdrom_t::io_write_port_2_0(uint8_t data) {
  parameter_fifo.write(data);
}


void cdrom_t::io_write_port_2_1(uint8_t data) {
  int32_t flags = data & 0x1f;
  interrupt_enable = flags;
}


void cdrom_t::io_write_port_2_2(uint8_t data) {}


void cdrom_t::io_write_port_2_3(uint8_t data) {}


void cdrom_t::io_write_port_3_0(uint8_t data) {
  data_fifo.clear();

  if (data & 0x80) {
    int skip = mode.read_whole_sector ? 12 : 24;
    int size = mode.read_whole_sector ? 0x924 : 0x800;

    for (int i = 0; i < size; i++) {
      data_fifo.write(data_buffer[i + skip]);
    }
  }
}


void cdrom_t::io_write_port_3_1(uint8_t data) {
  int32_t flags = data & 0x1f;
  interrupt_request &= ~flags;

  if (data & 0x40) {
    parameter_fifo.clear();
  }
}


void cdrom_t::io_write_port_3_2(uint8_t data) {}


void cdrom_t::io_write_port_3_3(uint8_t data) {}


void cdrom_t::io_write_byte(uint32_t address, uint32_t data) {
  log_cdrom("io_write_byte(0x%08x, 0x%08x)", address, data);

  switch (address) {
    case 0x1f801800:
      return io_write_port_0_n(data);

    case 0x1f801801:
      switch (index) {
        case 0: return io_write_port_1_0(data);
        case 1: return io_write_port_1_1(data);
        case 2: return io_write_port_1_2(data);
        case 3: return io_write_port_1_3(data);
      }
      break;

    case 0x1f801802:
      switch (index) {
        case 0: return io_write_port_2_0(data);
        case 1: return io_write_port_2_1(data);
        case 2: return io_write_port_2_2(data);
        case 3: return io_write_port_2_3(data);
      }
      break;

    case 0x1f801803:
      switch (index) {
        case 0: return io_write_port_3_0(data);
        case 1: return io_write_port_3_1(data);
        case 2: return io_write_port_3_2(data);
        case 3: return io_write_port_3_3(data);
      }
      break;
  }

  return memory_component_t::io_write_byte(address, data);
}
