 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 23 00:55:23 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)                    0.35       0.35 r
  U0_ALU/OUT_VALID_reg/SI (SDFFRQX2M)                     0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[8]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                     0.35       0.35 r
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_MEM/FIFO_MEM_reg[6][4]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_MEM/FIFO_MEM_reg[6][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM/FIFO_MEM_reg[6][4]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/FIFO_MEM_reg[6][4]/Q (SDFFRQX2M)
                                                          0.36       0.36 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/FIFO_MEM_reg[6][5]/SI (SDFFRHQX8M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_MEM/FIFO_MEM_reg[6][5]/CK (SDFFRHQX8M)
                                                          0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_RF/Reg_File_reg[14][2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RF/Reg_File_reg[14][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[14][2]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_RF/Reg_File_reg[14][2]/Q (SDFFRQX2M)                 0.36       0.36 r
  U0_RF/Reg_File_reg[14][3]/SI (SDFFRHQX8M)               0.00       0.36 r
  data arrival time                                                  0.36

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[14][3]/CK (SDFFRHQX8M)               0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_UART/U0_UART_RX/U0_PAR_CHK/par_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_STP_CHK/STP_ERR_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_PAR_CHK/par_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_PAR_CHK/par_reg/Q (SDFFRQX2M)     0.37       0.37 r
  U0_UART/U0_UART_RX/U0_PAR_CHK/test_so (UART_RX_PAR_CHK_test_1)
                                                          0.00       0.37 r
  U0_UART/U0_UART_RX/U0_STP_CHK/test_si (UART_RX_STP_CHK_test_1)
                                                          0.00       0.37 r
  U0_UART/U0_UART_RX/U0_STP_CHK/STP_ERR_reg/SI (SDFFRHQX8M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_STP_CHK/STP_ERR_reg/CK (SDFFRHQX8M)
                                                          0.00       0.00 r
  library hold time                                      -0.14      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_ASYNC_FIFO/Sync_r2w/ff_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[1]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[1]/Q (SDFFRQX2M)          0.34       0.34 r
  U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[1]/D (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[1]/CK (SDFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_ASYNC_FIFO/Sync_r2w/ff_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[0]/Q (SDFFRQX2M)          0.34       0.34 r
  U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[0]/D (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[0]/CK (SDFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_ASYNC_FIFO/Sync_r2w/ff_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[3]/Q (SDFFRQX2M)          0.34       0.34 r
  U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[3]/D (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[3]/CK (SDFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_ASYNC_FIFO/Sync_r2w/ff_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[2]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[2]/Q (SDFFRQX2M)          0.34       0.34 r
  U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[2]/D (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[2]/CK (SDFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_ASYNC_FIFO/Sync_w2r/ff_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[3]/Q (SDFFRQX2M)          0.34       0.34 r
  U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[3]/D (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[3]/CK (SDFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_ASYNC_FIFO/Sync_w2r/ff_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[2]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[2]/Q (SDFFRQX2M)          0.34       0.34 r
  U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[2]/D (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[2]/CK (SDFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_ASYNC_FIFO/Sync_w2r/ff_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[1]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[1]/Q (SDFFRQX2M)          0.34       0.34 r
  U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[1]/D (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[1]/CK (SDFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_ASYNC_FIFO/Sync_w2r/ff_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[0]/Q (SDFFRQX2M)          0.34       0.34 r
  U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[0]/D (SDFFRQX2M)      0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_w2r/q2_ptr_reg[0]/CK (SDFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_DATA_SYNC/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_DATA_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_reg_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_DATA_SYNC/sync_reg_reg[0]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_DATA_SYNC/sync_reg_reg[1]/D (SDFFRQX2M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/sync_reg_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.16      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_SYS_CNTRL/address_save_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CNTRL/address_save_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/address_save_reg[2]/CK (SDFFRX1M)          0.00       0.00 r
  U0_SYS_CNTRL/address_save_reg[2]/QN (SDFFRX1M)          0.30       0.30 r
  U0_SYS_CNTRL/address_save_reg[3]/SI (SDFFRX1M)          0.00       0.30 r
  data arrival time                                                  0.30

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/address_save_reg[3]/CK (SDFFRX1M)          0.00       0.00 r
  library hold time                                      -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U1_RST_SYNC/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_MUX/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RST_SYNC/sync_reg_reg[1]/CK (SDFFRQX1M)              0.00       0.00 r
  U1_RST_SYNC/sync_reg_reg[1]/Q (SDFFRQX1M)               0.38       0.38 r
  U1_RST_SYNC/SYNC_RST (RST_SYNC_NUM_STAGES2_test_1)      0.00       0.38 r
  U0_UART/test_si2 (UART_DATA_WIDTH8_test_1)              0.00       0.38 r
  U0_UART/U0_UART_TX/test_si2 (UART_TX_test_1)            0.00       0.38 r
  U0_UART/U0_UART_TX/U0_MUX/test_si (UART_TX_MUX_test_1)
                                                          0.00       0.38 r
  U0_UART/U0_UART_TX/U0_MUX/TX_OUT_reg/SI (SDFFRHQX8M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_MUX/TX_OUT_reg/CK (SDFFRHQX8M)
                                                          0.00       0.00 r
  library hold time                                      -0.14      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_ASYNC_FIFO/Sync_r2w/ff_reg[3]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[3]/Q (SDFFRQX2M)          0.34       0.34 r
  U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[0]/SI (SDFFRQX2M)     0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/q2_ptr_reg[0]/CK (SDFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_ASYNC_FIFO/Sync_r2w/ff_reg[2]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_r2w/ff_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[2]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[2]/Q (SDFFRQX2M)          0.34       0.34 r
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[3]/SI (SDFFRQX2M)         0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_ASYNC_FIFO/Sync_r2w/ff_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_r2w/ff_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[1]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[1]/Q (SDFFRQX2M)          0.34       0.34 r
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[2]/SI (SDFFRQX2M)         0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[2]/CK (SDFFRQX2M)         0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_ASYNC_FIFO/Sync_r2w/ff_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_r2w/ff_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[0]/Q (SDFFRQX2M)          0.34       0.34 r
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[1]/SI (SDFFRQX2M)         0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_r2w/ff_reg[1]/CK (SDFFRQX2M)         0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_ASYNC_FIFO/Sync_w2r/ff_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_w2r/ff_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[1]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[1]/Q (SDFFRQX2M)          0.34       0.34 r
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[2]/SI (SDFFRQX2M)         0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[2]/CK (SDFFRQX2M)         0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_ASYNC_FIFO/Sync_w2r/ff_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ASYNC_FIFO/Sync_w2r/ff_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[0]/Q (SDFFRQX2M)          0.34       0.34 r
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[1]/SI (SDFFRQX2M)         0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/Sync_w2r/ff_reg[1]/CK (SDFFRQX2M)         0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


1
