// Seed: 1187415952
module module_0;
  wire id_1;
  assign id_2 = id_2;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always_ff if (-1) forever id_8 <= id_6;
  module_0 modCall_1 ();
  id_11 :
  assert property (@(posedge -1'b0) id_4) id_3 = id_3 & id_10[1];
endmodule
