{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.733713",
   "Default View_TopLeft":"-125,-249",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port QSFP_TX -pg 1 -lvl 6 -x 1700 -y 60 -defaultsOSRD
preplace port QSFP_RX -pg 1 -lvl 6 -x 1700 -y 80 -defaultsOSRD -right
preplace port GPIO_LED -pg 1 -lvl 6 -x 1700 -y 290 -defaultsOSRD
preplace port GPIO_SW -pg 1 -lvl 6 -x 1700 -y 310 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port port-id_sys_resetn -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port port-id_qsfp_clock -pg 1 -lvl 0 -x 0 -y 390 -defaultsOSRD
preplace inst clock_and_reset -pg 1 -lvl 1 -x 180 -y 130 -swap {0 1 4 3 5 2} -defaultsOSRD -pinDir ext_clock left -pinY ext_clock 0L -pinDir ext_resetn left -pinY ext_resetn 20L -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 180R -pinDir sysclock right -pinY sysclock 20R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 200R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 0R
preplace inst demonstration_slave -pg 1 -lvl 5 -x 1500 -y 290 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir GPIO2 right -pinY GPIO2 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 160L
preplace inst system_interconnect -pg 1 -lvl 2 -x 500 -y 190 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 45 42 43 41 44} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 0R -pinDir M00_AXI right -pinY M00_AXI 100R -pinDir ACLK left -pinY ACLK 0L -pinDir ARESETN left -pinY ARESETN 140L -pinDir S00_ACLK right -pinY S00_ACLK 120R -pinDir S00_ARESETN right -pinY S00_ARESETN 140R -pinDir M00_ACLK left -pinY M00_ACLK 20L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace inst reset_inverter -pg 1 -lvl 4 -x 1130 -y 140 -defaultsOSRD -pinBusDir Op1 right -pinBusY Op1 0R -pinBusDir Res left -pinBusY Res 90L
preplace inst aurora_lite -pg 1 -lvl 5 -x 1500 -y 60 -swap {5 1 2 3 4 0 6 7 8 9 10 11 12 13 14 15 16 17 18 19 22 23 21 20} -defaultsOSRD -pinDir GT_SERIAL_RX right -pinY GT_SERIAL_RX 20R -pinDir GT_SERIAL_TX right -pinY GT_SERIAL_TX 0R -pinDir USER_DATA_M_AXIS_RX left -pinY USER_DATA_M_AXIS_RX 0L -pinDir USER_DATA_S_AXIS_TX left -pinY USER_DATA_S_AXIS_TX 20L -pinDir qsfp_clock left -pinY qsfp_clock 120L -pinDir user_clk_out left -pinY user_clk_out 140L -pinDir reset_pb left -pinY reset_pb 100L -pinDir sys_reset_out left -pinY sys_reset_out 80L
preplace inst aximm_stream_server -pg 1 -lvl 3 -x 850 -y 60 -defaultsOSRD -pinDir AXIS_RX right -pinY AXIS_RX 0R -pinDir AXIS_TX right -pinY AXIS_TX 20R -pinDir M_AXI left -pinY M_AXI 130L -pinDir clk left -pinY clk 150L -pinDir resetn left -pinY resetn 170L
preplace netloc ARESETN_1 1 1 1 N 330
preplace netloc aurora_lite_sys_reset_out 1 4 1 N 140
preplace netloc aurora_lite_user_clk_out 1 2 3 700 430 NJ 430 1320
preplace netloc clock_and_reset_peripheral_aresetn 1 1 4 340 450 NJ 450 NJ 450 N
preplace netloc clock_and_reset_peripheral_reset 1 1 4 N 130 680J 330 NJ 330 1280
preplace netloc clock_and_reset_sysclock 1 1 4 340 110 720J 310 NJ 310 N
preplace netloc ext_reset_in_0_1 1 0 1 NJ 150
preplace netloc qsfp_clock_1 1 0 5 NJ 390 N 390 NJ 390 NJ 390 1300
preplace netloc reset_inverter_Res 1 2 2 660 410 980
preplace netloc slowest_sync_clk_0_1 1 0 1 NJ 130
preplace netloc Conn3 1 5 1 NJ 290
preplace netloc Conn4 1 5 1 NJ 310
preplace netloc QSFP_RX_1 1 5 1 N 80
preplace netloc S00_AXI_1 1 2 1 N 190
preplace netloc USER_DATA_S_AXIS_TX_1 1 3 2 N 80 NJ
preplace netloc aurora_lite_0_GT_SERIAL_TX 1 5 1 NJ 60
preplace netloc aurora_lite_USER_DATA_M_AXIS_RX 1 3 2 N 60 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 3 N 290 N 290 NJ
preplace cgraphic comment_2 place top -173 -143 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_1 place bot -110 57 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_0 place top -172 -169 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 180 500 850 1130 1500 1700
pagesize -pg 1 -db -bbox -sgen -130 0 1820 510
",
   "No Loops_ScaleFactor":"0.729938",
   "No Loops_TopLeft":"-125,-234",
   "comment_0":"This 'aurora_lite' simulates a XIlinx Aurora IP
core.   It contains the same basic signals that
an Aurora does, and with the same names.

In a real Aurora, the GT_SERIAL_<RX|TX> lines
are multi-gigabit tranceivers.   Here, they are
AXI streams. ",
   "comment_1":"In this demonstration, the
'demonstration_slave' serves
as the target for AXI read/write
transactions originating from
the other system",
   "comment_2":"When the 'aximm_stream_client' on the 
other board is the target of AXI read/
write transactions, those AXI transactions
are actually carried out here, by the 
'aximm_stream_server'",
   "commentid":"comment_0|comment_1|comment_2|",
   "fillcolor_comment_0":"",
   "fillcolor_comment_1":"",
   "fillcolor_comment_2":"",
   "font_comment_0":"13",
   "font_comment_1":"13",
   "font_comment_2":"13",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port QSFP_TX -pg 1 -lvl 6 -x 1570 -y 300 -defaultsOSRD
preplace port QSFP_RX -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port GPIO_LED -pg 1 -lvl 6 -x 1570 -y 170 -defaultsOSRD
preplace port GPIO_SW -pg 1 -lvl 6 -x 1570 -y 190 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace port port-id_sys_resetn -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace port port-id_qsfp_clock -pg 1 -lvl 0 -x 0 -y 470 -defaultsOSRD
preplace inst clock_and_reset -pg 1 -lvl 1 -x 180 -y 390 -defaultsOSRD
preplace inst demonstration_slave -pg 1 -lvl 5 -x 1440 -y 180 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 4 -x 1180 -y 160 -defaultsOSRD
preplace inst reset_inverter -pg 1 -lvl 2 -x 560 -y 110 -defaultsOSRD
preplace inst aurora_lite -pg 1 -lvl 2 -x 560 -y 330 -defaultsOSRD
preplace inst aximm_stream_server -pg 1 -lvl 3 -x 890 -y 90 -defaultsOSRD
preplace netloc ARESETN_1 1 1 3 350 10 NJ 10 1020J
preplace netloc aurora_lite_sys_reset_out 1 1 2 370 240 740
preplace netloc aurora_lite_user_clk_out 1 2 2 770 180 1020J
preplace netloc clock_and_reset_peripheral_aresetn 1 1 4 340J 220 NJ 220 1010 290 1330J
preplace netloc clock_and_reset_peripheral_reset 1 1 1 380 360n
preplace netloc clock_and_reset_sysclock 1 1 4 360J 230 NJ 230 1030 280 1320J
preplace netloc ext_reset_in_0_1 1 0 1 NJ 400
preplace netloc qsfp_clock_1 1 0 2 NJ 470 370J
preplace netloc reset_inverter_Res 1 2 2 760 190 1040J
preplace netloc slowest_sync_clk_0_1 1 0 1 NJ 380
preplace netloc Conn3 1 5 1 NJ 170
preplace netloc Conn4 1 5 1 NJ 190
preplace netloc QSFP_RX_1 1 0 2 NJ 300 NJ
preplace netloc S00_AXI_1 1 3 1 N 100
preplace netloc USER_DATA_S_AXIS_TX_1 1 1 3 380 170 NJ 170 1010
preplace netloc aurora_lite_0_GT_SERIAL_TX 1 2 4 NJ 300 NJ 300 NJ 300 NJ
preplace netloc aurora_lite_USER_DATA_M_AXIS_RX 1 2 1 750 70n
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 N 160
levelinfo -pg 1 0 180 560 890 1180 1440 1570
pagesize -pg 1 -db -bbox -sgen -120 0 1680 490
",
   "linecolor_comment_0":"",
   "linecolor_comment_1":"",
   "linecolor_comment_2":"",
   "linktoobj_comment_0":"/ecd_board/aurora_lite",
   "linktoobj_comment_1":"/ecd_board/demonstration_slave",
   "linktoobj_comment_2":"/ecd_board/aximm_stream_server",
   "linktotype_comment_0":"bd_cell",
   "linktotype_comment_1":"bd_cell",
   "linktotype_comment_2":"bd_cell",
   "textcolor_comment_0":"",
   "textcolor_comment_1":"",
   "textcolor_comment_2":""
}
0
{
   "/ecd_board/aurora_lite/comment_54":"comment_0",
   "/ecd_board/aximm_stream_server/comment_56":"comment_2",
   "/ecd_board/demonstration_slave/comment_55":"comment_1"
}