/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_SDS_EQ_10_H__
#define BCHP_SDS_EQ_10_H__

/***************************************************************************
 *SDS_EQ_10 - SDS Equalizer Register Set
 ***************************************************************************/
#define BCHP_SDS_EQ_10_EQMISCCTL                 0x04a00200 /* Equalizer Misc Control Register (Formerly,EQMISC,EQBLND,EQMODE) */
#define BCHP_SDS_EQ_10_EQFFECTL                  0x04a00204 /* Equalizer FFE Control Register (Formerly,EQMU,EQFFE3,EQFFE2,EQFFE1) */
#define BCHP_SDS_EQ_10_EQCFAD                    0x04a00208 /* Equalizer FFE Coefficients Control Register */
#define BCHP_SDS_EQ_10_EQFRZCTL                  0x04a0020c /* Equalizer FFE Freeze Control Register (Formerly,EQFRZ3,EQFRZ2,EQFRZ1) */
#define BCHP_SDS_EQ_10_F0B                       0x04a00210 /* FFE Coefficient Read/Write */
#define BCHP_SDS_EQ_10_HD8PSK1                   0x04a00214 /* 8psk hard decision level 1 and cos(22.5deg) values */
#define BCHP_SDS_EQ_10_HD8PSK2                   0x04a00218 /* 8psk hard decision level 2 and sin(22.5deg) values */
#define BCHP_SDS_EQ_10_HDQPSK                    0x04a0021c /* QPSK hard decision level */
#define BCHP_SDS_EQ_10_HD16QAM                   0x04a00220 /* 16QAM hard decision levels */
#define BCHP_SDS_EQ_10_CMA                       0x04a00224 /* CMA modulus values */
#define BCHP_SDS_EQ_10_CMATH                     0x04a00228 /* CMA Threshold */
#define BCHP_SDS_EQ_10_VLCTL                     0x04a00230 /* Viterbi Loading Control Register (Formerly,VLCTL3,VLCTL2,VLCTL1) */
#define BCHP_SDS_EQ_10_VLCI                      0x04a00234 /* VLC I-rail Gain */
#define BCHP_SDS_EQ_10_VLCQ                      0x04a00238 /* VLC Q-rail Gain */
#define BCHP_SDS_EQ_10_VCOS                      0x04a0023c /* VLC 8PSK and QPSK levels */
#define BCHP_SDS_EQ_10_TSFT                      0x04a00240 /* VLC Advanced FEC Soft Decisions */
#define BCHP_SDS_EQ_10_EQSFT                     0x04a00244 /* EQ Soft Decisions */
#define BCHP_SDS_EQ_10_PILOTCTL                  0x04a0024c /* Pilot Control */
#define BCHP_SDS_EQ_10_PLDCTL                    0x04a00250 /* PLDCTL */
#define BCHP_SDS_EQ_10_HDRD                      0x04a00260 /* HP Header Symbol I,Q */
#define BCHP_SDS_EQ_10_HDRA                      0x04a00264 /* HP Header Symbol Memory Address */
#define BCHP_SDS_EQ_10_XSEED                     0x04a0026c /* Physical Layer Descrambler Seed */
#define BCHP_SDS_EQ_10_XTAP1                     0x04a00270 /* Physical Layer Descrambler x1 */
#define BCHP_SDS_EQ_10_XTAP2                     0x04a00274 /* Physical Layer Descrambler x2 */
#define BCHP_SDS_EQ_10_LUPD                      0x04a00278 /* Carrier loop PD loop-up-table memory read/write data */
#define BCHP_SDS_EQ_10_LUPA                      0x04a0027c /* Carrier loop PD loop-up-table memory read/write address */
#define BCHP_SDS_EQ_10_SDSLEN                    0x04a00280 /* Soft Decision Signature Analyzer Symbol Length */
#define BCHP_SDS_EQ_10_SDSIG                     0x04a00284 /* Soft Decision Signature Analyzer Output */
#define BCHP_SDS_EQ_10_MGAIND                    0x04a00288 /* MODCOD Gain Table read/write data */
#define BCHP_SDS_EQ_10_MGAINA                    0x04a0028c /* MODCOD Gain Table read/write address */

#endif /* #ifndef BCHP_SDS_EQ_10_H__ */

/* End of File */
