// Seed: 2034371578
module module_0 #(
    parameter id_1 = 32'd32
);
  parameter id_1 = 1;
  wire [-1 : id_1] id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd56
) (
    input  uwire id_0,
    output uwire id_1,
    output wire  id_2,
    input  wand  _id_3,
    output tri   id_4
);
  wire [$realtime : id_3] id_6;
  assign id_2 = id_3;
  logic id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_3 = 32'd4
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  output logic [7:0] id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_1;
  assign id_2[id_3] = 1;
endmodule
