
BMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c35c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000060c  0800c530  0800c530  0001c530  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cb3c  0800cb3c  000225b4  2**0
                  CONTENTS
  4 .ARM          00000008  0800cb3c  0800cb3c  0001cb3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cb44  0800cb44  000225b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cb44  0800cb44  0001cb44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cb48  0800cb48  0001cb48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000025b4  20000000  0800cb4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000554  200025b4  0800f100  000225b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002b08  0800f100  00022b08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000225b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c0a6  00000000  00000000  000225e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ccb  00000000  00000000  0003e68a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001848  00000000  00000000  00042358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000016a8  00000000  00000000  00043ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028207  00000000  00000000  00045248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001eab8  00000000  00000000  0006d44f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e584f  00000000  00000000  0008bf07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00171756  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007744  00000000  00000000  001717a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200025b4 	.word	0x200025b4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c514 	.word	0x0800c514

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200025b8 	.word	0x200025b8
 800020c:	0800c514 	.word	0x0800c514

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cdc:	f000 b974 	b.w	8000fc8 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	468e      	mov	lr, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14d      	bne.n	8000da2 <__udivmoddi4+0xaa>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4694      	mov	ip, r2
 8000d0a:	d969      	bls.n	8000de0 <__udivmoddi4+0xe8>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b152      	cbz	r2, 8000d28 <__udivmoddi4+0x30>
 8000d12:	fa01 f302 	lsl.w	r3, r1, r2
 8000d16:	f1c2 0120 	rsb	r1, r2, #32
 8000d1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d22:	ea41 0e03 	orr.w	lr, r1, r3
 8000d26:	4094      	lsls	r4, r2
 8000d28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d2c:	0c21      	lsrs	r1, r4, #16
 8000d2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d32:	fa1f f78c 	uxth.w	r7, ip
 8000d36:	fb08 e316 	mls	r3, r8, r6, lr
 8000d3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d3e:	fb06 f107 	mul.w	r1, r6, r7
 8000d42:	4299      	cmp	r1, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x64>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d4e:	f080 811f 	bcs.w	8000f90 <__udivmoddi4+0x298>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 811c 	bls.w	8000f90 <__udivmoddi4+0x298>
 8000d58:	3e02      	subs	r6, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1a5b      	subs	r3, r3, r1
 8000d5e:	b2a4      	uxth	r4, r4
 8000d60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d64:	fb08 3310 	mls	r3, r8, r0, r3
 8000d68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d6c:	fb00 f707 	mul.w	r7, r0, r7
 8000d70:	42a7      	cmp	r7, r4
 8000d72:	d90a      	bls.n	8000d8a <__udivmoddi4+0x92>
 8000d74:	eb1c 0404 	adds.w	r4, ip, r4
 8000d78:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d7c:	f080 810a 	bcs.w	8000f94 <__udivmoddi4+0x29c>
 8000d80:	42a7      	cmp	r7, r4
 8000d82:	f240 8107 	bls.w	8000f94 <__udivmoddi4+0x29c>
 8000d86:	4464      	add	r4, ip
 8000d88:	3802      	subs	r0, #2
 8000d8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d8e:	1be4      	subs	r4, r4, r7
 8000d90:	2600      	movs	r6, #0
 8000d92:	b11d      	cbz	r5, 8000d9c <__udivmoddi4+0xa4>
 8000d94:	40d4      	lsrs	r4, r2
 8000d96:	2300      	movs	r3, #0
 8000d98:	e9c5 4300 	strd	r4, r3, [r5]
 8000d9c:	4631      	mov	r1, r6
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d909      	bls.n	8000dba <__udivmoddi4+0xc2>
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	f000 80ef 	beq.w	8000f8a <__udivmoddi4+0x292>
 8000dac:	2600      	movs	r6, #0
 8000dae:	e9c5 0100 	strd	r0, r1, [r5]
 8000db2:	4630      	mov	r0, r6
 8000db4:	4631      	mov	r1, r6
 8000db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dba:	fab3 f683 	clz	r6, r3
 8000dbe:	2e00      	cmp	r6, #0
 8000dc0:	d14a      	bne.n	8000e58 <__udivmoddi4+0x160>
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d302      	bcc.n	8000dcc <__udivmoddi4+0xd4>
 8000dc6:	4282      	cmp	r2, r0
 8000dc8:	f200 80f9 	bhi.w	8000fbe <__udivmoddi4+0x2c6>
 8000dcc:	1a84      	subs	r4, r0, r2
 8000dce:	eb61 0303 	sbc.w	r3, r1, r3
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	469e      	mov	lr, r3
 8000dd6:	2d00      	cmp	r5, #0
 8000dd8:	d0e0      	beq.n	8000d9c <__udivmoddi4+0xa4>
 8000dda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dde:	e7dd      	b.n	8000d9c <__udivmoddi4+0xa4>
 8000de0:	b902      	cbnz	r2, 8000de4 <__udivmoddi4+0xec>
 8000de2:	deff      	udf	#255	; 0xff
 8000de4:	fab2 f282 	clz	r2, r2
 8000de8:	2a00      	cmp	r2, #0
 8000dea:	f040 8092 	bne.w	8000f12 <__udivmoddi4+0x21a>
 8000dee:	eba1 010c 	sub.w	r1, r1, ip
 8000df2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df6:	fa1f fe8c 	uxth.w	lr, ip
 8000dfa:	2601      	movs	r6, #1
 8000dfc:	0c20      	lsrs	r0, r4, #16
 8000dfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e02:	fb07 1113 	mls	r1, r7, r3, r1
 8000e06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0a:	fb0e f003 	mul.w	r0, lr, r3
 8000e0e:	4288      	cmp	r0, r1
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x12c>
 8000e12:	eb1c 0101 	adds.w	r1, ip, r1
 8000e16:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x12a>
 8000e1c:	4288      	cmp	r0, r1
 8000e1e:	f200 80cb 	bhi.w	8000fb8 <__udivmoddi4+0x2c0>
 8000e22:	4643      	mov	r3, r8
 8000e24:	1a09      	subs	r1, r1, r0
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e34:	fb0e fe00 	mul.w	lr, lr, r0
 8000e38:	45a6      	cmp	lr, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x156>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e44:	d202      	bcs.n	8000e4c <__udivmoddi4+0x154>
 8000e46:	45a6      	cmp	lr, r4
 8000e48:	f200 80bb 	bhi.w	8000fc2 <__udivmoddi4+0x2ca>
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	eba4 040e 	sub.w	r4, r4, lr
 8000e52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e56:	e79c      	b.n	8000d92 <__udivmoddi4+0x9a>
 8000e58:	f1c6 0720 	rsb	r7, r6, #32
 8000e5c:	40b3      	lsls	r3, r6
 8000e5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e66:	fa20 f407 	lsr.w	r4, r0, r7
 8000e6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6e:	431c      	orrs	r4, r3
 8000e70:	40f9      	lsrs	r1, r7
 8000e72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e76:	fa00 f306 	lsl.w	r3, r0, r6
 8000e7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e7e:	0c20      	lsrs	r0, r4, #16
 8000e80:	fa1f fe8c 	uxth.w	lr, ip
 8000e84:	fb09 1118 	mls	r1, r9, r8, r1
 8000e88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e90:	4288      	cmp	r0, r1
 8000e92:	fa02 f206 	lsl.w	r2, r2, r6
 8000e96:	d90b      	bls.n	8000eb0 <__udivmoddi4+0x1b8>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ea0:	f080 8088 	bcs.w	8000fb4 <__udivmoddi4+0x2bc>
 8000ea4:	4288      	cmp	r0, r1
 8000ea6:	f240 8085 	bls.w	8000fb4 <__udivmoddi4+0x2bc>
 8000eaa:	f1a8 0802 	sub.w	r8, r8, #2
 8000eae:	4461      	add	r1, ip
 8000eb0:	1a09      	subs	r1, r1, r0
 8000eb2:	b2a4      	uxth	r4, r4
 8000eb4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000eb8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ebc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ec0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ec4:	458e      	cmp	lr, r1
 8000ec6:	d908      	bls.n	8000eda <__udivmoddi4+0x1e2>
 8000ec8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ecc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000ed0:	d26c      	bcs.n	8000fac <__udivmoddi4+0x2b4>
 8000ed2:	458e      	cmp	lr, r1
 8000ed4:	d96a      	bls.n	8000fac <__udivmoddi4+0x2b4>
 8000ed6:	3802      	subs	r0, #2
 8000ed8:	4461      	add	r1, ip
 8000eda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ede:	fba0 9402 	umull	r9, r4, r0, r2
 8000ee2:	eba1 010e 	sub.w	r1, r1, lr
 8000ee6:	42a1      	cmp	r1, r4
 8000ee8:	46c8      	mov	r8, r9
 8000eea:	46a6      	mov	lr, r4
 8000eec:	d356      	bcc.n	8000f9c <__udivmoddi4+0x2a4>
 8000eee:	d053      	beq.n	8000f98 <__udivmoddi4+0x2a0>
 8000ef0:	b15d      	cbz	r5, 8000f0a <__udivmoddi4+0x212>
 8000ef2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ef6:	eb61 010e 	sbc.w	r1, r1, lr
 8000efa:	fa01 f707 	lsl.w	r7, r1, r7
 8000efe:	fa22 f306 	lsr.w	r3, r2, r6
 8000f02:	40f1      	lsrs	r1, r6
 8000f04:	431f      	orrs	r7, r3
 8000f06:	e9c5 7100 	strd	r7, r1, [r5]
 8000f0a:	2600      	movs	r6, #0
 8000f0c:	4631      	mov	r1, r6
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	f1c2 0320 	rsb	r3, r2, #32
 8000f16:	40d8      	lsrs	r0, r3
 8000f18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f20:	4091      	lsls	r1, r2
 8000f22:	4301      	orrs	r1, r0
 8000f24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f28:	fa1f fe8c 	uxth.w	lr, ip
 8000f2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f30:	fb07 3610 	mls	r6, r7, r0, r3
 8000f34:	0c0b      	lsrs	r3, r1, #16
 8000f36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f3e:	429e      	cmp	r6, r3
 8000f40:	fa04 f402 	lsl.w	r4, r4, r2
 8000f44:	d908      	bls.n	8000f58 <__udivmoddi4+0x260>
 8000f46:	eb1c 0303 	adds.w	r3, ip, r3
 8000f4a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f4e:	d22f      	bcs.n	8000fb0 <__udivmoddi4+0x2b8>
 8000f50:	429e      	cmp	r6, r3
 8000f52:	d92d      	bls.n	8000fb0 <__udivmoddi4+0x2b8>
 8000f54:	3802      	subs	r0, #2
 8000f56:	4463      	add	r3, ip
 8000f58:	1b9b      	subs	r3, r3, r6
 8000f5a:	b289      	uxth	r1, r1
 8000f5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f60:	fb07 3316 	mls	r3, r7, r6, r3
 8000f64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f68:	fb06 f30e 	mul.w	r3, r6, lr
 8000f6c:	428b      	cmp	r3, r1
 8000f6e:	d908      	bls.n	8000f82 <__udivmoddi4+0x28a>
 8000f70:	eb1c 0101 	adds.w	r1, ip, r1
 8000f74:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f78:	d216      	bcs.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f7a:	428b      	cmp	r3, r1
 8000f7c:	d914      	bls.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f7e:	3e02      	subs	r6, #2
 8000f80:	4461      	add	r1, ip
 8000f82:	1ac9      	subs	r1, r1, r3
 8000f84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f88:	e738      	b.n	8000dfc <__udivmoddi4+0x104>
 8000f8a:	462e      	mov	r6, r5
 8000f8c:	4628      	mov	r0, r5
 8000f8e:	e705      	b.n	8000d9c <__udivmoddi4+0xa4>
 8000f90:	4606      	mov	r6, r0
 8000f92:	e6e3      	b.n	8000d5c <__udivmoddi4+0x64>
 8000f94:	4618      	mov	r0, r3
 8000f96:	e6f8      	b.n	8000d8a <__udivmoddi4+0x92>
 8000f98:	454b      	cmp	r3, r9
 8000f9a:	d2a9      	bcs.n	8000ef0 <__udivmoddi4+0x1f8>
 8000f9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fa4:	3801      	subs	r0, #1
 8000fa6:	e7a3      	b.n	8000ef0 <__udivmoddi4+0x1f8>
 8000fa8:	4646      	mov	r6, r8
 8000faa:	e7ea      	b.n	8000f82 <__udivmoddi4+0x28a>
 8000fac:	4620      	mov	r0, r4
 8000fae:	e794      	b.n	8000eda <__udivmoddi4+0x1e2>
 8000fb0:	4640      	mov	r0, r8
 8000fb2:	e7d1      	b.n	8000f58 <__udivmoddi4+0x260>
 8000fb4:	46d0      	mov	r8, sl
 8000fb6:	e77b      	b.n	8000eb0 <__udivmoddi4+0x1b8>
 8000fb8:	3b02      	subs	r3, #2
 8000fba:	4461      	add	r1, ip
 8000fbc:	e732      	b.n	8000e24 <__udivmoddi4+0x12c>
 8000fbe:	4630      	mov	r0, r6
 8000fc0:	e709      	b.n	8000dd6 <__udivmoddi4+0xde>
 8000fc2:	4464      	add	r4, ip
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	e742      	b.n	8000e4e <__udivmoddi4+0x156>

08000fc8 <__aeabi_idiv0>:
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop

08000fcc <FEB_BMS_Precharge_Open>:
extern CAN_HandleTypeDef hcan1;
extern UART_HandleTypeDef huart2;

// ********************************** Functions **********************************

void FEB_BMS_Precharge_Open(void) {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	2104      	movs	r1, #4
 8000fd4:	4802      	ldr	r0, [pc, #8]	; (8000fe0 <FEB_BMS_Precharge_Open+0x14>)
 8000fd6:	f005 fc79 	bl	80068cc <HAL_GPIO_WritePin>
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	40020800 	.word	0x40020800

08000fe4 <FEB_BMS_Precharge_Close>:

void FEB_BMS_Precharge_Close(void) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8000fe8:	2201      	movs	r2, #1
 8000fea:	2104      	movs	r1, #4
 8000fec:	4802      	ldr	r0, [pc, #8]	; (8000ff8 <FEB_BMS_Precharge_Close+0x14>)
 8000fee:	f005 fc6d 	bl	80068cc <HAL_GPIO_WritePin>
}
 8000ff2:	bf00      	nop
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40020800 	.word	0x40020800

08000ffc <FEB_BMS_Shutdown_Startup>:
extern CAN_HandleTypeDef hcan1;
extern UART_HandleTypeDef huart2;

// ********************************** Functions **********************************

void FEB_BMS_Shutdown_Startup(void) {
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001000:	2201      	movs	r2, #1
 8001002:	2102      	movs	r1, #2
 8001004:	4802      	ldr	r0, [pc, #8]	; (8001010 <FEB_BMS_Shutdown_Startup+0x14>)
 8001006:	f005 fc61 	bl	80068cc <HAL_GPIO_WritePin>
}
 800100a:	bf00      	nop
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	40020800 	.word	0x40020800

08001014 <FEB_BMS_Shutdown_Initiate>:

void FEB_BMS_Shutdown_Initiate(void) {
 8001014:	b580      	push	{r7, lr}
 8001016:	b0a0      	sub	sp, #128	; 0x80
 8001018:	af00      	add	r7, sp, #0
	// Shutdown Circuit
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 800101a:	2200      	movs	r2, #0
 800101c:	2102      	movs	r1, #2
 800101e:	480a      	ldr	r0, [pc, #40]	; (8001048 <FEB_BMS_Shutdown_Initiate+0x34>)
 8001020:	f005 fc54 	bl	80068cc <HAL_GPIO_WritePin>

	// Broadcast Message
	char str[128];
	sprintf(str, "Shutdown!\n");
 8001024:	463b      	mov	r3, r7
 8001026:	4909      	ldr	r1, [pc, #36]	; (800104c <FEB_BMS_Shutdown_Initiate+0x38>)
 8001028:	4618      	mov	r0, r3
 800102a:	f009 f899 	bl	800a160 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 100);
 800102e:	463b      	mov	r3, r7
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff f8ed 	bl	8000210 <strlen>
 8001036:	4603      	mov	r3, r0
 8001038:	b29a      	uxth	r2, r3
 800103a:	4639      	mov	r1, r7
 800103c:	2364      	movs	r3, #100	; 0x64
 800103e:	4804      	ldr	r0, [pc, #16]	; (8001050 <FEB_BMS_Shutdown_Initiate+0x3c>)
 8001040:	f007 ff7d 	bl	8008f3e <HAL_UART_Transmit>
	if (FEB_LTC6811_Balance_Cells_State == 1) {
		FEB_LTC6811_Clear_Balance_Cells();
	}

	// Do nothing
	while (1) {}
 8001044:	e7fe      	b.n	8001044 <FEB_BMS_Shutdown_Initiate+0x30>
 8001046:	bf00      	nop
 8001048:	40020800 	.word	0x40020800
 800104c:	0800c530 	.word	0x0800c530
 8001050:	20002aa8 	.word	0x20002aa8

08001054 <FEB_BMS_State_Validate>:

#include "FEB_BMS_State.h"

// ********************************** Functions **********************************

void FEB_BMS_State_Validate(void) {
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
	if (FEB_CAN_CHARGER_START_CHARGE == 1 && FEB_LTC6811_Balance_Cells_State == 1) {
		FEB_BMS_Shutdown_Initiate();
	}
}
 8001058:	bf00      	nop
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
	...

08001064 <FEB_CAN_Init>:
uint8_t FEB_CAN_RxData[8];
uint32_t FEB_CAN_TxMailbox;

// ******************** CAN ********************

void FEB_CAN_Init() {
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
	FEB_CAN_Filter_Config();
 8001068:	f000 f814 	bl	8001094 <FEB_CAN_Filter_Config>
	if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 800106c:	4807      	ldr	r0, [pc, #28]	; (800108c <FEB_CAN_Init+0x28>)
 800106e:	f004 fddb 	bl	8005c28 <HAL_CAN_Start>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <FEB_CAN_Init+0x18>
		FEB_BMS_Shutdown_Initiate();
 8001078:	f7ff ffcc 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
	}
	HAL_CAN_ActivateNotification(&hcan1, FEB_CAN_FIFO_Interrupt);
 800107c:	4b04      	ldr	r3, [pc, #16]	; (8001090 <FEB_CAN_Init+0x2c>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4619      	mov	r1, r3
 8001082:	4802      	ldr	r0, [pc, #8]	; (800108c <FEB_CAN_Init+0x28>)
 8001084:	f004 ff26 	bl	8005ed4 <HAL_CAN_ActivateNotification>
}
 8001088:	bf00      	nop
 800108a:	bd80      	pop	{r7, pc}
 800108c:	20002928 	.word	0x20002928
 8001090:	20000000 	.word	0x20000000

08001094 <FEB_CAN_Filter_Config>:

void FEB_CAN_Filter_Config() {
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
	uint8_t bank = 0;
 800109a:	2300      	movs	r3, #0
 800109c:	71fb      	strb	r3, [r7, #7]
	bank = FEB_CAN_IVT_Filter_Config(&hcan1, FEB_CAN_FIFO_Assignment, bank);
 800109e:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <FEB_CAN_Filter_Config+0x38>)
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	79fa      	ldrb	r2, [r7, #7]
 80010a4:	4619      	mov	r1, r3
 80010a6:	480a      	ldr	r0, [pc, #40]	; (80010d0 <FEB_CAN_Filter_Config+0x3c>)
 80010a8:	f000 f8ea 	bl	8001280 <FEB_CAN_IVT_Filter_Config>
 80010ac:	4603      	mov	r3, r0
 80010ae:	71fb      	strb	r3, [r7, #7]
	bank = FEB_CAN_Charger_Filter_Config(&hcan1, FEB_CAN_FIFO_Assignment, bank);
 80010b0:	4b06      	ldr	r3, [pc, #24]	; (80010cc <FEB_CAN_Filter_Config+0x38>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	79fa      	ldrb	r2, [r7, #7]
 80010b6:	4619      	mov	r1, r3
 80010b8:	4805      	ldr	r0, [pc, #20]	; (80010d0 <FEB_CAN_Filter_Config+0x3c>)
 80010ba:	f000 f834 	bl	8001126 <FEB_CAN_Charger_Filter_Config>
 80010be:	4603      	mov	r3, r0
 80010c0:	71fb      	strb	r3, [r7, #7]
}
 80010c2:	bf00      	nop
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	200025ec 	.word	0x200025ec
 80010d0:	20002928 	.word	0x20002928

080010d4 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, FEB_CAN_FIFO_Assignment, &FEB_CAN_RxHeader, FEB_CAN_RxData) == HAL_OK) {
 80010dc:	4b0b      	ldr	r3, [pc, #44]	; (800110c <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	4619      	mov	r1, r3
 80010e2:	4b0b      	ldr	r3, [pc, #44]	; (8001110 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80010e4:	4a0b      	ldr	r2, [pc, #44]	; (8001114 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f004 fde2 	bl	8005cb0 <HAL_CAN_GetRxMessage>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d107      	bne.n	8001102 <HAL_CAN_RxFifo0MsgPendingCallback+0x2e>
		FEB_CAN_IVT_Store_Msg(&FEB_CAN_RxHeader, FEB_CAN_RxData);
 80010f2:	4907      	ldr	r1, [pc, #28]	; (8001110 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80010f4:	4807      	ldr	r0, [pc, #28]	; (8001114 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80010f6:	f000 f903 	bl	8001300 <FEB_CAN_IVT_Store_Msg>
		FEB_CAN_Charger_Store_Msg(&FEB_CAN_RxHeader, FEB_CAN_RxData);
 80010fa:	4905      	ldr	r1, [pc, #20]	; (8001110 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80010fc:	4805      	ldr	r0, [pc, #20]	; (8001114 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80010fe:	f000 f845 	bl	800118c <FEB_CAN_Charger_Store_Msg>
	}
}
 8001102:	bf00      	nop
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	200025ec 	.word	0x200025ec
 8001110:	200025f0 	.word	0x200025f0
 8001114:	200025d0 	.word	0x200025d0

08001118 <FEB_CAN_Charger_Init>:

// ********************************** Functions **********************************

// ******************** Startup ********************

void FEB_CAN_Charger_Init() {
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
	if (FEB_CAN_CHARGER_START_CHARGE == 0) {
		return;
 800111c:	bf00      	nop
	FEB_CAN_Charger_BMS_Message.max_voltage = (uint16_t) (MAX_VOLTAGE * CELLS_PER_BANK * NUM_BANKS * 10);
	FEB_CAN_Charger_BMS_Message.max_current = (uint16_t) (MAX_CHARGING_CURRENT * 10);
	FEB_CAN_Charger_BMS_Message.control = 0;

	FEB_CAN_Charger_State_Bool = 0;
}
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr

08001126 <FEB_CAN_Charger_Filter_Config>:

// ******************** CAN ********************

uint8_t FEB_CAN_Charger_Filter_Config(CAN_HandleTypeDef* hcan, uint8_t FIFO_Assignment, uint8_t bank) {
 8001126:	b580      	push	{r7, lr}
 8001128:	b08c      	sub	sp, #48	; 0x30
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
 800112e:	460b      	mov	r3, r1
 8001130:	70fb      	strb	r3, [r7, #3]
 8001132:	4613      	mov	r3, r2
 8001134:	70bb      	strb	r3, [r7, #2]
	CAN_FilterTypeDef my_can_filter_config;

	my_can_filter_config.FilterActivation = CAN_FILTER_ENABLE;
 8001136:	2301      	movs	r3, #1
 8001138:	62bb      	str	r3, [r7, #40]	; 0x28
	my_can_filter_config.FilterBank = bank;
 800113a:	78bb      	ldrb	r3, [r7, #2]
 800113c:	61fb      	str	r3, [r7, #28]
	my_can_filter_config.FilterFIFOAssignment = FIFO_Assignment;
 800113e:	78fb      	ldrb	r3, [r7, #3]
 8001140:	61bb      	str	r3, [r7, #24]
	my_can_filter_config.FilterIdHigh = FEB_CAN_CHARGER_CHARGER_ID >> 13; 			// First 16 bits
 8001142:	f24c 73fa 	movw	r3, #51194	; 0xc7fa
 8001146:	60bb      	str	r3, [r7, #8]
	my_can_filter_config.FilterIdLow = (FEB_CAN_CHARGER_CHARGER_ID & 0x1FFF) << 3;	// Last 13 bits
 8001148:	f248 7328 	movw	r3, #34600	; 0x8728
 800114c:	60fb      	str	r3, [r7, #12]
	my_can_filter_config.FilterMaskIdHigh = 0xFFFF; 								// Mask first 16 bits
 800114e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001152:	613b      	str	r3, [r7, #16]
	my_can_filter_config.FilterMaskIdLow = 0xFFF8;									// Mask last 13 bits
 8001154:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001158:	617b      	str	r3, [r7, #20]
	my_can_filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 800115a:	2300      	movs	r3, #0
 800115c:	623b      	str	r3, [r7, #32]
	my_can_filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 800115e:	2301      	movs	r3, #1
 8001160:	627b      	str	r3, [r7, #36]	; 0x24
	my_can_filter_config.SlaveStartFilterBank = 27;
 8001162:	231b      	movs	r3, #27
 8001164:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_CAN_ConfigFilter(hcan, &my_can_filter_config)) {
 8001166:	f107 0308 	add.w	r3, r7, #8
 800116a:	4619      	mov	r1, r3
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f004 fc7b 	bl	8005a68 <HAL_CAN_ConfigFilter>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <FEB_CAN_Charger_Filter_Config+0x56>
		Error_Handler();
 8001178:	f003 fb16 	bl	80047a8 <Error_Handler>
	}

	return ++bank;
 800117c:	78bb      	ldrb	r3, [r7, #2]
 800117e:	3301      	adds	r3, #1
 8001180:	70bb      	strb	r3, [r7, #2]
 8001182:	78bb      	ldrb	r3, [r7, #2]
}
 8001184:	4618      	mov	r0, r3
 8001186:	3730      	adds	r7, #48	; 0x30
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}

0800118c <FEB_CAN_Charger_Store_Msg>:
	if (HAL_CAN_AddTxMessage(hcan, &FEB_CAN_TxHeader, FEB_CAN_TxData, &FEB_CAN_TxMailbox) != HAL_OK) {
	  Error_Handler();
	}
}

void FEB_CAN_Charger_Store_Msg(CAN_RxHeaderTypeDef* pHeader, uint8_t RxData[]) {
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	6039      	str	r1, [r7, #0]
	switch(pHeader->ExtId) {
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	4a17      	ldr	r2, [pc, #92]	; (80011f8 <FEB_CAN_Charger_Store_Msg+0x6c>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d127      	bne.n	80011f0 <FEB_CAN_Charger_Store_Msg+0x64>
	    	case FEB_CAN_CHARGER_CHARGER_ID:
	    		FEB_CAN_Charger_Charger_Message.operating_voltage = (RxData[0] << 8) + RxData[1];
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	021b      	lsls	r3, r3, #8
 80011a8:	b29a      	uxth	r2, r3
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	3301      	adds	r3, #1
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	b29b      	uxth	r3, r3
 80011b2:	4413      	add	r3, r2
 80011b4:	b29a      	uxth	r2, r3
 80011b6:	4b11      	ldr	r3, [pc, #68]	; (80011fc <FEB_CAN_Charger_Store_Msg+0x70>)
 80011b8:	801a      	strh	r2, [r3, #0]
	    		FEB_CAN_Charger_Charger_Message.operating_current = (RxData[2] << 8) + RxData[3];
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	3302      	adds	r3, #2
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	b29b      	uxth	r3, r3
 80011c2:	021b      	lsls	r3, r3, #8
 80011c4:	b29a      	uxth	r2, r3
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	3303      	adds	r3, #3
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	4413      	add	r3, r2
 80011d0:	b29a      	uxth	r2, r3
 80011d2:	4b0a      	ldr	r3, [pc, #40]	; (80011fc <FEB_CAN_Charger_Store_Msg+0x70>)
 80011d4:	805a      	strh	r2, [r3, #2]
	    		FEB_CAN_Charger_Charger_Message.status = RxData[4];
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	3304      	adds	r3, #4
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	b29a      	uxth	r2, r3
 80011de:	4b07      	ldr	r3, [pc, #28]	; (80011fc <FEB_CAN_Charger_Store_Msg+0x70>)
 80011e0:	809a      	strh	r2, [r3, #4]
				FEB_CAN_Charger_Validate_Status(RxData[4]);
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	3304      	adds	r3, #4
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f000 f809 	bl	8001200 <FEB_CAN_Charger_Validate_Status>
				break;
 80011ee:	bf00      	nop
	}
}
 80011f0:	bf00      	nop
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	18ff50e5 	.word	0x18ff50e5
 80011fc:	200025f8 	.word	0x200025f8

08001200 <FEB_CAN_Charger_Validate_Status>:



// ******************** Charger Process Data ********************

void FEB_CAN_Charger_Validate_Status(uint8_t status) {
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
	// Failure bits, 0 (no error), 1 (error)
	uint8_t hardware_failure 			= (status >> 7) & 0b1;
 800120a:	79fb      	ldrb	r3, [r7, #7]
 800120c:	09db      	lsrs	r3, r3, #7
 800120e:	73fb      	strb	r3, [r7, #15]
	uint8_t temperature_failure 		= (status >> 6) & 0b1;
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	099b      	lsrs	r3, r3, #6
 8001214:	b2db      	uxtb	r3, r3
 8001216:	f003 0301 	and.w	r3, r3, #1
 800121a:	73bb      	strb	r3, [r7, #14]
	uint8_t input_voltage_failure 		= (status >> 5) & 0b1;
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	095b      	lsrs	r3, r3, #5
 8001220:	b2db      	uxtb	r3, r3
 8001222:	f003 0301 	and.w	r3, r3, #1
 8001226:	737b      	strb	r3, [r7, #13]
	uint8_t starting_state_failure 		= (status >> 4) & 0b1;
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	091b      	lsrs	r3, r3, #4
 800122c:	b2db      	uxtb	r3, r3
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	733b      	strb	r3, [r7, #12]
	uint8_t communication_state_failure = (status >> 3) & 0b1;
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	08db      	lsrs	r3, r3, #3
 8001238:	b2db      	uxtb	r3, r3
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	72fb      	strb	r3, [r7, #11]

	if (hardware_failure == 1 			||
 8001240:	7bfb      	ldrb	r3, [r7, #15]
 8001242:	2b01      	cmp	r3, #1
 8001244:	d00b      	beq.n	800125e <FEB_CAN_Charger_Validate_Status+0x5e>
 8001246:	7bbb      	ldrb	r3, [r7, #14]
 8001248:	2b01      	cmp	r3, #1
 800124a:	d008      	beq.n	800125e <FEB_CAN_Charger_Validate_Status+0x5e>
		temperature_failure == 1 		||
 800124c:	7b7b      	ldrb	r3, [r7, #13]
 800124e:	2b01      	cmp	r3, #1
 8001250:	d005      	beq.n	800125e <FEB_CAN_Charger_Validate_Status+0x5e>
		input_voltage_failure == 1		||
 8001252:	7b3b      	ldrb	r3, [r7, #12]
 8001254:	2b01      	cmp	r3, #1
 8001256:	d002      	beq.n	800125e <FEB_CAN_Charger_Validate_Status+0x5e>
		starting_state_failure == 1		||
 8001258:	7afb      	ldrb	r3, [r7, #11]
 800125a:	2b01      	cmp	r3, #1
 800125c:	d101      	bne.n	8001262 <FEB_CAN_Charger_Validate_Status+0x62>
		communication_state_failure == 1) {
		FEB_BMS_Shutdown_Initiate();
 800125e:	f7ff fed9 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
	}
}
 8001262:	bf00      	nop
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}

0800126a <FEB_CAN_Charger_Process>:

void FEB_CAN_Charger_Process(CAN_HandleTypeDef* hcan) {
 800126a:	b480      	push	{r7}
 800126c:	b083      	sub	sp, #12
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
	if (FEB_CAN_CHARGER_START_CHARGE == 0 || FEB_CAN_Charger_State_Bool == 1) {
		return;
 8001272:	bf00      	nop
	if (FEB_LTC6811_Cells_Charged() == 1) {
		FEB_CAN_Charger_Stop_Charge(hcan);
	} else {
		FEB_CAN_Charger_Transmit(hcan);
	}
}
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
	...

08001280 <FEB_CAN_IVT_Filter_Config>:
// ********************************** Functions **********************************


// ******************** CAN ********************

uint8_t FEB_CAN_IVT_Filter_Config(CAN_HandleTypeDef* hcan, uint8_t FIFO_Assignment, uint8_t bank) {
 8001280:	b580      	push	{r7, lr}
 8001282:	b08e      	sub	sp, #56	; 0x38
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	460b      	mov	r3, r1
 800128a:	70fb      	strb	r3, [r7, #3]
 800128c:	4613      	mov	r3, r2
 800128e:	70bb      	strb	r3, [r7, #2]
	for (int i = 0; i < 4; i++, bank++) {
 8001290:	2300      	movs	r3, #0
 8001292:	637b      	str	r3, [r7, #52]	; 0x34
 8001294:	e029      	b.n	80012ea <FEB_CAN_IVT_Filter_Config+0x6a>
		CAN_FilterTypeDef filter_config;

		filter_config.FilterActivation = CAN_FILTER_ENABLE;
 8001296:	2301      	movs	r3, #1
 8001298:	62fb      	str	r3, [r7, #44]	; 0x2c
		filter_config.FilterBank = bank;
 800129a:	78bb      	ldrb	r3, [r7, #2]
 800129c:	623b      	str	r3, [r7, #32]
		filter_config.FilterFIFOAssignment = FIFO_Assignment;
 800129e:	78fb      	ldrb	r3, [r7, #3]
 80012a0:	61fb      	str	r3, [r7, #28]
		filter_config.FilterIdHigh = FEB_CAN_IVT_Filter_ID_Arr[i] << 5;
 80012a2:	4a16      	ldr	r2, [pc, #88]	; (80012fc <FEB_CAN_IVT_Filter_Config+0x7c>)
 80012a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012aa:	015b      	lsls	r3, r3, #5
 80012ac:	60fb      	str	r3, [r7, #12]
		filter_config.FilterIdLow = 0;
 80012ae:	2300      	movs	r3, #0
 80012b0:	613b      	str	r3, [r7, #16]
		filter_config.FilterMaskIdHigh = 0x7FF << 5;
 80012b2:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80012b6:	617b      	str	r3, [r7, #20]
		filter_config.FilterMaskIdLow = 0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	61bb      	str	r3, [r7, #24]
		filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 80012bc:	2300      	movs	r3, #0
 80012be:	627b      	str	r3, [r7, #36]	; 0x24
		filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 80012c0:	2301      	movs	r3, #1
 80012c2:	62bb      	str	r3, [r7, #40]	; 0x28
		filter_config.SlaveStartFilterBank = 27;
 80012c4:	231b      	movs	r3, #27
 80012c6:	633b      	str	r3, [r7, #48]	; 0x30

		if(HAL_CAN_ConfigFilter(hcan, &filter_config)) {
 80012c8:	f107 030c 	add.w	r3, r7, #12
 80012cc:	4619      	mov	r1, r3
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f004 fbca 	bl	8005a68 <HAL_CAN_ConfigFilter>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <FEB_CAN_IVT_Filter_Config+0x5e>
			Error_Handler();
 80012da:	f003 fa65 	bl	80047a8 <Error_Handler>
	for (int i = 0; i < 4; i++, bank++) {
 80012de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012e0:	3301      	adds	r3, #1
 80012e2:	637b      	str	r3, [r7, #52]	; 0x34
 80012e4:	78bb      	ldrb	r3, [r7, #2]
 80012e6:	3301      	adds	r3, #1
 80012e8:	70bb      	strb	r3, [r7, #2]
 80012ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012ec:	2b03      	cmp	r3, #3
 80012ee:	ddd2      	ble.n	8001296 <FEB_CAN_IVT_Filter_Config+0x16>
		}
	}
	return bank;
 80012f0:	78bb      	ldrb	r3, [r7, #2]
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3738      	adds	r7, #56	; 0x38
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	20000004 	.word	0x20000004

08001300 <FEB_CAN_IVT_Store_Msg>:

void FEB_CAN_IVT_Store_Msg(CAN_RxHeaderTypeDef* pHeader, uint8_t RxData[]) {
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]
	uint32_t value;
    switch(pHeader->StdId) {
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f2a3 5321 	subw	r3, r3, #1313	; 0x521
 8001312:	2b03      	cmp	r3, #3
 8001314:	d87e      	bhi.n	8001414 <FEB_CAN_IVT_Store_Msg+0x114>
 8001316:	a201      	add	r2, pc, #4	; (adr r2, 800131c <FEB_CAN_IVT_Store_Msg+0x1c>)
 8001318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800131c:	0800132d 	.word	0x0800132d
 8001320:	08001367 	.word	0x08001367
 8001324:	080013a1 	.word	0x080013a1
 8001328:	080013db 	.word	0x080013db
    	case FEB_CAN_IVT_CURRENT_ID:
    		value = (RxData[2] << 24) + (RxData[3] << 16) + (RxData[4] << 8) + RxData[5];
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	3302      	adds	r3, #2
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	061a      	lsls	r2, r3, #24
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	3303      	adds	r3, #3
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	041b      	lsls	r3, r3, #16
 800133c:	441a      	add	r2, r3
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	3304      	adds	r3, #4
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	021b      	lsls	r3, r3, #8
 8001346:	4413      	add	r3, r2
 8001348:	683a      	ldr	r2, [r7, #0]
 800134a:	3205      	adds	r2, #5
 800134c:	7812      	ldrb	r2, [r2, #0]
 800134e:	4413      	add	r3, r2
 8001350:	60fb      	str	r3, [r7, #12]
    	    FEB_CAN_IVT_MESSAGE.IVT_Current = unsignedToSignedLong(value);
 8001352:	68f8      	ldr	r0, [r7, #12]
 8001354:	f000 f8f2 	bl	800153c <unsignedToSignedLong>
 8001358:	4603      	mov	r3, r0
 800135a:	4a30      	ldr	r2, [pc, #192]	; (800141c <FEB_CAN_IVT_Store_Msg+0x11c>)
 800135c:	6013      	str	r3, [r2, #0]
    	    FEB_CAN_IVT_FLAG.IVT_Current = 1;
 800135e:	4b30      	ldr	r3, [pc, #192]	; (8001420 <FEB_CAN_IVT_Store_Msg+0x120>)
 8001360:	2201      	movs	r2, #1
 8001362:	701a      	strb	r2, [r3, #0]
    		break;
 8001364:	e056      	b.n	8001414 <FEB_CAN_IVT_Store_Msg+0x114>
    	case FEB_CAN_IVT_VOLTAGE1_ID:
    		value = (RxData[2] << 24) + (RxData[3] << 16) + (RxData[4] << 8) + RxData[5];
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	3302      	adds	r3, #2
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	061a      	lsls	r2, r3, #24
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	3303      	adds	r3, #3
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	041b      	lsls	r3, r3, #16
 8001376:	441a      	add	r2, r3
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	3304      	adds	r3, #4
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	021b      	lsls	r3, r3, #8
 8001380:	4413      	add	r3, r2
 8001382:	683a      	ldr	r2, [r7, #0]
 8001384:	3205      	adds	r2, #5
 8001386:	7812      	ldrb	r2, [r2, #0]
 8001388:	4413      	add	r3, r2
 800138a:	60fb      	str	r3, [r7, #12]
    	    FEB_CAN_IVT_MESSAGE.IVT_Voltage1 = unsignedToSignedLong(value);
 800138c:	68f8      	ldr	r0, [r7, #12]
 800138e:	f000 f8d5 	bl	800153c <unsignedToSignedLong>
 8001392:	4603      	mov	r3, r0
 8001394:	4a21      	ldr	r2, [pc, #132]	; (800141c <FEB_CAN_IVT_Store_Msg+0x11c>)
 8001396:	6053      	str	r3, [r2, #4]
    	    FEB_CAN_IVT_FLAG.IVT_Voltage1 = 1;
 8001398:	4b21      	ldr	r3, [pc, #132]	; (8001420 <FEB_CAN_IVT_Store_Msg+0x120>)
 800139a:	2201      	movs	r2, #1
 800139c:	705a      	strb	r2, [r3, #1]
    		break;
 800139e:	e039      	b.n	8001414 <FEB_CAN_IVT_Store_Msg+0x114>
    	case FEB_CAN_IVT_VOLTAGE2_ID:
    		value = (RxData[2] << 24) + (RxData[3] << 16) + (RxData[4] << 8) + RxData[5];
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	3302      	adds	r3, #2
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	061a      	lsls	r2, r3, #24
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	3303      	adds	r3, #3
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	041b      	lsls	r3, r3, #16
 80013b0:	441a      	add	r2, r3
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	3304      	adds	r3, #4
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	021b      	lsls	r3, r3, #8
 80013ba:	4413      	add	r3, r2
 80013bc:	683a      	ldr	r2, [r7, #0]
 80013be:	3205      	adds	r2, #5
 80013c0:	7812      	ldrb	r2, [r2, #0]
 80013c2:	4413      	add	r3, r2
 80013c4:	60fb      	str	r3, [r7, #12]
    	    FEB_CAN_IVT_MESSAGE.IVT_Voltage2 = unsignedToSignedLong(value);
 80013c6:	68f8      	ldr	r0, [r7, #12]
 80013c8:	f000 f8b8 	bl	800153c <unsignedToSignedLong>
 80013cc:	4603      	mov	r3, r0
 80013ce:	4a13      	ldr	r2, [pc, #76]	; (800141c <FEB_CAN_IVT_Store_Msg+0x11c>)
 80013d0:	6093      	str	r3, [r2, #8]
    	    FEB_CAN_IVT_FLAG.IVT_Voltage2 = 1;
 80013d2:	4b13      	ldr	r3, [pc, #76]	; (8001420 <FEB_CAN_IVT_Store_Msg+0x120>)
 80013d4:	2201      	movs	r2, #1
 80013d6:	709a      	strb	r2, [r3, #2]
    		break;
 80013d8:	e01c      	b.n	8001414 <FEB_CAN_IVT_Store_Msg+0x114>
    	case FEB_CAN_IVT_VOLTAGE3_ID:
    		value = (RxData[2] << 24) + (RxData[3] << 16) + (RxData[4] << 8) + RxData[5];
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	3302      	adds	r3, #2
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	061a      	lsls	r2, r3, #24
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	3303      	adds	r3, #3
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	041b      	lsls	r3, r3, #16
 80013ea:	441a      	add	r2, r3
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	3304      	adds	r3, #4
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	021b      	lsls	r3, r3, #8
 80013f4:	4413      	add	r3, r2
 80013f6:	683a      	ldr	r2, [r7, #0]
 80013f8:	3205      	adds	r2, #5
 80013fa:	7812      	ldrb	r2, [r2, #0]
 80013fc:	4413      	add	r3, r2
 80013fe:	60fb      	str	r3, [r7, #12]
    		FEB_CAN_IVT_MESSAGE.IVT_Voltage3 = unsignedToSignedLong(value);
 8001400:	68f8      	ldr	r0, [r7, #12]
 8001402:	f000 f89b 	bl	800153c <unsignedToSignedLong>
 8001406:	4603      	mov	r3, r0
 8001408:	4a04      	ldr	r2, [pc, #16]	; (800141c <FEB_CAN_IVT_Store_Msg+0x11c>)
 800140a:	60d3      	str	r3, [r2, #12]
    		FEB_CAN_IVT_FLAG.IVT_Voltage3 = 1;
 800140c:	4b04      	ldr	r3, [pc, #16]	; (8001420 <FEB_CAN_IVT_Store_Msg+0x120>)
 800140e:	2201      	movs	r2, #1
 8001410:	70da      	strb	r2, [r3, #3]
    		break;
 8001412:	bf00      	nop
    }
}
 8001414:	bf00      	nop
 8001416:	3710      	adds	r7, #16
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	20002604 	.word	0x20002604
 8001420:	20002600 	.word	0x20002600
 8001424:	00000000 	.word	0x00000000

08001428 <FEB_CAN_IVT_Process>:

// ******************** IVT Process Data  ********************

void FEB_CAN_IVT_Process(void) {
 8001428:	b5b0      	push	{r4, r5, r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
	if (FEB_CAN_CHARGER_START_CHARGE == 1 || FEB_LTC6811_Balance_Cells_State == 1) {
		return;
	}
	if (FEB_CAN_IVT_FLAG.IVT_Current == 1) {
 800142e:	4b40      	ldr	r3, [pc, #256]	; (8001530 <FEB_CAN_IVT_Process+0x108>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	2b01      	cmp	r3, #1
 8001434:	d124      	bne.n	8001480 <FEB_CAN_IVT_Process+0x58>
		FEB_CAN_IVT_FLAG.IVT_Current = 0;
 8001436:	4b3e      	ldr	r3, [pc, #248]	; (8001530 <FEB_CAN_IVT_Process+0x108>)
 8001438:	2200      	movs	r2, #0
 800143a:	701a      	strb	r2, [r3, #0]
		float Ivt_Current_A = (float) FEB_CAN_IVT_MESSAGE.IVT_Voltage3 * 0.001;
 800143c:	4b3d      	ldr	r3, [pc, #244]	; (8001534 <FEB_CAN_IVT_Process+0x10c>)
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	ee07 3a90 	vmov	s15, r3
 8001444:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001448:	ee17 0a90 	vmov	r0, s15
 800144c:	f7ff f89c 	bl	8000588 <__aeabi_f2d>
 8001450:	a333      	add	r3, pc, #204	; (adr r3, 8001520 <FEB_CAN_IVT_Process+0xf8>)
 8001452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001456:	f7ff f8ef 	bl	8000638 <__aeabi_dmul>
 800145a:	4602      	mov	r2, r0
 800145c:	460b      	mov	r3, r1
 800145e:	4610      	mov	r0, r2
 8001460:	4619      	mov	r1, r3
 8001462:	f7ff fbe1 	bl	8000c28 <__aeabi_d2f>
 8001466:	4603      	mov	r3, r0
 8001468:	607b      	str	r3, [r7, #4]
		if (Ivt_Current_A > MAX_OPERATING_CURRENT) {
 800146a:	edd7 7a01 	vldr	s15, [r7, #4]
 800146e:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8001538 <FEB_CAN_IVT_Process+0x110>
 8001472:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800147a:	dd01      	ble.n	8001480 <FEB_CAN_IVT_Process+0x58>
			FEB_BMS_Shutdown_Initiate();
 800147c:	f7ff fdca 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
		}
	}
	if (FEB_CAN_IVT_FLAG.IVT_Voltage1 == 1) {
 8001480:	4b2b      	ldr	r3, [pc, #172]	; (8001530 <FEB_CAN_IVT_Process+0x108>)
 8001482:	785b      	ldrb	r3, [r3, #1]
 8001484:	2b01      	cmp	r3, #1
 8001486:	d102      	bne.n	800148e <FEB_CAN_IVT_Process+0x66>
		FEB_CAN_IVT_FLAG.IVT_Voltage1 = 0;
 8001488:	4b29      	ldr	r3, [pc, #164]	; (8001530 <FEB_CAN_IVT_Process+0x108>)
 800148a:	2200      	movs	r2, #0
 800148c:	705a      	strb	r2, [r3, #1]
		// Do something

	}
	if (FEB_CAN_IVT_FLAG.IVT_Voltage2 == 1) {
 800148e:	4b28      	ldr	r3, [pc, #160]	; (8001530 <FEB_CAN_IVT_Process+0x108>)
 8001490:	789b      	ldrb	r3, [r3, #2]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d102      	bne.n	800149c <FEB_CAN_IVT_Process+0x74>
		FEB_CAN_IVT_FLAG.IVT_Voltage2 = 0;
 8001496:	4b26      	ldr	r3, [pc, #152]	; (8001530 <FEB_CAN_IVT_Process+0x108>)
 8001498:	2200      	movs	r2, #0
 800149a:	709a      	strb	r2, [r3, #2]
		// Do Something
	}
	if (FEB_CAN_IVT_FLAG.IVT_Voltage3 == 1) {
 800149c:	4b24      	ldr	r3, [pc, #144]	; (8001530 <FEB_CAN_IVT_Process+0x108>)
 800149e:	78db      	ldrb	r3, [r3, #3]
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d138      	bne.n	8001516 <FEB_CAN_IVT_Process+0xee>
		FEB_CAN_IVT_FLAG.IVT_Voltage3 = 0;
 80014a4:	4b22      	ldr	r3, [pc, #136]	; (8001530 <FEB_CAN_IVT_Process+0x108>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	70da      	strb	r2, [r3, #3]
		float Ivt_Voltage_V = ((float) FEB_CAN_IVT_MESSAGE.IVT_Voltage3) * 0.001;
 80014aa:	4b22      	ldr	r3, [pc, #136]	; (8001534 <FEB_CAN_IVT_Process+0x10c>)
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	ee07 3a90 	vmov	s15, r3
 80014b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014b6:	ee17 0a90 	vmov	r0, s15
 80014ba:	f7ff f865 	bl	8000588 <__aeabi_f2d>
 80014be:	a318      	add	r3, pc, #96	; (adr r3, 8001520 <FEB_CAN_IVT_Process+0xf8>)
 80014c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c4:	f7ff f8b8 	bl	8000638 <__aeabi_dmul>
 80014c8:	4602      	mov	r2, r0
 80014ca:	460b      	mov	r3, r1
 80014cc:	4610      	mov	r0, r2
 80014ce:	4619      	mov	r1, r3
 80014d0:	f7ff fbaa 	bl	8000c28 <__aeabi_d2f>
 80014d4:	4603      	mov	r3, r0
 80014d6:	603b      	str	r3, [r7, #0]
		if (Ivt_Voltage_V > FEB_LTC6811_Total_Bank_Voltage() * 0.9) {
 80014d8:	6838      	ldr	r0, [r7, #0]
 80014da:	f7ff f855 	bl	8000588 <__aeabi_f2d>
 80014de:	4604      	mov	r4, r0
 80014e0:	460d      	mov	r5, r1
 80014e2:	f000 fdfb 	bl	80020dc <FEB_LTC6811_Total_Bank_Voltage>
 80014e6:	ee10 3a10 	vmov	r3, s0
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff f84c 	bl	8000588 <__aeabi_f2d>
 80014f0:	a30d      	add	r3, pc, #52	; (adr r3, 8001528 <FEB_CAN_IVT_Process+0x100>)
 80014f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f6:	f7ff f89f 	bl	8000638 <__aeabi_dmul>
 80014fa:	4602      	mov	r2, r0
 80014fc:	460b      	mov	r3, r1
 80014fe:	4620      	mov	r0, r4
 8001500:	4629      	mov	r1, r5
 8001502:	f7ff fb29 	bl	8000b58 <__aeabi_dcmpgt>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d002      	beq.n	8001512 <FEB_CAN_IVT_Process+0xea>
			// Broadcast Message
			FEB_BMS_Precharge_Close();
 800150c:	f7ff fd6a 	bl	8000fe4 <FEB_BMS_Precharge_Close>
 8001510:	e001      	b.n	8001516 <FEB_CAN_IVT_Process+0xee>
		} else {
			FEB_BMS_Precharge_Open();
 8001512:	f7ff fd5b 	bl	8000fcc <FEB_BMS_Precharge_Open>
		}
	}
}
 8001516:	3708      	adds	r7, #8
 8001518:	46bd      	mov	sp, r7
 800151a:	bdb0      	pop	{r4, r5, r7, pc}
 800151c:	f3af 8000 	nop.w
 8001520:	d2f1a9fc 	.word	0xd2f1a9fc
 8001524:	3f50624d 	.word	0x3f50624d
 8001528:	cccccccd 	.word	0xcccccccd
 800152c:	3feccccc 	.word	0x3feccccc
 8001530:	20002600 	.word	0x20002600
 8001534:	20002604 	.word	0x20002604
 8001538:	425c0000 	.word	0x425c0000

0800153c <unsignedToSignedLong>:

long unsignedToSignedLong(uint32_t value) {
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
	return (value & 0x7FFFFFFF) - (value & (0b1 << 31));
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800154a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
}
 800154e:	4618      	mov	r0, r3
 8001550:	370c      	adds	r7, #12
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
	...

0800155c <FEB_Fan_Init>:
static uint8_t FEB_Fan_3_Speed = 0;		// 0-255
static uint8_t FEB_Fan_4_Speed = 0;		// 0-255

// ********************************** Initialize **********************************

void FEB_Fan_Init(void) {
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
	FEB_Fan_PWM_Start();
 8001560:	f000 f810 	bl	8001584 <FEB_Fan_PWM_Start>
	FEB_Fan_Init_Speed_Set();
 8001564:	f000 f826 	bl	80015b4 <FEB_Fan_Init_Speed_Set>
	FEB_Fan_Reset_Shift_Register();
 8001568:	f000 f894 	bl	8001694 <FEB_Fan_Reset_Shift_Register>
	HAL_ADC_Start(&hadc1);
 800156c:	4803      	ldr	r0, [pc, #12]	; (800157c <FEB_Fan_Init+0x20>)
 800156e:	f003 fde7 	bl	8005140 <HAL_ADC_Start>
	HAL_ADC_Start(&hadc2);
 8001572:	4803      	ldr	r0, [pc, #12]	; (8001580 <FEB_Fan_Init+0x24>)
 8001574:	f003 fde4 	bl	8005140 <HAL_ADC_Start>
}
 8001578:	bf00      	nop
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20002898 	.word	0x20002898
 8001580:	200028e0 	.word	0x200028e0

08001584 <FEB_Fan_PWM_Start>:

// ********************************** PWM **********************************

void FEB_Fan_PWM_Start(void) {
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001588:	2100      	movs	r1, #0
 800158a:	4808      	ldr	r0, [pc, #32]	; (80015ac <FEB_Fan_PWM_Start+0x28>)
 800158c:	f006 fe5a 	bl	8008244 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001590:	2104      	movs	r1, #4
 8001592:	4806      	ldr	r0, [pc, #24]	; (80015ac <FEB_Fan_PWM_Start+0x28>)
 8001594:	f006 fe56 	bl	8008244 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001598:	2100      	movs	r1, #0
 800159a:	4805      	ldr	r0, [pc, #20]	; (80015b0 <FEB_Fan_PWM_Start+0x2c>)
 800159c:	f006 fe52 	bl	8008244 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80015a0:	2104      	movs	r1, #4
 80015a2:	4803      	ldr	r0, [pc, #12]	; (80015b0 <FEB_Fan_PWM_Start+0x2c>)
 80015a4:	f006 fe4e 	bl	8008244 <HAL_TIM_PWM_Start>
}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	200029d0 	.word	0x200029d0
 80015b0:	20002a18 	.word	0x20002a18

080015b4 <FEB_Fan_Init_Speed_Set>:

void FEB_Fan_Init_Speed_Set(void) {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
	FEB_Fan_1_Speed_Set(255);
 80015b8:	20ff      	movs	r0, #255	; 0xff
 80015ba:	f000 f80b 	bl	80015d4 <FEB_Fan_1_Speed_Set>
	FEB_Fan_2_Speed_Set(255);
 80015be:	20ff      	movs	r0, #255	; 0xff
 80015c0:	f000 f820 	bl	8001604 <FEB_Fan_2_Speed_Set>
	FEB_Fan_3_Speed_Set(255);
 80015c4:	20ff      	movs	r0, #255	; 0xff
 80015c6:	f000 f835 	bl	8001634 <FEB_Fan_3_Speed_Set>
	FEB_Fan_4_Speed_Set(255);
 80015ca:	20ff      	movs	r0, #255	; 0xff
 80015cc:	f000 f84a 	bl	8001664 <FEB_Fan_4_Speed_Set>
}
 80015d0:	bf00      	nop
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <FEB_Fan_1_Speed_Set>:

void FEB_Fan_1_Speed_Set(uint8_t speed) {
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	71fb      	strb	r3, [r7, #7]
	FEB_Fan_1_Speed = speed;
 80015de:	4a07      	ldr	r2, [pc, #28]	; (80015fc <FEB_Fan_1_Speed_Set+0x28>)
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, FEB_Fan_1_Speed);
 80015e4:	4b05      	ldr	r3, [pc, #20]	; (80015fc <FEB_Fan_1_Speed_Set+0x28>)
 80015e6:	781a      	ldrb	r2, [r3, #0]
 80015e8:	4b05      	ldr	r3, [pc, #20]	; (8001600 <FEB_Fan_1_Speed_Set+0x2c>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	635a      	str	r2, [r3, #52]	; 0x34
}
 80015ee:	bf00      	nop
 80015f0:	370c      	adds	r7, #12
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	20002614 	.word	0x20002614
 8001600:	200029d0 	.word	0x200029d0

08001604 <FEB_Fan_2_Speed_Set>:

void FEB_Fan_2_Speed_Set(uint8_t speed) {
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	71fb      	strb	r3, [r7, #7]
	FEB_Fan_2_Speed = speed;
 800160e:	4a07      	ldr	r2, [pc, #28]	; (800162c <FEB_Fan_2_Speed_Set+0x28>)
 8001610:	79fb      	ldrb	r3, [r7, #7]
 8001612:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, FEB_Fan_2_Speed);
 8001614:	4b05      	ldr	r3, [pc, #20]	; (800162c <FEB_Fan_2_Speed_Set+0x28>)
 8001616:	781a      	ldrb	r2, [r3, #0]
 8001618:	4b05      	ldr	r3, [pc, #20]	; (8001630 <FEB_Fan_2_Speed_Set+0x2c>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800161e:	bf00      	nop
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	20002615 	.word	0x20002615
 8001630:	200029d0 	.word	0x200029d0

08001634 <FEB_Fan_3_Speed_Set>:

void FEB_Fan_3_Speed_Set(uint8_t speed) {
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	71fb      	strb	r3, [r7, #7]
	FEB_Fan_3_Speed = speed;
 800163e:	4a07      	ldr	r2, [pc, #28]	; (800165c <FEB_Fan_3_Speed_Set+0x28>)
 8001640:	79fb      	ldrb	r3, [r7, #7]
 8001642:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, FEB_Fan_3_Speed);
 8001644:	4b05      	ldr	r3, [pc, #20]	; (800165c <FEB_Fan_3_Speed_Set+0x28>)
 8001646:	781a      	ldrb	r2, [r3, #0]
 8001648:	4b05      	ldr	r3, [pc, #20]	; (8001660 <FEB_Fan_3_Speed_Set+0x2c>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	20002616 	.word	0x20002616
 8001660:	20002a18 	.word	0x20002a18

08001664 <FEB_Fan_4_Speed_Set>:

void FEB_Fan_4_Speed_Set(uint8_t speed) {
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	71fb      	strb	r3, [r7, #7]
	FEB_Fan_4_Speed = speed;
 800166e:	4a07      	ldr	r2, [pc, #28]	; (800168c <FEB_Fan_4_Speed_Set+0x28>)
 8001670:	79fb      	ldrb	r3, [r7, #7]
 8001672:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, FEB_Fan_4_Speed);
 8001674:	4b05      	ldr	r3, [pc, #20]	; (800168c <FEB_Fan_4_Speed_Set+0x28>)
 8001676:	781a      	ldrb	r2, [r3, #0]
 8001678:	4b05      	ldr	r3, [pc, #20]	; (8001690 <FEB_Fan_4_Speed_Set+0x2c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800167e:	bf00      	nop
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	20002617 	.word	0x20002617
 8001690:	20002a18 	.word	0x20002a18

08001694 <FEB_Fan_Reset_Shift_Register>:

// ********************************** Shift Register Control **********************************

void FEB_Fan_Reset_Shift_Register(void) {
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001698:	2200      	movs	r2, #0
 800169a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800169e:	4807      	ldr	r0, [pc, #28]	; (80016bc <FEB_Fan_Reset_Shift_Register+0x28>)
 80016a0:	f005 f914 	bl	80068cc <HAL_GPIO_WritePin>
	FEB_Timer_Delay_Micro(10);
 80016a4:	200a      	movs	r0, #10
 80016a6:	f001 f98d 	bl	80029c4 <FEB_Timer_Delay_Micro>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 80016aa:	2201      	movs	r2, #1
 80016ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016b0:	4802      	ldr	r0, [pc, #8]	; (80016bc <FEB_Fan_Reset_Shift_Register+0x28>)
 80016b2:	f005 f90b 	bl	80068cc <HAL_GPIO_WritePin>
}
 80016b6:	bf00      	nop
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40020800 	.word	0x40020800

080016c0 <FEB_Fan_Serial_High>:

void FEB_Fan_Serial_High(void) {
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 80016c4:	2201      	movs	r2, #1
 80016c6:	2104      	movs	r1, #4
 80016c8:	4802      	ldr	r0, [pc, #8]	; (80016d4 <FEB_Fan_Serial_High+0x14>)
 80016ca:	f005 f8ff 	bl	80068cc <HAL_GPIO_WritePin>
}
 80016ce:	bf00      	nop
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	40020400 	.word	0x40020400

080016d8 <FEB_Fan_Serial_Low>:

void FEB_Fan_Serial_Low(void) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80016dc:	2200      	movs	r2, #0
 80016de:	2104      	movs	r1, #4
 80016e0:	4802      	ldr	r0, [pc, #8]	; (80016ec <FEB_Fan_Serial_Low+0x14>)
 80016e2:	f005 f8f3 	bl	80068cc <HAL_GPIO_WritePin>
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40020400 	.word	0x40020400

080016f0 <FEB_Fan_Clock_High>:

void FEB_Fan_Clock_High(void) {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 80016f4:	2201      	movs	r2, #1
 80016f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016fa:	4802      	ldr	r0, [pc, #8]	; (8001704 <FEB_Fan_Clock_High+0x14>)
 80016fc:	f005 f8e6 	bl	80068cc <HAL_GPIO_WritePin>
}
 8001700:	bf00      	nop
 8001702:	bd80      	pop	{r7, pc}
 8001704:	40020400 	.word	0x40020400

08001708 <FEB_Fan_Clock_Low>:

void FEB_Fan_Clock_Low(void) {
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800170c:	2200      	movs	r2, #0
 800170e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001712:	4802      	ldr	r0, [pc, #8]	; (800171c <FEB_Fan_Clock_Low+0x14>)
 8001714:	f005 f8da 	bl	80068cc <HAL_GPIO_WritePin>
}
 8001718:	bf00      	nop
 800171a:	bd80      	pop	{r7, pc}
 800171c:	40020400 	.word	0x40020400

08001720 <FEB_Fan_Clock_Pulse>:

void FEB_Fan_Clock_Pulse(void) {
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
	FEB_Fan_Clock_High();
 8001724:	f7ff ffe4 	bl	80016f0 <FEB_Fan_Clock_High>
	FEB_Timer_Delay_Micro(10);
 8001728:	200a      	movs	r0, #10
 800172a:	f001 f94b 	bl	80029c4 <FEB_Timer_Delay_Micro>
	FEB_Fan_Clock_Low();
 800172e:	f7ff ffeb 	bl	8001708 <FEB_Fan_Clock_Low>
	FEB_Timer_Delay_Micro(10);
 8001732:	200a      	movs	r0, #10
 8001734:	f001 f946 	bl	80029c4 <FEB_Timer_Delay_Micro>
}
 8001738:	bf00      	nop
 800173a:	bd80      	pop	{r7, pc}

0800173c <FEB_Fan_Process>:

// ********************************** Tachometer **********************************

void FEB_Fan_Process(void) {
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
	for (uint8_t tach = 0; tach < 12; tach++) {
 8001742:	2300      	movs	r3, #0
 8001744:	71fb      	strb	r3, [r7, #7]
 8001746:	e02a      	b.n	800179e <FEB_Fan_Process+0x62>
		uint8_t multiplex = tach < 6 ? 0 : 1;
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	2b05      	cmp	r3, #5
 800174c:	bf8c      	ite	hi
 800174e:	2301      	movhi	r3, #1
 8001750:	2300      	movls	r3, #0
 8001752:	b2db      	uxtb	r3, r3
 8001754:	71bb      	strb	r3, [r7, #6]
		uint8_t tach_pin = tach < 6 ? tach : (tach - 6) << 3;
 8001756:	79fb      	ldrb	r3, [r7, #7]
 8001758:	2b05      	cmp	r3, #5
 800175a:	d905      	bls.n	8001768 <FEB_Fan_Process+0x2c>
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	3b06      	subs	r3, #6
 8001760:	b2db      	uxtb	r3, r3
 8001762:	00db      	lsls	r3, r3, #3
 8001764:	b2db      	uxtb	r3, r3
 8001766:	e000      	b.n	800176a <FEB_Fan_Process+0x2e>
 8001768:	79fb      	ldrb	r3, [r7, #7]
 800176a:	717b      	strb	r3, [r7, #5]
		uint8_t fan_bank = (tach / 3) + 1;
 800176c:	79fb      	ldrb	r3, [r7, #7]
 800176e:	4a10      	ldr	r2, [pc, #64]	; (80017b0 <FEB_Fan_Process+0x74>)
 8001770:	fba2 2303 	umull	r2, r3, r2, r3
 8001774:	085b      	lsrs	r3, r3, #1
 8001776:	b2db      	uxtb	r3, r3
 8001778:	3301      	adds	r3, #1
 800177a:	713b      	strb	r3, [r7, #4]
		FEB_Fan_Set_Tachometer(tach_pin);
 800177c:	797b      	ldrb	r3, [r7, #5]
 800177e:	4618      	mov	r0, r3
 8001780:	f000 f818 	bl	80017b4 <FEB_Fan_Set_Tachometer>
		uint32_t adc_value = FEB_Fan_Read_Tachometer(multiplex);
 8001784:	79bb      	ldrb	r3, [r7, #6]
 8001786:	4618      	mov	r0, r3
 8001788:	f000 f836 	bl	80017f8 <FEB_Fan_Read_Tachometer>
 800178c:	6038      	str	r0, [r7, #0]
		FEB_Fan_Validate_Speed(adc_value, fan_bank);
 800178e:	793b      	ldrb	r3, [r7, #4]
 8001790:	4619      	mov	r1, r3
 8001792:	6838      	ldr	r0, [r7, #0]
 8001794:	f000 f850 	bl	8001838 <FEB_Fan_Validate_Speed>
	for (uint8_t tach = 0; tach < 12; tach++) {
 8001798:	79fb      	ldrb	r3, [r7, #7]
 800179a:	3301      	adds	r3, #1
 800179c:	71fb      	strb	r3, [r7, #7]
 800179e:	79fb      	ldrb	r3, [r7, #7]
 80017a0:	2b0b      	cmp	r3, #11
 80017a2:	d9d1      	bls.n	8001748 <FEB_Fan_Process+0xc>
	}
}
 80017a4:	bf00      	nop
 80017a6:	bf00      	nop
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	aaaaaaab 	.word	0xaaaaaaab

080017b4 <FEB_Fan_Set_Tachometer>:

void FEB_Fan_Set_Tachometer(uint8_t value) {
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 8; i++) {
 80017be:	2300      	movs	r3, #0
 80017c0:	73fb      	strb	r3, [r7, #15]
 80017c2:	e011      	b.n	80017e8 <FEB_Fan_Set_Tachometer+0x34>
		// Set multiplex
		if (((value << i) & 0b1) == 1) {
 80017c4:	79fa      	ldrb	r2, [r7, #7]
 80017c6:	7bfb      	ldrb	r3, [r7, #15]
 80017c8:	fa02 f303 	lsl.w	r3, r2, r3
 80017cc:	f003 0301 	and.w	r3, r3, #1
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d002      	beq.n	80017da <FEB_Fan_Set_Tachometer+0x26>
			FEB_Fan_Serial_High();
 80017d4:	f7ff ff74 	bl	80016c0 <FEB_Fan_Serial_High>
 80017d8:	e001      	b.n	80017de <FEB_Fan_Set_Tachometer+0x2a>
		} else {
			FEB_Fan_Serial_Low();
 80017da:	f7ff ff7d 	bl	80016d8 <FEB_Fan_Serial_Low>
		}
		FEB_Fan_Clock_Pulse();
 80017de:	f7ff ff9f 	bl	8001720 <FEB_Fan_Clock_Pulse>
	for (uint8_t i = 0; i < 8; i++) {
 80017e2:	7bfb      	ldrb	r3, [r7, #15]
 80017e4:	3301      	adds	r3, #1
 80017e6:	73fb      	strb	r3, [r7, #15]
 80017e8:	7bfb      	ldrb	r3, [r7, #15]
 80017ea:	2b07      	cmp	r3, #7
 80017ec:	d9ea      	bls.n	80017c4 <FEB_Fan_Set_Tachometer+0x10>
	}
}
 80017ee:	bf00      	nop
 80017f0:	bf00      	nop
 80017f2:	3710      	adds	r7, #16
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}

080017f8 <FEB_Fan_Read_Tachometer>:

uint32_t FEB_Fan_Read_Tachometer(uint8_t multiplex) {
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	4603      	mov	r3, r0
 8001800:	71fb      	strb	r3, [r7, #7]
	ADC_HandleTypeDef* hadc_pointer;
	if (multiplex == 0) {
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d102      	bne.n	800180e <FEB_Fan_Read_Tachometer+0x16>
		hadc_pointer = &hadc1;
 8001808:	4b09      	ldr	r3, [pc, #36]	; (8001830 <FEB_Fan_Read_Tachometer+0x38>)
 800180a:	60fb      	str	r3, [r7, #12]
 800180c:	e004      	b.n	8001818 <FEB_Fan_Read_Tachometer+0x20>
	} else if (multiplex == 1) {
 800180e:	79fb      	ldrb	r3, [r7, #7]
 8001810:	2b01      	cmp	r3, #1
 8001812:	d101      	bne.n	8001818 <FEB_Fan_Read_Tachometer+0x20>
		hadc_pointer = &hadc2;
 8001814:	4b07      	ldr	r3, [pc, #28]	; (8001834 <FEB_Fan_Read_Tachometer+0x3c>)
 8001816:	60fb      	str	r3, [r7, #12]
	}
	HAL_ADC_PollForConversion(hadc_pointer, 10);
 8001818:	210a      	movs	r1, #10
 800181a:	68f8      	ldr	r0, [r7, #12]
 800181c:	f003 fd62 	bl	80052e4 <HAL_ADC_PollForConversion>
	return HAL_ADC_GetValue(hadc_pointer);
 8001820:	68f8      	ldr	r0, [r7, #12]
 8001822:	f003 fdea 	bl	80053fa <HAL_ADC_GetValue>
 8001826:	4603      	mov	r3, r0
}
 8001828:	4618      	mov	r0, r3
 800182a:	3710      	adds	r7, #16
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	20002898 	.word	0x20002898
 8001834:	200028e0 	.word	0x200028e0

08001838 <FEB_Fan_Validate_Speed>:

void FEB_Fan_Validate_Speed(uint32_t adc_value, uint8_t fan_bank) {
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	460b      	mov	r3, r1
 8001842:	70fb      	strb	r3, [r7, #3]
	if (adc_value < FEB_Fan_ADC_Value_Limit) {
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2b63      	cmp	r3, #99	; 0x63
 8001848:	d81e      	bhi.n	8001888 <FEB_Fan_Validate_Speed+0x50>
		switch (fan_bank) {
 800184a:	78fb      	ldrb	r3, [r7, #3]
 800184c:	3b01      	subs	r3, #1
 800184e:	2b03      	cmp	r3, #3
 8001850:	d81b      	bhi.n	800188a <FEB_Fan_Validate_Speed+0x52>
 8001852:	a201      	add	r2, pc, #4	; (adr r2, 8001858 <FEB_Fan_Validate_Speed+0x20>)
 8001854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001858:	08001869 	.word	0x08001869
 800185c:	08001871 	.word	0x08001871
 8001860:	08001879 	.word	0x08001879
 8001864:	08001881 	.word	0x08001881
			case 1:
				FEB_Fan_1_Speed_Set(0);
 8001868:	2000      	movs	r0, #0
 800186a:	f7ff feb3 	bl	80015d4 <FEB_Fan_1_Speed_Set>
				break;
 800186e:	e00c      	b.n	800188a <FEB_Fan_Validate_Speed+0x52>
			case 2:
				FEB_Fan_2_Speed_Set(0);
 8001870:	2000      	movs	r0, #0
 8001872:	f7ff fec7 	bl	8001604 <FEB_Fan_2_Speed_Set>
				break;
 8001876:	e008      	b.n	800188a <FEB_Fan_Validate_Speed+0x52>
			case 3:
				FEB_Fan_3_Speed_Set(0);
 8001878:	2000      	movs	r0, #0
 800187a:	f7ff fedb 	bl	8001634 <FEB_Fan_3_Speed_Set>
				break;
 800187e:	e004      	b.n	800188a <FEB_Fan_Validate_Speed+0x52>
			case 4:
				FEB_Fan_4_Speed_Set(0);
 8001880:	2000      	movs	r0, #0
 8001882:	f7ff feef 	bl	8001664 <FEB_Fan_4_Speed_Set>
				break;
 8001886:	e000      	b.n	800188a <FEB_Fan_Validate_Speed+0x52>
		}
	}
 8001888:	bf00      	nop
}
 800188a:	bf00      	nop
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop

08001894 <FEB_LTC6811_Setup>:
// Set accumulator
static Accumulator accumulator;

// ********************************** Functions **********************************

void FEB_LTC6811_Setup(void) {
 8001894:	b590      	push	{r4, r7, lr}
 8001896:	b089      	sub	sp, #36	; 0x24
 8001898:	af06      	add	r7, sp, #24
	FEB_LTC6811_Config_Cell_Discharge();
 800189a:	f000 f83f 	bl	800191c <FEB_LTC6811_Config_Cell_Discharge>

	LTC6811_init_cfg(NUM_IC, accumulator.IC_config);
 800189e:	4917      	ldr	r1, [pc, #92]	; (80018fc <FEB_LTC6811_Setup+0x68>)
 80018a0:	2002      	movs	r0, #2
 80018a2:	f001 f96d 	bl	8002b80 <LTC6811_init_cfg>
	for (uint8_t current_ic = 0; current_ic < NUM_IC; current_ic++) {
 80018a6:	2300      	movs	r3, #0
 80018a8:	71fb      	strb	r3, [r7, #7]
 80018aa:	e018      	b.n	80018de <FEB_LTC6811_Setup+0x4a>
		LTC6811_set_cfgr(current_ic, accumulator.IC_config, REFON, ADCOPT, GPIOBITS_A, DCCBITS_A, DCTOBITS, UV, OV);
 80018ac:	4b14      	ldr	r3, [pc, #80]	; (8001900 <FEB_LTC6811_Setup+0x6c>)
 80018ae:	7819      	ldrb	r1, [r3, #0]
 80018b0:	4b14      	ldr	r3, [pc, #80]	; (8001904 <FEB_LTC6811_Setup+0x70>)
 80018b2:	781c      	ldrb	r4, [r3, #0]
 80018b4:	4b14      	ldr	r3, [pc, #80]	; (8001908 <FEB_LTC6811_Setup+0x74>)
 80018b6:	881b      	ldrh	r3, [r3, #0]
 80018b8:	4a14      	ldr	r2, [pc, #80]	; (800190c <FEB_LTC6811_Setup+0x78>)
 80018ba:	8812      	ldrh	r2, [r2, #0]
 80018bc:	79f8      	ldrb	r0, [r7, #7]
 80018be:	9204      	str	r2, [sp, #16]
 80018c0:	9303      	str	r3, [sp, #12]
 80018c2:	4b13      	ldr	r3, [pc, #76]	; (8001910 <FEB_LTC6811_Setup+0x7c>)
 80018c4:	9302      	str	r3, [sp, #8]
 80018c6:	4b13      	ldr	r3, [pc, #76]	; (8001914 <FEB_LTC6811_Setup+0x80>)
 80018c8:	9301      	str	r3, [sp, #4]
 80018ca:	4b13      	ldr	r3, [pc, #76]	; (8001918 <FEB_LTC6811_Setup+0x84>)
 80018cc:	9300      	str	r3, [sp, #0]
 80018ce:	4623      	mov	r3, r4
 80018d0:	460a      	mov	r2, r1
 80018d2:	490a      	ldr	r1, [pc, #40]	; (80018fc <FEB_LTC6811_Setup+0x68>)
 80018d4:	f001 f963 	bl	8002b9e <LTC6811_set_cfgr>
	for (uint8_t current_ic = 0; current_ic < NUM_IC; current_ic++) {
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	3301      	adds	r3, #1
 80018dc:	71fb      	strb	r3, [r7, #7]
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d9e3      	bls.n	80018ac <FEB_LTC6811_Setup+0x18>
	}
	LTC6811_reset_crc_count(NUM_IC, accumulator.IC_config);
 80018e4:	4905      	ldr	r1, [pc, #20]	; (80018fc <FEB_LTC6811_Setup+0x68>)
 80018e6:	2002      	movs	r0, #2
 80018e8:	f001 f93b 	bl	8002b62 <LTC6811_reset_crc_count>
	LTC6811_init_reg_limits(NUM_IC, accumulator.IC_config);
 80018ec:	4903      	ldr	r1, [pc, #12]	; (80018fc <FEB_LTC6811_Setup+0x68>)
 80018ee:	2002      	movs	r0, #2
 80018f0:	f001 f882 	bl	80029f8 <LTC6811_init_reg_limits>
}
 80018f4:	bf00      	nop
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd90      	pop	{r4, r7, pc}
 80018fc:	20002640 	.word	0x20002640
 8001900:	2000001d 	.word	0x2000001d
 8001904:	20002630 	.word	0x20002630
 8001908:	20000026 	.word	0x20000026
 800190c:	20000028 	.word	0x20000028
 8001910:	2000002c 	.word	0x2000002c
 8001914:	20002634 	.word	0x20002634
 8001918:	20000020 	.word	0x20000020

0800191c <FEB_LTC6811_Config_Cell_Discharge>:

void FEB_LTC6811_Config_Cell_Discharge(void) {
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < NUM_IC; i++) {
 8001922:	2300      	movs	r3, #0
 8001924:	71fb      	strb	r3, [r7, #7]
 8001926:	e016      	b.n	8001956 <FEB_LTC6811_Config_Cell_Discharge+0x3a>
		for (uint8_t j = 0; j < CELLS_PER_DAUGHTER_BOARD; j++) {
 8001928:	2300      	movs	r3, #0
 800192a:	71bb      	strb	r3, [r7, #6]
 800192c:	e00d      	b.n	800194a <FEB_LTC6811_Config_Cell_Discharge+0x2e>
			FEB_LTC6811_Cell_Discharge[i][j] = 0;
 800192e:	79fa      	ldrb	r2, [r7, #7]
 8001930:	79b9      	ldrb	r1, [r7, #6]
 8001932:	480e      	ldr	r0, [pc, #56]	; (800196c <FEB_LTC6811_Config_Cell_Discharge+0x50>)
 8001934:	4613      	mov	r3, r2
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	4413      	add	r3, r2
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	4403      	add	r3, r0
 800193e:	440b      	add	r3, r1
 8001940:	2200      	movs	r2, #0
 8001942:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 0; j < CELLS_PER_DAUGHTER_BOARD; j++) {
 8001944:	79bb      	ldrb	r3, [r7, #6]
 8001946:	3301      	adds	r3, #1
 8001948:	71bb      	strb	r3, [r7, #6]
 800194a:	79bb      	ldrb	r3, [r7, #6]
 800194c:	2b0b      	cmp	r3, #11
 800194e:	d9ee      	bls.n	800192e <FEB_LTC6811_Config_Cell_Discharge+0x12>
	for (uint8_t i = 0; i < NUM_IC; i++) {
 8001950:	79fb      	ldrb	r3, [r7, #7]
 8001952:	3301      	adds	r3, #1
 8001954:	71fb      	strb	r3, [r7, #7]
 8001956:	79fb      	ldrb	r3, [r7, #7]
 8001958:	2b01      	cmp	r3, #1
 800195a:	d9e5      	bls.n	8001928 <FEB_LTC6811_Config_Cell_Discharge+0xc>
		}
	}
}
 800195c:	bf00      	nop
 800195e:	bf00      	nop
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	20002618 	.word	0x20002618

08001970 <FEB_LTC6811_Poll_Voltage>:

// ******************** Read Voltage ********************

void FEB_LTC6811_Poll_Voltage(void) {
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
	FEB_LTC6811_Start_Cell_ADC_Measurement();
 8001974:	f000 f806 	bl	8001984 <FEB_LTC6811_Start_Cell_ADC_Measurement>
	FEB_LTC6811_Read_Cell_Voltage_Registers();
 8001978:	f000 f812 	bl	80019a0 <FEB_LTC6811_Read_Cell_Voltage_Registers>
	FEB_LTC6811_Store_Voltage();
 800197c:	f000 f81e 	bl	80019bc <FEB_LTC6811_Store_Voltage>
}
 8001980:	bf00      	nop
 8001982:	bd80      	pop	{r7, pc}

08001984 <FEB_LTC6811_Start_Cell_ADC_Measurement>:

void FEB_LTC6811_Start_Cell_ADC_Measurement(void) {
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
	wakeup_sleep(NUM_IC);
 8001988:	2002      	movs	r0, #2
 800198a:	f001 f946 	bl	8002c1a <wakeup_sleep>
	LTC6811_adcv(ADC_CONVERSION_MODE, ADC_DCP, CELL_CH_TO_CONVERT);
 800198e:	2200      	movs	r2, #0
 8001990:	2101      	movs	r1, #1
 8001992:	2002      	movs	r0, #2
 8001994:	f001 f88c 	bl	8002ab0 <LTC6811_adcv>
	LTC6811_pollAdc();
 8001998:	f001 f8dc 	bl	8002b54 <LTC6811_pollAdc>
}
 800199c:	bf00      	nop
 800199e:	bd80      	pop	{r7, pc}

080019a0 <FEB_LTC6811_Read_Cell_Voltage_Registers>:

void FEB_LTC6811_Read_Cell_Voltage_Registers(void) {
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
	wakeup_sleep(NUM_IC);
 80019a4:	2002      	movs	r0, #2
 80019a6:	f001 f938 	bl	8002c1a <wakeup_sleep>
	LTC6811_rdcv(SEL_ALL_REG, NUM_IC, accumulator.IC_config);
 80019aa:	4a03      	ldr	r2, [pc, #12]	; (80019b8 <FEB_LTC6811_Read_Cell_Voltage_Registers+0x18>)
 80019ac:	2102      	movs	r1, #2
 80019ae:	2000      	movs	r0, #0
 80019b0:	f001 f8a3 	bl	8002afa <LTC6811_rdcv>
}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	20002640 	.word	0x20002640

080019bc <FEB_LTC6811_Store_Voltage>:

void FEB_LTC6811_Store_Voltage(void) {
 80019bc:	b590      	push	{r4, r7, lr}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
    for (uint16_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 80019c2:	2300      	movs	r3, #0
 80019c4:	80fb      	strh	r3, [r7, #6]
 80019c6:	e1b8      	b.n	8001d3a <FEB_LTC6811_Store_Voltage+0x37e>
    	accumulator.banks[bank_idx].cells[16].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[bank_idx * 2].cells.c_codes[0]);
 80019c8:	88fb      	ldrh	r3, [r7, #6]
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	4ad3      	ldr	r2, [pc, #844]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 80019ce:	21e8      	movs	r1, #232	; 0xe8
 80019d0:	fb01 f303 	mul.w	r3, r1, r3
 80019d4:	4413      	add	r3, r2
 80019d6:	331e      	adds	r3, #30
 80019d8:	881b      	ldrh	r3, [r3, #0]
 80019da:	88fc      	ldrh	r4, [r7, #6]
 80019dc:	4618      	mov	r0, r3
 80019de:	f000 f9b7 	bl	8001d50 <FEB_LTC6811_Convert_Voltage>
 80019e2:	eef0 7a40 	vmov.f32	s15, s0
 80019e6:	4acd      	ldr	r2, [pc, #820]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 80019e8:	4623      	mov	r3, r4
 80019ea:	011b      	lsls	r3, r3, #4
 80019ec:	4423      	add	r3, r4
 80019ee:	00db      	lsls	r3, r3, #3
 80019f0:	4413      	add	r3, r2
 80019f2:	f503 7315 	add.w	r3, r3, #596	; 0x254
 80019f6:	edc3 7a00 	vstr	s15, [r3]
    	accumulator.banks[bank_idx].cells[15].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[bank_idx * 2].cells.c_codes[1]);
 80019fa:	88fb      	ldrh	r3, [r7, #6]
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	4ac7      	ldr	r2, [pc, #796]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001a00:	21e8      	movs	r1, #232	; 0xe8
 8001a02:	fb01 f303 	mul.w	r3, r1, r3
 8001a06:	4413      	add	r3, r2
 8001a08:	3320      	adds	r3, #32
 8001a0a:	881b      	ldrh	r3, [r3, #0]
 8001a0c:	88fc      	ldrh	r4, [r7, #6]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f000 f99e 	bl	8001d50 <FEB_LTC6811_Convert_Voltage>
 8001a14:	eef0 7a40 	vmov.f32	s15, s0
 8001a18:	4ac0      	ldr	r2, [pc, #768]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001a1a:	4623      	mov	r3, r4
 8001a1c:	011b      	lsls	r3, r3, #4
 8001a1e:	4423      	add	r3, r4
 8001a20:	00db      	lsls	r3, r3, #3
 8001a22:	4413      	add	r3, r2
 8001a24:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 8001a28:	edc3 7a00 	vstr	s15, [r3]
    	accumulator.banks[bank_idx].cells[14].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[bank_idx * 2].cells.c_codes[2]);
 8001a2c:	88fb      	ldrh	r3, [r7, #6]
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	4aba      	ldr	r2, [pc, #744]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001a32:	21e8      	movs	r1, #232	; 0xe8
 8001a34:	fb01 f303 	mul.w	r3, r1, r3
 8001a38:	4413      	add	r3, r2
 8001a3a:	3322      	adds	r3, #34	; 0x22
 8001a3c:	881b      	ldrh	r3, [r3, #0]
 8001a3e:	88fc      	ldrh	r4, [r7, #6]
 8001a40:	4618      	mov	r0, r3
 8001a42:	f000 f985 	bl	8001d50 <FEB_LTC6811_Convert_Voltage>
 8001a46:	eef0 7a40 	vmov.f32	s15, s0
 8001a4a:	4ab4      	ldr	r2, [pc, #720]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001a4c:	4623      	mov	r3, r4
 8001a4e:	011b      	lsls	r3, r3, #4
 8001a50:	4423      	add	r3, r4
 8001a52:	00db      	lsls	r3, r3, #3
 8001a54:	4413      	add	r3, r2
 8001a56:	f503 7311 	add.w	r3, r3, #580	; 0x244
 8001a5a:	edc3 7a00 	vstr	s15, [r3]
    	accumulator.banks[bank_idx].cells[13].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[bank_idx * 2].cells.c_codes[3]);
 8001a5e:	88fb      	ldrh	r3, [r7, #6]
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	4aae      	ldr	r2, [pc, #696]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001a64:	21e8      	movs	r1, #232	; 0xe8
 8001a66:	fb01 f303 	mul.w	r3, r1, r3
 8001a6a:	4413      	add	r3, r2
 8001a6c:	3324      	adds	r3, #36	; 0x24
 8001a6e:	881b      	ldrh	r3, [r3, #0]
 8001a70:	88fc      	ldrh	r4, [r7, #6]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f000 f96c 	bl	8001d50 <FEB_LTC6811_Convert_Voltage>
 8001a78:	eef0 7a40 	vmov.f32	s15, s0
 8001a7c:	4aa7      	ldr	r2, [pc, #668]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001a7e:	4623      	mov	r3, r4
 8001a80:	011b      	lsls	r3, r3, #4
 8001a82:	4423      	add	r3, r4
 8001a84:	00db      	lsls	r3, r3, #3
 8001a86:	4413      	add	r3, r2
 8001a88:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 8001a8c:	edc3 7a00 	vstr	s15, [r3]
    	accumulator.banks[bank_idx].cells[12].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[bank_idx * 2].cells.c_codes[6]);
 8001a90:	88fb      	ldrh	r3, [r7, #6]
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	4aa1      	ldr	r2, [pc, #644]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001a96:	21e8      	movs	r1, #232	; 0xe8
 8001a98:	fb01 f303 	mul.w	r3, r1, r3
 8001a9c:	4413      	add	r3, r2
 8001a9e:	332a      	adds	r3, #42	; 0x2a
 8001aa0:	881b      	ldrh	r3, [r3, #0]
 8001aa2:	88fc      	ldrh	r4, [r7, #6]
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f000 f953 	bl	8001d50 <FEB_LTC6811_Convert_Voltage>
 8001aaa:	eef0 7a40 	vmov.f32	s15, s0
 8001aae:	4a9b      	ldr	r2, [pc, #620]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001ab0:	4623      	mov	r3, r4
 8001ab2:	011b      	lsls	r3, r3, #4
 8001ab4:	4423      	add	r3, r4
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	4413      	add	r3, r2
 8001aba:	f503 730d 	add.w	r3, r3, #564	; 0x234
 8001abe:	edc3 7a00 	vstr	s15, [r3]
    	accumulator.banks[bank_idx].cells[11].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[bank_idx * 2].cells.c_codes[7]);
 8001ac2:	88fb      	ldrh	r3, [r7, #6]
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	4a95      	ldr	r2, [pc, #596]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001ac8:	21e8      	movs	r1, #232	; 0xe8
 8001aca:	fb01 f303 	mul.w	r3, r1, r3
 8001ace:	4413      	add	r3, r2
 8001ad0:	332c      	adds	r3, #44	; 0x2c
 8001ad2:	881b      	ldrh	r3, [r3, #0]
 8001ad4:	88fc      	ldrh	r4, [r7, #6]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f000 f93a 	bl	8001d50 <FEB_LTC6811_Convert_Voltage>
 8001adc:	eef0 7a40 	vmov.f32	s15, s0
 8001ae0:	4a8e      	ldr	r2, [pc, #568]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001ae2:	4623      	mov	r3, r4
 8001ae4:	011b      	lsls	r3, r3, #4
 8001ae6:	4423      	add	r3, r4
 8001ae8:	00db      	lsls	r3, r3, #3
 8001aea:	4413      	add	r3, r2
 8001aec:	f503 730b 	add.w	r3, r3, #556	; 0x22c
 8001af0:	edc3 7a00 	vstr	s15, [r3]
    	accumulator.banks[bank_idx].cells[10].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[bank_idx * 2].cells.c_codes[8]);
 8001af4:	88fb      	ldrh	r3, [r7, #6]
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	4a88      	ldr	r2, [pc, #544]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001afa:	21e8      	movs	r1, #232	; 0xe8
 8001afc:	fb01 f303 	mul.w	r3, r1, r3
 8001b00:	4413      	add	r3, r2
 8001b02:	332e      	adds	r3, #46	; 0x2e
 8001b04:	881b      	ldrh	r3, [r3, #0]
 8001b06:	88fc      	ldrh	r4, [r7, #6]
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f000 f921 	bl	8001d50 <FEB_LTC6811_Convert_Voltage>
 8001b0e:	eef0 7a40 	vmov.f32	s15, s0
 8001b12:	4a82      	ldr	r2, [pc, #520]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001b14:	4623      	mov	r3, r4
 8001b16:	011b      	lsls	r3, r3, #4
 8001b18:	4423      	add	r3, r4
 8001b1a:	00db      	lsls	r3, r3, #3
 8001b1c:	4413      	add	r3, r2
 8001b1e:	f503 7309 	add.w	r3, r3, #548	; 0x224
 8001b22:	edc3 7a00 	vstr	s15, [r3]
    	accumulator.banks[bank_idx].cells[9].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[bank_idx * 2].cells.c_codes[9]);
 8001b26:	88fb      	ldrh	r3, [r7, #6]
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	4a7c      	ldr	r2, [pc, #496]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001b2c:	21e8      	movs	r1, #232	; 0xe8
 8001b2e:	fb01 f303 	mul.w	r3, r1, r3
 8001b32:	4413      	add	r3, r2
 8001b34:	3330      	adds	r3, #48	; 0x30
 8001b36:	881b      	ldrh	r3, [r3, #0]
 8001b38:	88fc      	ldrh	r4, [r7, #6]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f000 f908 	bl	8001d50 <FEB_LTC6811_Convert_Voltage>
 8001b40:	eef0 7a40 	vmov.f32	s15, s0
 8001b44:	4a75      	ldr	r2, [pc, #468]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001b46:	4623      	mov	r3, r4
 8001b48:	011b      	lsls	r3, r3, #4
 8001b4a:	4423      	add	r3, r4
 8001b4c:	00db      	lsls	r3, r3, #3
 8001b4e:	4413      	add	r3, r2
 8001b50:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 8001b54:	edc3 7a00 	vstr	s15, [r3]

    	accumulator.banks[bank_idx].cells[8].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[bank_idx * 2 + 1].cells.c_codes[0]);
 8001b58:	88fb      	ldrh	r3, [r7, #6]
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	4a6f      	ldr	r2, [pc, #444]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001b60:	21e8      	movs	r1, #232	; 0xe8
 8001b62:	fb01 f303 	mul.w	r3, r1, r3
 8001b66:	4413      	add	r3, r2
 8001b68:	331e      	adds	r3, #30
 8001b6a:	881b      	ldrh	r3, [r3, #0]
 8001b6c:	88fc      	ldrh	r4, [r7, #6]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f000 f8ee 	bl	8001d50 <FEB_LTC6811_Convert_Voltage>
 8001b74:	eef0 7a40 	vmov.f32	s15, s0
 8001b78:	4a68      	ldr	r2, [pc, #416]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001b7a:	4623      	mov	r3, r4
 8001b7c:	011b      	lsls	r3, r3, #4
 8001b7e:	4423      	add	r3, r4
 8001b80:	00db      	lsls	r3, r3, #3
 8001b82:	4413      	add	r3, r2
 8001b84:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8001b88:	edc3 7a00 	vstr	s15, [r3]
    	accumulator.banks[bank_idx].cells[7].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[bank_idx * 2 + 1].cells.c_codes[1]);
 8001b8c:	88fb      	ldrh	r3, [r7, #6]
 8001b8e:	005b      	lsls	r3, r3, #1
 8001b90:	3301      	adds	r3, #1
 8001b92:	4a62      	ldr	r2, [pc, #392]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001b94:	21e8      	movs	r1, #232	; 0xe8
 8001b96:	fb01 f303 	mul.w	r3, r1, r3
 8001b9a:	4413      	add	r3, r2
 8001b9c:	3320      	adds	r3, #32
 8001b9e:	881b      	ldrh	r3, [r3, #0]
 8001ba0:	88fc      	ldrh	r4, [r7, #6]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f000 f8d4 	bl	8001d50 <FEB_LTC6811_Convert_Voltage>
 8001ba8:	eef0 7a40 	vmov.f32	s15, s0
 8001bac:	4a5b      	ldr	r2, [pc, #364]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001bae:	4623      	mov	r3, r4
 8001bb0:	011b      	lsls	r3, r3, #4
 8001bb2:	4423      	add	r3, r4
 8001bb4:	00db      	lsls	r3, r3, #3
 8001bb6:	4413      	add	r3, r2
 8001bb8:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 8001bbc:	edc3 7a00 	vstr	s15, [r3]
    	accumulator.banks[bank_idx].cells[6].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[bank_idx * 2 + 1].cells.c_codes[2]);
 8001bc0:	88fb      	ldrh	r3, [r7, #6]
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	4a55      	ldr	r2, [pc, #340]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001bc8:	21e8      	movs	r1, #232	; 0xe8
 8001bca:	fb01 f303 	mul.w	r3, r1, r3
 8001bce:	4413      	add	r3, r2
 8001bd0:	3322      	adds	r3, #34	; 0x22
 8001bd2:	881b      	ldrh	r3, [r3, #0]
 8001bd4:	88fc      	ldrh	r4, [r7, #6]
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f000 f8ba 	bl	8001d50 <FEB_LTC6811_Convert_Voltage>
 8001bdc:	eef0 7a40 	vmov.f32	s15, s0
 8001be0:	4a4e      	ldr	r2, [pc, #312]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001be2:	4623      	mov	r3, r4
 8001be4:	011b      	lsls	r3, r3, #4
 8001be6:	4423      	add	r3, r4
 8001be8:	00db      	lsls	r3, r3, #3
 8001bea:	4413      	add	r3, r2
 8001bec:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001bf0:	edc3 7a00 	vstr	s15, [r3]
    	accumulator.banks[bank_idx].cells[5].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[bank_idx * 2 + 1].cells.c_codes[3]);
 8001bf4:	88fb      	ldrh	r3, [r7, #6]
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	4a48      	ldr	r2, [pc, #288]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001bfc:	21e8      	movs	r1, #232	; 0xe8
 8001bfe:	fb01 f303 	mul.w	r3, r1, r3
 8001c02:	4413      	add	r3, r2
 8001c04:	3324      	adds	r3, #36	; 0x24
 8001c06:	881b      	ldrh	r3, [r3, #0]
 8001c08:	88fc      	ldrh	r4, [r7, #6]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f000 f8a0 	bl	8001d50 <FEB_LTC6811_Convert_Voltage>
 8001c10:	eef0 7a40 	vmov.f32	s15, s0
 8001c14:	4a41      	ldr	r2, [pc, #260]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001c16:	4623      	mov	r3, r4
 8001c18:	011b      	lsls	r3, r3, #4
 8001c1a:	4423      	add	r3, r4
 8001c1c:	00db      	lsls	r3, r3, #3
 8001c1e:	4413      	add	r3, r2
 8001c20:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8001c24:	edc3 7a00 	vstr	s15, [r3]
    	accumulator.banks[bank_idx].cells[4].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[bank_idx * 2 + 1].cells.c_codes[4]);
 8001c28:	88fb      	ldrh	r3, [r7, #6]
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	4a3b      	ldr	r2, [pc, #236]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001c30:	21e8      	movs	r1, #232	; 0xe8
 8001c32:	fb01 f303 	mul.w	r3, r1, r3
 8001c36:	4413      	add	r3, r2
 8001c38:	3326      	adds	r3, #38	; 0x26
 8001c3a:	881b      	ldrh	r3, [r3, #0]
 8001c3c:	88fc      	ldrh	r4, [r7, #6]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f000 f886 	bl	8001d50 <FEB_LTC6811_Convert_Voltage>
 8001c44:	eef0 7a40 	vmov.f32	s15, s0
 8001c48:	4a34      	ldr	r2, [pc, #208]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001c4a:	4623      	mov	r3, r4
 8001c4c:	011b      	lsls	r3, r3, #4
 8001c4e:	4423      	add	r3, r4
 8001c50:	00db      	lsls	r3, r3, #3
 8001c52:	4413      	add	r3, r2
 8001c54:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001c58:	edc3 7a00 	vstr	s15, [r3]
      	accumulator.banks[bank_idx].cells[3].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[bank_idx * 2 + 1].cells.c_codes[6]);
 8001c5c:	88fb      	ldrh	r3, [r7, #6]
 8001c5e:	005b      	lsls	r3, r3, #1
 8001c60:	3301      	adds	r3, #1
 8001c62:	4a2e      	ldr	r2, [pc, #184]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001c64:	21e8      	movs	r1, #232	; 0xe8
 8001c66:	fb01 f303 	mul.w	r3, r1, r3
 8001c6a:	4413      	add	r3, r2
 8001c6c:	332a      	adds	r3, #42	; 0x2a
 8001c6e:	881b      	ldrh	r3, [r3, #0]
 8001c70:	88fc      	ldrh	r4, [r7, #6]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f000 f86c 	bl	8001d50 <FEB_LTC6811_Convert_Voltage>
 8001c78:	eef0 7a40 	vmov.f32	s15, s0
 8001c7c:	4a27      	ldr	r2, [pc, #156]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001c7e:	4623      	mov	r3, r4
 8001c80:	011b      	lsls	r3, r3, #4
 8001c82:	4423      	add	r3, r4
 8001c84:	00db      	lsls	r3, r3, #3
 8001c86:	4413      	add	r3, r2
 8001c88:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8001c8c:	edc3 7a00 	vstr	s15, [r3]
      	accumulator.banks[bank_idx].cells[2].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[bank_idx * 2 + 1].cells.c_codes[7]);
 8001c90:	88fb      	ldrh	r3, [r7, #6]
 8001c92:	005b      	lsls	r3, r3, #1
 8001c94:	3301      	adds	r3, #1
 8001c96:	4a21      	ldr	r2, [pc, #132]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001c98:	21e8      	movs	r1, #232	; 0xe8
 8001c9a:	fb01 f303 	mul.w	r3, r1, r3
 8001c9e:	4413      	add	r3, r2
 8001ca0:	332c      	adds	r3, #44	; 0x2c
 8001ca2:	881b      	ldrh	r3, [r3, #0]
 8001ca4:	88fc      	ldrh	r4, [r7, #6]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f000 f852 	bl	8001d50 <FEB_LTC6811_Convert_Voltage>
 8001cac:	eef0 7a40 	vmov.f32	s15, s0
 8001cb0:	4a1a      	ldr	r2, [pc, #104]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001cb2:	4623      	mov	r3, r4
 8001cb4:	011b      	lsls	r3, r3, #4
 8001cb6:	4423      	add	r3, r4
 8001cb8:	00db      	lsls	r3, r3, #3
 8001cba:	4413      	add	r3, r2
 8001cbc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8001cc0:	edc3 7a00 	vstr	s15, [r3]
      	accumulator.banks[bank_idx].cells[1].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[bank_idx * 2 + 1].cells.c_codes[8]);
 8001cc4:	88fb      	ldrh	r3, [r7, #6]
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	3301      	adds	r3, #1
 8001cca:	4a14      	ldr	r2, [pc, #80]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001ccc:	21e8      	movs	r1, #232	; 0xe8
 8001cce:	fb01 f303 	mul.w	r3, r1, r3
 8001cd2:	4413      	add	r3, r2
 8001cd4:	332e      	adds	r3, #46	; 0x2e
 8001cd6:	881b      	ldrh	r3, [r3, #0]
 8001cd8:	88fc      	ldrh	r4, [r7, #6]
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f000 f838 	bl	8001d50 <FEB_LTC6811_Convert_Voltage>
 8001ce0:	eef0 7a40 	vmov.f32	s15, s0
 8001ce4:	4a0d      	ldr	r2, [pc, #52]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001ce6:	4623      	mov	r3, r4
 8001ce8:	011b      	lsls	r3, r3, #4
 8001cea:	4423      	add	r3, r4
 8001cec:	00db      	lsls	r3, r3, #3
 8001cee:	4413      	add	r3, r2
 8001cf0:	f503 73ee 	add.w	r3, r3, #476	; 0x1dc
 8001cf4:	edc3 7a00 	vstr	s15, [r3]
      	accumulator.banks[bank_idx].cells[0].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[bank_idx * 2 + 1].cells.c_codes[9]);
 8001cf8:	88fb      	ldrh	r3, [r7, #6]
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	4a07      	ldr	r2, [pc, #28]	; (8001d1c <FEB_LTC6811_Store_Voltage+0x360>)
 8001d00:	21e8      	movs	r1, #232	; 0xe8
 8001d02:	fb01 f303 	mul.w	r3, r1, r3
 8001d06:	4413      	add	r3, r2
 8001d08:	3330      	adds	r3, #48	; 0x30
 8001d0a:	881b      	ldrh	r3, [r3, #0]
 8001d0c:	88fc      	ldrh	r4, [r7, #6]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f000 f81e 	bl	8001d50 <FEB_LTC6811_Convert_Voltage>
 8001d14:	eef0 7a40 	vmov.f32	s15, s0
 8001d18:	e002      	b.n	8001d20 <FEB_LTC6811_Store_Voltage+0x364>
 8001d1a:	bf00      	nop
 8001d1c:	20002640 	.word	0x20002640
 8001d20:	4a0a      	ldr	r2, [pc, #40]	; (8001d4c <FEB_LTC6811_Store_Voltage+0x390>)
 8001d22:	4623      	mov	r3, r4
 8001d24:	011b      	lsls	r3, r3, #4
 8001d26:	4423      	add	r3, r4
 8001d28:	00db      	lsls	r3, r3, #3
 8001d2a:	4413      	add	r3, r2
 8001d2c:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 8001d30:	edc3 7a00 	vstr	s15, [r3]
    for (uint16_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001d34:	88fb      	ldrh	r3, [r7, #6]
 8001d36:	3301      	adds	r3, #1
 8001d38:	80fb      	strh	r3, [r7, #6]
 8001d3a:	88fb      	ldrh	r3, [r7, #6]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	f43f ae43 	beq.w	80019c8 <FEB_LTC6811_Store_Voltage+0xc>
    }
}
 8001d42:	bf00      	nop
 8001d44:	bf00      	nop
 8001d46:	370c      	adds	r7, #12
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd90      	pop	{r4, r7, pc}
 8001d4c:	20002640 	.word	0x20002640

08001d50 <FEB_LTC6811_Convert_Voltage>:

/*
 * @param value := Voltage (100uV) from LTC6811
 */
float FEB_LTC6811_Convert_Voltage(uint16_t value) {
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	4603      	mov	r3, r0
 8001d58:	80fb      	strh	r3, [r7, #6]
	// Check for error: value = 2^16 - 1
	if (value == 65535) {
 8001d5a:	88fb      	ldrh	r3, [r7, #6]
 8001d5c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d101      	bne.n	8001d68 <FEB_LTC6811_Convert_Voltage+0x18>
		return -42;
 8001d64:	4b0e      	ldr	r3, [pc, #56]	; (8001da0 <FEB_LTC6811_Convert_Voltage+0x50>)
 8001d66:	e00f      	b.n	8001d88 <FEB_LTC6811_Convert_Voltage+0x38>
	}
	return value * 0.0001;
 8001d68:	88fb      	ldrh	r3, [r7, #6]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7fe fbfa 	bl	8000564 <__aeabi_i2d>
 8001d70:	a309      	add	r3, pc, #36	; (adr r3, 8001d98 <FEB_LTC6811_Convert_Voltage+0x48>)
 8001d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d76:	f7fe fc5f 	bl	8000638 <__aeabi_dmul>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	4610      	mov	r0, r2
 8001d80:	4619      	mov	r1, r3
 8001d82:	f7fe ff51 	bl	8000c28 <__aeabi_d2f>
 8001d86:	4603      	mov	r3, r0
}
 8001d88:	ee07 3a90 	vmov	s15, r3
 8001d8c:	eeb0 0a67 	vmov.f32	s0, s15
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	eb1c432d 	.word	0xeb1c432d
 8001d9c:	3f1a36e2 	.word	0x3f1a36e2
 8001da0:	c2280000 	.word	0xc2280000

08001da4 <FEB_LTC6811_Get_IC>:

// ******************** Voltage Cell Balance ********************

uint8_t FEB_LTC6811_Get_IC(uint8_t bank, uint8_t cell) {
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	4603      	mov	r3, r0
 8001dac:	460a      	mov	r2, r1
 8001dae:	71fb      	strb	r3, [r7, #7]
 8001db0:	4613      	mov	r3, r2
 8001db2:	71bb      	strb	r3, [r7, #6]
	if (cell < 9) {
 8001db4:	79bb      	ldrb	r3, [r7, #6]
 8001db6:	2b08      	cmp	r3, #8
 8001db8:	d805      	bhi.n	8001dc6 <FEB_LTC6811_Get_IC+0x22>
		return bank * 2 + 1;
 8001dba:	79fb      	ldrb	r3, [r7, #7]
 8001dbc:	005b      	lsls	r3, r3, #1
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	e002      	b.n	8001dcc <FEB_LTC6811_Get_IC+0x28>
	} else {
		return bank * 2;
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	b2db      	uxtb	r3, r3
	}
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <FEB_LTC6811_Cell_Idx>:

uint8_t FEB_LTC6811_Cell_Idx(uint8_t cell) {
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	4603      	mov	r3, r0
 8001de0:	71fb      	strb	r3, [r7, #7]
	return FEB_LTC6811_Cell_Idx_Map[cell];
 8001de2:	79fb      	ldrb	r3, [r7, #7]
 8001de4:	4a03      	ldr	r2, [pc, #12]	; (8001df4 <FEB_LTC6811_Cell_Idx+0x1c>)
 8001de6:	5cd3      	ldrb	r3, [r2, r3]
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	2000000c 	.word	0x2000000c

08001df8 <FEB_LTC6811_Balance_Cells>:
	// Set target voltage
	FEB_LTC6811_Target_Voltage = lowest_voltage;
	FEB_LTC6811_Target_Voltage_Set = 1;
}

void FEB_LTC6811_Balance_Cells(void) {
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
	if (FEB_LTC6811_Balance_Cells_State == 0 || FEB_LTC6811_Cells_Balanced == 1) {
		return;
 8001dfc:	bf00      	nop
	if (cells_balanced == 1) {
		FEB_LTC6811_Cells_Balanced = 1;
		FEB_LTC6811_Clear_Balance_Cells();
	}

}
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
	...

08001e08 <FEB_LTC6811_Configure_DCCBITS_A>:

void FEB_LTC6811_Clear_Balance_Cell(uint8_t bank, uint8_t cell) {
	FEB_LTC6811_Cell_Discharge[FEB_LTC6811_Get_IC(bank, cell)][FEB_LTC6811_Cell_Idx(cell)] = 0;
}

void FEB_LTC6811_Configure_DCCBITS_A(uint8_t ic) {
 8001e08:	b480      	push	{r7}
 8001e0a:	b085      	sub	sp, #20
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	4603      	mov	r3, r0
 8001e10:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < CELLS_PER_DAUGHTER_BOARD; i++) {
 8001e12:	2300      	movs	r3, #0
 8001e14:	73fb      	strb	r3, [r7, #15]
 8001e16:	e014      	b.n	8001e42 <FEB_LTC6811_Configure_DCCBITS_A+0x3a>
		DCCBITS_A[i] = FEB_LTC6811_Cell_Discharge[ic][i];
 8001e18:	79fa      	ldrb	r2, [r7, #7]
 8001e1a:	7bf9      	ldrb	r1, [r7, #15]
 8001e1c:	480e      	ldr	r0, [pc, #56]	; (8001e58 <FEB_LTC6811_Configure_DCCBITS_A+0x50>)
 8001e1e:	4613      	mov	r3, r2
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	4413      	add	r3, r2
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	4403      	add	r3, r0
 8001e28:	440b      	add	r3, r1
 8001e2a:	781a      	ldrb	r2, [r3, #0]
 8001e2c:	7bfb      	ldrb	r3, [r7, #15]
 8001e2e:	2a00      	cmp	r2, #0
 8001e30:	bf14      	ite	ne
 8001e32:	2201      	movne	r2, #1
 8001e34:	2200      	moveq	r2, #0
 8001e36:	b2d1      	uxtb	r1, r2
 8001e38:	4a08      	ldr	r2, [pc, #32]	; (8001e5c <FEB_LTC6811_Configure_DCCBITS_A+0x54>)
 8001e3a:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < CELLS_PER_DAUGHTER_BOARD; i++) {
 8001e3c:	7bfb      	ldrb	r3, [r7, #15]
 8001e3e:	3301      	adds	r3, #1
 8001e40:	73fb      	strb	r3, [r7, #15]
 8001e42:	7bfb      	ldrb	r3, [r7, #15]
 8001e44:	2b0b      	cmp	r3, #11
 8001e46:	d9e7      	bls.n	8001e18 <FEB_LTC6811_Configure_DCCBITS_A+0x10>
	}
}
 8001e48:	bf00      	nop
 8001e4a:	bf00      	nop
 8001e4c:	3714      	adds	r7, #20
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	20002618 	.word	0x20002618
 8001e5c:	20002634 	.word	0x20002634

08001e60 <FEB_LTC6811_UART_Transmit_Discharge>:

void FEB_LTC6811_UART_Transmit_Discharge(void) {
 8001e60:	b590      	push	{r4, r7, lr}
 8001e62:	f2ad 5d0c 	subw	sp, sp, #1292	; 0x50c
 8001e66:	af00      	add	r7, sp, #0
	char UART_str[1024];
	char temp_str[256];

	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001e68:	2300      	movs	r3, #0
 8001e6a:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 8001e6e:	e067      	b.n	8001f40 <FEB_LTC6811_UART_Transmit_Discharge+0xe0>
		// Add bank_idx, cell_idx to {@code UART_Str}
		sprintf(UART_str, "%d", (bank_idx << UART_BITS_PER_MESSAGE) + UART_DISCHARGE_ID);
 8001e70:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001e74:	00db      	lsls	r3, r3, #3
 8001e76:	1c9a      	adds	r2, r3, #2
 8001e78:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001e7c:	4935      	ldr	r1, [pc, #212]	; (8001f54 <FEB_LTC6811_UART_Transmit_Discharge+0xf4>)
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f008 f96e 	bl	800a160 <siprintf>


		// Add values to {@code UART_Str}
		for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001e84:	2300      	movs	r3, #0
 8001e86:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 8001e8a:	e033      	b.n	8001ef4 <FEB_LTC6811_UART_Transmit_Discharge+0x94>
			uint8_t state = FEB_LTC6811_Cell_Discharge[FEB_LTC6811_Get_IC(bank_idx, cell_idx)][FEB_LTC6811_Cell_Idx(cell_idx)];
 8001e8c:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001e90:	b2da      	uxtb	r2, r3
 8001e92:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001e96:	4611      	mov	r1, r2
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff ff83 	bl	8001da4 <FEB_LTC6811_Get_IC>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	461c      	mov	r4, r3
 8001ea2:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff ff95 	bl	8001dd8 <FEB_LTC6811_Cell_Idx>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4a29      	ldr	r2, [pc, #164]	; (8001f58 <FEB_LTC6811_UART_Transmit_Discharge+0xf8>)
 8001eb4:	4623      	mov	r3, r4
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	4423      	add	r3, r4
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	4413      	add	r3, r2
 8001ebe:	440b      	add	r3, r1
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	f887 3503 	strb.w	r3, [r7, #1283]	; 0x503
			sprintf(temp_str, " %d", state);
 8001ec6:	f897 2503 	ldrb.w	r2, [r7, #1283]	; 0x503
 8001eca:	463b      	mov	r3, r7
 8001ecc:	4923      	ldr	r1, [pc, #140]	; (8001f5c <FEB_LTC6811_UART_Transmit_Discharge+0xfc>)
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f008 f946 	bl	800a160 <siprintf>
			strncat(UART_str, temp_str, strlen(temp_str));
 8001ed4:	463b      	mov	r3, r7
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7fe f99a 	bl	8000210 <strlen>
 8001edc:	4602      	mov	r2, r0
 8001ede:	4639      	mov	r1, r7
 8001ee0:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f008 f95b 	bl	800a1a0 <strncat>
		for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001eea:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001eee:	3301      	adds	r3, #1
 8001ef0:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 8001ef4:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001ef8:	2b10      	cmp	r3, #16
 8001efa:	d9c7      	bls.n	8001e8c <FEB_LTC6811_UART_Transmit_Discharge+0x2c>
		}

		// Add '\n' to {@code UART_Str}
		sprintf(temp_str, "\n");
 8001efc:	463b      	mov	r3, r7
 8001efe:	4918      	ldr	r1, [pc, #96]	; (8001f60 <FEB_LTC6811_UART_Transmit_Discharge+0x100>)
 8001f00:	4618      	mov	r0, r3
 8001f02:	f008 f92d 	bl	800a160 <siprintf>
		strncat(UART_str, temp_str, strlen(temp_str));
 8001f06:	463b      	mov	r3, r7
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7fe f981 	bl	8000210 <strlen>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	4639      	mov	r1, r7
 8001f12:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001f16:	4618      	mov	r0, r3
 8001f18:	f008 f942 	bl	800a1a0 <strncat>

		HAL_UART_Transmit(&huart2, (uint8_t*) UART_str, strlen(UART_str), 100);
 8001f1c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7fe f975 	bl	8000210 <strlen>
 8001f26:	4603      	mov	r3, r0
 8001f28:	b29a      	uxth	r2, r3
 8001f2a:	f507 7180 	add.w	r1, r7, #256	; 0x100
 8001f2e:	2364      	movs	r3, #100	; 0x64
 8001f30:	480c      	ldr	r0, [pc, #48]	; (8001f64 <FEB_LTC6811_UART_Transmit_Discharge+0x104>)
 8001f32:	f007 f804 	bl	8008f3e <HAL_UART_Transmit>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001f36:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 8001f40:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d093      	beq.n	8001e70 <FEB_LTC6811_UART_Transmit_Discharge+0x10>
	}
}
 8001f48:	bf00      	nop
 8001f4a:	bf00      	nop
 8001f4c:	f207 570c 	addw	r7, r7, #1292	; 0x50c
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd90      	pop	{r4, r7, pc}
 8001f54:	0800c53c 	.word	0x0800c53c
 8001f58:	20002618 	.word	0x20002618
 8001f5c:	0800c540 	.word	0x0800c540
 8001f60:	0800c544 	.word	0x0800c544
 8001f64:	20002aa8 	.word	0x20002aa8

08001f68 <FEB_LTC6811_Validate_Voltage>:

// ******************** Voltage Interface ********************

void FEB_LTC6811_Validate_Voltage(void) {
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001f6e:	2300      	movs	r3, #0
 8001f70:	71fb      	strb	r3, [r7, #7]
 8001f72:	e02c      	b.n	8001fce <FEB_LTC6811_Validate_Voltage+0x66>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001f74:	2300      	movs	r3, #0
 8001f76:	71bb      	strb	r3, [r7, #6]
 8001f78:	e023      	b.n	8001fc2 <FEB_LTC6811_Validate_Voltage+0x5a>
			float voltage = accumulator.banks[bank_idx].cells[cell_idx].voltage;
 8001f7a:	79fa      	ldrb	r2, [r7, #7]
 8001f7c:	79b9      	ldrb	r1, [r7, #6]
 8001f7e:	4818      	ldr	r0, [pc, #96]	; (8001fe0 <FEB_LTC6811_Validate_Voltage+0x78>)
 8001f80:	4613      	mov	r3, r2
 8001f82:	011b      	lsls	r3, r3, #4
 8001f84:	4413      	add	r3, r2
 8001f86:	440b      	add	r3, r1
 8001f88:	333a      	adds	r3, #58	; 0x3a
 8001f8a:	00db      	lsls	r3, r3, #3
 8001f8c:	4403      	add	r3, r0
 8001f8e:	3304      	adds	r3, #4
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	603b      	str	r3, [r7, #0]
			if (voltage < MIN_VOLTAGE || voltage > MAX_VOLTAGE) {
 8001f94:	edd7 7a00 	vldr	s15, [r7]
 8001f98:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8001f9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fa4:	d408      	bmi.n	8001fb8 <FEB_LTC6811_Validate_Voltage+0x50>
 8001fa6:	edd7 7a00 	vldr	s15, [r7]
 8001faa:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001fae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fb6:	dd01      	ble.n	8001fbc <FEB_LTC6811_Validate_Voltage+0x54>
				FEB_BMS_Shutdown_Initiate();
 8001fb8:	f7ff f82c 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001fbc:	79bb      	ldrb	r3, [r7, #6]
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	71bb      	strb	r3, [r7, #6]
 8001fc2:	79bb      	ldrb	r3, [r7, #6]
 8001fc4:	2b10      	cmp	r3, #16
 8001fc6:	d9d8      	bls.n	8001f7a <FEB_LTC6811_Validate_Voltage+0x12>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001fc8:	79fb      	ldrb	r3, [r7, #7]
 8001fca:	3301      	adds	r3, #1
 8001fcc:	71fb      	strb	r3, [r7, #7]
 8001fce:	79fb      	ldrb	r3, [r7, #7]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d0cf      	beq.n	8001f74 <FEB_LTC6811_Validate_Voltage+0xc>
			}
		}
	}
}
 8001fd4:	bf00      	nop
 8001fd6:	bf00      	nop
 8001fd8:	3708      	adds	r7, #8
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	20002640 	.word	0x20002640

08001fe4 <FEB_LTC6811_UART_Transmit_Voltage>:

void FEB_LTC6811_UART_Transmit_Voltage() {
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	f5ad 6da1 	sub.w	sp, sp, #1288	; 0x508
 8001fea:	af00      	add	r7, sp, #0
	char UART_str[1024];
	char temp_str[256];

	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001fec:	2300      	movs	r3, #0
 8001fee:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 8001ff2:	e05e      	b.n	80020b2 <FEB_LTC6811_UART_Transmit_Voltage+0xce>
		// Add bank_idx, cell_idx to {@code UART_Str}
		sprintf(UART_str, "%d", (bank_idx << UART_BITS_PER_MESSAGE) + UART_VOLTAGE_ID);
 8001ff4:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001ff8:	00da      	lsls	r2, r3, #3
 8001ffa:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001ffe:	4932      	ldr	r1, [pc, #200]	; (80020c8 <FEB_LTC6811_UART_Transmit_Voltage+0xe4>)
 8002000:	4618      	mov	r0, r3
 8002002:	f008 f8ad 	bl	800a160 <siprintf>


		// Add values to {@code UART_Str}
		for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8002006:	2300      	movs	r3, #0
 8002008:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 800200c:	e02b      	b.n	8002066 <FEB_LTC6811_UART_Transmit_Voltage+0x82>
			float voltage = accumulator.banks[bank_idx].cells[cell_idx].voltage;
 800200e:	f897 2507 	ldrb.w	r2, [r7, #1287]	; 0x507
 8002012:	f8b7 1504 	ldrh.w	r1, [r7, #1284]	; 0x504
 8002016:	482d      	ldr	r0, [pc, #180]	; (80020cc <FEB_LTC6811_UART_Transmit_Voltage+0xe8>)
 8002018:	4613      	mov	r3, r2
 800201a:	011b      	lsls	r3, r3, #4
 800201c:	4413      	add	r3, r2
 800201e:	440b      	add	r3, r1
 8002020:	333a      	adds	r3, #58	; 0x3a
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	4403      	add	r3, r0
 8002026:	3304      	adds	r3, #4
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f507 62a0 	add.w	r2, r7, #1280	; 0x500
 800202e:	6013      	str	r3, [r2, #0]

			sprintf(temp_str, " %f", voltage);
 8002030:	f507 63a0 	add.w	r3, r7, #1280	; 0x500
 8002034:	6818      	ldr	r0, [r3, #0]
 8002036:	f7fe faa7 	bl	8000588 <__aeabi_f2d>
 800203a:	4602      	mov	r2, r0
 800203c:	460b      	mov	r3, r1
 800203e:	4638      	mov	r0, r7
 8002040:	4923      	ldr	r1, [pc, #140]	; (80020d0 <FEB_LTC6811_UART_Transmit_Voltage+0xec>)
 8002042:	f008 f88d 	bl	800a160 <siprintf>
			strncat(UART_str, temp_str, strlen(temp_str));
 8002046:	463b      	mov	r3, r7
 8002048:	4618      	mov	r0, r3
 800204a:	f7fe f8e1 	bl	8000210 <strlen>
 800204e:	4602      	mov	r2, r0
 8002050:	4639      	mov	r1, r7
 8002052:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002056:	4618      	mov	r0, r3
 8002058:	f008 f8a2 	bl	800a1a0 <strncat>
		for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 800205c:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8002060:	3301      	adds	r3, #1
 8002062:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 8002066:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 800206a:	2b10      	cmp	r3, #16
 800206c:	d9cf      	bls.n	800200e <FEB_LTC6811_UART_Transmit_Voltage+0x2a>
		}

		// Add '\n' to {@code UART_Str}
		sprintf(temp_str, "\n");
 800206e:	463b      	mov	r3, r7
 8002070:	4918      	ldr	r1, [pc, #96]	; (80020d4 <FEB_LTC6811_UART_Transmit_Voltage+0xf0>)
 8002072:	4618      	mov	r0, r3
 8002074:	f008 f874 	bl	800a160 <siprintf>
		strncat(UART_str, temp_str, strlen(temp_str));
 8002078:	463b      	mov	r3, r7
 800207a:	4618      	mov	r0, r3
 800207c:	f7fe f8c8 	bl	8000210 <strlen>
 8002080:	4602      	mov	r2, r0
 8002082:	4639      	mov	r1, r7
 8002084:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002088:	4618      	mov	r0, r3
 800208a:	f008 f889 	bl	800a1a0 <strncat>

		HAL_UART_Transmit(&huart2, (uint8_t*) UART_str, strlen(UART_str), 100);
 800208e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002092:	4618      	mov	r0, r3
 8002094:	f7fe f8bc 	bl	8000210 <strlen>
 8002098:	4603      	mov	r3, r0
 800209a:	b29a      	uxth	r2, r3
 800209c:	f507 7180 	add.w	r1, r7, #256	; 0x100
 80020a0:	2364      	movs	r3, #100	; 0x64
 80020a2:	480d      	ldr	r0, [pc, #52]	; (80020d8 <FEB_LTC6811_UART_Transmit_Voltage+0xf4>)
 80020a4:	f006 ff4b 	bl	8008f3e <HAL_UART_Transmit>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 80020a8:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 80020ac:	3301      	adds	r3, #1
 80020ae:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 80020b2:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d09c      	beq.n	8001ff4 <FEB_LTC6811_UART_Transmit_Voltage+0x10>
	}
}
 80020ba:	bf00      	nop
 80020bc:	bf00      	nop
 80020be:	f507 67a1 	add.w	r7, r7, #1288	; 0x508
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	0800c53c 	.word	0x0800c53c
 80020cc:	20002640 	.word	0x20002640
 80020d0:	0800c548 	.word	0x0800c548
 80020d4:	0800c544 	.word	0x0800c544
 80020d8:	20002aa8 	.word	0x20002aa8

080020dc <FEB_LTC6811_Total_Bank_Voltage>:

float FEB_LTC6811_Total_Bank_Voltage(void) {
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
	float total_voltage = 0;
 80020e2:	f04f 0300 	mov.w	r3, #0
 80020e6:	607b      	str	r3, [r7, #4]

	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 80020e8:	2300      	movs	r3, #0
 80020ea:	70fb      	strb	r3, [r7, #3]
 80020ec:	e01e      	b.n	800212c <FEB_LTC6811_Total_Bank_Voltage+0x50>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 80020ee:	2300      	movs	r3, #0
 80020f0:	70bb      	strb	r3, [r7, #2]
 80020f2:	e015      	b.n	8002120 <FEB_LTC6811_Total_Bank_Voltage+0x44>
			total_voltage += accumulator.banks[bank_idx].cells[cell_idx].voltage;
 80020f4:	78fa      	ldrb	r2, [r7, #3]
 80020f6:	78b9      	ldrb	r1, [r7, #2]
 80020f8:	4813      	ldr	r0, [pc, #76]	; (8002148 <FEB_LTC6811_Total_Bank_Voltage+0x6c>)
 80020fa:	4613      	mov	r3, r2
 80020fc:	011b      	lsls	r3, r3, #4
 80020fe:	4413      	add	r3, r2
 8002100:	440b      	add	r3, r1
 8002102:	333a      	adds	r3, #58	; 0x3a
 8002104:	00db      	lsls	r3, r3, #3
 8002106:	4403      	add	r3, r0
 8002108:	3304      	adds	r3, #4
 800210a:	edd3 7a00 	vldr	s15, [r3]
 800210e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002112:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002116:	edc7 7a01 	vstr	s15, [r7, #4]
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 800211a:	78bb      	ldrb	r3, [r7, #2]
 800211c:	3301      	adds	r3, #1
 800211e:	70bb      	strb	r3, [r7, #2]
 8002120:	78bb      	ldrb	r3, [r7, #2]
 8002122:	2b10      	cmp	r3, #16
 8002124:	d9e6      	bls.n	80020f4 <FEB_LTC6811_Total_Bank_Voltage+0x18>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8002126:	78fb      	ldrb	r3, [r7, #3]
 8002128:	3301      	adds	r3, #1
 800212a:	70fb      	strb	r3, [r7, #3]
 800212c:	78fb      	ldrb	r3, [r7, #3]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d0dd      	beq.n	80020ee <FEB_LTC6811_Total_Bank_Voltage+0x12>
		}
	}

	return total_voltage;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	ee07 3a90 	vmov	s15, r3
}
 8002138:	eeb0 0a67 	vmov.f32	s0, s15
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	20002640 	.word	0x20002640

0800214c <FEB_LTC6811_Clear_Voltage>:
		}
	}
	return 0;
}

void FEB_LTC6811_Clear_Voltage(void) {
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8002152:	2300      	movs	r3, #0
 8002154:	71fb      	strb	r3, [r7, #7]
 8002156:	e019      	b.n	800218c <FEB_LTC6811_Clear_Voltage+0x40>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8002158:	2300      	movs	r3, #0
 800215a:	71bb      	strb	r3, [r7, #6]
 800215c:	e010      	b.n	8002180 <FEB_LTC6811_Clear_Voltage+0x34>
			accumulator.banks[bank_idx].cells[cell_idx].voltage = 0;
 800215e:	79fa      	ldrb	r2, [r7, #7]
 8002160:	79b9      	ldrb	r1, [r7, #6]
 8002162:	480f      	ldr	r0, [pc, #60]	; (80021a0 <FEB_LTC6811_Clear_Voltage+0x54>)
 8002164:	4613      	mov	r3, r2
 8002166:	011b      	lsls	r3, r3, #4
 8002168:	4413      	add	r3, r2
 800216a:	440b      	add	r3, r1
 800216c:	333a      	adds	r3, #58	; 0x3a
 800216e:	00db      	lsls	r3, r3, #3
 8002170:	4403      	add	r3, r0
 8002172:	3304      	adds	r3, #4
 8002174:	f04f 0200 	mov.w	r2, #0
 8002178:	601a      	str	r2, [r3, #0]
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 800217a:	79bb      	ldrb	r3, [r7, #6]
 800217c:	3301      	adds	r3, #1
 800217e:	71bb      	strb	r3, [r7, #6]
 8002180:	79bb      	ldrb	r3, [r7, #6]
 8002182:	2b10      	cmp	r3, #16
 8002184:	d9eb      	bls.n	800215e <FEB_LTC6811_Clear_Voltage+0x12>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8002186:	79fb      	ldrb	r3, [r7, #7]
 8002188:	3301      	adds	r3, #1
 800218a:	71fb      	strb	r3, [r7, #7]
 800218c:	79fb      	ldrb	r3, [r7, #7]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d0e2      	beq.n	8002158 <FEB_LTC6811_Clear_Voltage+0xc>
		}
	}
}
 8002192:	bf00      	nop
 8002194:	bf00      	nop
 8002196:	370c      	adds	r7, #12
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr
 80021a0:	20002640 	.word	0x20002640

080021a4 <FEB_LTC6811_Poll_Temperature>:

// ******************** Read Temperature ********************

void FEB_LTC6811_Poll_Temperature(void) {
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
	for (uint8_t channel = 0; channel <= 4; channel++) {
 80021aa:	2300      	movs	r3, #0
 80021ac:	71fb      	strb	r3, [r7, #7]
 80021ae:	e00e      	b.n	80021ce <FEB_LTC6811_Poll_Temperature+0x2a>
		FEB_LTC6811_Update_GPIO(channel);
 80021b0:	79fb      	ldrb	r3, [r7, #7]
 80021b2:	4618      	mov	r0, r3
 80021b4:	f000 f814 	bl	80021e0 <FEB_LTC6811_Update_GPIO>
		FEB_LTC6811_Start_GPIO_ADC_Measurement();
 80021b8:	f000 f880 	bl	80022bc <FEB_LTC6811_Start_GPIO_ADC_Measurement>
		FEB_LTC6811_Read_Aux_Voltages();
 80021bc:	f000 f88c 	bl	80022d8 <FEB_LTC6811_Read_Aux_Voltages>
		FEB_LTC6811_Store_Temperature(channel);
 80021c0:	79fb      	ldrb	r3, [r7, #7]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f000 f896 	bl	80022f4 <FEB_LTC6811_Store_Temperature>
	for (uint8_t channel = 0; channel <= 4; channel++) {
 80021c8:	79fb      	ldrb	r3, [r7, #7]
 80021ca:	3301      	adds	r3, #1
 80021cc:	71fb      	strb	r3, [r7, #7]
 80021ce:	79fb      	ldrb	r3, [r7, #7]
 80021d0:	2b04      	cmp	r3, #4
 80021d2:	d9ed      	bls.n	80021b0 <FEB_LTC6811_Poll_Temperature+0xc>
	}
}
 80021d4:	bf00      	nop
 80021d6:	bf00      	nop
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
	...

080021e0 <FEB_LTC6811_Update_GPIO>:

void FEB_LTC6811_Update_GPIO(uint8_t channel) {
 80021e0:	b590      	push	{r4, r7, lr}
 80021e2:	b08b      	sub	sp, #44	; 0x2c
 80021e4:	af06      	add	r7, sp, #24
 80021e6:	4603      	mov	r3, r0
 80021e8:	71fb      	strb	r3, [r7, #7]
	GPIOBITS_A[0] = 0b1;					// ADC
 80021ea:	4b2c      	ldr	r3, [pc, #176]	; (800229c <FEB_LTC6811_Update_GPIO+0xbc>)
 80021ec:	2201      	movs	r2, #1
 80021ee:	701a      	strb	r2, [r3, #0]
	GPIOBITS_A[1] = 0b1;					// ADC
 80021f0:	4b2a      	ldr	r3, [pc, #168]	; (800229c <FEB_LTC6811_Update_GPIO+0xbc>)
 80021f2:	2201      	movs	r2, #1
 80021f4:	705a      	strb	r2, [r3, #1]
	GPIOBITS_A[2] = (channel >> 0) & 0b1;	// MUX Select
 80021f6:	79fb      	ldrb	r3, [r7, #7]
 80021f8:	f003 0301 	and.w	r3, r3, #1
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	bf14      	ite	ne
 8002200:	2301      	movne	r3, #1
 8002202:	2300      	moveq	r3, #0
 8002204:	b2da      	uxtb	r2, r3
 8002206:	4b25      	ldr	r3, [pc, #148]	; (800229c <FEB_LTC6811_Update_GPIO+0xbc>)
 8002208:	709a      	strb	r2, [r3, #2]
	GPIOBITS_A[3] = (channel >> 1) & 0b1;	// MUX Select
 800220a:	79fb      	ldrb	r3, [r7, #7]
 800220c:	085b      	lsrs	r3, r3, #1
 800220e:	b2db      	uxtb	r3, r3
 8002210:	f003 0301 	and.w	r3, r3, #1
 8002214:	2b00      	cmp	r3, #0
 8002216:	bf14      	ite	ne
 8002218:	2301      	movne	r3, #1
 800221a:	2300      	moveq	r3, #0
 800221c:	b2da      	uxtb	r2, r3
 800221e:	4b1f      	ldr	r3, [pc, #124]	; (800229c <FEB_LTC6811_Update_GPIO+0xbc>)
 8002220:	70da      	strb	r2, [r3, #3]
	GPIOBITS_A[4] = (channel >> 2) & 0b1;	// MUX Select
 8002222:	79fb      	ldrb	r3, [r7, #7]
 8002224:	089b      	lsrs	r3, r3, #2
 8002226:	b2db      	uxtb	r3, r3
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	2b00      	cmp	r3, #0
 800222e:	bf14      	ite	ne
 8002230:	2301      	movne	r3, #1
 8002232:	2300      	moveq	r3, #0
 8002234:	b2da      	uxtb	r2, r3
 8002236:	4b19      	ldr	r3, [pc, #100]	; (800229c <FEB_LTC6811_Update_GPIO+0xbc>)
 8002238:	711a      	strb	r2, [r3, #4]

    wakeup_sleep(NUM_IC);
 800223a:	2002      	movs	r0, #2
 800223c:	f000 fced 	bl	8002c1a <wakeup_sleep>
    for (uint8_t current_ic = 0; current_ic < NUM_IC; current_ic++) {
 8002240:	2300      	movs	r3, #0
 8002242:	73fb      	strb	r3, [r7, #15]
 8002244:	e01c      	b.n	8002280 <FEB_LTC6811_Update_GPIO+0xa0>
    	FEB_LTC6811_Configure_DCCBITS_A(current_ic);
 8002246:	7bfb      	ldrb	r3, [r7, #15]
 8002248:	4618      	mov	r0, r3
 800224a:	f7ff fddd 	bl	8001e08 <FEB_LTC6811_Configure_DCCBITS_A>
		LTC6811_set_cfgr(current_ic, accumulator.IC_config, REFON, ADCOPT, GPIOBITS_A, DCCBITS_A, DCTOBITS, UV, OV);
 800224e:	4b14      	ldr	r3, [pc, #80]	; (80022a0 <FEB_LTC6811_Update_GPIO+0xc0>)
 8002250:	7819      	ldrb	r1, [r3, #0]
 8002252:	4b14      	ldr	r3, [pc, #80]	; (80022a4 <FEB_LTC6811_Update_GPIO+0xc4>)
 8002254:	781c      	ldrb	r4, [r3, #0]
 8002256:	4b14      	ldr	r3, [pc, #80]	; (80022a8 <FEB_LTC6811_Update_GPIO+0xc8>)
 8002258:	881b      	ldrh	r3, [r3, #0]
 800225a:	4a14      	ldr	r2, [pc, #80]	; (80022ac <FEB_LTC6811_Update_GPIO+0xcc>)
 800225c:	8812      	ldrh	r2, [r2, #0]
 800225e:	7bf8      	ldrb	r0, [r7, #15]
 8002260:	9204      	str	r2, [sp, #16]
 8002262:	9303      	str	r3, [sp, #12]
 8002264:	4b12      	ldr	r3, [pc, #72]	; (80022b0 <FEB_LTC6811_Update_GPIO+0xd0>)
 8002266:	9302      	str	r3, [sp, #8]
 8002268:	4b12      	ldr	r3, [pc, #72]	; (80022b4 <FEB_LTC6811_Update_GPIO+0xd4>)
 800226a:	9301      	str	r3, [sp, #4]
 800226c:	4b0b      	ldr	r3, [pc, #44]	; (800229c <FEB_LTC6811_Update_GPIO+0xbc>)
 800226e:	9300      	str	r3, [sp, #0]
 8002270:	4623      	mov	r3, r4
 8002272:	460a      	mov	r2, r1
 8002274:	4910      	ldr	r1, [pc, #64]	; (80022b8 <FEB_LTC6811_Update_GPIO+0xd8>)
 8002276:	f000 fc92 	bl	8002b9e <LTC6811_set_cfgr>
    for (uint8_t current_ic = 0; current_ic < NUM_IC; current_ic++) {
 800227a:	7bfb      	ldrb	r3, [r7, #15]
 800227c:	3301      	adds	r3, #1
 800227e:	73fb      	strb	r3, [r7, #15]
 8002280:	7bfb      	ldrb	r3, [r7, #15]
 8002282:	2b01      	cmp	r3, #1
 8002284:	d9df      	bls.n	8002246 <FEB_LTC6811_Update_GPIO+0x66>
    }
    wakeup_idle(NUM_IC);
 8002286:	2002      	movs	r0, #2
 8002288:	f000 fcaa 	bl	8002be0 <wakeup_idle>
    LTC6811_wrcfg(NUM_IC, accumulator.IC_config);
 800228c:	490a      	ldr	r1, [pc, #40]	; (80022b8 <FEB_LTC6811_Update_GPIO+0xd8>)
 800228e:	2002      	movs	r0, #2
 8002290:	f000 fbff 	bl	8002a92 <LTC6811_wrcfg>
}
 8002294:	bf00      	nop
 8002296:	3714      	adds	r7, #20
 8002298:	46bd      	mov	sp, r7
 800229a:	bd90      	pop	{r4, r7, pc}
 800229c:	20000020 	.word	0x20000020
 80022a0:	2000001d 	.word	0x2000001d
 80022a4:	20002630 	.word	0x20002630
 80022a8:	20000026 	.word	0x20000026
 80022ac:	20000028 	.word	0x20000028
 80022b0:	2000002c 	.word	0x2000002c
 80022b4:	20002634 	.word	0x20002634
 80022b8:	20002640 	.word	0x20002640

080022bc <FEB_LTC6811_Start_GPIO_ADC_Measurement>:

void FEB_LTC6811_Start_GPIO_ADC_Measurement(void) {
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
	wakeup_sleep(NUM_IC);
 80022c0:	2002      	movs	r0, #2
 80022c2:	f000 fcaa 	bl	8002c1a <wakeup_sleep>
	LTC6811_adax(ADC_CONVERSION_MODE, AUX_CH_TO_CONVERT);
 80022c6:	2100      	movs	r1, #0
 80022c8:	2002      	movs	r0, #2
 80022ca:	f000 fc04 	bl	8002ad6 <LTC6811_adax>
	LTC6811_pollAdc();
 80022ce:	f000 fc41 	bl	8002b54 <LTC6811_pollAdc>
}
 80022d2:	bf00      	nop
 80022d4:	bd80      	pop	{r7, pc}
	...

080022d8 <FEB_LTC6811_Read_Aux_Voltages>:

void FEB_LTC6811_Read_Aux_Voltages(void) {
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
	wakeup_sleep(NUM_IC);
 80022dc:	2002      	movs	r0, #2
 80022de:	f000 fc9c 	bl	8002c1a <wakeup_sleep>
	LTC6811_rdaux(SEL_ALL_REG, NUM_IC, accumulator.IC_config);
 80022e2:	4a03      	ldr	r2, [pc, #12]	; (80022f0 <FEB_LTC6811_Read_Aux_Voltages+0x18>)
 80022e4:	2102      	movs	r1, #2
 80022e6:	2000      	movs	r0, #0
 80022e8:	f000 fc1e 	bl	8002b28 <LTC6811_rdaux>
}
 80022ec:	bf00      	nop
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	20002640 	.word	0x20002640

080022f4 <FEB_LTC6811_Store_Temperature>:

void FEB_LTC6811_Store_Temperature(uint8_t channel) {
 80022f4:	b590      	push	{r4, r7, lr}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	4603      	mov	r3, r0
 80022fc:	71fb      	strb	r3, [r7, #7]
    for (uint16_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 80022fe:	2300      	movs	r3, #0
 8002300:	81fb      	strh	r3, [r7, #14]
 8002302:	e1cd      	b.n	80026a0 <FEB_LTC6811_Store_Temperature+0x3ac>
    	switch (channel) {
 8002304:	79fb      	ldrb	r3, [r7, #7]
 8002306:	2b04      	cmp	r3, #4
 8002308:	f200 81c7 	bhi.w	800269a <FEB_LTC6811_Store_Temperature+0x3a6>
 800230c:	a201      	add	r2, pc, #4	; (adr r2, 8002314 <FEB_LTC6811_Store_Temperature+0x20>)
 800230e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002312:	bf00      	nop
 8002314:	08002329 	.word	0x08002329
 8002318:	080023f7 	.word	0x080023f7
 800231c:	080024c5 	.word	0x080024c5
 8002320:	08002593 	.word	0x08002593
 8002324:	08002665 	.word	0x08002665
    		case 0:
    			accumulator.banks[bank_idx].cells[12].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[0]);
 8002328:	89fb      	ldrh	r3, [r7, #14]
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	4acc      	ldr	r2, [pc, #816]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 800232e:	21e8      	movs	r1, #232	; 0xe8
 8002330:	fb01 f303 	mul.w	r3, r1, r3
 8002334:	4413      	add	r3, r2
 8002336:	3348      	adds	r3, #72	; 0x48
 8002338:	881b      	ldrh	r3, [r3, #0]
 800233a:	89fc      	ldrh	r4, [r7, #14]
 800233c:	4618      	mov	r0, r3
 800233e:	f000 f9bb 	bl	80026b8 <FEB_LTC6811_Convert_Temperature>
 8002342:	eef0 7a40 	vmov.f32	s15, s0
 8002346:	4ac6      	ldr	r2, [pc, #792]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002348:	4623      	mov	r3, r4
 800234a:	011b      	lsls	r3, r3, #4
 800234c:	4423      	add	r3, r4
 800234e:	00db      	lsls	r3, r3, #3
 8002350:	4413      	add	r3, r2
 8002352:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8002356:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[16].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[1]);
 800235a:	89fb      	ldrh	r3, [r7, #14]
 800235c:	005b      	lsls	r3, r3, #1
 800235e:	4ac0      	ldr	r2, [pc, #768]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002360:	21e8      	movs	r1, #232	; 0xe8
 8002362:	fb01 f303 	mul.w	r3, r1, r3
 8002366:	4413      	add	r3, r2
 8002368:	334a      	adds	r3, #74	; 0x4a
 800236a:	881b      	ldrh	r3, [r3, #0]
 800236c:	89fc      	ldrh	r4, [r7, #14]
 800236e:	4618      	mov	r0, r3
 8002370:	f000 f9a2 	bl	80026b8 <FEB_LTC6811_Convert_Temperature>
 8002374:	eef0 7a40 	vmov.f32	s15, s0
 8002378:	4ab9      	ldr	r2, [pc, #740]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 800237a:	4623      	mov	r3, r4
 800237c:	011b      	lsls	r3, r3, #4
 800237e:	4423      	add	r3, r4
 8002380:	00db      	lsls	r3, r3, #3
 8002382:	4413      	add	r3, r2
 8002384:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8002388:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[4].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 800238c:	89fb      	ldrh	r3, [r7, #14]
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	3301      	adds	r3, #1
 8002392:	4ab3      	ldr	r2, [pc, #716]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002394:	21e8      	movs	r1, #232	; 0xe8
 8002396:	fb01 f303 	mul.w	r3, r1, r3
 800239a:	4413      	add	r3, r2
 800239c:	3348      	adds	r3, #72	; 0x48
 800239e:	881b      	ldrh	r3, [r3, #0]
 80023a0:	89fc      	ldrh	r4, [r7, #14]
 80023a2:	4618      	mov	r0, r3
 80023a4:	f000 f988 	bl	80026b8 <FEB_LTC6811_Convert_Temperature>
 80023a8:	eef0 7a40 	vmov.f32	s15, s0
 80023ac:	4aac      	ldr	r2, [pc, #688]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 80023ae:	4623      	mov	r3, r4
 80023b0:	011b      	lsls	r3, r3, #4
 80023b2:	4423      	add	r3, r4
 80023b4:	00db      	lsls	r3, r3, #3
 80023b6:	4413      	add	r3, r2
 80023b8:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 80023bc:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[8].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[1]);
 80023c0:	89fb      	ldrh	r3, [r7, #14]
 80023c2:	005b      	lsls	r3, r3, #1
 80023c4:	3301      	adds	r3, #1
 80023c6:	4aa6      	ldr	r2, [pc, #664]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 80023c8:	21e8      	movs	r1, #232	; 0xe8
 80023ca:	fb01 f303 	mul.w	r3, r1, r3
 80023ce:	4413      	add	r3, r2
 80023d0:	334a      	adds	r3, #74	; 0x4a
 80023d2:	881b      	ldrh	r3, [r3, #0]
 80023d4:	89fc      	ldrh	r4, [r7, #14]
 80023d6:	4618      	mov	r0, r3
 80023d8:	f000 f96e 	bl	80026b8 <FEB_LTC6811_Convert_Temperature>
 80023dc:	eef0 7a40 	vmov.f32	s15, s0
 80023e0:	4a9f      	ldr	r2, [pc, #636]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 80023e2:	4623      	mov	r3, r4
 80023e4:	011b      	lsls	r3, r3, #4
 80023e6:	4423      	add	r3, r4
 80023e8:	00db      	lsls	r3, r3, #3
 80023ea:	4413      	add	r3, r2
 80023ec:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80023f0:	edc3 7a00 	vstr	s15, [r3]
    			break;
 80023f4:	e151      	b.n	800269a <FEB_LTC6811_Store_Temperature+0x3a6>
    		case 1:
    			accumulator.banks[bank_idx].cells[11].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[0]);
 80023f6:	89fb      	ldrh	r3, [r7, #14]
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	4a99      	ldr	r2, [pc, #612]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 80023fc:	21e8      	movs	r1, #232	; 0xe8
 80023fe:	fb01 f303 	mul.w	r3, r1, r3
 8002402:	4413      	add	r3, r2
 8002404:	3348      	adds	r3, #72	; 0x48
 8002406:	881b      	ldrh	r3, [r3, #0]
 8002408:	89fc      	ldrh	r4, [r7, #14]
 800240a:	4618      	mov	r0, r3
 800240c:	f000 f954 	bl	80026b8 <FEB_LTC6811_Convert_Temperature>
 8002410:	eef0 7a40 	vmov.f32	s15, s0
 8002414:	4a92      	ldr	r2, [pc, #584]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002416:	4623      	mov	r3, r4
 8002418:	011b      	lsls	r3, r3, #4
 800241a:	4423      	add	r3, r4
 800241c:	00db      	lsls	r3, r3, #3
 800241e:	4413      	add	r3, r2
 8002420:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8002424:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[15].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[1]);
 8002428:	89fb      	ldrh	r3, [r7, #14]
 800242a:	005b      	lsls	r3, r3, #1
 800242c:	4a8c      	ldr	r2, [pc, #560]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 800242e:	21e8      	movs	r1, #232	; 0xe8
 8002430:	fb01 f303 	mul.w	r3, r1, r3
 8002434:	4413      	add	r3, r2
 8002436:	334a      	adds	r3, #74	; 0x4a
 8002438:	881b      	ldrh	r3, [r3, #0]
 800243a:	89fc      	ldrh	r4, [r7, #14]
 800243c:	4618      	mov	r0, r3
 800243e:	f000 f93b 	bl	80026b8 <FEB_LTC6811_Convert_Temperature>
 8002442:	eef0 7a40 	vmov.f32	s15, s0
 8002446:	4a86      	ldr	r2, [pc, #536]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002448:	4623      	mov	r3, r4
 800244a:	011b      	lsls	r3, r3, #4
 800244c:	4423      	add	r3, r4
 800244e:	00db      	lsls	r3, r3, #3
 8002450:	4413      	add	r3, r2
 8002452:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8002456:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[3].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 800245a:	89fb      	ldrh	r3, [r7, #14]
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	3301      	adds	r3, #1
 8002460:	4a7f      	ldr	r2, [pc, #508]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002462:	21e8      	movs	r1, #232	; 0xe8
 8002464:	fb01 f303 	mul.w	r3, r1, r3
 8002468:	4413      	add	r3, r2
 800246a:	3348      	adds	r3, #72	; 0x48
 800246c:	881b      	ldrh	r3, [r3, #0]
 800246e:	89fc      	ldrh	r4, [r7, #14]
 8002470:	4618      	mov	r0, r3
 8002472:	f000 f921 	bl	80026b8 <FEB_LTC6811_Convert_Temperature>
 8002476:	eef0 7a40 	vmov.f32	s15, s0
 800247a:	4a79      	ldr	r2, [pc, #484]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 800247c:	4623      	mov	r3, r4
 800247e:	011b      	lsls	r3, r3, #4
 8002480:	4423      	add	r3, r4
 8002482:	00db      	lsls	r3, r3, #3
 8002484:	4413      	add	r3, r2
 8002486:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800248a:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[7].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[1]);
 800248e:	89fb      	ldrh	r3, [r7, #14]
 8002490:	005b      	lsls	r3, r3, #1
 8002492:	3301      	adds	r3, #1
 8002494:	4a72      	ldr	r2, [pc, #456]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002496:	21e8      	movs	r1, #232	; 0xe8
 8002498:	fb01 f303 	mul.w	r3, r1, r3
 800249c:	4413      	add	r3, r2
 800249e:	334a      	adds	r3, #74	; 0x4a
 80024a0:	881b      	ldrh	r3, [r3, #0]
 80024a2:	89fc      	ldrh	r4, [r7, #14]
 80024a4:	4618      	mov	r0, r3
 80024a6:	f000 f907 	bl	80026b8 <FEB_LTC6811_Convert_Temperature>
 80024aa:	eef0 7a40 	vmov.f32	s15, s0
 80024ae:	4a6c      	ldr	r2, [pc, #432]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 80024b0:	4623      	mov	r3, r4
 80024b2:	011b      	lsls	r3, r3, #4
 80024b4:	4423      	add	r3, r4
 80024b6:	00db      	lsls	r3, r3, #3
 80024b8:	4413      	add	r3, r2
 80024ba:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80024be:	edc3 7a00 	vstr	s15, [r3]
    			break;
 80024c2:	e0ea      	b.n	800269a <FEB_LTC6811_Store_Temperature+0x3a6>
    		case 2:
    			accumulator.banks[bank_idx].cells[10].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[0]);
 80024c4:	89fb      	ldrh	r3, [r7, #14]
 80024c6:	005b      	lsls	r3, r3, #1
 80024c8:	4a65      	ldr	r2, [pc, #404]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 80024ca:	21e8      	movs	r1, #232	; 0xe8
 80024cc:	fb01 f303 	mul.w	r3, r1, r3
 80024d0:	4413      	add	r3, r2
 80024d2:	3348      	adds	r3, #72	; 0x48
 80024d4:	881b      	ldrh	r3, [r3, #0]
 80024d6:	89fc      	ldrh	r4, [r7, #14]
 80024d8:	4618      	mov	r0, r3
 80024da:	f000 f8ed 	bl	80026b8 <FEB_LTC6811_Convert_Temperature>
 80024de:	eef0 7a40 	vmov.f32	s15, s0
 80024e2:	4a5f      	ldr	r2, [pc, #380]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 80024e4:	4623      	mov	r3, r4
 80024e6:	011b      	lsls	r3, r3, #4
 80024e8:	4423      	add	r3, r4
 80024ea:	00db      	lsls	r3, r3, #3
 80024ec:	4413      	add	r3, r2
 80024ee:	f503 7308 	add.w	r3, r3, #544	; 0x220
 80024f2:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[14].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[1]);
 80024f6:	89fb      	ldrh	r3, [r7, #14]
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	4a59      	ldr	r2, [pc, #356]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 80024fc:	21e8      	movs	r1, #232	; 0xe8
 80024fe:	fb01 f303 	mul.w	r3, r1, r3
 8002502:	4413      	add	r3, r2
 8002504:	334a      	adds	r3, #74	; 0x4a
 8002506:	881b      	ldrh	r3, [r3, #0]
 8002508:	89fc      	ldrh	r4, [r7, #14]
 800250a:	4618      	mov	r0, r3
 800250c:	f000 f8d4 	bl	80026b8 <FEB_LTC6811_Convert_Temperature>
 8002510:	eef0 7a40 	vmov.f32	s15, s0
 8002514:	4a52      	ldr	r2, [pc, #328]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002516:	4623      	mov	r3, r4
 8002518:	011b      	lsls	r3, r3, #4
 800251a:	4423      	add	r3, r4
 800251c:	00db      	lsls	r3, r3, #3
 800251e:	4413      	add	r3, r2
 8002520:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8002524:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[2].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 8002528:	89fb      	ldrh	r3, [r7, #14]
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	3301      	adds	r3, #1
 800252e:	4a4c      	ldr	r2, [pc, #304]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002530:	21e8      	movs	r1, #232	; 0xe8
 8002532:	fb01 f303 	mul.w	r3, r1, r3
 8002536:	4413      	add	r3, r2
 8002538:	3348      	adds	r3, #72	; 0x48
 800253a:	881b      	ldrh	r3, [r3, #0]
 800253c:	89fc      	ldrh	r4, [r7, #14]
 800253e:	4618      	mov	r0, r3
 8002540:	f000 f8ba 	bl	80026b8 <FEB_LTC6811_Convert_Temperature>
 8002544:	eef0 7a40 	vmov.f32	s15, s0
 8002548:	4a45      	ldr	r2, [pc, #276]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 800254a:	4623      	mov	r3, r4
 800254c:	011b      	lsls	r3, r3, #4
 800254e:	4423      	add	r3, r4
 8002550:	00db      	lsls	r3, r3, #3
 8002552:	4413      	add	r3, r2
 8002554:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8002558:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[6].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[1]);
 800255c:	89fb      	ldrh	r3, [r7, #14]
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	3301      	adds	r3, #1
 8002562:	4a3f      	ldr	r2, [pc, #252]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002564:	21e8      	movs	r1, #232	; 0xe8
 8002566:	fb01 f303 	mul.w	r3, r1, r3
 800256a:	4413      	add	r3, r2
 800256c:	334a      	adds	r3, #74	; 0x4a
 800256e:	881b      	ldrh	r3, [r3, #0]
 8002570:	89fc      	ldrh	r4, [r7, #14]
 8002572:	4618      	mov	r0, r3
 8002574:	f000 f8a0 	bl	80026b8 <FEB_LTC6811_Convert_Temperature>
 8002578:	eef0 7a40 	vmov.f32	s15, s0
 800257c:	4a38      	ldr	r2, [pc, #224]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 800257e:	4623      	mov	r3, r4
 8002580:	011b      	lsls	r3, r3, #4
 8002582:	4423      	add	r3, r4
 8002584:	00db      	lsls	r3, r3, #3
 8002586:	4413      	add	r3, r2
 8002588:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800258c:	edc3 7a00 	vstr	s15, [r3]
    			break;
 8002590:	e083      	b.n	800269a <FEB_LTC6811_Store_Temperature+0x3a6>
    		case 3:
    			accumulator.banks[bank_idx].cells[9].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[0]);
 8002592:	89fb      	ldrh	r3, [r7, #14]
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	4a32      	ldr	r2, [pc, #200]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002598:	21e8      	movs	r1, #232	; 0xe8
 800259a:	fb01 f303 	mul.w	r3, r1, r3
 800259e:	4413      	add	r3, r2
 80025a0:	3348      	adds	r3, #72	; 0x48
 80025a2:	881b      	ldrh	r3, [r3, #0]
 80025a4:	89fc      	ldrh	r4, [r7, #14]
 80025a6:	4618      	mov	r0, r3
 80025a8:	f000 f886 	bl	80026b8 <FEB_LTC6811_Convert_Temperature>
 80025ac:	eef0 7a40 	vmov.f32	s15, s0
 80025b0:	4a2b      	ldr	r2, [pc, #172]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 80025b2:	4623      	mov	r3, r4
 80025b4:	011b      	lsls	r3, r3, #4
 80025b6:	4423      	add	r3, r4
 80025b8:	00db      	lsls	r3, r3, #3
 80025ba:	4413      	add	r3, r2
 80025bc:	f503 7306 	add.w	r3, r3, #536	; 0x218
 80025c0:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[13].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[1]);
 80025c4:	89fb      	ldrh	r3, [r7, #14]
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	4a25      	ldr	r2, [pc, #148]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 80025ca:	21e8      	movs	r1, #232	; 0xe8
 80025cc:	fb01 f303 	mul.w	r3, r1, r3
 80025d0:	4413      	add	r3, r2
 80025d2:	334a      	adds	r3, #74	; 0x4a
 80025d4:	881b      	ldrh	r3, [r3, #0]
 80025d6:	89fc      	ldrh	r4, [r7, #14]
 80025d8:	4618      	mov	r0, r3
 80025da:	f000 f86d 	bl	80026b8 <FEB_LTC6811_Convert_Temperature>
 80025de:	eef0 7a40 	vmov.f32	s15, s0
 80025e2:	4a1f      	ldr	r2, [pc, #124]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 80025e4:	4623      	mov	r3, r4
 80025e6:	011b      	lsls	r3, r3, #4
 80025e8:	4423      	add	r3, r4
 80025ea:	00db      	lsls	r3, r3, #3
 80025ec:	4413      	add	r3, r2
 80025ee:	f503 730e 	add.w	r3, r3, #568	; 0x238
 80025f2:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[1].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 80025f6:	89fb      	ldrh	r3, [r7, #14]
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	3301      	adds	r3, #1
 80025fc:	4a18      	ldr	r2, [pc, #96]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 80025fe:	21e8      	movs	r1, #232	; 0xe8
 8002600:	fb01 f303 	mul.w	r3, r1, r3
 8002604:	4413      	add	r3, r2
 8002606:	3348      	adds	r3, #72	; 0x48
 8002608:	881b      	ldrh	r3, [r3, #0]
 800260a:	89fc      	ldrh	r4, [r7, #14]
 800260c:	4618      	mov	r0, r3
 800260e:	f000 f853 	bl	80026b8 <FEB_LTC6811_Convert_Temperature>
 8002612:	eef0 7a40 	vmov.f32	s15, s0
 8002616:	4a12      	ldr	r2, [pc, #72]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002618:	4623      	mov	r3, r4
 800261a:	011b      	lsls	r3, r3, #4
 800261c:	4423      	add	r3, r4
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	4413      	add	r3, r2
 8002622:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 8002626:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[5].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[1]);
 800262a:	89fb      	ldrh	r3, [r7, #14]
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	3301      	adds	r3, #1
 8002630:	4a0b      	ldr	r2, [pc, #44]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002632:	21e8      	movs	r1, #232	; 0xe8
 8002634:	fb01 f303 	mul.w	r3, r1, r3
 8002638:	4413      	add	r3, r2
 800263a:	334a      	adds	r3, #74	; 0x4a
 800263c:	881b      	ldrh	r3, [r3, #0]
 800263e:	89fc      	ldrh	r4, [r7, #14]
 8002640:	4618      	mov	r0, r3
 8002642:	f000 f839 	bl	80026b8 <FEB_LTC6811_Convert_Temperature>
 8002646:	eef0 7a40 	vmov.f32	s15, s0
 800264a:	4a05      	ldr	r2, [pc, #20]	; (8002660 <FEB_LTC6811_Store_Temperature+0x36c>)
 800264c:	4623      	mov	r3, r4
 800264e:	011b      	lsls	r3, r3, #4
 8002650:	4423      	add	r3, r4
 8002652:	00db      	lsls	r3, r3, #3
 8002654:	4413      	add	r3, r2
 8002656:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800265a:	edc3 7a00 	vstr	s15, [r3]
    			break;
 800265e:	e01c      	b.n	800269a <FEB_LTC6811_Store_Temperature+0x3a6>
 8002660:	20002640 	.word	0x20002640
    		case 4:
    			accumulator.banks[bank_idx].cells[0].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 8002664:	89fb      	ldrh	r3, [r7, #14]
 8002666:	005b      	lsls	r3, r3, #1
 8002668:	3301      	adds	r3, #1
 800266a:	4a12      	ldr	r2, [pc, #72]	; (80026b4 <FEB_LTC6811_Store_Temperature+0x3c0>)
 800266c:	21e8      	movs	r1, #232	; 0xe8
 800266e:	fb01 f303 	mul.w	r3, r1, r3
 8002672:	4413      	add	r3, r2
 8002674:	3348      	adds	r3, #72	; 0x48
 8002676:	881b      	ldrh	r3, [r3, #0]
 8002678:	89fc      	ldrh	r4, [r7, #14]
 800267a:	4618      	mov	r0, r3
 800267c:	f000 f81c 	bl	80026b8 <FEB_LTC6811_Convert_Temperature>
 8002680:	eef0 7a40 	vmov.f32	s15, s0
 8002684:	4a0b      	ldr	r2, [pc, #44]	; (80026b4 <FEB_LTC6811_Store_Temperature+0x3c0>)
 8002686:	4623      	mov	r3, r4
 8002688:	011b      	lsls	r3, r3, #4
 800268a:	4423      	add	r3, r4
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	4413      	add	r3, r2
 8002690:	f503 73e8 	add.w	r3, r3, #464	; 0x1d0
 8002694:	edc3 7a00 	vstr	s15, [r3]
    			break;
 8002698:	bf00      	nop
    for (uint16_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 800269a:	89fb      	ldrh	r3, [r7, #14]
 800269c:	3301      	adds	r3, #1
 800269e:	81fb      	strh	r3, [r7, #14]
 80026a0:	89fb      	ldrh	r3, [r7, #14]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	f43f ae2e 	beq.w	8002304 <FEB_LTC6811_Store_Temperature+0x10>
    	}
    }
}
 80026a8:	bf00      	nop
 80026aa:	bf00      	nop
 80026ac:	3714      	adds	r7, #20
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd90      	pop	{r4, r7, pc}
 80026b2:	bf00      	nop
 80026b4:	20002640 	.word	0x20002640

080026b8 <FEB_LTC6811_Convert_Temperature>:

/*
 * @param value := Voltage (100uV) from LTC6811
 */
float FEB_LTC6811_Convert_Temperature(uint16_t value) {
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	4603      	mov	r3, r0
 80026c0:	80fb      	strh	r3, [r7, #6]
	// Check for error: value = 2^16 - 1
	if (value == 65535) {
 80026c2:	88fb      	ldrh	r3, [r7, #6]
 80026c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d102      	bne.n	80026d2 <FEB_LTC6811_Convert_Temperature+0x1a>
		return -42;
 80026cc:	eddf 7a10 	vldr	s15, [pc, #64]	; 8002710 <FEB_LTC6811_Convert_Temperature+0x58>
 80026d0:	e015      	b.n	80026fe <FEB_LTC6811_Convert_Temperature+0x46>
	}
	//return value * 0.0001;
	return FEB_LTC6811_Temp_LUT_Get_Temperature(value * 0.0001);
 80026d2:	88fb      	ldrh	r3, [r7, #6]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7fd ff45 	bl	8000564 <__aeabi_i2d>
 80026da:	a30b      	add	r3, pc, #44	; (adr r3, 8002708 <FEB_LTC6811_Convert_Temperature+0x50>)
 80026dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026e0:	f7fd ffaa 	bl	8000638 <__aeabi_dmul>
 80026e4:	4602      	mov	r2, r0
 80026e6:	460b      	mov	r3, r1
 80026e8:	4610      	mov	r0, r2
 80026ea:	4619      	mov	r1, r3
 80026ec:	f7fe fa9c 	bl	8000c28 <__aeabi_d2f>
 80026f0:	4603      	mov	r3, r0
 80026f2:	ee00 3a10 	vmov	s0, r3
 80026f6:	f000 f8fb 	bl	80028f0 <FEB_LTC6811_Temp_LUT_Get_Temperature>
 80026fa:	eef0 7a40 	vmov.f32	s15, s0
}
 80026fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	eb1c432d 	.word	0xeb1c432d
 800270c:	3f1a36e2 	.word	0x3f1a36e2
 8002710:	c2280000 	.word	0xc2280000

08002714 <FEB_LTC6811_Validate_Temperature>:

// ******************** Temperature Interface ********************

void FEB_LTC6811_Validate_Temperature(void) {
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 800271a:	2300      	movs	r3, #0
 800271c:	73fb      	strb	r3, [r7, #15]
 800271e:	e02f      	b.n	8002780 <FEB_LTC6811_Validate_Temperature+0x6c>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8002720:	2300      	movs	r3, #0
 8002722:	73bb      	strb	r3, [r7, #14]
 8002724:	e026      	b.n	8002774 <FEB_LTC6811_Validate_Temperature+0x60>
			float temperature = accumulator.banks[bank_idx].cells[cell_idx].temperature;
 8002726:	7bfa      	ldrb	r2, [r7, #15]
 8002728:	7bb9      	ldrb	r1, [r7, #14]
 800272a:	4819      	ldr	r0, [pc, #100]	; (8002790 <FEB_LTC6811_Validate_Temperature+0x7c>)
 800272c:	4613      	mov	r3, r2
 800272e:	011b      	lsls	r3, r3, #4
 8002730:	4413      	add	r3, r2
 8002732:	440b      	add	r3, r1
 8002734:	333a      	adds	r3, #58	; 0x3a
 8002736:	00db      	lsls	r3, r3, #3
 8002738:	4403      	add	r3, r0
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	60bb      	str	r3, [r7, #8]
			float min_temperature = MIN_OPERATION_TEMPERATURE;
 800273e:	4b15      	ldr	r3, [pc, #84]	; (8002794 <FEB_LTC6811_Validate_Temperature+0x80>)
 8002740:	607b      	str	r3, [r7, #4]
			float max_temperature = MAX_OPERATION_TEMPERATURE;
 8002742:	4b15      	ldr	r3, [pc, #84]	; (8002798 <FEB_LTC6811_Validate_Temperature+0x84>)
 8002744:	603b      	str	r3, [r7, #0]
			if (FEB_CAN_CHARGER_START_CHARGE == 1) {
				min_temperature = MIN_CHARGING_TEMPERATURE;
				max_temperature = MAX_CHARGING_TEMPERATURE;
			}
			if (temperature < min_temperature || temperature > max_temperature) {
 8002746:	ed97 7a02 	vldr	s14, [r7, #8]
 800274a:	edd7 7a01 	vldr	s15, [r7, #4]
 800274e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002756:	d408      	bmi.n	800276a <FEB_LTC6811_Validate_Temperature+0x56>
 8002758:	ed97 7a02 	vldr	s14, [r7, #8]
 800275c:	edd7 7a00 	vldr	s15, [r7]
 8002760:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002768:	dd01      	ble.n	800276e <FEB_LTC6811_Validate_Temperature+0x5a>
				FEB_BMS_Shutdown_Initiate();
 800276a:	f7fe fc53 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 800276e:	7bbb      	ldrb	r3, [r7, #14]
 8002770:	3301      	adds	r3, #1
 8002772:	73bb      	strb	r3, [r7, #14]
 8002774:	7bbb      	ldrb	r3, [r7, #14]
 8002776:	2b10      	cmp	r3, #16
 8002778:	d9d5      	bls.n	8002726 <FEB_LTC6811_Validate_Temperature+0x12>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 800277a:	7bfb      	ldrb	r3, [r7, #15]
 800277c:	3301      	adds	r3, #1
 800277e:	73fb      	strb	r3, [r7, #15]
 8002780:	7bfb      	ldrb	r3, [r7, #15]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d0cc      	beq.n	8002720 <FEB_LTC6811_Validate_Temperature+0xc>
			}
		}
	}
}
 8002786:	bf00      	nop
 8002788:	bf00      	nop
 800278a:	3710      	adds	r7, #16
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	20002640 	.word	0x20002640
 8002794:	c1a00000 	.word	0xc1a00000
 8002798:	42700000 	.word	0x42700000

0800279c <FEB_LTC6811_UART_Transmit_Temperature>:

void FEB_LTC6811_UART_Transmit_Temperature() {
 800279c:	b580      	push	{r7, lr}
 800279e:	f5ad 6da1 	sub.w	sp, sp, #1288	; 0x508
 80027a2:	af00      	add	r7, sp, #0
	char UART_Str[1024];
	char temp_str[256];

	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 80027a4:	2300      	movs	r3, #0
 80027a6:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 80027aa:	e05e      	b.n	800286a <FEB_LTC6811_UART_Transmit_Temperature+0xce>
		// Add bank_idx, cell_idx to {@code UART_Str}
		sprintf(UART_Str, "%d", (bank_idx << UART_BITS_PER_MESSAGE) + UART_TEMPERATURE_ID);
 80027ac:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 80027b0:	00db      	lsls	r3, r3, #3
 80027b2:	1c5a      	adds	r2, r3, #1
 80027b4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80027b8:	4931      	ldr	r1, [pc, #196]	; (8002880 <FEB_LTC6811_UART_Transmit_Temperature+0xe4>)
 80027ba:	4618      	mov	r0, r3
 80027bc:	f007 fcd0 	bl	800a160 <siprintf>


		// Add values to {@code UART_Str}
		for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 80027c0:	2300      	movs	r3, #0
 80027c2:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 80027c6:	e02a      	b.n	800281e <FEB_LTC6811_UART_Transmit_Temperature+0x82>
			float temperature = accumulator.banks[bank_idx].cells[cell_idx].temperature;
 80027c8:	f897 2507 	ldrb.w	r2, [r7, #1287]	; 0x507
 80027cc:	f8b7 1504 	ldrh.w	r1, [r7, #1284]	; 0x504
 80027d0:	482c      	ldr	r0, [pc, #176]	; (8002884 <FEB_LTC6811_UART_Transmit_Temperature+0xe8>)
 80027d2:	4613      	mov	r3, r2
 80027d4:	011b      	lsls	r3, r3, #4
 80027d6:	4413      	add	r3, r2
 80027d8:	440b      	add	r3, r1
 80027da:	333a      	adds	r3, #58	; 0x3a
 80027dc:	00db      	lsls	r3, r3, #3
 80027de:	4403      	add	r3, r0
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f507 62a0 	add.w	r2, r7, #1280	; 0x500
 80027e6:	6013      	str	r3, [r2, #0]

			sprintf(temp_str, " %f", temperature);
 80027e8:	f507 63a0 	add.w	r3, r7, #1280	; 0x500
 80027ec:	6818      	ldr	r0, [r3, #0]
 80027ee:	f7fd fecb 	bl	8000588 <__aeabi_f2d>
 80027f2:	4602      	mov	r2, r0
 80027f4:	460b      	mov	r3, r1
 80027f6:	4638      	mov	r0, r7
 80027f8:	4923      	ldr	r1, [pc, #140]	; (8002888 <FEB_LTC6811_UART_Transmit_Temperature+0xec>)
 80027fa:	f007 fcb1 	bl	800a160 <siprintf>
			strncat(UART_Str, temp_str, strlen(temp_str));
 80027fe:	463b      	mov	r3, r7
 8002800:	4618      	mov	r0, r3
 8002802:	f7fd fd05 	bl	8000210 <strlen>
 8002806:	4602      	mov	r2, r0
 8002808:	4639      	mov	r1, r7
 800280a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800280e:	4618      	mov	r0, r3
 8002810:	f007 fcc6 	bl	800a1a0 <strncat>
		for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8002814:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8002818:	3301      	adds	r3, #1
 800281a:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 800281e:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8002822:	2b10      	cmp	r3, #16
 8002824:	d9d0      	bls.n	80027c8 <FEB_LTC6811_UART_Transmit_Temperature+0x2c>
		}

		// Add '\n' to {@code UART_Str}
		sprintf(temp_str, "\n");
 8002826:	463b      	mov	r3, r7
 8002828:	4918      	ldr	r1, [pc, #96]	; (800288c <FEB_LTC6811_UART_Transmit_Temperature+0xf0>)
 800282a:	4618      	mov	r0, r3
 800282c:	f007 fc98 	bl	800a160 <siprintf>
		strncat(UART_Str, temp_str, strlen(temp_str));
 8002830:	463b      	mov	r3, r7
 8002832:	4618      	mov	r0, r3
 8002834:	f7fd fcec 	bl	8000210 <strlen>
 8002838:	4602      	mov	r2, r0
 800283a:	4639      	mov	r1, r7
 800283c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002840:	4618      	mov	r0, r3
 8002842:	f007 fcad 	bl	800a1a0 <strncat>
		HAL_UART_Transmit(&huart2, (uint8_t*) UART_Str, strlen(UART_Str), 100);
 8002846:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800284a:	4618      	mov	r0, r3
 800284c:	f7fd fce0 	bl	8000210 <strlen>
 8002850:	4603      	mov	r3, r0
 8002852:	b29a      	uxth	r2, r3
 8002854:	f507 7180 	add.w	r1, r7, #256	; 0x100
 8002858:	2364      	movs	r3, #100	; 0x64
 800285a:	480d      	ldr	r0, [pc, #52]	; (8002890 <FEB_LTC6811_UART_Transmit_Temperature+0xf4>)
 800285c:	f006 fb6f 	bl	8008f3e <HAL_UART_Transmit>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8002860:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8002864:	3301      	adds	r3, #1
 8002866:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 800286a:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 800286e:	2b00      	cmp	r3, #0
 8002870:	d09c      	beq.n	80027ac <FEB_LTC6811_UART_Transmit_Temperature+0x10>
	}
}
 8002872:	bf00      	nop
 8002874:	bf00      	nop
 8002876:	f507 67a1 	add.w	r7, r7, #1288	; 0x508
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	0800c53c 	.word	0x0800c53c
 8002884:	20002640 	.word	0x20002640
 8002888:	0800c548 	.word	0x0800c548
 800288c:	0800c544 	.word	0x0800c544
 8002890:	20002aa8 	.word	0x20002aa8

08002894 <FEB_LTC6811_Clear_Temperature>:

void FEB_LTC6811_Clear_Temperature(void) {
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 800289a:	2300      	movs	r3, #0
 800289c:	71fb      	strb	r3, [r7, #7]
 800289e:	e018      	b.n	80028d2 <FEB_LTC6811_Clear_Temperature+0x3e>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 80028a0:	2300      	movs	r3, #0
 80028a2:	71bb      	strb	r3, [r7, #6]
 80028a4:	e00f      	b.n	80028c6 <FEB_LTC6811_Clear_Temperature+0x32>
			accumulator.banks[bank_idx].cells[cell_idx].temperature = 0;
 80028a6:	79fa      	ldrb	r2, [r7, #7]
 80028a8:	79b9      	ldrb	r1, [r7, #6]
 80028aa:	480f      	ldr	r0, [pc, #60]	; (80028e8 <FEB_LTC6811_Clear_Temperature+0x54>)
 80028ac:	4613      	mov	r3, r2
 80028ae:	011b      	lsls	r3, r3, #4
 80028b0:	4413      	add	r3, r2
 80028b2:	440b      	add	r3, r1
 80028b4:	333a      	adds	r3, #58	; 0x3a
 80028b6:	00db      	lsls	r3, r3, #3
 80028b8:	4403      	add	r3, r0
 80028ba:	f04f 0200 	mov.w	r2, #0
 80028be:	601a      	str	r2, [r3, #0]
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 80028c0:	79bb      	ldrb	r3, [r7, #6]
 80028c2:	3301      	adds	r3, #1
 80028c4:	71bb      	strb	r3, [r7, #6]
 80028c6:	79bb      	ldrb	r3, [r7, #6]
 80028c8:	2b10      	cmp	r3, #16
 80028ca:	d9ec      	bls.n	80028a6 <FEB_LTC6811_Clear_Temperature+0x12>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 80028cc:	79fb      	ldrb	r3, [r7, #7]
 80028ce:	3301      	adds	r3, #1
 80028d0:	71fb      	strb	r3, [r7, #7]
 80028d2:	79fb      	ldrb	r3, [r7, #7]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d0e3      	beq.n	80028a0 <FEB_LTC6811_Clear_Temperature+0xc>
		}
	}
}
 80028d8:	bf00      	nop
 80028da:	bf00      	nop
 80028dc:	370c      	adds	r7, #12
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	20002640 	.word	0x20002640
 80028ec:	00000000 	.word	0x00000000

080028f0 <FEB_LTC6811_Temp_LUT_Get_Temperature>:

float FEB_LTC6811_TEMP_MAP[][2] = {{1.3, 120.0}, {1.301, 119.5}, {1.302, 119.0}, {1.303, 118.5}, {1.304, 118.0}, {1.305, 117.5}, {1.306, 117.0}, {1.307, 116.5}, {1.308, 116.0}, {1.309, 115.5}, {1.31, 115.0}, {1.311, 114.5}, {1.312, 114.0}, {1.313, 113.5}, {1.314, 113.0}, {1.315, 112.5}, {1.316, 112.0}, {1.317, 111.5}, {1.318, 111.0}, {1.319, 110.5}, {1.32, 110.0}, {1.321, 109.5}, {1.322, 109.0}, {1.323, 108.5}, {1.324, 108.0}, {1.325, 107.5}, {1.326, 107.0}, {1.327, 106.5}, {1.328, 106.0}, {1.329, 105.5}, {1.33, 105.0}, {1.331, 104.5}, {1.332, 104.0}, {1.333, 103.5}, {1.334, 103.0}, {1.335, 102.5}, {1.336, 102.0}, {1.337, 101.5}, {1.338, 101.0}, {1.339, 100.5}, {1.34, 100.0}, {1.341, 99.5}, {1.342, 99.0}, {1.343, 98.5}, {1.344, 98.0}, {1.345, 97.5}, {1.346, 97.0}, {1.347, 96.5}, {1.348, 96.0}, {1.349, 95.5}, {1.35, 95.0}, {1.351, 94.75}, {1.352, 94.5}, {1.353, 94.25}, {1.354, 94.0}, {1.355, 93.75}, {1.356, 93.5}, {1.357, 93.25}, {1.358, 93.0}, {1.359, 92.75}, {1.36, 92.5}, {1.361, 92.25}, {1.362, 92.0}, {1.363, 91.75}, {1.364, 91.5}, {1.365, 91.25}, {1.366, 91.0}, {1.367, 90.75}, {1.368, 90.5}, {1.369, 90.25}, {1.37, 90.0}, {1.371, 89.5}, {1.372, 89.0}, {1.373, 88.5}, {1.374, 88.0}, {1.375, 87.5}, {1.376, 87.0}, {1.377, 86.5}, {1.378, 86.0}, {1.379, 85.5}, {1.38, 85.0}, {1.381, 84.75}, {1.382, 84.5}, {1.383, 84.25}, {1.384, 84.0}, {1.385, 83.75}, {1.386, 83.5}, {1.387, 83.25}, {1.388, 83.0}, {1.389, 82.75}, {1.39, 82.5}, {1.391, 82.25}, {1.392, 82.0}, {1.393, 81.75}, {1.394, 81.5}, {1.395, 81.25}, {1.396, 81.0}, {1.397, 80.75}, {1.398, 80.5}, {1.399, 80.25}, {1.4, 80.0}, {1.401, 79.8333}, {1.402, 79.6667}, {1.403, 79.5}, {1.404, 79.3333}, {1.405, 79.1667}, {1.406, 79.0}, {1.407, 78.8333}, {1.408, 78.6667}, {1.409, 78.5}, {1.41, 78.3333}, {1.411, 78.1667}, {1.412, 78.0}, {1.413, 77.8333}, {1.414, 77.6667}, {1.415, 77.5}, {1.416, 77.3333}, {1.417, 77.1667}, {1.418, 77.0}, {1.419, 76.8333}, {1.42, 76.6667}, {1.421, 76.5}, {1.422, 76.3333}, {1.423, 76.1667}, {1.424, 76.0}, {1.425, 75.8333}, {1.426, 75.6667}, {1.427, 75.5}, {1.428, 75.3333}, {1.429, 75.1667}, {1.43, 75.0}, {1.431, 74.75}, {1.432, 74.5}, {1.433, 74.25}, {1.434, 74.0}, {1.435, 73.75}, {1.436, 73.5}, {1.437, 73.25}, {1.438, 73.0}, {1.439, 72.75}, {1.44, 72.5}, {1.441, 72.25}, {1.442, 72.0}, {1.443, 71.75}, {1.444, 71.5}, {1.445, 71.25}, {1.446, 71.0}, {1.447, 70.75}, {1.448, 70.5}, {1.449, 70.25}, {1.45, 70.0}, {1.451, 69.8333}, {1.452, 69.6667}, {1.453, 69.5}, {1.454, 69.3333}, {1.455, 69.1667}, {1.456, 69.0}, {1.457, 68.8333}, {1.458, 68.6667}, {1.459, 68.5}, {1.46, 68.3333}, {1.461, 68.1667}, {1.462, 68.0}, {1.463, 67.8333}, {1.464, 67.6667}, {1.465, 67.5}, {1.466, 67.3333}, {1.467, 67.1667}, {1.468, 67.0}, {1.469, 66.8333}, {1.47, 66.6667}, {1.471, 66.5}, {1.472, 66.3333}, {1.473, 66.1667}, {1.474, 66.0}, {1.475, 65.8333}, {1.476, 65.6667}, {1.477, 65.5}, {1.478, 65.3333}, {1.479, 65.1667}, {1.48, 65.0}, {1.481, 64.8333}, {1.482, 64.6667}, {1.483, 64.5}, {1.484, 64.3333}, {1.485, 64.1667}, {1.486, 64.0}, {1.487, 63.8333}, {1.488, 63.6667}, {1.489, 63.5}, {1.49, 63.3333}, {1.491, 63.1667}, {1.492, 63.0}, {1.493, 62.8333}, {1.494, 62.6667}, {1.495, 62.5}, {1.496, 62.3333}, {1.497, 62.1667}, {1.498, 62.0}, {1.499, 61.8333}, {1.5, 61.6667}, {1.501, 61.5}, {1.502, 61.3333}, {1.503, 61.1667}, {1.504, 61.0}, {1.505, 60.8333}, {1.506, 60.6667}, {1.507, 60.5}, {1.508, 60.3333}, {1.509, 60.1667}, {1.51, 60.0}, {1.511, 59.875}, {1.512, 59.75}, {1.513, 59.625}, {1.514, 59.5}, {1.515, 59.375}, {1.516, 59.25}, {1.517, 59.125}, {1.518, 59.0}, {1.519, 58.875}, {1.52, 58.75}, {1.521, 58.625}, {1.522, 58.5}, {1.523, 58.375}, {1.524, 58.25}, {1.525, 58.125}, {1.526, 58.0}, {1.527, 57.875}, {1.528, 57.75}, {1.529, 57.625}, {1.53, 57.5}, {1.531, 57.375}, {1.532, 57.25}, {1.533, 57.125}, {1.534, 57.0}, {1.535, 56.875}, {1.536, 56.75}, {1.537, 56.625}, {1.538, 56.5}, {1.539, 56.375}, {1.54, 56.25}, {1.541, 56.125}, {1.542, 56.0}, {1.543, 55.875}, {1.544, 55.75}, {1.545, 55.625}, {1.546, 55.5}, {1.547, 55.375}, {1.548, 55.25}, {1.549, 55.125}, {1.55, 55.0}, {1.551, 54.875}, {1.552, 54.75}, {1.553, 54.625}, {1.554, 54.5}, {1.555, 54.375}, {1.556, 54.25}, {1.557, 54.125}, {1.558, 54.0}, {1.559, 53.875}, {1.56, 53.75}, {1.561, 53.625}, {1.562, 53.5}, {1.563, 53.375}, {1.564, 53.25}, {1.565, 53.125}, {1.566, 53.0}, {1.567, 52.875}, {1.568, 52.75}, {1.569, 52.625}, {1.57, 52.5}, {1.571, 52.375}, {1.572, 52.25}, {1.573, 52.125}, {1.574, 52.0}, {1.575, 51.875}, {1.576, 51.75}, {1.577, 51.625}, {1.578, 51.5}, {1.579, 51.375}, {1.58, 51.25}, {1.581, 51.125}, {1.582, 51.0}, {1.583, 50.875}, {1.584, 50.75}, {1.585, 50.625}, {1.586, 50.5}, {1.587, 50.375}, {1.588, 50.25}, {1.589, 50.125}, {1.59, 50.0}, {1.591, 49.875}, {1.592, 49.75}, {1.593, 49.625}, {1.594, 49.5}, {1.595, 49.375}, {1.596, 49.25}, {1.597, 49.125}, {1.598, 49.0}, {1.599, 48.875}, {1.6, 48.75}, {1.601, 48.625}, {1.602, 48.5}, {1.603, 48.375}, {1.604, 48.25}, {1.605, 48.125}, {1.606, 48.0}, {1.607, 47.875}, {1.608, 47.75}, {1.609, 47.625}, {1.61, 47.5}, {1.611, 47.375}, {1.612, 47.25}, {1.613, 47.125}, {1.614, 47.0}, {1.615, 46.875}, {1.616, 46.75}, {1.617, 46.625}, {1.618, 46.5}, {1.619, 46.375}, {1.62, 46.25}, {1.621, 46.125}, {1.622, 46.0}, {1.623, 45.875}, {1.624, 45.75}, {1.625, 45.625}, {1.626, 45.5}, {1.627, 45.375}, {1.628, 45.25}, {1.629, 45.125}, {1.63, 45.0}, {1.631, 44.9}, {1.632, 44.8}, {1.633, 44.7}, {1.634, 44.6}, {1.635, 44.5}, {1.636, 44.4}, {1.637, 44.3}, {1.638, 44.2}, {1.639, 44.1}, {1.64, 44.0}, {1.641, 43.9}, {1.642, 43.8}, {1.643, 43.7}, {1.644, 43.6}, {1.645, 43.5}, {1.646, 43.4}, {1.647, 43.3}, {1.648, 43.2}, {1.649, 43.1}, {1.65, 43.0}, {1.651, 42.9}, {1.652, 42.8}, {1.653, 42.7}, {1.654, 42.6}, {1.655, 42.5}, {1.656, 42.4}, {1.657, 42.3}, {1.658, 42.2}, {1.659, 42.1}, {1.66, 42.0}, {1.661, 41.9}, {1.662, 41.8}, {1.663, 41.7}, {1.664, 41.6}, {1.665, 41.5}, {1.666, 41.4}, {1.667, 41.3}, {1.668, 41.2}, {1.669, 41.1}, {1.67, 41.0}, {1.671, 40.9}, {1.672, 40.8}, {1.673, 40.7}, {1.674, 40.6}, {1.675, 40.5}, {1.676, 40.4}, {1.677, 40.3}, {1.678, 40.2}, {1.679, 40.1}, {1.68, 40.0}, {1.681, 39.9167}, {1.682, 39.8333}, {1.683, 39.75}, {1.684, 39.6667}, {1.685, 39.5833}, {1.686, 39.5}, {1.687, 39.4167}, {1.688, 39.3333}, {1.689, 39.25}, {1.69, 39.1667}, {1.691, 39.0833}, {1.692, 39.0}, {1.693, 38.9167}, {1.694, 38.8333}, {1.695, 38.75}, {1.696, 38.6667}, {1.697, 38.5833}, {1.698, 38.5}, {1.699, 38.4167}, {1.7, 38.3333}, {1.701, 38.25}, {1.702, 38.1667}, {1.703, 38.0833}, {1.704, 38.0}, {1.705, 37.9167}, {1.706, 37.8333}, {1.707, 37.75}, {1.708, 37.6667}, {1.709, 37.5833}, {1.71, 37.5}, {1.711, 37.4167}, {1.712, 37.3333}, {1.713, 37.25}, {1.714, 37.1667}, {1.715, 37.0833}, {1.716, 37.0}, {1.717, 36.9167}, {1.718, 36.8333}, {1.719, 36.75}, {1.72, 36.6667}, {1.721, 36.5833}, {1.722, 36.5}, {1.723, 36.4167}, {1.724, 36.3333}, {1.725, 36.25}, {1.726, 36.1667}, {1.727, 36.0833}, {1.728, 36.0}, {1.729, 35.9167}, {1.73, 35.8333}, {1.731, 35.75}, {1.732, 35.6667}, {1.733, 35.5833}, {1.734, 35.5}, {1.735, 35.4167}, {1.736, 35.3333}, {1.737, 35.25}, {1.738, 35.1667}, {1.739, 35.0833}, {1.74, 35.0}, {1.741, 34.9167}, {1.742, 34.8333}, {1.743, 34.75}, {1.744, 34.6667}, {1.745, 34.5833}, {1.746, 34.5}, {1.747, 34.4167}, {1.748, 34.3333}, {1.749, 34.25}, {1.75, 34.1667}, {1.751, 34.0833}, {1.752, 34.0}, {1.753, 33.9167}, {1.754, 33.8333}, {1.755, 33.75}, {1.756, 33.6667}, {1.757, 33.5833}, {1.758, 33.5}, {1.759, 33.4167}, {1.76, 33.3333}, {1.761, 33.25}, {1.762, 33.1667}, {1.763, 33.0833}, {1.764, 33.0}, {1.765, 32.9167}, {1.766, 32.8333}, {1.767, 32.75}, {1.768, 32.6667}, {1.769, 32.5833}, {1.77, 32.5}, {1.771, 32.4167}, {1.772, 32.3333}, {1.773, 32.25}, {1.774, 32.1667}, {1.775, 32.0833}, {1.776, 32.0}, {1.777, 31.9167}, {1.778, 31.8333}, {1.779, 31.75}, {1.78, 31.6667}, {1.781, 31.5833}, {1.782, 31.5}, {1.783, 31.4167}, {1.784, 31.3333}, {1.785, 31.25}, {1.786, 31.1667}, {1.787, 31.0833}, {1.788, 31.0}, {1.789, 30.9167}, {1.79, 30.8333}, {1.791, 30.75}, {1.792, 30.6667}, {1.793, 30.5833}, {1.794, 30.5}, {1.795, 30.4167}, {1.796, 30.3333}, {1.797, 30.25}, {1.798, 30.1667}, {1.799, 30.0833}, {1.8, 30.0}, {1.801, 29.9167}, {1.802, 29.8333}, {1.803, 29.75}, {1.804, 29.6667}, {1.805, 29.5833}, {1.806, 29.5}, {1.807, 29.4167}, {1.808, 29.3333}, {1.809, 29.25}, {1.81, 29.1667}, {1.811, 29.0833}, {1.812, 29.0}, {1.813, 28.9167}, {1.814, 28.8333}, {1.815, 28.75}, {1.816, 28.6667}, {1.817, 28.5833}, {1.818, 28.5}, {1.819, 28.4167}, {1.82, 28.3333}, {1.821, 28.25}, {1.822, 28.1667}, {1.823, 28.0833}, {1.824, 28.0}, {1.825, 27.9167}, {1.826, 27.8333}, {1.827, 27.75}, {1.828, 27.6667}, {1.829, 27.5833}, {1.83, 27.5}, {1.831, 27.4167}, {1.832, 27.3333}, {1.833, 27.25}, {1.834, 27.1667}, {1.835, 27.0833}, {1.836, 27.0}, {1.837, 26.9167}, {1.838, 26.8333}, {1.839, 26.75}, {1.84, 26.6667}, {1.841, 26.5833}, {1.842, 26.5}, {1.843, 26.4167}, {1.844, 26.3333}, {1.845, 26.25}, {1.846, 26.1667}, {1.847, 26.0833}, {1.848, 26.0}, {1.849, 25.9167}, {1.85, 25.8333}, {1.851, 25.75}, {1.852, 25.6667}, {1.853, 25.5833}, {1.854, 25.5}, {1.855, 25.4167}, {1.856, 25.3333}, {1.857, 25.25}, {1.858, 25.1667}, {1.859, 25.0833}, {1.86, 25.0}, {1.861, 24.9167}, {1.862, 24.8333}, {1.863, 24.75}, {1.864, 24.6667}, {1.865, 24.5833}, {1.866, 24.5}, {1.867, 24.4167}, {1.868, 24.3333}, {1.869, 24.25}, {1.87, 24.1667}, {1.871, 24.0833}, {1.872, 24.0}, {1.873, 23.9167}, {1.874, 23.8333}, {1.875, 23.75}, {1.876, 23.6667}, {1.877, 23.5833}, {1.878, 23.5}, {1.879, 23.4167}, {1.88, 23.3333}, {1.881, 23.25}, {1.882, 23.1667}, {1.883, 23.0833}, {1.884, 23.0}, {1.885, 22.9167}, {1.886, 22.8333}, {1.887, 22.75}, {1.888, 22.6667}, {1.889, 22.5833}, {1.89, 22.5}, {1.891, 22.4167}, {1.892, 22.3333}, {1.893, 22.25}, {1.894, 22.1667}, {1.895, 22.0833}, {1.896, 22.0}, {1.897, 21.9167}, {1.898, 21.8333}, {1.899, 21.75}, {1.9, 21.6667}, {1.901, 21.5833}, {1.902, 21.5}, {1.903, 21.4167}, {1.904, 21.3333}, {1.905, 21.25}, {1.906, 21.1667}, {1.907, 21.0833}, {1.908, 21.0}, {1.909, 20.9167}, {1.91, 20.8333}, {1.911, 20.75}, {1.912, 20.6667}, {1.913, 20.5833}, {1.914, 20.5}, {1.915, 20.4167}, {1.916, 20.3333}, {1.917, 20.25}, {1.918, 20.1667}, {1.919, 20.0833}, {1.92, 20.0}, {1.921, 19.9286}, {1.922, 19.8571}, {1.923, 19.7857}, {1.924, 19.7143}, {1.925, 19.6429}, {1.926, 19.5714}, {1.927, 19.5}, {1.928, 19.4286}, {1.929, 19.3571}, {1.93, 19.2857}, {1.931, 19.2143}, {1.932, 19.1429}, {1.933, 19.0714}, {1.934, 19.0}, {1.935, 18.9286}, {1.936, 18.8571}, {1.937, 18.7857}, {1.938, 18.7143}, {1.939, 18.6429}, {1.94, 18.5714}, {1.941, 18.5}, {1.942, 18.4286}, {1.943, 18.3571}, {1.944, 18.2857}, {1.945, 18.2143}, {1.946, 18.1429}, {1.947, 18.0714}, {1.948, 18.0}, {1.949, 17.9286}, {1.95, 17.8571}, {1.951, 17.7857}, {1.952, 17.7143}, {1.953, 17.6429}, {1.954, 17.5714}, {1.955, 17.5}, {1.956, 17.4286}, {1.957, 17.3571}, {1.958, 17.2857}, {1.959, 17.2143}, {1.96, 17.1429}, {1.961, 17.0714}, {1.962, 17.0}, {1.963, 16.9286}, {1.964, 16.8571}, {1.965, 16.7857}, {1.966, 16.7143}, {1.967, 16.6429}, {1.968, 16.5714}, {1.969, 16.5}, {1.97, 16.4286}, {1.971, 16.3571}, {1.972, 16.2857}, {1.973, 16.2143}, {1.974, 16.1429}, {1.975, 16.0714}, {1.976, 16.0}, {1.977, 15.9286}, {1.978, 15.8571}, {1.979, 15.7857}, {1.98, 15.7143}, {1.981, 15.6429}, {1.982, 15.5714}, {1.983, 15.5}, {1.984, 15.4286}, {1.985, 15.3571}, {1.986, 15.2857}, {1.987, 15.2143}, {1.988, 15.1429}, {1.989, 15.0714}, {1.99, 15.0}, {1.991, 14.9167}, {1.992, 14.8333}, {1.993, 14.75}, {1.994, 14.6667}, {1.995, 14.5833}, {1.996, 14.5}, {1.997, 14.4167}, {1.998, 14.3333}, {1.999, 14.25}, {2.0, 14.1667}, {2.001, 14.0833}, {2.002, 14.0}, {2.003, 13.9167}, {2.004, 13.8333}, {2.005, 13.75}, {2.006, 13.6667}, {2.007, 13.5833}, {2.008, 13.5}, {2.009, 13.4167}, {2.01, 13.3333}, {2.011, 13.25}, {2.012, 13.1667}, {2.013, 13.0833}, {2.014, 13.0}, {2.015, 12.9167}, {2.016, 12.8333}, {2.017, 12.75}, {2.018, 12.6667}, {2.019, 12.5833}, {2.02, 12.5}, {2.021, 12.4167}, {2.022, 12.3333}, {2.023, 12.25}, {2.024, 12.1667}, {2.025, 12.0833}, {2.026, 12.0}, {2.027, 11.9167}, {2.028, 11.8333}, {2.029, 11.75}, {2.03, 11.6667}, {2.031, 11.5833}, {2.032, 11.5}, {2.033, 11.4167}, {2.034, 11.3333}, {2.035, 11.25}, {2.036, 11.1667}, {2.037, 11.0833}, {2.038, 11.0}, {2.039, 10.9167}, {2.04, 10.8333}, {2.041, 10.75}, {2.042, 10.6667}, {2.043, 10.5833}, {2.044, 10.5}, {2.045, 10.4167}, {2.046, 10.3333}, {2.047, 10.25}, {2.048, 10.1667}, {2.049, 10.0833}, {2.05, 10.0}, {2.051, 9.9167}, {2.052, 9.8333}, {2.053, 9.75}, {2.054, 9.6667}, {2.055, 9.5833}, {2.056, 9.5}, {2.057, 9.4167}, {2.058, 9.3333}, {2.059, 9.25}, {2.06, 9.1667}, {2.061, 9.0833}, {2.062, 9.0}, {2.063, 8.9167}, {2.064, 8.8333}, {2.065, 8.75}, {2.066, 8.6667}, {2.067, 8.5833}, {2.068, 8.5}, {2.069, 8.4167}, {2.07, 8.3333}, {2.071, 8.25}, {2.072, 8.1667}, {2.073, 8.0833}, {2.074, 8.0}, {2.075, 7.9167}, {2.076, 7.8333}, {2.077, 7.75}, {2.078, 7.6667}, {2.079, 7.5833}, {2.08, 7.5}, {2.081, 7.4167}, {2.082, 7.3333}, {2.083, 7.25}, {2.084, 7.1667}, {2.085, 7.0833}, {2.086, 7.0}, {2.087, 6.9167}, {2.088, 6.8333}, {2.089, 6.75}, {2.09, 6.6667}, {2.091, 6.5833}, {2.092, 6.5}, {2.093, 6.4167}, {2.094, 6.3333}, {2.095, 6.25}, {2.096, 6.1667}, {2.097, 6.0833}, {2.098, 6.0}, {2.099, 5.9167}, {2.1, 5.8333}, {2.101, 5.75}, {2.102, 5.6667}, {2.103, 5.5833}, {2.104, 5.5}, {2.105, 5.4167}, {2.106, 5.3333}, {2.107, 5.25}, {2.108, 5.1667}, {2.109, 5.0833}, {2.11, 5.0}, {2.111, 4.9167}, {2.112, 4.8333}, {2.113, 4.75}, {2.114, 4.6667}, {2.115, 4.5833}, {2.116, 4.5}, {2.117, 4.4167}, {2.118, 4.3333}, {2.119, 4.25}, {2.12, 4.1667}, {2.121, 4.0833}, {2.122, 4.0}, {2.123, 3.9167}, {2.124, 3.8333}, {2.125, 3.75}, {2.126, 3.6667}, {2.127, 3.5833}, {2.128, 3.5}, {2.129, 3.4167}, {2.13, 3.3333}, {2.131, 3.25}, {2.132, 3.1667}, {2.133, 3.0833}, {2.134, 3.0}, {2.135, 2.9167}, {2.136, 2.8333}, {2.137, 2.75}, {2.138, 2.6667}, {2.139, 2.5833}, {2.14, 2.5}, {2.141, 2.4167}, {2.142, 2.3333}, {2.143, 2.25}, {2.144, 2.1667}, {2.145, 2.0833}, {2.146, 2.0}, {2.147, 1.9167}, {2.148, 1.8333}, {2.149, 1.75}, {2.15, 1.6667}, {2.151, 1.5833}, {2.152, 1.5}, {2.153, 1.4167}, {2.154, 1.3333}, {2.155, 1.25}, {2.156, 1.1667}, {2.157, 1.0833}, {2.158, 1.0}, {2.159, 0.9167}, {2.16, 0.8333}, {2.161, 0.75}, {2.162, 0.6667}, {2.163, 0.5833}, {2.164, 0.5}, {2.165, 0.4167}, {2.166, 0.3333}, {2.167, 0.25}, {2.168, 0.1667}, {2.169, 0.0833}, {2.17, 0.0}, {2.171, -0.0833}, {2.172, -0.1667}, {2.173, -0.25}, {2.174, -0.3333}, {2.175, -0.4167}, {2.176, -0.5}, {2.177, -0.5833}, {2.178, -0.6667}, {2.179, -0.75}, {2.18, -0.8333}, {2.181, -0.9167}, {2.182, -1.0}, {2.183, -1.0833}, {2.184, -1.1667}, {2.185, -1.25}, {2.186, -1.3333}, {2.187, -1.4167}, {2.188, -1.5}, {2.189, -1.5833}, {2.19, -1.6667}, {2.191, -1.75}, {2.192, -1.8333}, {2.193, -1.9167}, {2.194, -2.0}, {2.195, -2.0833}, {2.196, -2.1667}, {2.197, -2.25}, {2.198, -2.3333}, {2.199, -2.4167}, {2.2, -2.5}, {2.201, -2.5833}, {2.202, -2.6667}, {2.203, -2.75}, {2.204, -2.8333}, {2.205, -2.9167}, {2.206, -3.0}, {2.207, -3.0833}, {2.208, -3.1667}, {2.209, -3.25}, {2.21, -3.3333}, {2.211, -3.4167}, {2.212, -3.5}, {2.213, -3.5833}, {2.214, -3.6667}, {2.215, -3.75}, {2.216, -3.8333}, {2.217, -3.9167}, {2.218, -4.0}, {2.219, -4.0833}, {2.22, -4.1667}, {2.221, -4.25}, {2.222, -4.3333}, {2.223, -4.4167}, {2.224, -4.5}, {2.225, -4.5833}, {2.226, -4.6667}, {2.227, -4.75}, {2.228, -4.8333}, {2.229, -4.9167}, {2.23, -5.0}, {2.231, -5.125}, {2.232, -5.25}, {2.233, -5.375}, {2.234, -5.5}, {2.235, -5.625}, {2.236, -5.75}, {2.237, -5.875}, {2.238, -6.0}, {2.239, -6.125}, {2.24, -6.25}, {2.241, -6.375}, {2.242, -6.5}, {2.243, -6.625}, {2.244, -6.75}, {2.245, -6.875}, {2.246, -7.0}, {2.247, -7.125}, {2.248, -7.25}, {2.249, -7.375}, {2.25, -7.5}, {2.251, -7.625}, {2.252, -7.75}, {2.253, -7.875}, {2.254, -8.0}, {2.255, -8.125}, {2.256, -8.25}, {2.257, -8.375}, {2.258, -8.5}, {2.259, -8.625}, {2.26, -8.75}, {2.261, -8.875}, {2.262, -9.0}, {2.263, -9.125}, {2.264, -9.25}, {2.265, -9.375}, {2.266, -9.5}, {2.267, -9.625}, {2.268, -9.75}, {2.269, -9.875}, {2.27, -10.0}, {2.271, -10.1}, {2.272, -10.2}, {2.273, -10.3}, {2.274, -10.4}, {2.275, -10.5}, {2.276, -10.6}, {2.277, -10.7}, {2.278, -10.8}, {2.279, -10.9}, {2.28, -11.0}, {2.281, -11.1}, {2.282, -11.2}, {2.283, -11.3}, {2.284, -11.4}, {2.285, -11.5}, {2.286, -11.6}, {2.287, -11.7}, {2.288, -11.8}, {2.289, -11.9}, {2.29, -12.0}, {2.291, -12.1}, {2.292, -12.2}, {2.293, -12.3}, {2.294, -12.4}, {2.295, -12.5}, {2.296, -12.6}, {2.297, -12.7}, {2.298, -12.8}, {2.299, -12.9}, {2.3, -13.0}, {2.301, -13.1}, {2.302, -13.2}, {2.303, -13.3}, {2.304, -13.4}, {2.305, -13.5}, {2.306, -13.6}, {2.307, -13.7}, {2.308, -13.8}, {2.309, -13.9}, {2.31, -14.0}, {2.311, -14.1}, {2.312, -14.2}, {2.313, -14.3}, {2.314, -14.4}, {2.315, -14.5}, {2.316, -14.6}, {2.317, -14.7}, {2.318, -14.8}, {2.319, -14.9}, {2.32, -15.0}, {2.321, -15.1667}, {2.322, -15.3333}, {2.323, -15.5}, {2.324, -15.6667}, {2.325, -15.8333}, {2.326, -16.0}, {2.327, -16.1667}, {2.328, -16.3333}, {2.329, -16.5}, {2.33, -16.6667}, {2.331, -16.8333}, {2.332, -17.0}, {2.333, -17.1667}, {2.334, -17.3333}, {2.335, -17.5}, {2.336, -17.6667}, {2.337, -17.8333}, {2.338, -18.0}, {2.339, -18.1667}, {2.34, -18.3333}, {2.341, -18.5}, {2.342, -18.6667}, {2.343, -18.8333}, {2.344, -19.0}, {2.345, -19.1667}, {2.346, -19.3333}, {2.347, -19.5}, {2.348, -19.6667}, {2.349, -19.8333}, {2.35, -20.0}, {2.351, -20.1667}, {2.352, -20.3333}, {2.353, -20.5}, {2.354, -20.6667}, {2.355, -20.8333}, {2.356, -21.0}, {2.357, -21.1667}, {2.358, -21.3333}, {2.359, -21.5}, {2.36, -21.6667}, {2.361, -21.8333}, {2.362, -22.0}, {2.363, -22.1667}, {2.364, -22.3333}, {2.365, -22.5}, {2.366, -22.6667}, {2.367, -22.8333}, {2.368, -23.0}, {2.369, -23.1667}, {2.37, -23.3333}, {2.371, -23.5}, {2.372, -23.6667}, {2.373, -23.8333}, {2.374, -24.0}, {2.375, -24.1667}, {2.376, -24.3333}, {2.377, -24.5}, {2.378, -24.6667}, {2.379, -24.8333}, {2.38, -25.0}, {2.381, -25.25}, {2.382, -25.5}, {2.383, -25.75}, {2.384, -26.0}, {2.385, -26.25}, {2.386, -26.5}, {2.387, -26.75}, {2.388, -27.0}, {2.389, -27.25}, {2.39, -27.5}, {2.391, -27.75}, {2.392, -28.0}, {2.393, -28.25}, {2.394, -28.5}, {2.395, -28.75}, {2.396, -29.0}, {2.397, -29.25}, {2.398, -29.5}, {2.399, -29.75}, {2.4, -30.0}, {2.401, -30.25}, {2.402, -30.5}, {2.403, -30.75}, {2.404, -31.0}, {2.405, -31.25}, {2.406, -31.5}, {2.407, -31.75}, {2.408, -32.0}, {2.409, -32.25}, {2.41, -32.5}, {2.411, -32.75}, {2.412, -33.0}, {2.413, -33.25}, {2.414, -33.5}, {2.415, -33.75}, {2.416, -34.0}, {2.417, -34.25}, {2.418, -34.5}, {2.419, -34.75}, {2.42, -35.0}, {2.421, -35.25}, {2.422, -35.5}, {2.423, -35.75}, {2.424, -36.0}, {2.425, -36.25}, {2.426, -36.5}, {2.427, -36.75}, {2.428, -37.0}, {2.429, -37.25}, {2.43, -37.5}, {2.431, -37.75}, {2.432, -38.0}, {2.433, -38.25}, {2.434, -38.5}, {2.435, -38.75}, {2.436, -39.0}, {2.437, -39.25}, {2.438, -39.5}, {2.439, -39.75}, {2.44, -40.0}};

// ********************************** Functions **********************************

float FEB_LTC6811_Temp_LUT_Get_Temperature(float voltage) {
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	ed87 0a01 	vstr	s0, [r7, #4]
	if (voltage < FEB_LTC6811_TEMP_LUT_MIN_MAP_VOLT || voltage > FEB_LTC6811_TEMP_LUT_MAX_MAP_VOLT) {
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f7fd fe44 	bl	8000588 <__aeabi_f2d>
 8002900:	a323      	add	r3, pc, #140	; (adr r3, 8002990 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xa0>)
 8002902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002906:	f7fe f909 	bl	8000b1c <__aeabi_dcmplt>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d10a      	bne.n	8002926 <FEB_LTC6811_Temp_LUT_Get_Temperature+0x36>
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f7fd fe39 	bl	8000588 <__aeabi_f2d>
 8002916:	a324      	add	r3, pc, #144	; (adr r3, 80029a8 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xb8>)
 8002918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800291c:	f7fe f91c 	bl	8000b58 <__aeabi_dcmpgt>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d001      	beq.n	800292a <FEB_LTC6811_Temp_LUT_Get_Temperature+0x3a>
		return -42.0;
 8002926:	4b1e      	ldr	r3, [pc, #120]	; (80029a0 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xb0>)
 8002928:	e028      	b.n	800297c <FEB_LTC6811_Temp_LUT_Get_Temperature+0x8c>
	}

	uint16_t index = (uint16_t) round((voltage - FEB_LTC6811_TEMP_LUT_MIN_MAP_VOLT) / FEB_LTC6811_TEMP_LUT_RESOLUTION);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f7fd fe2c 	bl	8000588 <__aeabi_f2d>
 8002930:	a317      	add	r3, pc, #92	; (adr r3, 8002990 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xa0>)
 8002932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002936:	f7fd fcc7 	bl	80002c8 <__aeabi_dsub>
 800293a:	4602      	mov	r2, r0
 800293c:	460b      	mov	r3, r1
 800293e:	4610      	mov	r0, r2
 8002940:	4619      	mov	r1, r3
 8002942:	a315      	add	r3, pc, #84	; (adr r3, 8002998 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xa8>)
 8002944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002948:	f7fd ffa0 	bl	800088c <__aeabi_ddiv>
 800294c:	4602      	mov	r2, r0
 800294e:	460b      	mov	r3, r1
 8002950:	ec43 2b17 	vmov	d7, r2, r3
 8002954:	eeb0 0a47 	vmov.f32	s0, s14
 8002958:	eef0 0a67 	vmov.f32	s1, s15
 800295c:	f009 fd94 	bl	800c488 <round>
 8002960:	ec53 2b10 	vmov	r2, r3, d0
 8002964:	4610      	mov	r0, r2
 8002966:	4619      	mov	r1, r3
 8002968:	f7fe f93e 	bl	8000be8 <__aeabi_d2uiz>
 800296c:	4603      	mov	r3, r0
 800296e:	81fb      	strh	r3, [r7, #14]
	return FEB_LTC6811_TEMP_MAP[index][1];
 8002970:	89fb      	ldrh	r3, [r7, #14]
 8002972:	4a0c      	ldr	r2, [pc, #48]	; (80029a4 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xb4>)
 8002974:	00db      	lsls	r3, r3, #3
 8002976:	4413      	add	r3, r2
 8002978:	3304      	adds	r3, #4
 800297a:	681b      	ldr	r3, [r3, #0]
}
 800297c:	ee07 3a90 	vmov	s15, r3
 8002980:	eeb0 0a67 	vmov.f32	s0, s15
 8002984:	3710      	adds	r7, #16
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	f3af 8000 	nop.w
 8002990:	cccccccd 	.word	0xcccccccd
 8002994:	3ff4cccc 	.word	0x3ff4cccc
 8002998:	d2f1a9fc 	.word	0xd2f1a9fc
 800299c:	3f50624d 	.word	0x3f50624d
 80029a0:	c2280000 	.word	0xc2280000
 80029a4:	20000030 	.word	0x20000030
 80029a8:	b851eb85 	.word	0xb851eb85
 80029ac:	4003851e 	.word	0x4003851e

080029b0 <FEB_Timer_Init>:

extern TIM_HandleTypeDef htim4;

// ********************************** Initialize **********************************

void FEB_Timer_Init(void) {
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim4);
 80029b4:	4802      	ldr	r0, [pc, #8]	; (80029c0 <FEB_Timer_Init+0x10>)
 80029b6:	f005 fb83 	bl	80080c0 <HAL_TIM_Base_Start>
}
 80029ba:	bf00      	nop
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	20002a60 	.word	0x20002a60

080029c4 <FEB_Timer_Delay_Micro>:

// ********************************** Functions **********************************

void FEB_Timer_Delay_Micro(uint16_t delay) {
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	4603      	mov	r3, r0
 80029cc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80029ce:	4b09      	ldr	r3, [pc, #36]	; (80029f4 <FEB_Timer_Delay_Micro+0x30>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	2200      	movs	r2, #0
 80029d4:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim4) < delay);
 80029d6:	bf00      	nop
 80029d8:	4b06      	ldr	r3, [pc, #24]	; (80029f4 <FEB_Timer_Delay_Micro+0x30>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029de:	88fb      	ldrh	r3, [r7, #6]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d3f9      	bcc.n	80029d8 <FEB_Timer_Delay_Micro+0x14>
}
 80029e4:	bf00      	nop
 80029e6:	bf00      	nop
 80029e8:	370c      	adds	r7, #12
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	20002a60 	.word	0x20002a60

080029f8 <LTC6811_init_reg_limits>:

/* Initialize the Register limits */
void LTC6811_init_reg_limits(uint8_t total_ic, //The number of ICs in the system
							cell_asic *ic  //A two dimensional array where data will be written
							)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	4603      	mov	r3, r0
 8002a00:	6039      	str	r1, [r7, #0]
 8002a02:	71fb      	strb	r3, [r7, #7]
  for (uint8_t cic=0; cic<total_ic; cic++)
 8002a04:	2300      	movs	r3, #0
 8002a06:	73fb      	strb	r3, [r7, #15]
 8002a08:	e038      	b.n	8002a7c <LTC6811_init_reg_limits+0x84>
  {
    ic[cic].ic_reg.cell_channels=12;
 8002a0a:	7bfb      	ldrb	r3, [r7, #15]
 8002a0c:	22e8      	movs	r2, #232	; 0xe8
 8002a0e:	fb02 f303 	mul.w	r3, r2, r3
 8002a12:	683a      	ldr	r2, [r7, #0]
 8002a14:	4413      	add	r3, r2
 8002a16:	220c      	movs	r2, #12
 8002a18:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
    ic[cic].ic_reg.stat_channels=4;
 8002a1c:	7bfb      	ldrb	r3, [r7, #15]
 8002a1e:	22e8      	movs	r2, #232	; 0xe8
 8002a20:	fb02 f303 	mul.w	r3, r2, r3
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	4413      	add	r3, r2
 8002a28:	2204      	movs	r2, #4
 8002a2a:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
    ic[cic].ic_reg.aux_channels=6;
 8002a2e:	7bfb      	ldrb	r3, [r7, #15]
 8002a30:	22e8      	movs	r2, #232	; 0xe8
 8002a32:	fb02 f303 	mul.w	r3, r2, r3
 8002a36:	683a      	ldr	r2, [r7, #0]
 8002a38:	4413      	add	r3, r2
 8002a3a:	2206      	movs	r2, #6
 8002a3c:	f883 20de 	strb.w	r2, [r3, #222]	; 0xde
    ic[cic].ic_reg.num_cv_reg=4;
 8002a40:	7bfb      	ldrb	r3, [r7, #15]
 8002a42:	22e8      	movs	r2, #232	; 0xe8
 8002a44:	fb02 f303 	mul.w	r3, r2, r3
 8002a48:	683a      	ldr	r2, [r7, #0]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	2204      	movs	r2, #4
 8002a4e:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
    ic[cic].ic_reg.num_gpio_reg=2;
 8002a52:	7bfb      	ldrb	r3, [r7, #15]
 8002a54:	22e8      	movs	r2, #232	; 0xe8
 8002a56:	fb02 f303 	mul.w	r3, r2, r3
 8002a5a:	683a      	ldr	r2, [r7, #0]
 8002a5c:	4413      	add	r3, r2
 8002a5e:	2202      	movs	r2, #2
 8002a60:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    ic[cic].ic_reg.num_stat_reg=3;
 8002a64:	7bfb      	ldrb	r3, [r7, #15]
 8002a66:	22e8      	movs	r2, #232	; 0xe8
 8002a68:	fb02 f303 	mul.w	r3, r2, r3
 8002a6c:	683a      	ldr	r2, [r7, #0]
 8002a6e:	4413      	add	r3, r2
 8002a70:	2203      	movs	r2, #3
 8002a72:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
  for (uint8_t cic=0; cic<total_ic; cic++)
 8002a76:	7bfb      	ldrb	r3, [r7, #15]
 8002a78:	3301      	adds	r3, #1
 8002a7a:	73fb      	strb	r3, [r7, #15]
 8002a7c:	7bfa      	ldrb	r2, [r7, #15]
 8002a7e:	79fb      	ldrb	r3, [r7, #7]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d3c2      	bcc.n	8002a0a <LTC6811_init_reg_limits+0x12>
  }
}
 8002a84:	bf00      	nop
 8002a86:	bf00      	nop
 8002a88:	3714      	adds	r7, #20
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr

08002a92 <LTC6811_wrcfg>:
order so the last device's configuration is written first.
*/
void LTC6811_wrcfg(uint8_t total_ic, //The number of ICs being written to
                   cell_asic *ic //A two dimensional array of the configuration data that will be written
                  )
{
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b082      	sub	sp, #8
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	4603      	mov	r3, r0
 8002a9a:	6039      	str	r1, [r7, #0]
 8002a9c:	71fb      	strb	r3, [r7, #7]
  LTC681x_wrcfg(total_ic,ic);
 8002a9e:	79fb      	ldrb	r3, [r7, #7]
 8002aa0:	6839      	ldr	r1, [r7, #0]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f000 f9c4 	bl	8002e30 <LTC681x_wrcfg>
}
 8002aa8:	bf00      	nop
 8002aaa:	3708      	adds	r7, #8
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <LTC6811_adcv>:
/* Starts cell voltage conversion */
void LTC6811_adcv(uint8_t MD, //ADC Mode
				  uint8_t DCP, //Discharge Permit
				  uint8_t CH //Cell Channels to be measured
				  )
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	71fb      	strb	r3, [r7, #7]
 8002aba:	460b      	mov	r3, r1
 8002abc:	71bb      	strb	r3, [r7, #6]
 8002abe:	4613      	mov	r3, r2
 8002ac0:	717b      	strb	r3, [r7, #5]
  LTC681x_adcv(MD,DCP,CH);
 8002ac2:	797a      	ldrb	r2, [r7, #5]
 8002ac4:	79b9      	ldrb	r1, [r7, #6]
 8002ac6:	79fb      	ldrb	r3, [r7, #7]
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f000 fa30 	bl	8002f2e <LTC681x_adcv>
}
 8002ace:	bf00      	nop
 8002ad0:	3708      	adds	r7, #8
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <LTC6811_adax>:

/* Start a GPIO and Vref2 Conversion */
void LTC6811_adax(uint8_t MD, //ADC Mode
				  uint8_t CHG //GPIO Channels to be measured
				  )
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b082      	sub	sp, #8
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	4603      	mov	r3, r0
 8002ade:	460a      	mov	r2, r1
 8002ae0:	71fb      	strb	r3, [r7, #7]
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	71bb      	strb	r3, [r7, #6]
  LTC681x_adax(MD,CHG);
 8002ae6:	79ba      	ldrb	r2, [r7, #6]
 8002ae8:	79fb      	ldrb	r3, [r7, #7]
 8002aea:	4611      	mov	r1, r2
 8002aec:	4618      	mov	r0, r3
 8002aee:	f000 fa49 	bl	8002f84 <LTC681x_adax>
}
 8002af2:	bf00      	nop
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <LTC6811_rdcv>:
*/
uint8_t LTC6811_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
                     uint8_t total_ic, // The number of ICs in the system
                     cell_asic *ic // Array of the parsed cell codes
                    )
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b084      	sub	sp, #16
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	4603      	mov	r3, r0
 8002b02:	603a      	str	r2, [r7, #0]
 8002b04:	71fb      	strb	r3, [r7, #7]
 8002b06:	460b      	mov	r3, r1
 8002b08:	71bb      	strb	r3, [r7, #6]
  int8_t pec_error = 0;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	73fb      	strb	r3, [r7, #15]
  pec_error = LTC681x_rdcv(reg,total_ic,ic);
 8002b0e:	79b9      	ldrb	r1, [r7, #6]
 8002b10:	79fb      	ldrb	r3, [r7, #7]
 8002b12:	683a      	ldr	r2, [r7, #0]
 8002b14:	4618      	mov	r0, r3
 8002b16:	f000 fa5a 	bl	8002fce <LTC681x_rdcv>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	73fb      	strb	r3, [r7, #15]
  return(pec_error);
 8002b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3710      	adds	r7, #16
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <LTC6811_rdaux>:
*/
int8_t LTC6811_rdaux(uint8_t reg, //Determines which GPIO voltage register is read back.
                     uint8_t total_ic,//The number of ICs in the system
                     cell_asic *ic//A two dimensional array of the gpio voltage codes.
                     )
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	4603      	mov	r3, r0
 8002b30:	603a      	str	r2, [r7, #0]
 8002b32:	71fb      	strb	r3, [r7, #7]
 8002b34:	460b      	mov	r3, r1
 8002b36:	71bb      	strb	r3, [r7, #6]
  int8_t pec_error = 0;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	73fb      	strb	r3, [r7, #15]
  LTC681x_rdaux(reg,total_ic,ic);
 8002b3c:	79b9      	ldrb	r1, [r7, #6]
 8002b3e:	79fb      	ldrb	r3, [r7, #7]
 8002b40:	683a      	ldr	r2, [r7, #0]
 8002b42:	4618      	mov	r0, r3
 8002b44:	f000 faf7 	bl	8003136 <LTC681x_rdaux>
  return (pec_error);
 8002b48:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3710      	adds	r7, #16
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <LTC6811_pollAdc>:
  return(LTC681x_pladc());
}

//This function will block operation until the ADC has finished it's conversion */
uint32_t LTC6811_pollAdc()
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
  return(LTC681x_pollAdc());
 8002b58:	f000 fcb8 	bl	80034cc <LTC681x_pollAdc>
 8002b5c:	4603      	mov	r3, r0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	bd80      	pop	{r7, pc}

08002b62 <LTC6811_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC6811_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
							 cell_asic *ic //A two dimensional array that will store the data
							 )
{
 8002b62:	b580      	push	{r7, lr}
 8002b64:	b082      	sub	sp, #8
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	4603      	mov	r3, r0
 8002b6a:	6039      	str	r1, [r7, #0]
 8002b6c:	71fb      	strb	r3, [r7, #7]
  LTC681x_reset_crc_count(total_ic,ic);
 8002b6e:	79fb      	ldrb	r3, [r7, #7]
 8002b70:	6839      	ldr	r1, [r7, #0]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f000 fe92 	bl	800389c <LTC681x_reset_crc_count>
}
 8002b78:	bf00      	nop
 8002b7a:	3708      	adds	r7, #8
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}

08002b80 <LTC6811_init_cfg>:

/* Helper function to initialize CFG variables.*/
void LTC6811_init_cfg(uint8_t total_ic, //Number of ICs in the system
					  cell_asic *ic //A two dimensional array that will store the data
					  )
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b082      	sub	sp, #8
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	4603      	mov	r3, r0
 8002b88:	6039      	str	r1, [r7, #0]
 8002b8a:	71fb      	strb	r3, [r7, #7]
  LTC681x_init_cfg(total_ic,ic);
 8002b8c:	79fb      	ldrb	r3, [r7, #7]
 8002b8e:	6839      	ldr	r1, [r7, #0]
 8002b90:	4618      	mov	r0, r3
 8002b92:	f000 fee9 	bl	8003968 <LTC681x_init_cfg>
}
 8002b96:	bf00      	nop
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <LTC6811_set_cfgr>:
					  bool dcc[12],// The DCC bit
					  bool dcto[4],// The Dcto bit
					  uint16_t uv, // The UV bit
					  uint16_t  ov // The OV bit
					  )
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b088      	sub	sp, #32
 8002ba2:	af06      	add	r7, sp, #24
 8002ba4:	6039      	str	r1, [r7, #0]
 8002ba6:	4611      	mov	r1, r2
 8002ba8:	461a      	mov	r2, r3
 8002baa:	4603      	mov	r3, r0
 8002bac:	71fb      	strb	r3, [r7, #7]
 8002bae:	460b      	mov	r3, r1
 8002bb0:	71bb      	strb	r3, [r7, #6]
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	717b      	strb	r3, [r7, #5]
  LTC681x_set_cfgr(nIC ,ic,refon,adcopt,gpio,dcc,dcto, uv, ov);
 8002bb6:	7979      	ldrb	r1, [r7, #5]
 8002bb8:	79ba      	ldrb	r2, [r7, #6]
 8002bba:	79f8      	ldrb	r0, [r7, #7]
 8002bbc:	8c3b      	ldrh	r3, [r7, #32]
 8002bbe:	9304      	str	r3, [sp, #16]
 8002bc0:	8bbb      	ldrh	r3, [r7, #28]
 8002bc2:	9303      	str	r3, [sp, #12]
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	9302      	str	r3, [sp, #8]
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	9301      	str	r3, [sp, #4]
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	9300      	str	r3, [sp, #0]
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	6839      	ldr	r1, [r7, #0]
 8002bd4:	f000 fef2 	bl	80039bc <LTC681x_set_cfgr>
}
 8002bd8:	bf00      	nop
 8002bda:	3708      	adds	r7, #8
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <wakeup_idle>:
                                0x585a, 0x8ba7, 0x4e3e, 0x450c, 0x8095
                               };

/* Wake isoSPI up from IDlE state and enters the READY state */
void wakeup_idle(uint8_t total_ic) //Number of ICs in the system
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	4603      	mov	r3, r0
 8002be8:	71fb      	strb	r3, [r7, #7]
	for (int i =0; i<total_ic; i++)
 8002bea:	2300      	movs	r3, #0
 8002bec:	60fb      	str	r3, [r7, #12]
 8002bee:	e00b      	b.n	8002c08 <wakeup_idle+0x28>
	{
	   cs_low(CS_PIN);
 8002bf0:	200a      	movs	r0, #10
 8002bf2:	f001 f93d 	bl	8003e70 <cs_low>
	   spi_read_byte(0xff);//Guarantees the isoSPI will be in ready mode
 8002bf6:	20ff      	movs	r0, #255	; 0xff
 8002bf8:	f001 f9b0 	bl	8003f5c <spi_read_byte>
	   cs_high(CS_PIN);
 8002bfc:	200a      	movs	r0, #10
 8002bfe:	f001 f947 	bl	8003e90 <cs_high>
	for (int i =0; i<total_ic; i++)
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	3301      	adds	r3, #1
 8002c06:	60fb      	str	r3, [r7, #12]
 8002c08:	79fb      	ldrb	r3, [r7, #7]
 8002c0a:	68fa      	ldr	r2, [r7, #12]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	dbef      	blt.n	8002bf0 <wakeup_idle+0x10>
	}
}
 8002c10:	bf00      	nop
 8002c12:	bf00      	nop
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <wakeup_sleep>:

/* Generic wakeup command to wake the LTC681x from sleep state */
void wakeup_sleep(uint8_t total_ic) //Number of ICs in the system
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b084      	sub	sp, #16
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	4603      	mov	r3, r0
 8002c22:	71fb      	strb	r3, [r7, #7]
	for (int i =0; i<total_ic; i++)
 8002c24:	2300      	movs	r3, #0
 8002c26:	60fb      	str	r3, [r7, #12]
 8002c28:	e00f      	b.n	8002c4a <wakeup_sleep+0x30>
	{
	   cs_low(CS_PIN);
 8002c2a:	200a      	movs	r0, #10
 8002c2c:	f001 f920 	bl	8003e70 <cs_low>
	   delay_u(300); // Guarantees the LTC681x will be in standby
 8002c30:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002c34:	f001 f93c 	bl	8003eb0 <delay_u>
	   cs_high(CS_PIN);
 8002c38:	200a      	movs	r0, #10
 8002c3a:	f001 f929 	bl	8003e90 <cs_high>
	   delay_u(10);
 8002c3e:	200a      	movs	r0, #10
 8002c40:	f001 f936 	bl	8003eb0 <delay_u>
	for (int i =0; i<total_ic; i++)
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	3301      	adds	r3, #1
 8002c48:	60fb      	str	r3, [r7, #12]
 8002c4a:	79fb      	ldrb	r3, [r7, #7]
 8002c4c:	68fa      	ldr	r2, [r7, #12]
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	dbeb      	blt.n	8002c2a <wakeup_sleep+0x10>
	}
}
 8002c52:	bf00      	nop
 8002c54:	bf00      	nop
 8002c56:	3710      	adds	r7, #16
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <cmd_68>:

/* Generic function to write 68xx commands. Function calculates PEC for tx_cmd data. */
void cmd_68(uint8_t tx_cmd[2]) //The command to be transmitted
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t md_bits;

	cmd[0] = tx_cmd[0];
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	723b      	strb	r3, [r7, #8]
	cmd[1] =  tx_cmd[1];
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	785b      	ldrb	r3, [r3, #1]
 8002c6e:	727b      	strb	r3, [r7, #9]
	cmd_pec = pec15_calc(2, cmd);
 8002c70:	f107 0308 	add.w	r3, r7, #8
 8002c74:	4619      	mov	r1, r3
 8002c76:	2002      	movs	r0, #2
 8002c78:	f000 f8a6 	bl	8002dc8 <pec15_calc>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	81fb      	strh	r3, [r7, #14]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8002c80:	89fb      	ldrh	r3, [r7, #14]
 8002c82:	0a1b      	lsrs	r3, r3, #8
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(cmd_pec);
 8002c8a:	89fb      	ldrh	r3, [r7, #14]
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	72fb      	strb	r3, [r7, #11]

	cs_low(CS_PIN);
 8002c90:	200a      	movs	r0, #10
 8002c92:	f001 f8ed 	bl	8003e70 <cs_low>
	spi_write_array(4,cmd);
 8002c96:	f107 0308 	add.w	r3, r7, #8
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	2004      	movs	r0, #4
 8002c9e:	f001 f913 	bl	8003ec8 <spi_write_array>
	cs_high(CS_PIN);
 8002ca2:	200a      	movs	r0, #10
 8002ca4:	f001 f8f4 	bl	8003e90 <cs_high>
}
 8002ca8:	bf00      	nop
 8002caa:	3710      	adds	r7, #16
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <write_68>:
 */
void write_68(uint8_t total_ic, //Number of ICs to be written to
			  uint8_t tx_cmd[2], //The command to be transmitted
			  uint8_t data[] // Payload Data
			  )
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b088      	sub	sp, #32
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
 8002cbc:	73fb      	strb	r3, [r7, #15]
	const uint8_t BYTES_IN_REG = 6;
 8002cbe:	2306      	movs	r3, #6
 8002cc0:	773b      	strb	r3, [r7, #28]
	const uint8_t CMD_LEN = 4+(8*total_ic);
 8002cc2:	7bfb      	ldrb	r3, [r7, #15]
 8002cc4:	00db      	lsls	r3, r3, #3
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	3304      	adds	r3, #4
 8002cca:	76fb      	strb	r3, [r7, #27]
	uint8_t *cmd;
	uint16_t data_pec;
	uint16_t cmd_pec;
	uint8_t cmd_index;

	cmd = (uint8_t *)malloc(CMD_LEN*sizeof(uint8_t));
 8002ccc:	7efb      	ldrb	r3, [r7, #27]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f006 fcd4 	bl	800967c <malloc>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	617b      	str	r3, [r7, #20]
	cmd[0] = tx_cmd[0];
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	781a      	ldrb	r2, [r3, #0]
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	701a      	strb	r2, [r3, #0]
	cmd[1] = tx_cmd[1];
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	68ba      	ldr	r2, [r7, #8]
 8002ce6:	7852      	ldrb	r2, [r2, #1]
 8002ce8:	701a      	strb	r2, [r3, #0]
	cmd_pec = pec15_calc(2, cmd);
 8002cea:	6979      	ldr	r1, [r7, #20]
 8002cec:	2002      	movs	r0, #2
 8002cee:	f000 f86b 	bl	8002dc8 <pec15_calc>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	827b      	strh	r3, [r7, #18]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8002cf6:	8a7b      	ldrh	r3, [r7, #18]
 8002cf8:	0a1b      	lsrs	r3, r3, #8
 8002cfa:	b29a      	uxth	r2, r3
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	3302      	adds	r3, #2
 8002d00:	b2d2      	uxtb	r2, r2
 8002d02:	701a      	strb	r2, [r3, #0]
	cmd[3] = (uint8_t)(cmd_pec);
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	3303      	adds	r3, #3
 8002d08:	8a7a      	ldrh	r2, [r7, #18]
 8002d0a:	b2d2      	uxtb	r2, r2
 8002d0c:	701a      	strb	r2, [r3, #0]

	cmd_index = 4;
 8002d0e:	2304      	movs	r3, #4
 8002d10:	77fb      	strb	r3, [r7, #31]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--)               // Executes for each LTC681x, this loops starts with the last IC on the stack.
 8002d12:	7bfb      	ldrb	r3, [r7, #15]
 8002d14:	77bb      	strb	r3, [r7, #30]
 8002d16:	e042      	b.n	8002d9e <write_68+0xee>
    {	                                                                            //The first configuration written is received by the last IC in the daisy chain
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8002d18:	2300      	movs	r3, #0
 8002d1a:	777b      	strb	r3, [r7, #29]
 8002d1c:	e016      	b.n	8002d4c <write_68+0x9c>
		{
			cmd[cmd_index] = data[((current_ic-1)*6)+current_byte];
 8002d1e:	7fbb      	ldrb	r3, [r7, #30]
 8002d20:	1e5a      	subs	r2, r3, #1
 8002d22:	4613      	mov	r3, r2
 8002d24:	005b      	lsls	r3, r3, #1
 8002d26:	4413      	add	r3, r2
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	7f7b      	ldrb	r3, [r7, #29]
 8002d2e:	4413      	add	r3, r2
 8002d30:	461a      	mov	r2, r3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	441a      	add	r2, r3
 8002d36:	7ffb      	ldrb	r3, [r7, #31]
 8002d38:	6979      	ldr	r1, [r7, #20]
 8002d3a:	440b      	add	r3, r1
 8002d3c:	7812      	ldrb	r2, [r2, #0]
 8002d3e:	701a      	strb	r2, [r3, #0]
			cmd_index = cmd_index + 1;
 8002d40:	7ffb      	ldrb	r3, [r7, #31]
 8002d42:	3301      	adds	r3, #1
 8002d44:	77fb      	strb	r3, [r7, #31]
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8002d46:	7f7b      	ldrb	r3, [r7, #29]
 8002d48:	3301      	adds	r3, #1
 8002d4a:	777b      	strb	r3, [r7, #29]
 8002d4c:	7f7a      	ldrb	r2, [r7, #29]
 8002d4e:	7f3b      	ldrb	r3, [r7, #28]
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d3e4      	bcc.n	8002d1e <write_68+0x6e>
		}

		data_pec = (uint16_t)pec15_calc(BYTES_IN_REG, &data[(current_ic-1)*6]);    // Calculating the PEC for each ICs configuration register data
 8002d54:	7fbb      	ldrb	r3, [r7, #30]
 8002d56:	1e5a      	subs	r2, r3, #1
 8002d58:	4613      	mov	r3, r2
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	4413      	add	r3, r2
 8002d5e:	005b      	lsls	r3, r3, #1
 8002d60:	461a      	mov	r2, r3
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	441a      	add	r2, r3
 8002d66:	7f3b      	ldrb	r3, [r7, #28]
 8002d68:	4611      	mov	r1, r2
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f000 f82c 	bl	8002dc8 <pec15_calc>
 8002d70:	4603      	mov	r3, r0
 8002d72:	823b      	strh	r3, [r7, #16]
		cmd[cmd_index] = (uint8_t)(data_pec >> 8);
 8002d74:	8a3b      	ldrh	r3, [r7, #16]
 8002d76:	0a1b      	lsrs	r3, r3, #8
 8002d78:	b299      	uxth	r1, r3
 8002d7a:	7ffb      	ldrb	r3, [r7, #31]
 8002d7c:	697a      	ldr	r2, [r7, #20]
 8002d7e:	4413      	add	r3, r2
 8002d80:	b2ca      	uxtb	r2, r1
 8002d82:	701a      	strb	r2, [r3, #0]
		cmd[cmd_index + 1] = (uint8_t)data_pec;
 8002d84:	7ffb      	ldrb	r3, [r7, #31]
 8002d86:	3301      	adds	r3, #1
 8002d88:	697a      	ldr	r2, [r7, #20]
 8002d8a:	4413      	add	r3, r2
 8002d8c:	8a3a      	ldrh	r2, [r7, #16]
 8002d8e:	b2d2      	uxtb	r2, r2
 8002d90:	701a      	strb	r2, [r3, #0]
		cmd_index = cmd_index + 2;
 8002d92:	7ffb      	ldrb	r3, [r7, #31]
 8002d94:	3302      	adds	r3, #2
 8002d96:	77fb      	strb	r3, [r7, #31]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--)               // Executes for each LTC681x, this loops starts with the last IC on the stack.
 8002d98:	7fbb      	ldrb	r3, [r7, #30]
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	77bb      	strb	r3, [r7, #30]
 8002d9e:	7fbb      	ldrb	r3, [r7, #30]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d1b9      	bne.n	8002d18 <write_68+0x68>
	}

	cs_low(CS_PIN);
 8002da4:	200a      	movs	r0, #10
 8002da6:	f001 f863 	bl	8003e70 <cs_low>
	spi_write_array(CMD_LEN, cmd);
 8002daa:	7efb      	ldrb	r3, [r7, #27]
 8002dac:	6979      	ldr	r1, [r7, #20]
 8002dae:	4618      	mov	r0, r3
 8002db0:	f001 f88a 	bl	8003ec8 <spi_write_array>
	cs_high(CS_PIN);
 8002db4:	200a      	movs	r0, #10
 8002db6:	f001 f86b 	bl	8003e90 <cs_high>

	free(cmd);
 8002dba:	6978      	ldr	r0, [r7, #20]
 8002dbc:	f006 fc66 	bl	800968c <free>
}
 8002dc0:	bf00      	nop
 8002dc2:	3720      	adds	r7, #32
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <pec15_calc>:

/* Calculates  and returns the CRC15 */
uint16_t pec15_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
                    uint8_t *data //Array of data that will be used to calculate  a PEC
                   )
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b085      	sub	sp, #20
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	4603      	mov	r3, r0
 8002dd0:	6039      	str	r1, [r7, #0]
 8002dd2:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder,addr;
	remainder = 16;//initialize the PEC
 8002dd4:	2310      	movs	r3, #16
 8002dd6:	81fb      	strh	r3, [r7, #14]

	for (uint8_t i = 0; i<len; i++) // loops for each byte in data array
 8002dd8:	2300      	movs	r3, #0
 8002dda:	737b      	strb	r3, [r7, #13]
 8002ddc:	e019      	b.n	8002e12 <pec15_calc+0x4a>
	{
		addr = ((remainder>>7)^data[i])&0xff;//calculate PEC table address
 8002dde:	89fb      	ldrh	r3, [r7, #14]
 8002de0:	09db      	lsrs	r3, r3, #7
 8002de2:	b29a      	uxth	r2, r3
 8002de4:	7b7b      	ldrb	r3, [r7, #13]
 8002de6:	6839      	ldr	r1, [r7, #0]
 8002de8:	440b      	add	r3, r1
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	4053      	eors	r3, r2
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	817b      	strh	r3, [r7, #10]
		remainder = (remainder<<8)^crc15Table[addr];
 8002df6:	89fb      	ldrh	r3, [r7, #14]
 8002df8:	021b      	lsls	r3, r3, #8
 8002dfa:	b21a      	sxth	r2, r3
 8002dfc:	897b      	ldrh	r3, [r7, #10]
 8002dfe:	490b      	ldr	r1, [pc, #44]	; (8002e2c <pec15_calc+0x64>)
 8002e00:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002e04:	b21b      	sxth	r3, r3
 8002e06:	4053      	eors	r3, r2
 8002e08:	b21b      	sxth	r3, r3
 8002e0a:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i<len; i++) // loops for each byte in data array
 8002e0c:	7b7b      	ldrb	r3, [r7, #13]
 8002e0e:	3301      	adds	r3, #1
 8002e10:	737b      	strb	r3, [r7, #13]
 8002e12:	7b7a      	ldrb	r2, [r7, #13]
 8002e14:	79fb      	ldrb	r3, [r7, #7]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d3e1      	bcc.n	8002dde <pec15_calc+0x16>
	}

	return(remainder*2);//The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8002e1a:	89fb      	ldrh	r3, [r7, #14]
 8002e1c:	005b      	lsls	r3, r3, #1
 8002e1e:	b29b      	uxth	r3, r3
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3714      	adds	r7, #20
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr
 8002e2c:	0800c54c 	.word	0x0800c54c

08002e30 <LTC681x_wrcfg>:

/* Write the LTC681x CFGRA */
void LTC681x_wrcfg(uint8_t total_ic, //The number of ICs being written to
                   cell_asic ic[]  // A two dimensional array of the configuration data that will be written
                  )
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b0c4      	sub	sp, #272	; 0x110
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	4602      	mov	r2, r0
 8002e38:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002e3c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002e40:	6019      	str	r1, [r3, #0]
 8002e42:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002e46:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002e4a:	701a      	strb	r2, [r3, #0]
	uint8_t cmd[2] = {0x00 , 0x01} ;
 8002e4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e50:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
	uint8_t write_buffer[256];
	uint8_t write_count = 0;
 8002e54:	2300      	movs	r3, #0
 8002e56:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
	uint8_t c_ic = 0;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e

	for (uint8_t current_ic = 0; current_ic<total_ic; current_ic++)
 8002e60:	2300      	movs	r3, #0
 8002e62:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
 8002e66:	e048      	b.n	8002efa <LTC681x_wrcfg+0xca>
	{
		if (ic->isospi_reverse == false)
 8002e68:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002e6c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 8002e76:	f083 0301 	eor.w	r3, r3, #1
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d004      	beq.n	8002e8a <LTC681x_wrcfg+0x5a>
		{
			c_ic = current_ic;
 8002e80:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8002e84:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 8002e88:	e00b      	b.n	8002ea2 <LTC681x_wrcfg+0x72>
		}
		else
		{
			c_ic = total_ic - current_ic - 1;
 8002e8a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002e8e:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002e92:	781a      	ldrb	r2, [r3, #0]
 8002e94:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	3b01      	subs	r3, #1
 8002e9e:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
		}

		for (uint8_t data = 0; data<6; data++)
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
 8002ea8:	e01e      	b.n	8002ee8 <LTC681x_wrcfg+0xb8>
		{
			write_buffer[write_count] = ic[c_ic].config.tx_data[data];
 8002eaa:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8002eae:	22e8      	movs	r2, #232	; 0xe8
 8002eb0:	fb02 f303 	mul.w	r3, r2, r3
 8002eb4:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002eb8:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8002ebc:	6812      	ldr	r2, [r2, #0]
 8002ebe:	18d1      	adds	r1, r2, r3
 8002ec0:	f897 210c 	ldrb.w	r2, [r7, #268]	; 0x10c
 8002ec4:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002ec8:	5c89      	ldrb	r1, [r1, r2]
 8002eca:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002ece:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8002ed2:	54d1      	strb	r1, [r2, r3]
			write_count++;
 8002ed4:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002ed8:	3301      	adds	r3, #1
 8002eda:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
		for (uint8_t data = 0; data<6; data++)
 8002ede:	f897 310c 	ldrb.w	r3, [r7, #268]	; 0x10c
 8002ee2:	3301      	adds	r3, #1
 8002ee4:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
 8002ee8:	f897 310c 	ldrb.w	r3, [r7, #268]	; 0x10c
 8002eec:	2b05      	cmp	r3, #5
 8002eee:	d9dc      	bls.n	8002eaa <LTC681x_wrcfg+0x7a>
	for (uint8_t current_ic = 0; current_ic<total_ic; current_ic++)
 8002ef0:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
 8002efa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002efe:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002f02:	f897 210d 	ldrb.w	r2, [r7, #269]	; 0x10d
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d3ad      	bcc.n	8002e68 <LTC681x_wrcfg+0x38>
		}
	}
	write_68(total_ic, cmd, write_buffer);
 8002f0c:	f107 0208 	add.w	r2, r7, #8
 8002f10:	f507 7184 	add.w	r1, r7, #264	; 0x108
 8002f14:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002f18:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7ff fec6 	bl	8002cb0 <write_68>
}
 8002f24:	bf00      	nop
 8002f26:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}

08002f2e <LTC681x_adcv>:
/* Starts ADC conversion for cell voltage */
void LTC681x_adcv( uint8_t MD, //ADC Mode
				   uint8_t DCP, //Discharge Permit
				   uint8_t CH //Cell Channels to be measured
                 )
{
 8002f2e:	b580      	push	{r7, lr}
 8002f30:	b084      	sub	sp, #16
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	4603      	mov	r3, r0
 8002f36:	71fb      	strb	r3, [r7, #7]
 8002f38:	460b      	mov	r3, r1
 8002f3a:	71bb      	strb	r3, [r7, #6]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	717b      	strb	r3, [r7, #5]
	uint8_t cmd[2];
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 8002f40:	79fb      	ldrb	r3, [r7, #7]
 8002f42:	105b      	asrs	r3, r3, #1
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	f003 0301 	and.w	r3, r3, #1
 8002f4a:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x02;
 8002f4c:	7bfb      	ldrb	r3, [r7, #15]
 8002f4e:	3302      	adds	r3, #2
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	733b      	strb	r3, [r7, #12]
	md_bits = (MD & 0x01) << 7;
 8002f54:	79fb      	ldrb	r3, [r7, #7]
 8002f56:	01db      	lsls	r3, r3, #7
 8002f58:	73fb      	strb	r3, [r7, #15]
	cmd[1] =  md_bits + 0x60 + (DCP<<4) + CH;
 8002f5a:	79bb      	ldrb	r3, [r7, #6]
 8002f5c:	011b      	lsls	r3, r3, #4
 8002f5e:	b2da      	uxtb	r2, r3
 8002f60:	7bfb      	ldrb	r3, [r7, #15]
 8002f62:	4413      	add	r3, r2
 8002f64:	b2da      	uxtb	r2, r3
 8002f66:	797b      	ldrb	r3, [r7, #5]
 8002f68:	4413      	add	r3, r2
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	3360      	adds	r3, #96	; 0x60
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	737b      	strb	r3, [r7, #13]

	cmd_68(cmd);
 8002f72:	f107 030c 	add.w	r3, r7, #12
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff fe70 	bl	8002c5c <cmd_68>
}
 8002f7c:	bf00      	nop
 8002f7e:	3710      	adds	r7, #16
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <LTC681x_adax>:

/* Start ADC Conversion for GPIO and Vref2  */
void LTC681x_adax(uint8_t MD, //ADC Mode
				  uint8_t CHG //GPIO Channels to be measured
				  )
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	460a      	mov	r2, r1
 8002f8e:	71fb      	strb	r3, [r7, #7]
 8002f90:	4613      	mov	r3, r2
 8002f92:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd[4];
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 8002f94:	79fb      	ldrb	r3, [r7, #7]
 8002f96:	105b      	asrs	r3, r3, #1
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x04;
 8002fa0:	7bfb      	ldrb	r3, [r7, #15]
 8002fa2:	3304      	adds	r3, #4
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	723b      	strb	r3, [r7, #8]
	md_bits = (MD & 0x01) << 7;
 8002fa8:	79fb      	ldrb	r3, [r7, #7]
 8002faa:	01db      	lsls	r3, r3, #7
 8002fac:	73fb      	strb	r3, [r7, #15]
	cmd[1] = md_bits + 0x60 + CHG ;
 8002fae:	7bfa      	ldrb	r2, [r7, #15]
 8002fb0:	79bb      	ldrb	r3, [r7, #6]
 8002fb2:	4413      	add	r3, r2
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	3360      	adds	r3, #96	; 0x60
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	727b      	strb	r3, [r7, #9]

	cmd_68(cmd);
 8002fbc:	f107 0308 	add.w	r3, r7, #8
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7ff fe4b 	bl	8002c5c <cmd_68>
}
 8002fc6:	bf00      	nop
 8002fc8:	3710      	adds	r7, #16
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <LTC681x_rdcv>:
*/
uint8_t LTC681x_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
                     uint8_t total_ic, // The number of ICs in the system
                     cell_asic *ic // Array of the parsed cell codes
                    )
{
 8002fce:	b5b0      	push	{r4, r5, r7, lr}
 8002fd0:	b088      	sub	sp, #32
 8002fd2:	af02      	add	r7, sp, #8
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	603a      	str	r2, [r7, #0]
 8002fd8:	71fb      	strb	r3, [r7, #7]
 8002fda:	460b      	mov	r3, r1
 8002fdc:	71bb      	strb	r3, [r7, #6]
	int8_t pec_error = 0;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	75fb      	strb	r3, [r7, #23]
	uint8_t *cell_data;
	uint8_t c_ic = 0;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	75bb      	strb	r3, [r7, #22]
	cell_data = (uint8_t *) malloc((NUM_RX_BYT*total_ic)*sizeof(uint8_t));
 8002fe6:	79bb      	ldrb	r3, [r7, #6]
 8002fe8:	00db      	lsls	r3, r3, #3
 8002fea:	4618      	mov	r0, r3
 8002fec:	f006 fb46 	bl	800967c <malloc>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	60bb      	str	r3, [r7, #8]

	if (reg == 0)
 8002ff4:	79fb      	ldrb	r3, [r7, #7]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d14b      	bne.n	8003092 <LTC681x_rdcv+0xc4>
	{
		for (uint8_t cell_reg = 1; cell_reg<ic[0].ic_reg.num_cv_reg+1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	757b      	strb	r3, [r7, #21]
 8002ffe:	e041      	b.n	8003084 <LTC681x_rdcv+0xb6>
		{
			LTC681x_rdcv_reg(cell_reg, total_ic,cell_data );
 8003000:	79b9      	ldrb	r1, [r7, #6]
 8003002:	7d7b      	ldrb	r3, [r7, #21]
 8003004:	68ba      	ldr	r2, [r7, #8]
 8003006:	4618      	mov	r0, r3
 8003008:	f000 f93d 	bl	8003286 <LTC681x_rdcv_reg>
			for (int current_ic = 0; current_ic<total_ic; current_ic++)
 800300c:	2300      	movs	r3, #0
 800300e:	613b      	str	r3, [r7, #16]
 8003010:	e031      	b.n	8003076 <LTC681x_rdcv+0xa8>
			{
			if (ic->isospi_reverse == false)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 8003018:	f083 0301 	eor.w	r3, r3, #1
 800301c:	b2db      	uxtb	r3, r3
 800301e:	2b00      	cmp	r3, #0
 8003020:	d002      	beq.n	8003028 <LTC681x_rdcv+0x5a>
			{
			  c_ic = current_ic;
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	75bb      	strb	r3, [r7, #22]
 8003026:	e006      	b.n	8003036 <LTC681x_rdcv+0x68>
			}
			else
			{
			  c_ic = total_ic - current_ic - 1;
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	b2db      	uxtb	r3, r3
 800302c:	79ba      	ldrb	r2, [r7, #6]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	b2db      	uxtb	r3, r3
 8003032:	3b01      	subs	r3, #1
 8003034:	75bb      	strb	r3, [r7, #22]
			}
			pec_error = pec_error + parse_cells(current_ic,cell_reg, cell_data,
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	b2d8      	uxtb	r0, r3
												&ic[c_ic].cells.c_codes[0],
 800303a:	7dbb      	ldrb	r3, [r7, #22]
 800303c:	22e8      	movs	r2, #232	; 0xe8
 800303e:	fb02 f303 	mul.w	r3, r2, r3
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	4413      	add	r3, r2
			pec_error = pec_error + parse_cells(current_ic,cell_reg, cell_data,
 8003046:	f103 041e 	add.w	r4, r3, #30
												&ic[c_ic].cells.pec_match[0]);
 800304a:	7dbb      	ldrb	r3, [r7, #22]
 800304c:	22e8      	movs	r2, #232	; 0xe8
 800304e:	fb02 f303 	mul.w	r3, r2, r3
 8003052:	683a      	ldr	r2, [r7, #0]
 8003054:	4413      	add	r3, r2
			pec_error = pec_error + parse_cells(current_ic,cell_reg, cell_data,
 8003056:	3342      	adds	r3, #66	; 0x42
 8003058:	7d79      	ldrb	r1, [r7, #21]
 800305a:	9300      	str	r3, [sp, #0]
 800305c:	4623      	mov	r3, r4
 800305e:	68ba      	ldr	r2, [r7, #8]
 8003060:	f000 f9c2 	bl	80033e8 <parse_cells>
 8003064:	4603      	mov	r3, r0
 8003066:	b2da      	uxtb	r2, r3
 8003068:	7dfb      	ldrb	r3, [r7, #23]
 800306a:	4413      	add	r3, r2
 800306c:	b2db      	uxtb	r3, r3
 800306e:	75fb      	strb	r3, [r7, #23]
			for (int current_ic = 0; current_ic<total_ic; current_ic++)
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	3301      	adds	r3, #1
 8003074:	613b      	str	r3, [r7, #16]
 8003076:	79bb      	ldrb	r3, [r7, #6]
 8003078:	693a      	ldr	r2, [r7, #16]
 800307a:	429a      	cmp	r2, r3
 800307c:	dbc9      	blt.n	8003012 <LTC681x_rdcv+0x44>
		for (uint8_t cell_reg = 1; cell_reg<ic[0].ic_reg.num_cv_reg+1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 800307e:	7d7b      	ldrb	r3, [r7, #21]
 8003080:	3301      	adds	r3, #1
 8003082:	757b      	strb	r3, [r7, #21]
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 800308a:	7d7a      	ldrb	r2, [r7, #21]
 800308c:	429a      	cmp	r2, r3
 800308e:	d9b7      	bls.n	8003000 <LTC681x_rdcv+0x32>
 8003090:	e043      	b.n	800311a <LTC681x_rdcv+0x14c>
		}
	}

	else
	{
		LTC681x_rdcv_reg(reg, total_ic,cell_data);
 8003092:	79b9      	ldrb	r1, [r7, #6]
 8003094:	79fb      	ldrb	r3, [r7, #7]
 8003096:	68ba      	ldr	r2, [r7, #8]
 8003098:	4618      	mov	r0, r3
 800309a:	f000 f8f4 	bl	8003286 <LTC681x_rdcv_reg>

		for (int current_ic = 0; current_ic<total_ic; current_ic++)
 800309e:	2300      	movs	r3, #0
 80030a0:	60fb      	str	r3, [r7, #12]
 80030a2:	e036      	b.n	8003112 <LTC681x_rdcv+0x144>
		{
			if (ic->isospi_reverse == false)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 80030aa:	f083 0301 	eor.w	r3, r3, #1
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d002      	beq.n	80030ba <LTC681x_rdcv+0xec>
			{
			c_ic = current_ic;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	75bb      	strb	r3, [r7, #22]
 80030b8:	e006      	b.n	80030c8 <LTC681x_rdcv+0xfa>
			}
			else
			{
			c_ic = total_ic - current_ic - 1;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	79ba      	ldrb	r2, [r7, #6]
 80030c0:	1ad3      	subs	r3, r2, r3
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	3b01      	subs	r3, #1
 80030c6:	75bb      	strb	r3, [r7, #22]
			}
			pec_error = pec_error + parse_cells(current_ic,reg, &cell_data[8*c_ic],
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	b2d8      	uxtb	r0, r3
 80030cc:	7dbb      	ldrb	r3, [r7, #22]
 80030ce:	00db      	lsls	r3, r3, #3
 80030d0:	461a      	mov	r2, r3
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	189c      	adds	r4, r3, r2
											  &ic[c_ic].cells.c_codes[0],
 80030d6:	7dbb      	ldrb	r3, [r7, #22]
 80030d8:	22e8      	movs	r2, #232	; 0xe8
 80030da:	fb02 f303 	mul.w	r3, r2, r3
 80030de:	683a      	ldr	r2, [r7, #0]
 80030e0:	4413      	add	r3, r2
			pec_error = pec_error + parse_cells(current_ic,reg, &cell_data[8*c_ic],
 80030e2:	f103 051e 	add.w	r5, r3, #30
											  &ic[c_ic].cells.pec_match[0]);
 80030e6:	7dbb      	ldrb	r3, [r7, #22]
 80030e8:	22e8      	movs	r2, #232	; 0xe8
 80030ea:	fb02 f303 	mul.w	r3, r2, r3
 80030ee:	683a      	ldr	r2, [r7, #0]
 80030f0:	4413      	add	r3, r2
			pec_error = pec_error + parse_cells(current_ic,reg, &cell_data[8*c_ic],
 80030f2:	3342      	adds	r3, #66	; 0x42
 80030f4:	79f9      	ldrb	r1, [r7, #7]
 80030f6:	9300      	str	r3, [sp, #0]
 80030f8:	462b      	mov	r3, r5
 80030fa:	4622      	mov	r2, r4
 80030fc:	f000 f974 	bl	80033e8 <parse_cells>
 8003100:	4603      	mov	r3, r0
 8003102:	b2da      	uxtb	r2, r3
 8003104:	7dfb      	ldrb	r3, [r7, #23]
 8003106:	4413      	add	r3, r2
 8003108:	b2db      	uxtb	r3, r3
 800310a:	75fb      	strb	r3, [r7, #23]
		for (int current_ic = 0; current_ic<total_ic; current_ic++)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	3301      	adds	r3, #1
 8003110:	60fb      	str	r3, [r7, #12]
 8003112:	79bb      	ldrb	r3, [r7, #6]
 8003114:	68fa      	ldr	r2, [r7, #12]
 8003116:	429a      	cmp	r2, r3
 8003118:	dbc4      	blt.n	80030a4 <LTC681x_rdcv+0xd6>
		}
	}
	LTC681x_check_pec(total_ic,CELL,ic);
 800311a:	79bb      	ldrb	r3, [r7, #6]
 800311c:	683a      	ldr	r2, [r7, #0]
 800311e:	2101      	movs	r1, #1
 8003120:	4618      	mov	r0, r3
 8003122:	f000 fa17 	bl	8003554 <LTC681x_check_pec>
	free(cell_data);
 8003126:	68b8      	ldr	r0, [r7, #8]
 8003128:	f006 fab0 	bl	800968c <free>

	return(pec_error);
 800312c:	7dfb      	ldrb	r3, [r7, #23]
}
 800312e:	4618      	mov	r0, r3
 8003130:	3718      	adds	r7, #24
 8003132:	46bd      	mov	sp, r7
 8003134:	bdb0      	pop	{r4, r5, r7, pc}

08003136 <LTC681x_rdaux>:
*/
int8_t LTC681x_rdaux(uint8_t reg, //Determines which GPIO voltage register is read back.
                     uint8_t total_ic,//The number of ICs in the system
                     cell_asic *ic//A two dimensional array of the gpio voltage codes.
                    )
{
 8003136:	b590      	push	{r4, r7, lr}
 8003138:	b089      	sub	sp, #36	; 0x24
 800313a:	af02      	add	r7, sp, #8
 800313c:	4603      	mov	r3, r0
 800313e:	603a      	str	r2, [r7, #0]
 8003140:	71fb      	strb	r3, [r7, #7]
 8003142:	460b      	mov	r3, r1
 8003144:	71bb      	strb	r3, [r7, #6]
	uint8_t *data;
	int8_t pec_error = 0;
 8003146:	2300      	movs	r3, #0
 8003148:	75fb      	strb	r3, [r7, #23]
	uint8_t c_ic =0;
 800314a:	2300      	movs	r3, #0
 800314c:	75bb      	strb	r3, [r7, #22]
	data = (uint8_t *) malloc((NUM_RX_BYT*total_ic)*sizeof(uint8_t));
 800314e:	79bb      	ldrb	r3, [r7, #6]
 8003150:	00db      	lsls	r3, r3, #3
 8003152:	4618      	mov	r0, r3
 8003154:	f006 fa92 	bl	800967c <malloc>
 8003158:	4603      	mov	r3, r0
 800315a:	60bb      	str	r3, [r7, #8]

	if (reg == 0)
 800315c:	79fb      	ldrb	r3, [r7, #7]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d147      	bne.n	80031f2 <LTC681x_rdaux+0xbc>
	{
		for (uint8_t gpio_reg = 1; gpio_reg<ic[0].ic_reg.num_gpio_reg+1; gpio_reg++) //Executes once for each of the LTC681x aux voltage registers
 8003162:	2301      	movs	r3, #1
 8003164:	757b      	strb	r3, [r7, #21]
 8003166:	e03d      	b.n	80031e4 <LTC681x_rdaux+0xae>
		{
			LTC681x_rdaux_reg(gpio_reg, total_ic,data);                 //Reads the raw auxiliary register data into the data[] array
 8003168:	79b9      	ldrb	r1, [r7, #6]
 800316a:	7d7b      	ldrb	r3, [r7, #21]
 800316c:	68ba      	ldr	r2, [r7, #8]
 800316e:	4618      	mov	r0, r3
 8003170:	f000 f8e7 	bl	8003342 <LTC681x_rdaux_reg>
			for (int current_ic = 0; current_ic<total_ic; current_ic++)
 8003174:	2300      	movs	r3, #0
 8003176:	613b      	str	r3, [r7, #16]
 8003178:	e02d      	b.n	80031d6 <LTC681x_rdaux+0xa0>
			{
				if (ic->isospi_reverse == false)
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 8003180:	f083 0301 	eor.w	r3, r3, #1
 8003184:	b2db      	uxtb	r3, r3
 8003186:	2b00      	cmp	r3, #0
 8003188:	d002      	beq.n	8003190 <LTC681x_rdaux+0x5a>
				{
				  c_ic = current_ic;
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	75bb      	strb	r3, [r7, #22]
 800318e:	e006      	b.n	800319e <LTC681x_rdaux+0x68>
				}
				else
				{
				  c_ic = total_ic - current_ic - 1;
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	b2db      	uxtb	r3, r3
 8003194:	79ba      	ldrb	r2, [r7, #6]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	b2db      	uxtb	r3, r3
 800319a:	3b01      	subs	r3, #1
 800319c:	75bb      	strb	r3, [r7, #22]
				}
				pec_error = parse_cells(current_ic,gpio_reg, data,
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	b2d8      	uxtb	r0, r3
										&ic[c_ic].aux.a_codes[0],
 80031a2:	7dbb      	ldrb	r3, [r7, #22]
 80031a4:	22e8      	movs	r2, #232	; 0xe8
 80031a6:	fb02 f303 	mul.w	r3, r2, r3
 80031aa:	683a      	ldr	r2, [r7, #0]
 80031ac:	4413      	add	r3, r2
				pec_error = parse_cells(current_ic,gpio_reg, data,
 80031ae:	f103 0448 	add.w	r4, r3, #72	; 0x48
										&ic[c_ic].aux.pec_match[0]);
 80031b2:	7dbb      	ldrb	r3, [r7, #22]
 80031b4:	22e8      	movs	r2, #232	; 0xe8
 80031b6:	fb02 f303 	mul.w	r3, r2, r3
 80031ba:	683a      	ldr	r2, [r7, #0]
 80031bc:	4413      	add	r3, r2
				pec_error = parse_cells(current_ic,gpio_reg, data,
 80031be:	335a      	adds	r3, #90	; 0x5a
 80031c0:	7d79      	ldrb	r1, [r7, #21]
 80031c2:	9300      	str	r3, [sp, #0]
 80031c4:	4623      	mov	r3, r4
 80031c6:	68ba      	ldr	r2, [r7, #8]
 80031c8:	f000 f90e 	bl	80033e8 <parse_cells>
 80031cc:	4603      	mov	r3, r0
 80031ce:	75fb      	strb	r3, [r7, #23]
			for (int current_ic = 0; current_ic<total_ic; current_ic++)
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	3301      	adds	r3, #1
 80031d4:	613b      	str	r3, [r7, #16]
 80031d6:	79bb      	ldrb	r3, [r7, #6]
 80031d8:	693a      	ldr	r2, [r7, #16]
 80031da:	429a      	cmp	r2, r3
 80031dc:	dbcd      	blt.n	800317a <LTC681x_rdaux+0x44>
		for (uint8_t gpio_reg = 1; gpio_reg<ic[0].ic_reg.num_gpio_reg+1; gpio_reg++) //Executes once for each of the LTC681x aux voltage registers
 80031de:	7d7b      	ldrb	r3, [r7, #21]
 80031e0:	3301      	adds	r3, #1
 80031e2:	757b      	strb	r3, [r7, #21]
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 80031ea:	7d7a      	ldrb	r2, [r7, #21]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d9bb      	bls.n	8003168 <LTC681x_rdaux+0x32>
 80031f0:	e03a      	b.n	8003268 <LTC681x_rdaux+0x132>
			}
		}
	}
	else
	{
		LTC681x_rdaux_reg(reg, total_ic, data);
 80031f2:	79b9      	ldrb	r1, [r7, #6]
 80031f4:	79fb      	ldrb	r3, [r7, #7]
 80031f6:	68ba      	ldr	r2, [r7, #8]
 80031f8:	4618      	mov	r0, r3
 80031fa:	f000 f8a2 	bl	8003342 <LTC681x_rdaux_reg>

		for (int current_ic = 0; current_ic<total_ic; current_ic++)
 80031fe:	2300      	movs	r3, #0
 8003200:	60fb      	str	r3, [r7, #12]
 8003202:	e02d      	b.n	8003260 <LTC681x_rdaux+0x12a>
		{
			if (ic->isospi_reverse == false)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 800320a:	f083 0301 	eor.w	r3, r3, #1
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b00      	cmp	r3, #0
 8003212:	d002      	beq.n	800321a <LTC681x_rdaux+0xe4>
			{
			c_ic = current_ic;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	75bb      	strb	r3, [r7, #22]
 8003218:	e006      	b.n	8003228 <LTC681x_rdaux+0xf2>
			}
			else
			{
			c_ic = total_ic - current_ic - 1;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	b2db      	uxtb	r3, r3
 800321e:	79ba      	ldrb	r2, [r7, #6]
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	b2db      	uxtb	r3, r3
 8003224:	3b01      	subs	r3, #1
 8003226:	75bb      	strb	r3, [r7, #22]
			}
			pec_error = parse_cells(current_ic,reg, data,
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	b2d8      	uxtb	r0, r3
								  &ic[c_ic].aux.a_codes[0],
 800322c:	7dbb      	ldrb	r3, [r7, #22]
 800322e:	22e8      	movs	r2, #232	; 0xe8
 8003230:	fb02 f303 	mul.w	r3, r2, r3
 8003234:	683a      	ldr	r2, [r7, #0]
 8003236:	4413      	add	r3, r2
			pec_error = parse_cells(current_ic,reg, data,
 8003238:	f103 0448 	add.w	r4, r3, #72	; 0x48
								  &ic[c_ic].aux.pec_match[0]);
 800323c:	7dbb      	ldrb	r3, [r7, #22]
 800323e:	22e8      	movs	r2, #232	; 0xe8
 8003240:	fb02 f303 	mul.w	r3, r2, r3
 8003244:	683a      	ldr	r2, [r7, #0]
 8003246:	4413      	add	r3, r2
			pec_error = parse_cells(current_ic,reg, data,
 8003248:	335a      	adds	r3, #90	; 0x5a
 800324a:	79f9      	ldrb	r1, [r7, #7]
 800324c:	9300      	str	r3, [sp, #0]
 800324e:	4623      	mov	r3, r4
 8003250:	68ba      	ldr	r2, [r7, #8]
 8003252:	f000 f8c9 	bl	80033e8 <parse_cells>
 8003256:	4603      	mov	r3, r0
 8003258:	75fb      	strb	r3, [r7, #23]
		for (int current_ic = 0; current_ic<total_ic; current_ic++)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	3301      	adds	r3, #1
 800325e:	60fb      	str	r3, [r7, #12]
 8003260:	79bb      	ldrb	r3, [r7, #6]
 8003262:	68fa      	ldr	r2, [r7, #12]
 8003264:	429a      	cmp	r2, r3
 8003266:	dbcd      	blt.n	8003204 <LTC681x_rdaux+0xce>
		}
	}
	LTC681x_check_pec(total_ic,AUX,ic);
 8003268:	79bb      	ldrb	r3, [r7, #6]
 800326a:	683a      	ldr	r2, [r7, #0]
 800326c:	2102      	movs	r1, #2
 800326e:	4618      	mov	r0, r3
 8003270:	f000 f970 	bl	8003554 <LTC681x_check_pec>
	free(data);
 8003274:	68b8      	ldr	r0, [r7, #8]
 8003276:	f006 fa09 	bl	800968c <free>

	return (pec_error);
 800327a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800327e:	4618      	mov	r0, r3
 8003280:	371c      	adds	r7, #28
 8003282:	46bd      	mov	sp, r7
 8003284:	bd90      	pop	{r4, r7, pc}

08003286 <LTC681x_rdcv_reg>:
/* Writes the command and reads the raw cell voltage register data */
void LTC681x_rdcv_reg(uint8_t reg, //Determines which cell voltage register is read back
                      uint8_t total_ic, //the number of ICs in the
                      uint8_t *data //An array of the unparsed cell codes
                     )
{
 8003286:	b580      	push	{r7, lr}
 8003288:	b084      	sub	sp, #16
 800328a:	af00      	add	r7, sp, #0
 800328c:	4603      	mov	r3, r0
 800328e:	603a      	str	r2, [r7, #0]
 8003290:	71fb      	strb	r3, [r7, #7]
 8003292:	460b      	mov	r3, r1
 8003294:	71bb      	strb	r3, [r7, #6]
	const uint8_t REG_LEN = 8; //Number of bytes in each ICs register + 2 bytes for the PEC
 8003296:	2308      	movs	r3, #8
 8003298:	73fb      	strb	r3, [r7, #15]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	if (reg == 1)     //1: RDCVA
 800329a:	79fb      	ldrb	r3, [r7, #7]
 800329c:	2b01      	cmp	r3, #1
 800329e:	d104      	bne.n	80032aa <LTC681x_rdcv_reg+0x24>
	{
		cmd[1] = 0x04;
 80032a0:	2304      	movs	r3, #4
 80032a2:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80032a4:	2300      	movs	r3, #0
 80032a6:	723b      	strb	r3, [r7, #8]
 80032a8:	e026      	b.n	80032f8 <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 2) //2: RDCVB
 80032aa:	79fb      	ldrb	r3, [r7, #7]
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d104      	bne.n	80032ba <LTC681x_rdcv_reg+0x34>
	{
		cmd[1] = 0x06;
 80032b0:	2306      	movs	r3, #6
 80032b2:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80032b4:	2300      	movs	r3, #0
 80032b6:	723b      	strb	r3, [r7, #8]
 80032b8:	e01e      	b.n	80032f8 <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 3) //3: RDCVC
 80032ba:	79fb      	ldrb	r3, [r7, #7]
 80032bc:	2b03      	cmp	r3, #3
 80032be:	d104      	bne.n	80032ca <LTC681x_rdcv_reg+0x44>
	{
		cmd[1] = 0x08;
 80032c0:	2308      	movs	r3, #8
 80032c2:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80032c4:	2300      	movs	r3, #0
 80032c6:	723b      	strb	r3, [r7, #8]
 80032c8:	e016      	b.n	80032f8 <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 4) //4: RDCVD
 80032ca:	79fb      	ldrb	r3, [r7, #7]
 80032cc:	2b04      	cmp	r3, #4
 80032ce:	d104      	bne.n	80032da <LTC681x_rdcv_reg+0x54>
	{
		cmd[1] = 0x0A;
 80032d0:	230a      	movs	r3, #10
 80032d2:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80032d4:	2300      	movs	r3, #0
 80032d6:	723b      	strb	r3, [r7, #8]
 80032d8:	e00e      	b.n	80032f8 <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 5) //4: RDCVE
 80032da:	79fb      	ldrb	r3, [r7, #7]
 80032dc:	2b05      	cmp	r3, #5
 80032de:	d104      	bne.n	80032ea <LTC681x_rdcv_reg+0x64>
	{
		cmd[1] = 0x09;
 80032e0:	2309      	movs	r3, #9
 80032e2:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80032e4:	2300      	movs	r3, #0
 80032e6:	723b      	strb	r3, [r7, #8]
 80032e8:	e006      	b.n	80032f8 <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 6) //4: RDCVF
 80032ea:	79fb      	ldrb	r3, [r7, #7]
 80032ec:	2b06      	cmp	r3, #6
 80032ee:	d103      	bne.n	80032f8 <LTC681x_rdcv_reg+0x72>
	{
		cmd[1] = 0x0B;
 80032f0:	230b      	movs	r3, #11
 80032f2:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80032f4:	2300      	movs	r3, #0
 80032f6:	723b      	strb	r3, [r7, #8]
	}

	cmd_pec = pec15_calc(2, cmd);
 80032f8:	f107 0308 	add.w	r3, r7, #8
 80032fc:	4619      	mov	r1, r3
 80032fe:	2002      	movs	r0, #2
 8003300:	f7ff fd62 	bl	8002dc8 <pec15_calc>
 8003304:	4603      	mov	r3, r0
 8003306:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8003308:	89bb      	ldrh	r3, [r7, #12]
 800330a:	0a1b      	lsrs	r3, r3, #8
 800330c:	b29b      	uxth	r3, r3
 800330e:	b2db      	uxtb	r3, r3
 8003310:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(cmd_pec);
 8003312:	89bb      	ldrh	r3, [r7, #12]
 8003314:	b2db      	uxtb	r3, r3
 8003316:	72fb      	strb	r3, [r7, #11]

	cs_low(CS_PIN);
 8003318:	200a      	movs	r0, #10
 800331a:	f000 fda9 	bl	8003e70 <cs_low>
	spi_write_read(cmd,4,data,(REG_LEN*total_ic));
 800331e:	7bfa      	ldrb	r2, [r7, #15]
 8003320:	79bb      	ldrb	r3, [r7, #6]
 8003322:	fb12 f303 	smulbb	r3, r2, r3
 8003326:	b2db      	uxtb	r3, r3
 8003328:	f107 0008 	add.w	r0, r7, #8
 800332c:	683a      	ldr	r2, [r7, #0]
 800332e:	2104      	movs	r1, #4
 8003330:	f000 fdde 	bl	8003ef0 <spi_write_read>
	cs_high(CS_PIN);
 8003334:	200a      	movs	r0, #10
 8003336:	f000 fdab 	bl	8003e90 <cs_high>
}
 800333a:	bf00      	nop
 800333c:	3710      	adds	r7, #16
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}

08003342 <LTC681x_rdaux_reg>:
*/
void LTC681x_rdaux_reg(uint8_t reg, //Determines which GPIO voltage register is read back
                       uint8_t total_ic, //The number of ICs in the system
                       uint8_t *data //Array of the unparsed auxiliary codes
                      )
{
 8003342:	b580      	push	{r7, lr}
 8003344:	b084      	sub	sp, #16
 8003346:	af00      	add	r7, sp, #0
 8003348:	4603      	mov	r3, r0
 800334a:	603a      	str	r2, [r7, #0]
 800334c:	71fb      	strb	r3, [r7, #7]
 800334e:	460b      	mov	r3, r1
 8003350:	71bb      	strb	r3, [r7, #6]
	const uint8_t REG_LEN = 8; // Number of bytes in the register + 2 bytes for the PEC
 8003352:	2308      	movs	r3, #8
 8003354:	73fb      	strb	r3, [r7, #15]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	if (reg == 1)     //Read back auxiliary group A
 8003356:	79fb      	ldrb	r3, [r7, #7]
 8003358:	2b01      	cmp	r3, #1
 800335a:	d104      	bne.n	8003366 <LTC681x_rdaux_reg+0x24>
	{
		cmd[1] = 0x0C;
 800335c:	230c      	movs	r3, #12
 800335e:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003360:	2300      	movs	r3, #0
 8003362:	723b      	strb	r3, [r7, #8]
 8003364:	e01b      	b.n	800339e <LTC681x_rdaux_reg+0x5c>
	}
	else if (reg == 2)  //Read back auxiliary group B
 8003366:	79fb      	ldrb	r3, [r7, #7]
 8003368:	2b02      	cmp	r3, #2
 800336a:	d104      	bne.n	8003376 <LTC681x_rdaux_reg+0x34>
	{
		cmd[1] = 0x0E;
 800336c:	230e      	movs	r3, #14
 800336e:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003370:	2300      	movs	r3, #0
 8003372:	723b      	strb	r3, [r7, #8]
 8003374:	e013      	b.n	800339e <LTC681x_rdaux_reg+0x5c>
	}
	else if (reg == 3)  //Read back auxiliary group C
 8003376:	79fb      	ldrb	r3, [r7, #7]
 8003378:	2b03      	cmp	r3, #3
 800337a:	d104      	bne.n	8003386 <LTC681x_rdaux_reg+0x44>
	{
		cmd[1] = 0x0D;
 800337c:	230d      	movs	r3, #13
 800337e:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003380:	2300      	movs	r3, #0
 8003382:	723b      	strb	r3, [r7, #8]
 8003384:	e00b      	b.n	800339e <LTC681x_rdaux_reg+0x5c>
	}
	else if (reg == 4)  //Read back auxiliary group D
 8003386:	79fb      	ldrb	r3, [r7, #7]
 8003388:	2b04      	cmp	r3, #4
 800338a:	d104      	bne.n	8003396 <LTC681x_rdaux_reg+0x54>
	{
		cmd[1] = 0x0F;
 800338c:	230f      	movs	r3, #15
 800338e:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003390:	2300      	movs	r3, #0
 8003392:	723b      	strb	r3, [r7, #8]
 8003394:	e003      	b.n	800339e <LTC681x_rdaux_reg+0x5c>
	}
	else          //Read back auxiliary group A
	{
		cmd[1] = 0x0C;
 8003396:	230c      	movs	r3, #12
 8003398:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 800339a:	2300      	movs	r3, #0
 800339c:	723b      	strb	r3, [r7, #8]
	}

	cmd_pec = pec15_calc(2, cmd);
 800339e:	f107 0308 	add.w	r3, r7, #8
 80033a2:	4619      	mov	r1, r3
 80033a4:	2002      	movs	r0, #2
 80033a6:	f7ff fd0f 	bl	8002dc8 <pec15_calc>
 80033aa:	4603      	mov	r3, r0
 80033ac:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 80033ae:	89bb      	ldrh	r3, [r7, #12]
 80033b0:	0a1b      	lsrs	r3, r3, #8
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(cmd_pec);
 80033b8:	89bb      	ldrh	r3, [r7, #12]
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	72fb      	strb	r3, [r7, #11]

	cs_low(CS_PIN);
 80033be:	200a      	movs	r0, #10
 80033c0:	f000 fd56 	bl	8003e70 <cs_low>
	spi_write_read(cmd,4,data,(REG_LEN*total_ic));
 80033c4:	7bfa      	ldrb	r2, [r7, #15]
 80033c6:	79bb      	ldrb	r3, [r7, #6]
 80033c8:	fb12 f303 	smulbb	r3, r2, r3
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	f107 0008 	add.w	r0, r7, #8
 80033d2:	683a      	ldr	r2, [r7, #0]
 80033d4:	2104      	movs	r1, #4
 80033d6:	f000 fd8b 	bl	8003ef0 <spi_write_read>
	cs_high(CS_PIN);
 80033da:	200a      	movs	r0, #10
 80033dc:	f000 fd58 	bl	8003e90 <cs_high>
}
 80033e0:	bf00      	nop
 80033e2:	3710      	adds	r7, #16
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <parse_cells>:
					uint8_t cell_reg,  // Type of register
					uint8_t cell_data[], // Unparsed data
					uint16_t *cell_codes, // Parsed data
					uint8_t *ic_pec // PEC error
					)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b088      	sub	sp, #32
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	60ba      	str	r2, [r7, #8]
 80033f0:	607b      	str	r3, [r7, #4]
 80033f2:	4603      	mov	r3, r0
 80033f4:	73fb      	strb	r3, [r7, #15]
 80033f6:	460b      	mov	r3, r1
 80033f8:	73bb      	strb	r3, [r7, #14]
	const uint8_t BYT_IN_REG = 6;
 80033fa:	2306      	movs	r3, #6
 80033fc:	773b      	strb	r3, [r7, #28]
	const uint8_t CELL_IN_REG = 3;
 80033fe:	2303      	movs	r3, #3
 8003400:	76fb      	strb	r3, [r7, #27]
	int8_t pec_error = 0;
 8003402:	2300      	movs	r3, #0
 8003404:	77fb      	strb	r3, [r7, #31]
	uint16_t parsed_cell;
	uint16_t received_pec;
	uint16_t data_pec;
	uint8_t data_counter = current_ic*NUM_RX_BYT; //data counter
 8003406:	7bfb      	ldrb	r3, [r7, #15]
 8003408:	00db      	lsls	r3, r3, #3
 800340a:	77bb      	strb	r3, [r7, #30]


	for (uint8_t current_cell = 0; current_cell<CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 800340c:	2300      	movs	r3, #0
 800340e:	777b      	strb	r3, [r7, #29]
 8003410:	e020      	b.n	8003454 <parse_cells+0x6c>
	{																		// loops once for each of the 3 codes in the register

		parsed_cell = cell_data[data_counter] + (cell_data[data_counter + 1] << 8);//Each code is received as two bytes and is combined to
 8003412:	7fbb      	ldrb	r3, [r7, #30]
 8003414:	68ba      	ldr	r2, [r7, #8]
 8003416:	4413      	add	r3, r2
 8003418:	781b      	ldrb	r3, [r3, #0]
 800341a:	b29a      	uxth	r2, r3
 800341c:	7fbb      	ldrb	r3, [r7, #30]
 800341e:	3301      	adds	r3, #1
 8003420:	68b9      	ldr	r1, [r7, #8]
 8003422:	440b      	add	r3, r1
 8003424:	781b      	ldrb	r3, [r3, #0]
 8003426:	b29b      	uxth	r3, r3
 8003428:	021b      	lsls	r3, r3, #8
 800342a:	b29b      	uxth	r3, r3
 800342c:	4413      	add	r3, r2
 800342e:	82bb      	strh	r3, [r7, #20]
																				   // create the parsed code
		cell_codes[current_cell  + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
 8003430:	7f7a      	ldrb	r2, [r7, #29]
 8003432:	7bbb      	ldrb	r3, [r7, #14]
 8003434:	3b01      	subs	r3, #1
 8003436:	7ef9      	ldrb	r1, [r7, #27]
 8003438:	fb01 f303 	mul.w	r3, r1, r3
 800343c:	4413      	add	r3, r2
 800343e:	005b      	lsls	r3, r3, #1
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	4413      	add	r3, r2
 8003444:	8aba      	ldrh	r2, [r7, #20]
 8003446:	801a      	strh	r2, [r3, #0]

		data_counter = data_counter + 2;                       //Because the codes are two bytes, the data counter
 8003448:	7fbb      	ldrb	r3, [r7, #30]
 800344a:	3302      	adds	r3, #2
 800344c:	77bb      	strb	r3, [r7, #30]
	for (uint8_t current_cell = 0; current_cell<CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 800344e:	7f7b      	ldrb	r3, [r7, #29]
 8003450:	3301      	adds	r3, #1
 8003452:	777b      	strb	r3, [r7, #29]
 8003454:	7f7a      	ldrb	r2, [r7, #29]
 8003456:	7efb      	ldrb	r3, [r7, #27]
 8003458:	429a      	cmp	r2, r3
 800345a:	d3da      	bcc.n	8003412 <parse_cells+0x2a>
															  //must increment by two for each parsed code
	}
	received_pec = (cell_data[data_counter] << 8) | cell_data[data_counter+1]; //The received PEC for the current_ic is transmitted as the 7th and 8th
 800345c:	7fbb      	ldrb	r3, [r7, #30]
 800345e:	68ba      	ldr	r2, [r7, #8]
 8003460:	4413      	add	r3, r2
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	021b      	lsls	r3, r3, #8
 8003466:	b21a      	sxth	r2, r3
 8003468:	7fbb      	ldrb	r3, [r7, #30]
 800346a:	3301      	adds	r3, #1
 800346c:	68b9      	ldr	r1, [r7, #8]
 800346e:	440b      	add	r3, r1
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	b21b      	sxth	r3, r3
 8003474:	4313      	orrs	r3, r2
 8003476:	b21b      	sxth	r3, r3
 8003478:	833b      	strh	r3, [r7, #24]
																			   //after the 6 cell voltage data bytes
	data_pec = pec15_calc(BYT_IN_REG, &cell_data[(current_ic) * NUM_RX_BYT]);
 800347a:	7bfb      	ldrb	r3, [r7, #15]
 800347c:	00db      	lsls	r3, r3, #3
 800347e:	461a      	mov	r2, r3
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	441a      	add	r2, r3
 8003484:	7f3b      	ldrb	r3, [r7, #28]
 8003486:	4611      	mov	r1, r2
 8003488:	4618      	mov	r0, r3
 800348a:	f7ff fc9d 	bl	8002dc8 <pec15_calc>
 800348e:	4603      	mov	r3, r0
 8003490:	82fb      	strh	r3, [r7, #22]

	if (received_pec != data_pec)
 8003492:	8b3a      	ldrh	r2, [r7, #24]
 8003494:	8afb      	ldrh	r3, [r7, #22]
 8003496:	429a      	cmp	r2, r3
 8003498:	d008      	beq.n	80034ac <parse_cells+0xc4>
	{
		pec_error = 1;                             //The pec_error variable is simply set negative if any PEC errors
 800349a:	2301      	movs	r3, #1
 800349c:	77fb      	strb	r3, [r7, #31]
		ic_pec[cell_reg-1]=1;
 800349e:	7bbb      	ldrb	r3, [r7, #14]
 80034a0:	3b01      	subs	r3, #1
 80034a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034a4:	4413      	add	r3, r2
 80034a6:	2201      	movs	r2, #1
 80034a8:	701a      	strb	r2, [r3, #0]
 80034aa:	e005      	b.n	80034b8 <parse_cells+0xd0>
	}
	else
	{
		ic_pec[cell_reg-1]=0;
 80034ac:	7bbb      	ldrb	r3, [r7, #14]
 80034ae:	3b01      	subs	r3, #1
 80034b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034b2:	4413      	add	r3, r2
 80034b4:	2200      	movs	r2, #0
 80034b6:	701a      	strb	r2, [r3, #0]
	}
	data_counter=data_counter+2;
 80034b8:	7fbb      	ldrb	r3, [r7, #30]
 80034ba:	3302      	adds	r3, #2
 80034bc:	77bb      	strb	r3, [r7, #30]

	return(pec_error);
 80034be:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3720      	adds	r7, #32
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
	...

080034cc <LTC681x_pollAdc>:
	return(adc_state);
}

/* This function will block operation until the ADC has finished it's conversion */
uint32_t LTC681x_pollAdc()
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
	uint32_t counter = 0;
 80034d2:	2300      	movs	r3, #0
 80034d4:	60fb      	str	r3, [r7, #12]
	uint8_t finished = 0;
 80034d6:	2300      	movs	r3, #0
 80034d8:	72fb      	strb	r3, [r7, #11]
	uint8_t current_time = 0;
 80034da:	2300      	movs	r3, #0
 80034dc:	72bb      	strb	r3, [r7, #10]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = 0x07;
 80034de:	2307      	movs	r3, #7
 80034e0:	713b      	strb	r3, [r7, #4]
	cmd[1] = 0x14;
 80034e2:	2314      	movs	r3, #20
 80034e4:	717b      	strb	r3, [r7, #5]
	cmd_pec = pec15_calc(2, cmd);
 80034e6:	1d3b      	adds	r3, r7, #4
 80034e8:	4619      	mov	r1, r3
 80034ea:	2002      	movs	r0, #2
 80034ec:	f7ff fc6c 	bl	8002dc8 <pec15_calc>
 80034f0:	4603      	mov	r3, r0
 80034f2:	813b      	strh	r3, [r7, #8]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 80034f4:	893b      	ldrh	r3, [r7, #8]
 80034f6:	0a1b      	lsrs	r3, r3, #8
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	71bb      	strb	r3, [r7, #6]
	cmd[3] = (uint8_t)(cmd_pec);
 80034fe:	893b      	ldrh	r3, [r7, #8]
 8003500:	b2db      	uxtb	r3, r3
 8003502:	71fb      	strb	r3, [r7, #7]

	cs_low(CS_PIN);
 8003504:	200a      	movs	r0, #10
 8003506:	f000 fcb3 	bl	8003e70 <cs_low>
	spi_write_array(4,cmd);
 800350a:	1d3b      	adds	r3, r7, #4
 800350c:	4619      	mov	r1, r3
 800350e:	2004      	movs	r0, #4
 8003510:	f000 fcda 	bl	8003ec8 <spi_write_array>
	while ((counter<200000)&&(finished == 0))
 8003514:	e00d      	b.n	8003532 <LTC681x_pollAdc+0x66>
	{
		current_time = spi_read_byte(0xff);
 8003516:	20ff      	movs	r0, #255	; 0xff
 8003518:	f000 fd20 	bl	8003f5c <spi_read_byte>
 800351c:	4603      	mov	r3, r0
 800351e:	72bb      	strb	r3, [r7, #10]
		if (current_time>0)
 8003520:	7abb      	ldrb	r3, [r7, #10]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d002      	beq.n	800352c <LTC681x_pollAdc+0x60>
		{
			finished = 1;
 8003526:	2301      	movs	r3, #1
 8003528:	72fb      	strb	r3, [r7, #11]
 800352a:	e002      	b.n	8003532 <LTC681x_pollAdc+0x66>
		}
		else
		{
			counter = counter + 10;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	330a      	adds	r3, #10
 8003530:	60fb      	str	r3, [r7, #12]
	while ((counter<200000)&&(finished == 0))
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	4a06      	ldr	r2, [pc, #24]	; (8003550 <LTC681x_pollAdc+0x84>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d802      	bhi.n	8003540 <LTC681x_pollAdc+0x74>
 800353a:	7afb      	ldrb	r3, [r7, #11]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d0ea      	beq.n	8003516 <LTC681x_pollAdc+0x4a>
		}
	}
	cs_high(CS_PIN);
 8003540:	200a      	movs	r0, #10
 8003542:	f000 fca5 	bl	8003e90 <cs_high>

	return(counter);
 8003546:	68fb      	ldr	r3, [r7, #12]
}
 8003548:	4618      	mov	r0, r3
 800354a:	3710      	adds	r7, #16
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	00030d3f 	.word	0x00030d3f

08003554 <LTC681x_check_pec>:
/* Helper function that increments PEC counters */
void LTC681x_check_pec(uint8_t total_ic, //Number of ICs in the system
					   uint8_t reg, //Type of Register
					   cell_asic *ic //A two dimensional array that stores the data
					   )
{
 8003554:	b480      	push	{r7}
 8003556:	b08b      	sub	sp, #44	; 0x2c
 8003558:	af00      	add	r7, sp, #0
 800355a:	4603      	mov	r3, r0
 800355c:	603a      	str	r2, [r7, #0]
 800355e:	71fb      	strb	r3, [r7, #7]
 8003560:	460b      	mov	r3, r1
 8003562:	71bb      	strb	r3, [r7, #6]
	switch (reg)
 8003564:	79bb      	ldrb	r3, [r7, #6]
 8003566:	2b04      	cmp	r3, #4
 8003568:	f200 8191 	bhi.w	800388e <LTC681x_check_pec+0x33a>
 800356c:	a201      	add	r2, pc, #4	; (adr r2, 8003574 <LTC681x_check_pec+0x20>)
 800356e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003572:	bf00      	nop
 8003574:	08003589 	.word	0x08003589
 8003578:	08003685 	.word	0x08003685
 800357c:	08003737 	.word	0x08003737
 8003580:	080037e3 	.word	0x080037e3
 8003584:	08003607 	.word	0x08003607
	{
		case LTC681x_CFGR:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 8003588:	2300      	movs	r3, #0
 800358a:	627b      	str	r3, [r7, #36]	; 0x24
 800358c:	e036      	b.n	80035fc <LTC681x_check_pec+0xa8>
		  {
			ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].config.rx_pec_match;
 800358e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003590:	22e8      	movs	r2, #232	; 0xe8
 8003592:	fb02 f303 	mul.w	r3, r2, r3
 8003596:	683a      	ldr	r2, [r7, #0]
 8003598:	4413      	add	r3, r2
 800359a:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 800359e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a0:	22e8      	movs	r2, #232	; 0xe8
 80035a2:	fb02 f303 	mul.w	r3, r2, r3
 80035a6:	683a      	ldr	r2, [r7, #0]
 80035a8:	4413      	add	r3, r2
 80035aa:	7b9b      	ldrb	r3, [r3, #14]
 80035ac:	b29a      	uxth	r2, r3
 80035ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b0:	20e8      	movs	r0, #232	; 0xe8
 80035b2:	fb00 f303 	mul.w	r3, r0, r3
 80035b6:	6838      	ldr	r0, [r7, #0]
 80035b8:	4403      	add	r3, r0
 80035ba:	440a      	add	r2, r1
 80035bc:	b292      	uxth	r2, r2
 80035be:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			ic[current_ic].crc_count.cfgr_pec = ic[current_ic].crc_count.cfgr_pec + ic[current_ic].config.rx_pec_match;
 80035c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c4:	22e8      	movs	r2, #232	; 0xe8
 80035c6:	fb02 f303 	mul.w	r3, r2, r3
 80035ca:	683a      	ldr	r2, [r7, #0]
 80035cc:	4413      	add	r3, r2
 80035ce:	f8b3 10c2 	ldrh.w	r1, [r3, #194]	; 0xc2
 80035d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d4:	22e8      	movs	r2, #232	; 0xe8
 80035d6:	fb02 f303 	mul.w	r3, r2, r3
 80035da:	683a      	ldr	r2, [r7, #0]
 80035dc:	4413      	add	r3, r2
 80035de:	7b9b      	ldrb	r3, [r3, #14]
 80035e0:	b29a      	uxth	r2, r3
 80035e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e4:	20e8      	movs	r0, #232	; 0xe8
 80035e6:	fb00 f303 	mul.w	r3, r0, r3
 80035ea:	6838      	ldr	r0, [r7, #0]
 80035ec:	4403      	add	r3, r0
 80035ee:	440a      	add	r2, r1
 80035f0:	b292      	uxth	r2, r2
 80035f2:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80035f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f8:	3301      	adds	r3, #1
 80035fa:	627b      	str	r3, [r7, #36]	; 0x24
 80035fc:	79fb      	ldrb	r3, [r7, #7]
 80035fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003600:	429a      	cmp	r2, r3
 8003602:	dbc4      	blt.n	800358e <LTC681x_check_pec+0x3a>
		  }
		break;
 8003604:	e144      	b.n	8003890 <LTC681x_check_pec+0x33c>

		case CFGRB:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 8003606:	2300      	movs	r3, #0
 8003608:	623b      	str	r3, [r7, #32]
 800360a:	e036      	b.n	800367a <LTC681x_check_pec+0x126>
		  {
			ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].configb.rx_pec_match;
 800360c:	6a3b      	ldr	r3, [r7, #32]
 800360e:	22e8      	movs	r2, #232	; 0xe8
 8003610:	fb02 f303 	mul.w	r3, r2, r3
 8003614:	683a      	ldr	r2, [r7, #0]
 8003616:	4413      	add	r3, r2
 8003618:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 800361c:	6a3b      	ldr	r3, [r7, #32]
 800361e:	22e8      	movs	r2, #232	; 0xe8
 8003620:	fb02 f303 	mul.w	r3, r2, r3
 8003624:	683a      	ldr	r2, [r7, #0]
 8003626:	4413      	add	r3, r2
 8003628:	7f5b      	ldrb	r3, [r3, #29]
 800362a:	b29a      	uxth	r2, r3
 800362c:	6a3b      	ldr	r3, [r7, #32]
 800362e:	20e8      	movs	r0, #232	; 0xe8
 8003630:	fb00 f303 	mul.w	r3, r0, r3
 8003634:	6838      	ldr	r0, [r7, #0]
 8003636:	4403      	add	r3, r0
 8003638:	440a      	add	r2, r1
 800363a:	b292      	uxth	r2, r2
 800363c:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			ic[current_ic].crc_count.cfgr_pec = ic[current_ic].crc_count.cfgr_pec + ic[current_ic].configb.rx_pec_match;
 8003640:	6a3b      	ldr	r3, [r7, #32]
 8003642:	22e8      	movs	r2, #232	; 0xe8
 8003644:	fb02 f303 	mul.w	r3, r2, r3
 8003648:	683a      	ldr	r2, [r7, #0]
 800364a:	4413      	add	r3, r2
 800364c:	f8b3 10c2 	ldrh.w	r1, [r3, #194]	; 0xc2
 8003650:	6a3b      	ldr	r3, [r7, #32]
 8003652:	22e8      	movs	r2, #232	; 0xe8
 8003654:	fb02 f303 	mul.w	r3, r2, r3
 8003658:	683a      	ldr	r2, [r7, #0]
 800365a:	4413      	add	r3, r2
 800365c:	7f5b      	ldrb	r3, [r3, #29]
 800365e:	b29a      	uxth	r2, r3
 8003660:	6a3b      	ldr	r3, [r7, #32]
 8003662:	20e8      	movs	r0, #232	; 0xe8
 8003664:	fb00 f303 	mul.w	r3, r0, r3
 8003668:	6838      	ldr	r0, [r7, #0]
 800366a:	4403      	add	r3, r0
 800366c:	440a      	add	r2, r1
 800366e:	b292      	uxth	r2, r2
 8003670:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 8003674:	6a3b      	ldr	r3, [r7, #32]
 8003676:	3301      	adds	r3, #1
 8003678:	623b      	str	r3, [r7, #32]
 800367a:	79fb      	ldrb	r3, [r7, #7]
 800367c:	6a3a      	ldr	r2, [r7, #32]
 800367e:	429a      	cmp	r2, r3
 8003680:	dbc4      	blt.n	800360c <LTC681x_check_pec+0xb8>
		  }
		break;
 8003682:	e105      	b.n	8003890 <LTC681x_check_pec+0x33c>
		case CELL:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 8003684:	2300      	movs	r3, #0
 8003686:	61fb      	str	r3, [r7, #28]
 8003688:	e050      	b.n	800372c <LTC681x_check_pec+0x1d8>
		  {
			for (int i=0; i<ic[0].ic_reg.num_cv_reg; i++)
 800368a:	2300      	movs	r3, #0
 800368c:	61bb      	str	r3, [r7, #24]
 800368e:	e043      	b.n	8003718 <LTC681x_check_pec+0x1c4>
			{
			  ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].cells.pec_match[i];
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	22e8      	movs	r2, #232	; 0xe8
 8003694:	fb02 f303 	mul.w	r3, r2, r3
 8003698:	683a      	ldr	r2, [r7, #0]
 800369a:	4413      	add	r3, r2
 800369c:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	22e8      	movs	r2, #232	; 0xe8
 80036a4:	fb02 f303 	mul.w	r3, r2, r3
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	441a      	add	r2, r3
 80036ac:	69bb      	ldr	r3, [r7, #24]
 80036ae:	4413      	add	r3, r2
 80036b0:	3342      	adds	r3, #66	; 0x42
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	b29a      	uxth	r2, r3
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	20e8      	movs	r0, #232	; 0xe8
 80036ba:	fb00 f303 	mul.w	r3, r0, r3
 80036be:	6838      	ldr	r0, [r7, #0]
 80036c0:	4403      	add	r3, r0
 80036c2:	440a      	add	r2, r1
 80036c4:	b292      	uxth	r2, r2
 80036c6:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			  ic[current_ic].crc_count.cell_pec[i] = ic[current_ic].crc_count.cell_pec[i] + ic[current_ic].cells.pec_match[i];
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	22e8      	movs	r2, #232	; 0xe8
 80036ce:	fb02 f303 	mul.w	r3, r2, r3
 80036d2:	683a      	ldr	r2, [r7, #0]
 80036d4:	441a      	add	r2, r3
 80036d6:	69bb      	ldr	r3, [r7, #24]
 80036d8:	3360      	adds	r3, #96	; 0x60
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	4413      	add	r3, r2
 80036de:	8899      	ldrh	r1, [r3, #4]
 80036e0:	69fb      	ldr	r3, [r7, #28]
 80036e2:	22e8      	movs	r2, #232	; 0xe8
 80036e4:	fb02 f303 	mul.w	r3, r2, r3
 80036e8:	683a      	ldr	r2, [r7, #0]
 80036ea:	441a      	add	r2, r3
 80036ec:	69bb      	ldr	r3, [r7, #24]
 80036ee:	4413      	add	r3, r2
 80036f0:	3342      	adds	r3, #66	; 0x42
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	69fa      	ldr	r2, [r7, #28]
 80036f8:	20e8      	movs	r0, #232	; 0xe8
 80036fa:	fb00 f202 	mul.w	r2, r0, r2
 80036fe:	6838      	ldr	r0, [r7, #0]
 8003700:	4402      	add	r2, r0
 8003702:	440b      	add	r3, r1
 8003704:	b299      	uxth	r1, r3
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	3360      	adds	r3, #96	; 0x60
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	4413      	add	r3, r2
 800370e:	460a      	mov	r2, r1
 8003710:	809a      	strh	r2, [r3, #4]
			for (int i=0; i<ic[0].ic_reg.num_cv_reg; i++)
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	3301      	adds	r3, #1
 8003716:	61bb      	str	r3, [r7, #24]
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 800371e:	461a      	mov	r2, r3
 8003720:	69bb      	ldr	r3, [r7, #24]
 8003722:	4293      	cmp	r3, r2
 8003724:	dbb4      	blt.n	8003690 <LTC681x_check_pec+0x13c>
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	3301      	adds	r3, #1
 800372a:	61fb      	str	r3, [r7, #28]
 800372c:	79fb      	ldrb	r3, [r7, #7]
 800372e:	69fa      	ldr	r2, [r7, #28]
 8003730:	429a      	cmp	r2, r3
 8003732:	dbaa      	blt.n	800368a <LTC681x_check_pec+0x136>
			}
		  }
		break;
 8003734:	e0ac      	b.n	8003890 <LTC681x_check_pec+0x33c>
		case AUX:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 8003736:	2300      	movs	r3, #0
 8003738:	617b      	str	r3, [r7, #20]
 800373a:	e04d      	b.n	80037d8 <LTC681x_check_pec+0x284>
		  {
			for (int i=0; i<ic[0].ic_reg.num_gpio_reg; i++)
 800373c:	2300      	movs	r3, #0
 800373e:	613b      	str	r3, [r7, #16]
 8003740:	e040      	b.n	80037c4 <LTC681x_check_pec+0x270>
			{
			  ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + (ic[current_ic].aux.pec_match[i]);
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	22e8      	movs	r2, #232	; 0xe8
 8003746:	fb02 f303 	mul.w	r3, r2, r3
 800374a:	683a      	ldr	r2, [r7, #0]
 800374c:	4413      	add	r3, r2
 800374e:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	22e8      	movs	r2, #232	; 0xe8
 8003756:	fb02 f303 	mul.w	r3, r2, r3
 800375a:	683a      	ldr	r2, [r7, #0]
 800375c:	441a      	add	r2, r3
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	4413      	add	r3, r2
 8003762:	335a      	adds	r3, #90	; 0x5a
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	b29a      	uxth	r2, r3
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	20e8      	movs	r0, #232	; 0xe8
 800376c:	fb00 f303 	mul.w	r3, r0, r3
 8003770:	6838      	ldr	r0, [r7, #0]
 8003772:	4403      	add	r3, r0
 8003774:	440a      	add	r2, r1
 8003776:	b292      	uxth	r2, r2
 8003778:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			  ic[current_ic].crc_count.aux_pec[i] = ic[current_ic].crc_count.aux_pec[i] + (ic[current_ic].aux.pec_match[i]);
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	22e8      	movs	r2, #232	; 0xe8
 8003780:	fb02 f303 	mul.w	r3, r2, r3
 8003784:	683a      	ldr	r2, [r7, #0]
 8003786:	4413      	add	r3, r2
 8003788:	693a      	ldr	r2, [r7, #16]
 800378a:	3268      	adds	r2, #104	; 0x68
 800378c:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	22e8      	movs	r2, #232	; 0xe8
 8003794:	fb02 f303 	mul.w	r3, r2, r3
 8003798:	683a      	ldr	r2, [r7, #0]
 800379a:	441a      	add	r2, r3
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	4413      	add	r3, r2
 80037a0:	335a      	adds	r3, #90	; 0x5a
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	b29a      	uxth	r2, r3
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	20e8      	movs	r0, #232	; 0xe8
 80037aa:	fb00 f303 	mul.w	r3, r0, r3
 80037ae:	6838      	ldr	r0, [r7, #0]
 80037b0:	4403      	add	r3, r0
 80037b2:	440a      	add	r2, r1
 80037b4:	b291      	uxth	r1, r2
 80037b6:	693a      	ldr	r2, [r7, #16]
 80037b8:	3268      	adds	r2, #104	; 0x68
 80037ba:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (int i=0; i<ic[0].ic_reg.num_gpio_reg; i++)
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	3301      	adds	r3, #1
 80037c2:	613b      	str	r3, [r7, #16]
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 80037ca:	461a      	mov	r2, r3
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	4293      	cmp	r3, r2
 80037d0:	dbb7      	blt.n	8003742 <LTC681x_check_pec+0x1ee>
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	3301      	adds	r3, #1
 80037d6:	617b      	str	r3, [r7, #20]
 80037d8:	79fb      	ldrb	r3, [r7, #7]
 80037da:	697a      	ldr	r2, [r7, #20]
 80037dc:	429a      	cmp	r2, r3
 80037de:	dbad      	blt.n	800373c <LTC681x_check_pec+0x1e8>
			}
		  }

		break;
 80037e0:	e056      	b.n	8003890 <LTC681x_check_pec+0x33c>
		case STAT:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80037e2:	2300      	movs	r3, #0
 80037e4:	60fb      	str	r3, [r7, #12]
 80037e6:	e04d      	b.n	8003884 <LTC681x_check_pec+0x330>
		  {

			for (int i=0; i<ic[0].ic_reg.num_stat_reg-1; i++)
 80037e8:	2300      	movs	r3, #0
 80037ea:	60bb      	str	r3, [r7, #8]
 80037ec:	e040      	b.n	8003870 <LTC681x_check_pec+0x31c>
			{
			  ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].stat.pec_match[i];
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	22e8      	movs	r2, #232	; 0xe8
 80037f2:	fb02 f303 	mul.w	r3, r2, r3
 80037f6:	683a      	ldr	r2, [r7, #0]
 80037f8:	4413      	add	r3, r2
 80037fa:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	22e8      	movs	r2, #232	; 0xe8
 8003802:	fb02 f303 	mul.w	r3, r2, r3
 8003806:	683a      	ldr	r2, [r7, #0]
 8003808:	441a      	add	r2, r3
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	4413      	add	r3, r2
 800380e:	336b      	adds	r3, #107	; 0x6b
 8003810:	781b      	ldrb	r3, [r3, #0]
 8003812:	b29a      	uxth	r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	20e8      	movs	r0, #232	; 0xe8
 8003818:	fb00 f303 	mul.w	r3, r0, r3
 800381c:	6838      	ldr	r0, [r7, #0]
 800381e:	4403      	add	r3, r0
 8003820:	440a      	add	r2, r1
 8003822:	b292      	uxth	r2, r2
 8003824:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			  ic[current_ic].crc_count.stat_pec[i] = ic[current_ic].crc_count.stat_pec[i] + ic[current_ic].stat.pec_match[i];
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	22e8      	movs	r2, #232	; 0xe8
 800382c:	fb02 f303 	mul.w	r3, r2, r3
 8003830:	683a      	ldr	r2, [r7, #0]
 8003832:	4413      	add	r3, r2
 8003834:	68ba      	ldr	r2, [r7, #8]
 8003836:	326c      	adds	r2, #108	; 0x6c
 8003838:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	22e8      	movs	r2, #232	; 0xe8
 8003840:	fb02 f303 	mul.w	r3, r2, r3
 8003844:	683a      	ldr	r2, [r7, #0]
 8003846:	441a      	add	r2, r3
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	4413      	add	r3, r2
 800384c:	336b      	adds	r3, #107	; 0x6b
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	b29a      	uxth	r2, r3
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	20e8      	movs	r0, #232	; 0xe8
 8003856:	fb00 f303 	mul.w	r3, r0, r3
 800385a:	6838      	ldr	r0, [r7, #0]
 800385c:	4403      	add	r3, r0
 800385e:	440a      	add	r2, r1
 8003860:	b291      	uxth	r1, r2
 8003862:	68ba      	ldr	r2, [r7, #8]
 8003864:	326c      	adds	r2, #108	; 0x6c
 8003866:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (int i=0; i<ic[0].ic_reg.num_stat_reg-1; i++)
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	3301      	adds	r3, #1
 800386e:	60bb      	str	r3, [r7, #8]
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8003876:	3b01      	subs	r3, #1
 8003878:	68ba      	ldr	r2, [r7, #8]
 800387a:	429a      	cmp	r2, r3
 800387c:	dbb7      	blt.n	80037ee <LTC681x_check_pec+0x29a>
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	3301      	adds	r3, #1
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	79fb      	ldrb	r3, [r7, #7]
 8003886:	68fa      	ldr	r2, [r7, #12]
 8003888:	429a      	cmp	r2, r3
 800388a:	dbad      	blt.n	80037e8 <LTC681x_check_pec+0x294>
			}
		  }
		break;
 800388c:	e000      	b.n	8003890 <LTC681x_check_pec+0x33c>
		default:
		break;
 800388e:	bf00      	nop
	}
}
 8003890:	bf00      	nop
 8003892:	372c      	adds	r7, #44	; 0x2c
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr

0800389c <LTC681x_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC681x_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
							 cell_asic *ic //A two dimensional array that stores the data
							 )
{
 800389c:	b480      	push	{r7}
 800389e:	b087      	sub	sp, #28
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	4603      	mov	r3, r0
 80038a4:	6039      	str	r1, [r7, #0]
 80038a6:	71fb      	strb	r3, [r7, #7]
	for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80038a8:	2300      	movs	r3, #0
 80038aa:	617b      	str	r3, [r7, #20]
 80038ac:	e051      	b.n	8003952 <LTC681x_reset_crc_count+0xb6>
	{
		ic[current_ic].crc_count.pec_count = 0;
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	22e8      	movs	r2, #232	; 0xe8
 80038b2:	fb02 f303 	mul.w	r3, r2, r3
 80038b6:	683a      	ldr	r2, [r7, #0]
 80038b8:	4413      	add	r3, r2
 80038ba:	2200      	movs	r2, #0
 80038bc:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
		ic[current_ic].crc_count.cfgr_pec = 0;
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	22e8      	movs	r2, #232	; 0xe8
 80038c4:	fb02 f303 	mul.w	r3, r2, r3
 80038c8:	683a      	ldr	r2, [r7, #0]
 80038ca:	4413      	add	r3, r2
 80038cc:	2200      	movs	r2, #0
 80038ce:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
		for (int i=0; i<6; i++)
 80038d2:	2300      	movs	r3, #0
 80038d4:	613b      	str	r3, [r7, #16]
 80038d6:	e00e      	b.n	80038f6 <LTC681x_reset_crc_count+0x5a>
		{
			ic[current_ic].crc_count.cell_pec[i]=0;
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	22e8      	movs	r2, #232	; 0xe8
 80038dc:	fb02 f303 	mul.w	r3, r2, r3
 80038e0:	683a      	ldr	r2, [r7, #0]
 80038e2:	441a      	add	r2, r3
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	3360      	adds	r3, #96	; 0x60
 80038e8:	005b      	lsls	r3, r3, #1
 80038ea:	4413      	add	r3, r2
 80038ec:	2200      	movs	r2, #0
 80038ee:	809a      	strh	r2, [r3, #4]
		for (int i=0; i<6; i++)
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	3301      	adds	r3, #1
 80038f4:	613b      	str	r3, [r7, #16]
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	2b05      	cmp	r3, #5
 80038fa:	dded      	ble.n	80038d8 <LTC681x_reset_crc_count+0x3c>

		}
		for (int i=0; i<4; i++)
 80038fc:	2300      	movs	r3, #0
 80038fe:	60fb      	str	r3, [r7, #12]
 8003900:	e00d      	b.n	800391e <LTC681x_reset_crc_count+0x82>
		{
			ic[current_ic].crc_count.aux_pec[i]=0;
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	22e8      	movs	r2, #232	; 0xe8
 8003906:	fb02 f303 	mul.w	r3, r2, r3
 800390a:	683a      	ldr	r2, [r7, #0]
 800390c:	4413      	add	r3, r2
 800390e:	68fa      	ldr	r2, [r7, #12]
 8003910:	3268      	adds	r2, #104	; 0x68
 8003912:	2100      	movs	r1, #0
 8003914:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for (int i=0; i<4; i++)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	3301      	adds	r3, #1
 800391c:	60fb      	str	r3, [r7, #12]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2b03      	cmp	r3, #3
 8003922:	ddee      	ble.n	8003902 <LTC681x_reset_crc_count+0x66>
		}
		for (int i=0; i<2; i++)
 8003924:	2300      	movs	r3, #0
 8003926:	60bb      	str	r3, [r7, #8]
 8003928:	e00d      	b.n	8003946 <LTC681x_reset_crc_count+0xaa>
		{
			ic[current_ic].crc_count.stat_pec[i]=0;
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	22e8      	movs	r2, #232	; 0xe8
 800392e:	fb02 f303 	mul.w	r3, r2, r3
 8003932:	683a      	ldr	r2, [r7, #0]
 8003934:	4413      	add	r3, r2
 8003936:	68ba      	ldr	r2, [r7, #8]
 8003938:	326c      	adds	r2, #108	; 0x6c
 800393a:	2100      	movs	r1, #0
 800393c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for (int i=0; i<2; i++)
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	3301      	adds	r3, #1
 8003944:	60bb      	str	r3, [r7, #8]
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	2b01      	cmp	r3, #1
 800394a:	ddee      	ble.n	800392a <LTC681x_reset_crc_count+0x8e>
	for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	3301      	adds	r3, #1
 8003950:	617b      	str	r3, [r7, #20]
 8003952:	79fb      	ldrb	r3, [r7, #7]
 8003954:	697a      	ldr	r2, [r7, #20]
 8003956:	429a      	cmp	r2, r3
 8003958:	dba9      	blt.n	80038ae <LTC681x_reset_crc_count+0x12>
		}
	}
}
 800395a:	bf00      	nop
 800395c:	bf00      	nop
 800395e:	371c      	adds	r7, #28
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr

08003968 <LTC681x_init_cfg>:

/* Helper function to initialize CFG variables */
void LTC681x_init_cfg(uint8_t total_ic, //Number of ICs in the system
					  cell_asic *ic //A two dimensional array that stores the data
					  )
{
 8003968:	b480      	push	{r7}
 800396a:	b085      	sub	sp, #20
 800396c:	af00      	add	r7, sp, #0
 800396e:	4603      	mov	r3, r0
 8003970:	6039      	str	r1, [r7, #0]
 8003972:	71fb      	strb	r3, [r7, #7]
	for (uint8_t current_ic = 0; current_ic<total_ic;current_ic++)
 8003974:	2300      	movs	r3, #0
 8003976:	73fb      	strb	r3, [r7, #15]
 8003978:	e015      	b.n	80039a6 <LTC681x_init_cfg+0x3e>
	{
		for (int j =0; j<6; j++)
 800397a:	2300      	movs	r3, #0
 800397c:	60bb      	str	r3, [r7, #8]
 800397e:	e00c      	b.n	800399a <LTC681x_init_cfg+0x32>
		{
		  ic[current_ic].config.tx_data[j] = 0;
 8003980:	7bfb      	ldrb	r3, [r7, #15]
 8003982:	22e8      	movs	r2, #232	; 0xe8
 8003984:	fb02 f303 	mul.w	r3, r2, r3
 8003988:	683a      	ldr	r2, [r7, #0]
 800398a:	441a      	add	r2, r3
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	4413      	add	r3, r2
 8003990:	2200      	movs	r2, #0
 8003992:	701a      	strb	r2, [r3, #0]
		for (int j =0; j<6; j++)
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	3301      	adds	r3, #1
 8003998:	60bb      	str	r3, [r7, #8]
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	2b05      	cmp	r3, #5
 800399e:	ddef      	ble.n	8003980 <LTC681x_init_cfg+0x18>
	for (uint8_t current_ic = 0; current_ic<total_ic;current_ic++)
 80039a0:	7bfb      	ldrb	r3, [r7, #15]
 80039a2:	3301      	adds	r3, #1
 80039a4:	73fb      	strb	r3, [r7, #15]
 80039a6:	7bfa      	ldrb	r2, [r7, #15]
 80039a8:	79fb      	ldrb	r3, [r7, #7]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d3e5      	bcc.n	800397a <LTC681x_init_cfg+0x12>
		}
	}
}
 80039ae:	bf00      	nop
 80039b0:	bf00      	nop
 80039b2:	3714      	adds	r7, #20
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr

080039bc <LTC681x_set_cfgr>:
					 bool dcc[12], // The DCC bits
					 bool dcto[4], // The Dcto bits
					 uint16_t uv, // The UV value
					 uint16_t  ov // The OV value
					 )
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b082      	sub	sp, #8
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6039      	str	r1, [r7, #0]
 80039c4:	4611      	mov	r1, r2
 80039c6:	461a      	mov	r2, r3
 80039c8:	4603      	mov	r3, r0
 80039ca:	71fb      	strb	r3, [r7, #7]
 80039cc:	460b      	mov	r3, r1
 80039ce:	71bb      	strb	r3, [r7, #6]
 80039d0:	4613      	mov	r3, r2
 80039d2:	717b      	strb	r3, [r7, #5]
	LTC681x_set_cfgr_refon(nIC,ic,refon);
 80039d4:	79ba      	ldrb	r2, [r7, #6]
 80039d6:	79fb      	ldrb	r3, [r7, #7]
 80039d8:	6839      	ldr	r1, [r7, #0]
 80039da:	4618      	mov	r0, r3
 80039dc:	f000 f828 	bl	8003a30 <LTC681x_set_cfgr_refon>
	LTC681x_set_cfgr_adcopt(nIC,ic,adcopt);
 80039e0:	797a      	ldrb	r2, [r7, #5]
 80039e2:	79fb      	ldrb	r3, [r7, #7]
 80039e4:	6839      	ldr	r1, [r7, #0]
 80039e6:	4618      	mov	r0, r3
 80039e8:	f000 f856 	bl	8003a98 <LTC681x_set_cfgr_adcopt>
	LTC681x_set_cfgr_gpio(nIC,ic,gpio);
 80039ec:	79fb      	ldrb	r3, [r7, #7]
 80039ee:	693a      	ldr	r2, [r7, #16]
 80039f0:	6839      	ldr	r1, [r7, #0]
 80039f2:	4618      	mov	r0, r3
 80039f4:	f000 f884 	bl	8003b00 <LTC681x_set_cfgr_gpio>
	LTC681x_set_cfgr_dis(nIC,ic,dcc);
 80039f8:	79fb      	ldrb	r3, [r7, #7]
 80039fa:	697a      	ldr	r2, [r7, #20]
 80039fc:	6839      	ldr	r1, [r7, #0]
 80039fe:	4618      	mov	r0, r3
 8003a00:	f000 f8ce 	bl	8003ba0 <LTC681x_set_cfgr_dis>
	LTC681x_set_cfgr_dcto(nIC,ic,dcto);
 8003a04:	79fb      	ldrb	r3, [r7, #7]
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	6839      	ldr	r1, [r7, #0]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f000 f957 	bl	8003cbe <LTC681x_set_cfgr_dcto>
	LTC681x_set_cfgr_uv(nIC, ic, uv);
 8003a10:	8bba      	ldrh	r2, [r7, #28]
 8003a12:	79fb      	ldrb	r3, [r7, #7]
 8003a14:	6839      	ldr	r1, [r7, #0]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 f9a1 	bl	8003d5e <LTC681x_set_cfgr_uv>
	LTC681x_set_cfgr_ov(nIC, ic, ov);
 8003a1c:	8c3a      	ldrh	r2, [r7, #32]
 8003a1e:	79fb      	ldrb	r3, [r7, #7]
 8003a20:	6839      	ldr	r1, [r7, #0]
 8003a22:	4618      	mov	r0, r3
 8003a24:	f000 f9e1 	bl	8003dea <LTC681x_set_cfgr_ov>
}
 8003a28:	bf00      	nop
 8003a2a:	3708      	adds	r7, #8
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <LTC681x_set_cfgr_refon>:

/* Helper function to set the REFON bit */
void LTC681x_set_cfgr_refon(uint8_t nIC, cell_asic *ic, bool refon)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	4603      	mov	r3, r0
 8003a38:	6039      	str	r1, [r7, #0]
 8003a3a:	71fb      	strb	r3, [r7, #7]
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	71bb      	strb	r3, [r7, #6]
	if (refon) ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]|0x04;
 8003a40:	79bb      	ldrb	r3, [r7, #6]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d011      	beq.n	8003a6a <LTC681x_set_cfgr_refon+0x3a>
 8003a46:	79fb      	ldrb	r3, [r7, #7]
 8003a48:	22e8      	movs	r2, #232	; 0xe8
 8003a4a:	fb02 f303 	mul.w	r3, r2, r3
 8003a4e:	683a      	ldr	r2, [r7, #0]
 8003a50:	4413      	add	r3, r2
 8003a52:	781a      	ldrb	r2, [r3, #0]
 8003a54:	79fb      	ldrb	r3, [r7, #7]
 8003a56:	21e8      	movs	r1, #232	; 0xe8
 8003a58:	fb01 f303 	mul.w	r3, r1, r3
 8003a5c:	6839      	ldr	r1, [r7, #0]
 8003a5e:	440b      	add	r3, r1
 8003a60:	f042 0204 	orr.w	r2, r2, #4
 8003a64:	b2d2      	uxtb	r2, r2
 8003a66:	701a      	strb	r2, [r3, #0]
	else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&0xFB;
}
 8003a68:	e010      	b.n	8003a8c <LTC681x_set_cfgr_refon+0x5c>
	else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&0xFB;
 8003a6a:	79fb      	ldrb	r3, [r7, #7]
 8003a6c:	22e8      	movs	r2, #232	; 0xe8
 8003a6e:	fb02 f303 	mul.w	r3, r2, r3
 8003a72:	683a      	ldr	r2, [r7, #0]
 8003a74:	4413      	add	r3, r2
 8003a76:	781a      	ldrb	r2, [r3, #0]
 8003a78:	79fb      	ldrb	r3, [r7, #7]
 8003a7a:	21e8      	movs	r1, #232	; 0xe8
 8003a7c:	fb01 f303 	mul.w	r3, r1, r3
 8003a80:	6839      	ldr	r1, [r7, #0]
 8003a82:	440b      	add	r3, r1
 8003a84:	f022 0204 	bic.w	r2, r2, #4
 8003a88:	b2d2      	uxtb	r2, r2
 8003a8a:	701a      	strb	r2, [r3, #0]
}
 8003a8c:	bf00      	nop
 8003a8e:	370c      	adds	r7, #12
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr

08003a98 <LTC681x_set_cfgr_adcopt>:

/* Helper function to set the ADCOPT bit */
void LTC681x_set_cfgr_adcopt(uint8_t nIC, cell_asic *ic, bool adcopt)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	6039      	str	r1, [r7, #0]
 8003aa2:	71fb      	strb	r3, [r7, #7]
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	71bb      	strb	r3, [r7, #6]
	if (adcopt) ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]|0x01;
 8003aa8:	79bb      	ldrb	r3, [r7, #6]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d011      	beq.n	8003ad2 <LTC681x_set_cfgr_adcopt+0x3a>
 8003aae:	79fb      	ldrb	r3, [r7, #7]
 8003ab0:	22e8      	movs	r2, #232	; 0xe8
 8003ab2:	fb02 f303 	mul.w	r3, r2, r3
 8003ab6:	683a      	ldr	r2, [r7, #0]
 8003ab8:	4413      	add	r3, r2
 8003aba:	781a      	ldrb	r2, [r3, #0]
 8003abc:	79fb      	ldrb	r3, [r7, #7]
 8003abe:	21e8      	movs	r1, #232	; 0xe8
 8003ac0:	fb01 f303 	mul.w	r3, r1, r3
 8003ac4:	6839      	ldr	r1, [r7, #0]
 8003ac6:	440b      	add	r3, r1
 8003ac8:	f042 0201 	orr.w	r2, r2, #1
 8003acc:	b2d2      	uxtb	r2, r2
 8003ace:	701a      	strb	r2, [r3, #0]
	else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&0xFE;
}
 8003ad0:	e010      	b.n	8003af4 <LTC681x_set_cfgr_adcopt+0x5c>
	else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&0xFE;
 8003ad2:	79fb      	ldrb	r3, [r7, #7]
 8003ad4:	22e8      	movs	r2, #232	; 0xe8
 8003ad6:	fb02 f303 	mul.w	r3, r2, r3
 8003ada:	683a      	ldr	r2, [r7, #0]
 8003adc:	4413      	add	r3, r2
 8003ade:	781a      	ldrb	r2, [r3, #0]
 8003ae0:	79fb      	ldrb	r3, [r7, #7]
 8003ae2:	21e8      	movs	r1, #232	; 0xe8
 8003ae4:	fb01 f303 	mul.w	r3, r1, r3
 8003ae8:	6839      	ldr	r1, [r7, #0]
 8003aea:	440b      	add	r3, r1
 8003aec:	f022 0201 	bic.w	r2, r2, #1
 8003af0:	b2d2      	uxtb	r2, r2
 8003af2:	701a      	strb	r2, [r3, #0]
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <LTC681x_set_cfgr_gpio>:

/* Helper function to set GPIO bits */
void LTC681x_set_cfgr_gpio(uint8_t nIC, cell_asic *ic,bool gpio[5])
{
 8003b00:	b480      	push	{r7}
 8003b02:	b087      	sub	sp, #28
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	4603      	mov	r3, r0
 8003b08:	60b9      	str	r1, [r7, #8]
 8003b0a:	607a      	str	r2, [r7, #4]
 8003b0c:	73fb      	strb	r3, [r7, #15]
	for (int i =0; i<5; i++)
 8003b0e:	2300      	movs	r3, #0
 8003b10:	617b      	str	r3, [r7, #20]
 8003b12:	e03b      	b.n	8003b8c <LTC681x_set_cfgr_gpio+0x8c>
	{
		if (gpio[i])ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]|(0x01<<(i+3));
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	4413      	add	r3, r2
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d018      	beq.n	8003b52 <LTC681x_set_cfgr_gpio+0x52>
 8003b20:	7bfb      	ldrb	r3, [r7, #15]
 8003b22:	22e8      	movs	r2, #232	; 0xe8
 8003b24:	fb02 f303 	mul.w	r3, r2, r3
 8003b28:	68ba      	ldr	r2, [r7, #8]
 8003b2a:	4413      	add	r3, r2
 8003b2c:	781b      	ldrb	r3, [r3, #0]
 8003b2e:	b25a      	sxtb	r2, r3
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	3303      	adds	r3, #3
 8003b34:	2101      	movs	r1, #1
 8003b36:	fa01 f303 	lsl.w	r3, r1, r3
 8003b3a:	b25b      	sxtb	r3, r3
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	b259      	sxtb	r1, r3
 8003b40:	7bfb      	ldrb	r3, [r7, #15]
 8003b42:	22e8      	movs	r2, #232	; 0xe8
 8003b44:	fb02 f303 	mul.w	r3, r2, r3
 8003b48:	68ba      	ldr	r2, [r7, #8]
 8003b4a:	4413      	add	r3, r2
 8003b4c:	b2ca      	uxtb	r2, r1
 8003b4e:	701a      	strb	r2, [r3, #0]
 8003b50:	e019      	b.n	8003b86 <LTC681x_set_cfgr_gpio+0x86>
		else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&(~(0x01<<(i+3)));
 8003b52:	7bfb      	ldrb	r3, [r7, #15]
 8003b54:	22e8      	movs	r2, #232	; 0xe8
 8003b56:	fb02 f303 	mul.w	r3, r2, r3
 8003b5a:	68ba      	ldr	r2, [r7, #8]
 8003b5c:	4413      	add	r3, r2
 8003b5e:	781b      	ldrb	r3, [r3, #0]
 8003b60:	b25a      	sxtb	r2, r3
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	3303      	adds	r3, #3
 8003b66:	2101      	movs	r1, #1
 8003b68:	fa01 f303 	lsl.w	r3, r1, r3
 8003b6c:	b25b      	sxtb	r3, r3
 8003b6e:	43db      	mvns	r3, r3
 8003b70:	b25b      	sxtb	r3, r3
 8003b72:	4013      	ands	r3, r2
 8003b74:	b259      	sxtb	r1, r3
 8003b76:	7bfb      	ldrb	r3, [r7, #15]
 8003b78:	22e8      	movs	r2, #232	; 0xe8
 8003b7a:	fb02 f303 	mul.w	r3, r2, r3
 8003b7e:	68ba      	ldr	r2, [r7, #8]
 8003b80:	4413      	add	r3, r2
 8003b82:	b2ca      	uxtb	r2, r1
 8003b84:	701a      	strb	r2, [r3, #0]
	for (int i =0; i<5; i++)
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	3301      	adds	r3, #1
 8003b8a:	617b      	str	r3, [r7, #20]
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	2b04      	cmp	r3, #4
 8003b90:	ddc0      	ble.n	8003b14 <LTC681x_set_cfgr_gpio+0x14>
	}
}
 8003b92:	bf00      	nop
 8003b94:	bf00      	nop
 8003b96:	371c      	adds	r7, #28
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr

08003ba0 <LTC681x_set_cfgr_dis>:

/* Helper function to control discharge */
void LTC681x_set_cfgr_dis(uint8_t nIC, cell_asic *ic,bool dcc[12])
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b087      	sub	sp, #28
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	607a      	str	r2, [r7, #4]
 8003bac:	73fb      	strb	r3, [r7, #15]
	for (int i =0; i<8; i++)
 8003bae:	2300      	movs	r3, #0
 8003bb0:	617b      	str	r3, [r7, #20]
 8003bb2:	e039      	b.n	8003c28 <LTC681x_set_cfgr_dis+0x88>
	{
		if (dcc[i])ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]|(0x01<<i);
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	4413      	add	r3, r2
 8003bba:	781b      	ldrb	r3, [r3, #0]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d017      	beq.n	8003bf0 <LTC681x_set_cfgr_dis+0x50>
 8003bc0:	7bfb      	ldrb	r3, [r7, #15]
 8003bc2:	22e8      	movs	r2, #232	; 0xe8
 8003bc4:	fb02 f303 	mul.w	r3, r2, r3
 8003bc8:	68ba      	ldr	r2, [r7, #8]
 8003bca:	4413      	add	r3, r2
 8003bcc:	791b      	ldrb	r3, [r3, #4]
 8003bce:	b25a      	sxtb	r2, r3
 8003bd0:	2101      	movs	r1, #1
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8003bd8:	b25b      	sxtb	r3, r3
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	b259      	sxtb	r1, r3
 8003bde:	7bfb      	ldrb	r3, [r7, #15]
 8003be0:	22e8      	movs	r2, #232	; 0xe8
 8003be2:	fb02 f303 	mul.w	r3, r2, r3
 8003be6:	68ba      	ldr	r2, [r7, #8]
 8003be8:	4413      	add	r3, r2
 8003bea:	b2ca      	uxtb	r2, r1
 8003bec:	711a      	strb	r2, [r3, #4]
 8003bee:	e018      	b.n	8003c22 <LTC681x_set_cfgr_dis+0x82>
		else ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]& (~(0x01<<i));
 8003bf0:	7bfb      	ldrb	r3, [r7, #15]
 8003bf2:	22e8      	movs	r2, #232	; 0xe8
 8003bf4:	fb02 f303 	mul.w	r3, r2, r3
 8003bf8:	68ba      	ldr	r2, [r7, #8]
 8003bfa:	4413      	add	r3, r2
 8003bfc:	791b      	ldrb	r3, [r3, #4]
 8003bfe:	b25a      	sxtb	r2, r3
 8003c00:	2101      	movs	r1, #1
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	fa01 f303 	lsl.w	r3, r1, r3
 8003c08:	b25b      	sxtb	r3, r3
 8003c0a:	43db      	mvns	r3, r3
 8003c0c:	b25b      	sxtb	r3, r3
 8003c0e:	4013      	ands	r3, r2
 8003c10:	b259      	sxtb	r1, r3
 8003c12:	7bfb      	ldrb	r3, [r7, #15]
 8003c14:	22e8      	movs	r2, #232	; 0xe8
 8003c16:	fb02 f303 	mul.w	r3, r2, r3
 8003c1a:	68ba      	ldr	r2, [r7, #8]
 8003c1c:	4413      	add	r3, r2
 8003c1e:	b2ca      	uxtb	r2, r1
 8003c20:	711a      	strb	r2, [r3, #4]
	for (int i =0; i<8; i++)
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	3301      	adds	r3, #1
 8003c26:	617b      	str	r3, [r7, #20]
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	2b07      	cmp	r3, #7
 8003c2c:	ddc2      	ble.n	8003bb4 <LTC681x_set_cfgr_dis+0x14>
	}
	for (int i =0; i<4; i++)
 8003c2e:	2300      	movs	r3, #0
 8003c30:	613b      	str	r3, [r7, #16]
 8003c32:	e03a      	b.n	8003caa <LTC681x_set_cfgr_dis+0x10a>
	{
		if (dcc[i+8])ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]|(0x01<<i);
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	3308      	adds	r3, #8
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	4413      	add	r3, r2
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d017      	beq.n	8003c72 <LTC681x_set_cfgr_dis+0xd2>
 8003c42:	7bfb      	ldrb	r3, [r7, #15]
 8003c44:	22e8      	movs	r2, #232	; 0xe8
 8003c46:	fb02 f303 	mul.w	r3, r2, r3
 8003c4a:	68ba      	ldr	r2, [r7, #8]
 8003c4c:	4413      	add	r3, r2
 8003c4e:	795b      	ldrb	r3, [r3, #5]
 8003c50:	b25a      	sxtb	r2, r3
 8003c52:	2101      	movs	r1, #1
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	fa01 f303 	lsl.w	r3, r1, r3
 8003c5a:	b25b      	sxtb	r3, r3
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	b259      	sxtb	r1, r3
 8003c60:	7bfb      	ldrb	r3, [r7, #15]
 8003c62:	22e8      	movs	r2, #232	; 0xe8
 8003c64:	fb02 f303 	mul.w	r3, r2, r3
 8003c68:	68ba      	ldr	r2, [r7, #8]
 8003c6a:	4413      	add	r3, r2
 8003c6c:	b2ca      	uxtb	r2, r1
 8003c6e:	715a      	strb	r2, [r3, #5]
 8003c70:	e018      	b.n	8003ca4 <LTC681x_set_cfgr_dis+0x104>
		else ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]&(~(0x01<<i));
 8003c72:	7bfb      	ldrb	r3, [r7, #15]
 8003c74:	22e8      	movs	r2, #232	; 0xe8
 8003c76:	fb02 f303 	mul.w	r3, r2, r3
 8003c7a:	68ba      	ldr	r2, [r7, #8]
 8003c7c:	4413      	add	r3, r2
 8003c7e:	795b      	ldrb	r3, [r3, #5]
 8003c80:	b25a      	sxtb	r2, r3
 8003c82:	2101      	movs	r1, #1
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	fa01 f303 	lsl.w	r3, r1, r3
 8003c8a:	b25b      	sxtb	r3, r3
 8003c8c:	43db      	mvns	r3, r3
 8003c8e:	b25b      	sxtb	r3, r3
 8003c90:	4013      	ands	r3, r2
 8003c92:	b259      	sxtb	r1, r3
 8003c94:	7bfb      	ldrb	r3, [r7, #15]
 8003c96:	22e8      	movs	r2, #232	; 0xe8
 8003c98:	fb02 f303 	mul.w	r3, r2, r3
 8003c9c:	68ba      	ldr	r2, [r7, #8]
 8003c9e:	4413      	add	r3, r2
 8003ca0:	b2ca      	uxtb	r2, r1
 8003ca2:	715a      	strb	r2, [r3, #5]
	for (int i =0; i<4; i++)
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	613b      	str	r3, [r7, #16]
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	2b03      	cmp	r3, #3
 8003cae:	ddc1      	ble.n	8003c34 <LTC681x_set_cfgr_dis+0x94>
	}
}
 8003cb0:	bf00      	nop
 8003cb2:	bf00      	nop
 8003cb4:	371c      	adds	r7, #28
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr

08003cbe <LTC681x_set_cfgr_dcto>:

/* Helper function to control discharge time value */
void LTC681x_set_cfgr_dcto(uint8_t nIC, cell_asic *ic,bool dcto[4])
{
 8003cbe:	b480      	push	{r7}
 8003cc0:	b087      	sub	sp, #28
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	60b9      	str	r1, [r7, #8]
 8003cc8:	607a      	str	r2, [r7, #4]
 8003cca:	73fb      	strb	r3, [r7, #15]
	for(int i =0;i<4;i++)
 8003ccc:	2300      	movs	r3, #0
 8003cce:	617b      	str	r3, [r7, #20]
 8003cd0:	e03b      	b.n	8003d4a <LTC681x_set_cfgr_dcto+0x8c>
	{
		if(dcto[i])ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]|(0x01<<(i+4));
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d018      	beq.n	8003d10 <LTC681x_set_cfgr_dcto+0x52>
 8003cde:	7bfb      	ldrb	r3, [r7, #15]
 8003ce0:	22e8      	movs	r2, #232	; 0xe8
 8003ce2:	fb02 f303 	mul.w	r3, r2, r3
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	4413      	add	r3, r2
 8003cea:	795b      	ldrb	r3, [r3, #5]
 8003cec:	b25a      	sxtb	r2, r3
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	3304      	adds	r3, #4
 8003cf2:	2101      	movs	r1, #1
 8003cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8003cf8:	b25b      	sxtb	r3, r3
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	b259      	sxtb	r1, r3
 8003cfe:	7bfb      	ldrb	r3, [r7, #15]
 8003d00:	22e8      	movs	r2, #232	; 0xe8
 8003d02:	fb02 f303 	mul.w	r3, r2, r3
 8003d06:	68ba      	ldr	r2, [r7, #8]
 8003d08:	4413      	add	r3, r2
 8003d0a:	b2ca      	uxtb	r2, r1
 8003d0c:	715a      	strb	r2, [r3, #5]
 8003d0e:	e019      	b.n	8003d44 <LTC681x_set_cfgr_dcto+0x86>
		else ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]&(~(0x01<<(i+4)));
 8003d10:	7bfb      	ldrb	r3, [r7, #15]
 8003d12:	22e8      	movs	r2, #232	; 0xe8
 8003d14:	fb02 f303 	mul.w	r3, r2, r3
 8003d18:	68ba      	ldr	r2, [r7, #8]
 8003d1a:	4413      	add	r3, r2
 8003d1c:	795b      	ldrb	r3, [r3, #5]
 8003d1e:	b25a      	sxtb	r2, r3
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	3304      	adds	r3, #4
 8003d24:	2101      	movs	r1, #1
 8003d26:	fa01 f303 	lsl.w	r3, r1, r3
 8003d2a:	b25b      	sxtb	r3, r3
 8003d2c:	43db      	mvns	r3, r3
 8003d2e:	b25b      	sxtb	r3, r3
 8003d30:	4013      	ands	r3, r2
 8003d32:	b259      	sxtb	r1, r3
 8003d34:	7bfb      	ldrb	r3, [r7, #15]
 8003d36:	22e8      	movs	r2, #232	; 0xe8
 8003d38:	fb02 f303 	mul.w	r3, r2, r3
 8003d3c:	68ba      	ldr	r2, [r7, #8]
 8003d3e:	4413      	add	r3, r2
 8003d40:	b2ca      	uxtb	r2, r1
 8003d42:	715a      	strb	r2, [r3, #5]
	for(int i =0;i<4;i++)
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	3301      	adds	r3, #1
 8003d48:	617b      	str	r3, [r7, #20]
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	2b03      	cmp	r3, #3
 8003d4e:	ddc0      	ble.n	8003cd2 <LTC681x_set_cfgr_dcto+0x14>
	}
}
 8003d50:	bf00      	nop
 8003d52:	bf00      	nop
 8003d54:	371c      	adds	r7, #28
 8003d56:	46bd      	mov	sp, r7
 8003d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5c:	4770      	bx	lr

08003d5e <LTC681x_set_cfgr_uv>:

/* Helper Function to set UV value in CFG register */
void LTC681x_set_cfgr_uv(uint8_t nIC, cell_asic *ic,uint16_t uv)
{
 8003d5e:	b480      	push	{r7}
 8003d60:	b085      	sub	sp, #20
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	4603      	mov	r3, r0
 8003d66:	6039      	str	r1, [r7, #0]
 8003d68:	71fb      	strb	r3, [r7, #7]
 8003d6a:	4613      	mov	r3, r2
 8003d6c:	80bb      	strh	r3, [r7, #4]
	uint16_t tmp = (uv/16)-1;
 8003d6e:	88bb      	ldrh	r3, [r7, #4]
 8003d70:	091b      	lsrs	r3, r3, #4
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	3b01      	subs	r3, #1
 8003d76:	81fb      	strh	r3, [r7, #14]
	ic[nIC].config.tx_data[1] = 0x00FF & tmp;
 8003d78:	79fb      	ldrb	r3, [r7, #7]
 8003d7a:	22e8      	movs	r2, #232	; 0xe8
 8003d7c:	fb02 f303 	mul.w	r3, r2, r3
 8003d80:	683a      	ldr	r2, [r7, #0]
 8003d82:	4413      	add	r3, r2
 8003d84:	89fa      	ldrh	r2, [r7, #14]
 8003d86:	b2d2      	uxtb	r2, r2
 8003d88:	705a      	strb	r2, [r3, #1]
	ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]&0xF0;
 8003d8a:	79fb      	ldrb	r3, [r7, #7]
 8003d8c:	22e8      	movs	r2, #232	; 0xe8
 8003d8e:	fb02 f303 	mul.w	r3, r2, r3
 8003d92:	683a      	ldr	r2, [r7, #0]
 8003d94:	4413      	add	r3, r2
 8003d96:	789a      	ldrb	r2, [r3, #2]
 8003d98:	79fb      	ldrb	r3, [r7, #7]
 8003d9a:	21e8      	movs	r1, #232	; 0xe8
 8003d9c:	fb01 f303 	mul.w	r3, r1, r3
 8003da0:	6839      	ldr	r1, [r7, #0]
 8003da2:	440b      	add	r3, r1
 8003da4:	f022 020f 	bic.w	r2, r2, #15
 8003da8:	b2d2      	uxtb	r2, r2
 8003daa:	709a      	strb	r2, [r3, #2]
	ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]|((0x0F00 & tmp)>>8);
 8003dac:	79fb      	ldrb	r3, [r7, #7]
 8003dae:	22e8      	movs	r2, #232	; 0xe8
 8003db0:	fb02 f303 	mul.w	r3, r2, r3
 8003db4:	683a      	ldr	r2, [r7, #0]
 8003db6:	4413      	add	r3, r2
 8003db8:	789b      	ldrb	r3, [r3, #2]
 8003dba:	b25a      	sxtb	r2, r3
 8003dbc:	89fb      	ldrh	r3, [r7, #14]
 8003dbe:	0a1b      	lsrs	r3, r3, #8
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	b25b      	sxtb	r3, r3
 8003dc4:	f003 030f 	and.w	r3, r3, #15
 8003dc8:	b25b      	sxtb	r3, r3
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	b259      	sxtb	r1, r3
 8003dce:	79fb      	ldrb	r3, [r7, #7]
 8003dd0:	22e8      	movs	r2, #232	; 0xe8
 8003dd2:	fb02 f303 	mul.w	r3, r2, r3
 8003dd6:	683a      	ldr	r2, [r7, #0]
 8003dd8:	4413      	add	r3, r2
 8003dda:	b2ca      	uxtb	r2, r1
 8003ddc:	709a      	strb	r2, [r3, #2]
}
 8003dde:	bf00      	nop
 8003de0:	3714      	adds	r7, #20
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr

08003dea <LTC681x_set_cfgr_ov>:

/* Helper function to set OV value in CFG register */
void LTC681x_set_cfgr_ov(uint8_t nIC, cell_asic *ic,uint16_t ov)
{
 8003dea:	b480      	push	{r7}
 8003dec:	b085      	sub	sp, #20
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	4603      	mov	r3, r0
 8003df2:	6039      	str	r1, [r7, #0]
 8003df4:	71fb      	strb	r3, [r7, #7]
 8003df6:	4613      	mov	r3, r2
 8003df8:	80bb      	strh	r3, [r7, #4]
	uint16_t tmp = (ov/16);
 8003dfa:	88bb      	ldrh	r3, [r7, #4]
 8003dfc:	091b      	lsrs	r3, r3, #4
 8003dfe:	81fb      	strh	r3, [r7, #14]
	ic[nIC].config.tx_data[3] = 0x00FF & (tmp>>4);
 8003e00:	89fb      	ldrh	r3, [r7, #14]
 8003e02:	091b      	lsrs	r3, r3, #4
 8003e04:	b299      	uxth	r1, r3
 8003e06:	79fb      	ldrb	r3, [r7, #7]
 8003e08:	22e8      	movs	r2, #232	; 0xe8
 8003e0a:	fb02 f303 	mul.w	r3, r2, r3
 8003e0e:	683a      	ldr	r2, [r7, #0]
 8003e10:	4413      	add	r3, r2
 8003e12:	b2ca      	uxtb	r2, r1
 8003e14:	70da      	strb	r2, [r3, #3]
	ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]&0x0F;
 8003e16:	79fb      	ldrb	r3, [r7, #7]
 8003e18:	22e8      	movs	r2, #232	; 0xe8
 8003e1a:	fb02 f303 	mul.w	r3, r2, r3
 8003e1e:	683a      	ldr	r2, [r7, #0]
 8003e20:	4413      	add	r3, r2
 8003e22:	789a      	ldrb	r2, [r3, #2]
 8003e24:	79fb      	ldrb	r3, [r7, #7]
 8003e26:	21e8      	movs	r1, #232	; 0xe8
 8003e28:	fb01 f303 	mul.w	r3, r1, r3
 8003e2c:	6839      	ldr	r1, [r7, #0]
 8003e2e:	440b      	add	r3, r1
 8003e30:	f002 020f 	and.w	r2, r2, #15
 8003e34:	b2d2      	uxtb	r2, r2
 8003e36:	709a      	strb	r2, [r3, #2]
	ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]|((0x000F & tmp)<<4);
 8003e38:	79fb      	ldrb	r3, [r7, #7]
 8003e3a:	22e8      	movs	r2, #232	; 0xe8
 8003e3c:	fb02 f303 	mul.w	r3, r2, r3
 8003e40:	683a      	ldr	r2, [r7, #0]
 8003e42:	4413      	add	r3, r2
 8003e44:	789b      	ldrb	r3, [r3, #2]
 8003e46:	b25a      	sxtb	r2, r3
 8003e48:	89fb      	ldrh	r3, [r7, #14]
 8003e4a:	011b      	lsls	r3, r3, #4
 8003e4c:	b25b      	sxtb	r3, r3
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	b259      	sxtb	r1, r3
 8003e52:	79fb      	ldrb	r3, [r7, #7]
 8003e54:	22e8      	movs	r2, #232	; 0xe8
 8003e56:	fb02 f303 	mul.w	r3, r2, r3
 8003e5a:	683a      	ldr	r2, [r7, #0]
 8003e5c:	4413      	add	r3, r2
 8003e5e:	b2ca      	uxtb	r2, r1
 8003e60:	709a      	strb	r2, [r3, #2]
}
 8003e62:	bf00      	nop
 8003e64:	3714      	adds	r7, #20
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr
	...

08003e70 <cs_low>:
#include "stm32f4xx_hal.h"

extern SPI_HandleTypeDef hspi1;

void cs_low(uint8_t pin)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	4603      	mov	r3, r0
 8003e78:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	2108      	movs	r1, #8
 8003e7e:	4803      	ldr	r0, [pc, #12]	; (8003e8c <cs_low+0x1c>)
 8003e80:	f002 fd24 	bl	80068cc <HAL_GPIO_WritePin>
}
 8003e84:	bf00      	nop
 8003e86:	3708      	adds	r7, #8
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	40020800 	.word	0x40020800

08003e90 <cs_high>:

void cs_high(uint8_t pin)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	4603      	mov	r3, r0
 8003e98:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	2108      	movs	r1, #8
 8003e9e:	4803      	ldr	r0, [pc, #12]	; (8003eac <cs_high+0x1c>)
 8003ea0:	f002 fd14 	bl	80068cc <HAL_GPIO_WritePin>
}
 8003ea4:	bf00      	nop
 8003ea6:	3708      	adds	r7, #8
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	40020800 	.word	0x40020800

08003eb0 <delay_u>:

void delay_u(uint16_t micro)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	80fb      	strh	r3, [r7, #6]
  HAL_Delay(1);
 8003eba:	2001      	movs	r0, #1
 8003ebc:	f001 f8d8 	bl	8005070 <HAL_Delay>
}
 8003ec0:	bf00      	nop
 8003ec2:	3708      	adds	r7, #8
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}

08003ec8 <spi_write_array>:
Writes an array of bytes out of the SPI port
*/
void spi_write_array(uint8_t len, // Option: Number of bytes to be written on the SPI port
                     uint8_t data[] //Array of bytes to be written on the SPI port
                    )
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	4603      	mov	r3, r0
 8003ed0:	6039      	str	r1, [r7, #0]
 8003ed2:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(&hspi1, data, len, 100);
 8003ed4:	79fb      	ldrb	r3, [r7, #7]
 8003ed6:	b29a      	uxth	r2, r3
 8003ed8:	2364      	movs	r3, #100	; 0x64
 8003eda:	6839      	ldr	r1, [r7, #0]
 8003edc:	4803      	ldr	r0, [pc, #12]	; (8003eec <spi_write_array+0x24>)
 8003ede:	f003 fb80 	bl	80075e2 <HAL_SPI_Transmit>
}
 8003ee2:	bf00      	nop
 8003ee4:	3708      	adds	r7, #8
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	20002978 	.word	0x20002978

08003ef0 <spi_write_read>:
void spi_write_read(uint8_t tx_Data[],//array of data to be written on SPI port
                    uint8_t tx_len, //length of the tx data arry
                    uint8_t *rx_data,//Input: array that will store the data read by the SPI port
                    uint8_t rx_len //Option: number of bytes to be read from the SPI port
                   )
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b086      	sub	sp, #24
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	607a      	str	r2, [r7, #4]
 8003efa:	461a      	mov	r2, r3
 8003efc:	460b      	mov	r3, r1
 8003efe:	72fb      	strb	r3, [r7, #11]
 8003f00:	4613      	mov	r3, r2
 8003f02:	72bb      	strb	r3, [r7, #10]
  for (uint8_t i = 0; i < tx_len; i++)
 8003f04:	2300      	movs	r3, #0
 8003f06:	75fb      	strb	r3, [r7, #23]
 8003f08:	e00a      	b.n	8003f20 <spi_write_read+0x30>
  {
    HAL_SPI_Transmit(&hspi1, &tx_Data[i], 1, 100);
 8003f0a:	7dfb      	ldrb	r3, [r7, #23]
 8003f0c:	68fa      	ldr	r2, [r7, #12]
 8003f0e:	18d1      	adds	r1, r2, r3
 8003f10:	2364      	movs	r3, #100	; 0x64
 8003f12:	2201      	movs	r2, #1
 8003f14:	4810      	ldr	r0, [pc, #64]	; (8003f58 <spi_write_read+0x68>)
 8003f16:	f003 fb64 	bl	80075e2 <HAL_SPI_Transmit>
  for (uint8_t i = 0; i < tx_len; i++)
 8003f1a:	7dfb      	ldrb	r3, [r7, #23]
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	75fb      	strb	r3, [r7, #23]
 8003f20:	7dfa      	ldrb	r2, [r7, #23]
 8003f22:	7afb      	ldrb	r3, [r7, #11]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d3f0      	bcc.n	8003f0a <spi_write_read+0x1a>
  }

  for (uint8_t i = 0; i < rx_len; i++)
 8003f28:	2300      	movs	r3, #0
 8003f2a:	75bb      	strb	r3, [r7, #22]
 8003f2c:	e00a      	b.n	8003f44 <spi_write_read+0x54>
  {
	HAL_SPI_Receive(&hspi1, &rx_data[i], 1, 100);
 8003f2e:	7dbb      	ldrb	r3, [r7, #22]
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	18d1      	adds	r1, r2, r3
 8003f34:	2364      	movs	r3, #100	; 0x64
 8003f36:	2201      	movs	r2, #1
 8003f38:	4807      	ldr	r0, [pc, #28]	; (8003f58 <spi_write_read+0x68>)
 8003f3a:	f003 fc8e 	bl	800785a <HAL_SPI_Receive>
  for (uint8_t i = 0; i < rx_len; i++)
 8003f3e:	7dbb      	ldrb	r3, [r7, #22]
 8003f40:	3301      	adds	r3, #1
 8003f42:	75bb      	strb	r3, [r7, #22]
 8003f44:	7dba      	ldrb	r2, [r7, #22]
 8003f46:	7abb      	ldrb	r3, [r7, #10]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d3f0      	bcc.n	8003f2e <spi_write_read+0x3e>
  }

}
 8003f4c:	bf00      	nop
 8003f4e:	bf00      	nop
 8003f50:	3718      	adds	r7, #24
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	20002978 	.word	0x20002978

08003f5c <spi_read_byte>:


uint8_t spi_read_byte(uint8_t tx_dat)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b084      	sub	sp, #16
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	4603      	mov	r3, r0
 8003f64:	71fb      	strb	r3, [r7, #7]
  uint8_t data;
  HAL_SPI_Receive(&hspi1, &data, 1, 100);
 8003f66:	f107 010f 	add.w	r1, r7, #15
 8003f6a:	2364      	movs	r3, #100	; 0x64
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	4804      	ldr	r0, [pc, #16]	; (8003f80 <spi_read_byte+0x24>)
 8003f70:	f003 fc73 	bl	800785a <HAL_SPI_Receive>
  return(data);
 8003f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3710      	adds	r7, #16
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	20002978 	.word	0x20002978

08003f84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003f88:	f001 f800 	bl	8004f8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003f8c:	f000 f84a 	bl	8004024 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003f90:	f000 fba0 	bl	80046d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003f94:	f000 fb74 	bl	8004680 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8003f98:	f000 f956 	bl	8004248 <MX_CAN1_Init>
  MX_SPI1_Init();
 8003f9c:	f000 f9c0 	bl	8004320 <MX_SPI1_Init>
  MX_CAN2_Init();
 8003fa0:	f000 f988 	bl	80042b4 <MX_CAN2_Init>
  MX_TIM1_Init();
 8003fa4:	f000 f9f2 	bl	800438c <MX_TIM1_Init>
  MX_TIM2_Init();
 8003fa8:	f000 fa9c 	bl	80044e4 <MX_TIM2_Init>
  MX_TIM4_Init();
 8003fac:	f000 fb1a 	bl	80045e4 <MX_TIM4_Init>
  MX_ADC1_Init();
 8003fb0:	f000 f8a6 	bl	8004100 <MX_ADC1_Init>
  MX_ADC2_Init();
 8003fb4:	f000 f8f6 	bl	80041a4 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  FEB_BMS_Precharge_Open();
 8003fb8:	f7fd f808 	bl	8000fcc <FEB_BMS_Precharge_Open>
  FEB_BMS_Shutdown_Startup();
 8003fbc:	f7fd f81e 	bl	8000ffc <FEB_BMS_Shutdown_Startup>
  FEB_BMS_State_Validate();
 8003fc0:	f7fd f848 	bl	8001054 <FEB_BMS_State_Validate>
  FEB_LTC6811_Setup();
 8003fc4:	f7fd fc66 	bl	8001894 <FEB_LTC6811_Setup>
  FEB_CAN_Init();
 8003fc8:	f7fd f84c 	bl	8001064 <FEB_CAN_Init>
  FEB_CAN_Charger_Init();
 8003fcc:	f7fd f8a4 	bl	8001118 <FEB_CAN_Charger_Init>
  FEB_Fan_Init();
 8003fd0:	f7fd fac4 	bl	800155c <FEB_Fan_Init>
  FEB_Timer_Init();
 8003fd4:	f7fe fcec 	bl	80029b0 <FEB_Timer_Init>

  HAL_Delay(1000);
 8003fd8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003fdc:	f001 f848 	bl	8005070 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	// *********************** Reset State ***********************
	FEB_LTC6811_Clear_Voltage();
 8003fe0:	f7fe f8b4 	bl	800214c <FEB_LTC6811_Clear_Voltage>
	FEB_LTC6811_Clear_Temperature();
 8003fe4:	f7fe fc56 	bl	8002894 <FEB_LTC6811_Clear_Temperature>

	// *********************** Cell Voltage ***********************
	FEB_LTC6811_Poll_Voltage();
 8003fe8:	f7fd fcc2 	bl	8001970 <FEB_LTC6811_Poll_Voltage>
  	FEB_LTC6811_Validate_Voltage();
 8003fec:	f7fd ffbc 	bl	8001f68 <FEB_LTC6811_Validate_Voltage>
	FEB_LTC6811_UART_Transmit_Voltage();
 8003ff0:	f7fd fff8 	bl	8001fe4 <FEB_LTC6811_UART_Transmit_Voltage>

	// *********************** Cell Temperature ***********************
	FEB_LTC6811_Poll_Temperature();
 8003ff4:	f7fe f8d6 	bl	80021a4 <FEB_LTC6811_Poll_Temperature>
  	FEB_LTC6811_Validate_Temperature();
 8003ff8:	f7fe fb8c 	bl	8002714 <FEB_LTC6811_Validate_Temperature>
	FEB_LTC6811_UART_Transmit_Temperature();
 8003ffc:	f7fe fbce 	bl	800279c <FEB_LTC6811_UART_Transmit_Temperature>

	// *********************** IVT ***********************
	FEB_CAN_IVT_Process();
 8004000:	f7fd fa12 	bl	8001428 <FEB_CAN_IVT_Process>

	// *********************** Cell Balance ***********************
	FEB_LTC6811_Balance_Cells();
 8004004:	f7fd fef8 	bl	8001df8 <FEB_LTC6811_Balance_Cells>
	FEB_LTC6811_UART_Transmit_Discharge();
 8004008:	f7fd ff2a 	bl	8001e60 <FEB_LTC6811_UART_Transmit_Discharge>

	// *********************** Charger ***********************
	FEB_CAN_Charger_Process(&hcan1);
 800400c:	4804      	ldr	r0, [pc, #16]	; (8004020 <main+0x9c>)
 800400e:	f7fd f92c 	bl	800126a <FEB_CAN_Charger_Process>

	// *********************** Fan ***********************
	FEB_Fan_Process();
 8004012:	f7fd fb93 	bl	800173c <FEB_Fan_Process>

	if (FEB_CAN_CHARGER_START_CHARGE == 1) {
		HAL_Delay(1000);	// 1Hz
	} else {
		HAL_Delay(200);		// 5Hz
 8004016:	20c8      	movs	r0, #200	; 0xc8
 8004018:	f001 f82a 	bl	8005070 <HAL_Delay>
	FEB_LTC6811_Clear_Voltage();
 800401c:	e7e0      	b.n	8003fe0 <main+0x5c>
 800401e:	bf00      	nop
 8004020:	20002928 	.word	0x20002928

08004024 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b094      	sub	sp, #80	; 0x50
 8004028:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800402a:	f107 031c 	add.w	r3, r7, #28
 800402e:	2234      	movs	r2, #52	; 0x34
 8004030:	2100      	movs	r1, #0
 8004032:	4618      	mov	r0, r3
 8004034:	f005 fb32 	bl	800969c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004038:	f107 0308 	add.w	r3, r7, #8
 800403c:	2200      	movs	r2, #0
 800403e:	601a      	str	r2, [r3, #0]
 8004040:	605a      	str	r2, [r3, #4]
 8004042:	609a      	str	r2, [r3, #8]
 8004044:	60da      	str	r2, [r3, #12]
 8004046:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004048:	2300      	movs	r3, #0
 800404a:	607b      	str	r3, [r7, #4]
 800404c:	4b2a      	ldr	r3, [pc, #168]	; (80040f8 <SystemClock_Config+0xd4>)
 800404e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004050:	4a29      	ldr	r2, [pc, #164]	; (80040f8 <SystemClock_Config+0xd4>)
 8004052:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004056:	6413      	str	r3, [r2, #64]	; 0x40
 8004058:	4b27      	ldr	r3, [pc, #156]	; (80040f8 <SystemClock_Config+0xd4>)
 800405a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004060:	607b      	str	r3, [r7, #4]
 8004062:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8004064:	2300      	movs	r3, #0
 8004066:	603b      	str	r3, [r7, #0]
 8004068:	4b24      	ldr	r3, [pc, #144]	; (80040fc <SystemClock_Config+0xd8>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004070:	4a22      	ldr	r2, [pc, #136]	; (80040fc <SystemClock_Config+0xd8>)
 8004072:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004076:	6013      	str	r3, [r2, #0]
 8004078:	4b20      	ldr	r3, [pc, #128]	; (80040fc <SystemClock_Config+0xd8>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004080:	603b      	str	r3, [r7, #0]
 8004082:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004084:	2302      	movs	r3, #2
 8004086:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004088:	2301      	movs	r3, #1
 800408a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800408c:	2310      	movs	r3, #16
 800408e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004090:	2302      	movs	r3, #2
 8004092:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004094:	2300      	movs	r3, #0
 8004096:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004098:	2308      	movs	r3, #8
 800409a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 128;
 800409c:	2380      	movs	r3, #128	; 0x80
 800409e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80040a0:	2302      	movs	r3, #2
 80040a2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80040a4:	2302      	movs	r3, #2
 80040a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80040a8:	2302      	movs	r3, #2
 80040aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80040ac:	f107 031c 	add.w	r3, r7, #28
 80040b0:	4618      	mov	r0, r3
 80040b2:	f002 ff6f 	bl	8006f94 <HAL_RCC_OscConfig>
 80040b6:	4603      	mov	r3, r0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d001      	beq.n	80040c0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80040bc:	f000 fb74 	bl	80047a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80040c0:	230f      	movs	r3, #15
 80040c2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80040c4:	2302      	movs	r3, #2
 80040c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80040c8:	2300      	movs	r3, #0
 80040ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80040cc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80040d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80040d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040d6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80040d8:	f107 0308 	add.w	r3, r7, #8
 80040dc:	2104      	movs	r1, #4
 80040de:	4618      	mov	r0, r3
 80040e0:	f002 fc0e 	bl	8006900 <HAL_RCC_ClockConfig>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d001      	beq.n	80040ee <SystemClock_Config+0xca>
  {
    Error_Handler();
 80040ea:	f000 fb5d 	bl	80047a8 <Error_Handler>
  }
}
 80040ee:	bf00      	nop
 80040f0:	3750      	adds	r7, #80	; 0x50
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	40023800 	.word	0x40023800
 80040fc:	40007000 	.word	0x40007000

08004100 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b084      	sub	sp, #16
 8004104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004106:	463b      	mov	r3, r7
 8004108:	2200      	movs	r2, #0
 800410a:	601a      	str	r2, [r3, #0]
 800410c:	605a      	str	r2, [r3, #4]
 800410e:	609a      	str	r2, [r3, #8]
 8004110:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8004112:	4b21      	ldr	r3, [pc, #132]	; (8004198 <MX_ADC1_Init+0x98>)
 8004114:	4a21      	ldr	r2, [pc, #132]	; (800419c <MX_ADC1_Init+0x9c>)
 8004116:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004118:	4b1f      	ldr	r3, [pc, #124]	; (8004198 <MX_ADC1_Init+0x98>)
 800411a:	2200      	movs	r2, #0
 800411c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800411e:	4b1e      	ldr	r3, [pc, #120]	; (8004198 <MX_ADC1_Init+0x98>)
 8004120:	2200      	movs	r2, #0
 8004122:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8004124:	4b1c      	ldr	r3, [pc, #112]	; (8004198 <MX_ADC1_Init+0x98>)
 8004126:	2200      	movs	r2, #0
 8004128:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800412a:	4b1b      	ldr	r3, [pc, #108]	; (8004198 <MX_ADC1_Init+0x98>)
 800412c:	2200      	movs	r2, #0
 800412e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004130:	4b19      	ldr	r3, [pc, #100]	; (8004198 <MX_ADC1_Init+0x98>)
 8004132:	2200      	movs	r2, #0
 8004134:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004138:	4b17      	ldr	r3, [pc, #92]	; (8004198 <MX_ADC1_Init+0x98>)
 800413a:	2200      	movs	r2, #0
 800413c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800413e:	4b16      	ldr	r3, [pc, #88]	; (8004198 <MX_ADC1_Init+0x98>)
 8004140:	4a17      	ldr	r2, [pc, #92]	; (80041a0 <MX_ADC1_Init+0xa0>)
 8004142:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004144:	4b14      	ldr	r3, [pc, #80]	; (8004198 <MX_ADC1_Init+0x98>)
 8004146:	2200      	movs	r2, #0
 8004148:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800414a:	4b13      	ldr	r3, [pc, #76]	; (8004198 <MX_ADC1_Init+0x98>)
 800414c:	2201      	movs	r2, #1
 800414e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004150:	4b11      	ldr	r3, [pc, #68]	; (8004198 <MX_ADC1_Init+0x98>)
 8004152:	2200      	movs	r2, #0
 8004154:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004158:	4b0f      	ldr	r3, [pc, #60]	; (8004198 <MX_ADC1_Init+0x98>)
 800415a:	2201      	movs	r2, #1
 800415c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800415e:	480e      	ldr	r0, [pc, #56]	; (8004198 <MX_ADC1_Init+0x98>)
 8004160:	f000 ffaa 	bl	80050b8 <HAL_ADC_Init>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d001      	beq.n	800416e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800416a:	f000 fb1d 	bl	80047a8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800416e:	2308      	movs	r3, #8
 8004170:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004172:	2301      	movs	r3, #1
 8004174:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8004176:	2300      	movs	r3, #0
 8004178:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800417a:	463b      	mov	r3, r7
 800417c:	4619      	mov	r1, r3
 800417e:	4806      	ldr	r0, [pc, #24]	; (8004198 <MX_ADC1_Init+0x98>)
 8004180:	f001 f948 	bl	8005414 <HAL_ADC_ConfigChannel>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d001      	beq.n	800418e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800418a:	f000 fb0d 	bl	80047a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800418e:	bf00      	nop
 8004190:	3710      	adds	r7, #16
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	20002898 	.word	0x20002898
 800419c:	40012000 	.word	0x40012000
 80041a0:	0f000001 	.word	0x0f000001

080041a4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b084      	sub	sp, #16
 80041a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80041aa:	463b      	mov	r3, r7
 80041ac:	2200      	movs	r2, #0
 80041ae:	601a      	str	r2, [r3, #0]
 80041b0:	605a      	str	r2, [r3, #4]
 80041b2:	609a      	str	r2, [r3, #8]
 80041b4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80041b6:	4b21      	ldr	r3, [pc, #132]	; (800423c <MX_ADC2_Init+0x98>)
 80041b8:	4a21      	ldr	r2, [pc, #132]	; (8004240 <MX_ADC2_Init+0x9c>)
 80041ba:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80041bc:	4b1f      	ldr	r3, [pc, #124]	; (800423c <MX_ADC2_Init+0x98>)
 80041be:	2200      	movs	r2, #0
 80041c0:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80041c2:	4b1e      	ldr	r3, [pc, #120]	; (800423c <MX_ADC2_Init+0x98>)
 80041c4:	2200      	movs	r2, #0
 80041c6:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80041c8:	4b1c      	ldr	r3, [pc, #112]	; (800423c <MX_ADC2_Init+0x98>)
 80041ca:	2200      	movs	r2, #0
 80041cc:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80041ce:	4b1b      	ldr	r3, [pc, #108]	; (800423c <MX_ADC2_Init+0x98>)
 80041d0:	2200      	movs	r2, #0
 80041d2:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80041d4:	4b19      	ldr	r3, [pc, #100]	; (800423c <MX_ADC2_Init+0x98>)
 80041d6:	2200      	movs	r2, #0
 80041d8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80041dc:	4b17      	ldr	r3, [pc, #92]	; (800423c <MX_ADC2_Init+0x98>)
 80041de:	2200      	movs	r2, #0
 80041e0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80041e2:	4b16      	ldr	r3, [pc, #88]	; (800423c <MX_ADC2_Init+0x98>)
 80041e4:	4a17      	ldr	r2, [pc, #92]	; (8004244 <MX_ADC2_Init+0xa0>)
 80041e6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80041e8:	4b14      	ldr	r3, [pc, #80]	; (800423c <MX_ADC2_Init+0x98>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80041ee:	4b13      	ldr	r3, [pc, #76]	; (800423c <MX_ADC2_Init+0x98>)
 80041f0:	2201      	movs	r2, #1
 80041f2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80041f4:	4b11      	ldr	r3, [pc, #68]	; (800423c <MX_ADC2_Init+0x98>)
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80041fc:	4b0f      	ldr	r3, [pc, #60]	; (800423c <MX_ADC2_Init+0x98>)
 80041fe:	2201      	movs	r2, #1
 8004200:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8004202:	480e      	ldr	r0, [pc, #56]	; (800423c <MX_ADC2_Init+0x98>)
 8004204:	f000 ff58 	bl	80050b8 <HAL_ADC_Init>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d001      	beq.n	8004212 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 800420e:	f000 facb 	bl	80047a8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8004212:	2309      	movs	r3, #9
 8004214:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004216:	2301      	movs	r3, #1
 8004218:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800421a:	2300      	movs	r3, #0
 800421c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800421e:	463b      	mov	r3, r7
 8004220:	4619      	mov	r1, r3
 8004222:	4806      	ldr	r0, [pc, #24]	; (800423c <MX_ADC2_Init+0x98>)
 8004224:	f001 f8f6 	bl	8005414 <HAL_ADC_ConfigChannel>
 8004228:	4603      	mov	r3, r0
 800422a:	2b00      	cmp	r3, #0
 800422c:	d001      	beq.n	8004232 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 800422e:	f000 fabb 	bl	80047a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8004232:	bf00      	nop
 8004234:	3710      	adds	r7, #16
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	200028e0 	.word	0x200028e0
 8004240:	40012100 	.word	0x40012100
 8004244:	0f000001 	.word	0x0f000001

08004248 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800424c:	4b17      	ldr	r3, [pc, #92]	; (80042ac <MX_CAN1_Init+0x64>)
 800424e:	4a18      	ldr	r2, [pc, #96]	; (80042b0 <MX_CAN1_Init+0x68>)
 8004250:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8004252:	4b16      	ldr	r3, [pc, #88]	; (80042ac <MX_CAN1_Init+0x64>)
 8004254:	2210      	movs	r2, #16
 8004256:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8004258:	4b14      	ldr	r3, [pc, #80]	; (80042ac <MX_CAN1_Init+0x64>)
 800425a:	2200      	movs	r2, #0
 800425c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800425e:	4b13      	ldr	r3, [pc, #76]	; (80042ac <MX_CAN1_Init+0x64>)
 8004260:	2200      	movs	r2, #0
 8004262:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8004264:	4b11      	ldr	r3, [pc, #68]	; (80042ac <MX_CAN1_Init+0x64>)
 8004266:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800426a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800426c:	4b0f      	ldr	r3, [pc, #60]	; (80042ac <MX_CAN1_Init+0x64>)
 800426e:	2200      	movs	r2, #0
 8004270:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8004272:	4b0e      	ldr	r3, [pc, #56]	; (80042ac <MX_CAN1_Init+0x64>)
 8004274:	2200      	movs	r2, #0
 8004276:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8004278:	4b0c      	ldr	r3, [pc, #48]	; (80042ac <MX_CAN1_Init+0x64>)
 800427a:	2200      	movs	r2, #0
 800427c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800427e:	4b0b      	ldr	r3, [pc, #44]	; (80042ac <MX_CAN1_Init+0x64>)
 8004280:	2200      	movs	r2, #0
 8004282:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8004284:	4b09      	ldr	r3, [pc, #36]	; (80042ac <MX_CAN1_Init+0x64>)
 8004286:	2200      	movs	r2, #0
 8004288:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800428a:	4b08      	ldr	r3, [pc, #32]	; (80042ac <MX_CAN1_Init+0x64>)
 800428c:	2200      	movs	r2, #0
 800428e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8004290:	4b06      	ldr	r3, [pc, #24]	; (80042ac <MX_CAN1_Init+0x64>)
 8004292:	2200      	movs	r2, #0
 8004294:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8004296:	4805      	ldr	r0, [pc, #20]	; (80042ac <MX_CAN1_Init+0x64>)
 8004298:	f001 faea 	bl	8005870 <HAL_CAN_Init>
 800429c:	4603      	mov	r3, r0
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d001      	beq.n	80042a6 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 80042a2:	f000 fa81 	bl	80047a8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80042a6:	bf00      	nop
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	20002928 	.word	0x20002928
 80042b0:	40006400 	.word	0x40006400

080042b4 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80042b8:	4b17      	ldr	r3, [pc, #92]	; (8004318 <MX_CAN2_Init+0x64>)
 80042ba:	4a18      	ldr	r2, [pc, #96]	; (800431c <MX_CAN2_Init+0x68>)
 80042bc:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 80042be:	4b16      	ldr	r3, [pc, #88]	; (8004318 <MX_CAN2_Init+0x64>)
 80042c0:	2210      	movs	r2, #16
 80042c2:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80042c4:	4b14      	ldr	r3, [pc, #80]	; (8004318 <MX_CAN2_Init+0x64>)
 80042c6:	2200      	movs	r2, #0
 80042c8:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80042ca:	4b13      	ldr	r3, [pc, #76]	; (8004318 <MX_CAN2_Init+0x64>)
 80042cc:	2200      	movs	r2, #0
 80042ce:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 80042d0:	4b11      	ldr	r3, [pc, #68]	; (8004318 <MX_CAN2_Init+0x64>)
 80042d2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80042d6:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 80042d8:	4b0f      	ldr	r3, [pc, #60]	; (8004318 <MX_CAN2_Init+0x64>)
 80042da:	2200      	movs	r2, #0
 80042dc:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80042de:	4b0e      	ldr	r3, [pc, #56]	; (8004318 <MX_CAN2_Init+0x64>)
 80042e0:	2200      	movs	r2, #0
 80042e2:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80042e4:	4b0c      	ldr	r3, [pc, #48]	; (8004318 <MX_CAN2_Init+0x64>)
 80042e6:	2200      	movs	r2, #0
 80042e8:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80042ea:	4b0b      	ldr	r3, [pc, #44]	; (8004318 <MX_CAN2_Init+0x64>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80042f0:	4b09      	ldr	r3, [pc, #36]	; (8004318 <MX_CAN2_Init+0x64>)
 80042f2:	2200      	movs	r2, #0
 80042f4:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80042f6:	4b08      	ldr	r3, [pc, #32]	; (8004318 <MX_CAN2_Init+0x64>)
 80042f8:	2200      	movs	r2, #0
 80042fa:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80042fc:	4b06      	ldr	r3, [pc, #24]	; (8004318 <MX_CAN2_Init+0x64>)
 80042fe:	2200      	movs	r2, #0
 8004300:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8004302:	4805      	ldr	r0, [pc, #20]	; (8004318 <MX_CAN2_Init+0x64>)
 8004304:	f001 fab4 	bl	8005870 <HAL_CAN_Init>
 8004308:	4603      	mov	r3, r0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d001      	beq.n	8004312 <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 800430e:	f000 fa4b 	bl	80047a8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8004312:	bf00      	nop
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	20002950 	.word	0x20002950
 800431c:	40006800 	.word	0x40006800

08004320 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004324:	4b17      	ldr	r3, [pc, #92]	; (8004384 <MX_SPI1_Init+0x64>)
 8004326:	4a18      	ldr	r2, [pc, #96]	; (8004388 <MX_SPI1_Init+0x68>)
 8004328:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800432a:	4b16      	ldr	r3, [pc, #88]	; (8004384 <MX_SPI1_Init+0x64>)
 800432c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004330:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004332:	4b14      	ldr	r3, [pc, #80]	; (8004384 <MX_SPI1_Init+0x64>)
 8004334:	2200      	movs	r2, #0
 8004336:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004338:	4b12      	ldr	r3, [pc, #72]	; (8004384 <MX_SPI1_Init+0x64>)
 800433a:	2200      	movs	r2, #0
 800433c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800433e:	4b11      	ldr	r3, [pc, #68]	; (8004384 <MX_SPI1_Init+0x64>)
 8004340:	2200      	movs	r2, #0
 8004342:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004344:	4b0f      	ldr	r3, [pc, #60]	; (8004384 <MX_SPI1_Init+0x64>)
 8004346:	2200      	movs	r2, #0
 8004348:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800434a:	4b0e      	ldr	r3, [pc, #56]	; (8004384 <MX_SPI1_Init+0x64>)
 800434c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004350:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004352:	4b0c      	ldr	r3, [pc, #48]	; (8004384 <MX_SPI1_Init+0x64>)
 8004354:	2228      	movs	r2, #40	; 0x28
 8004356:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004358:	4b0a      	ldr	r3, [pc, #40]	; (8004384 <MX_SPI1_Init+0x64>)
 800435a:	2200      	movs	r2, #0
 800435c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800435e:	4b09      	ldr	r3, [pc, #36]	; (8004384 <MX_SPI1_Init+0x64>)
 8004360:	2200      	movs	r2, #0
 8004362:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004364:	4b07      	ldr	r3, [pc, #28]	; (8004384 <MX_SPI1_Init+0x64>)
 8004366:	2200      	movs	r2, #0
 8004368:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800436a:	4b06      	ldr	r3, [pc, #24]	; (8004384 <MX_SPI1_Init+0x64>)
 800436c:	220a      	movs	r2, #10
 800436e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004370:	4804      	ldr	r0, [pc, #16]	; (8004384 <MX_SPI1_Init+0x64>)
 8004372:	f003 f8ad 	bl	80074d0 <HAL_SPI_Init>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d001      	beq.n	8004380 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800437c:	f000 fa14 	bl	80047a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004380:	bf00      	nop
 8004382:	bd80      	pop	{r7, pc}
 8004384:	20002978 	.word	0x20002978
 8004388:	40013000 	.word	0x40013000

0800438c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b096      	sub	sp, #88	; 0x58
 8004390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004392:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004396:	2200      	movs	r2, #0
 8004398:	601a      	str	r2, [r3, #0]
 800439a:	605a      	str	r2, [r3, #4]
 800439c:	609a      	str	r2, [r3, #8]
 800439e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80043a0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80043a4:	2200      	movs	r2, #0
 80043a6:	601a      	str	r2, [r3, #0]
 80043a8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80043aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80043ae:	2200      	movs	r2, #0
 80043b0:	601a      	str	r2, [r3, #0]
 80043b2:	605a      	str	r2, [r3, #4]
 80043b4:	609a      	str	r2, [r3, #8]
 80043b6:	60da      	str	r2, [r3, #12]
 80043b8:	611a      	str	r2, [r3, #16]
 80043ba:	615a      	str	r2, [r3, #20]
 80043bc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80043be:	1d3b      	adds	r3, r7, #4
 80043c0:	2220      	movs	r2, #32
 80043c2:	2100      	movs	r1, #0
 80043c4:	4618      	mov	r0, r3
 80043c6:	f005 f969 	bl	800969c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80043ca:	4b44      	ldr	r3, [pc, #272]	; (80044dc <MX_TIM1_Init+0x150>)
 80043cc:	4a44      	ldr	r2, [pc, #272]	; (80044e0 <MX_TIM1_Init+0x154>)
 80043ce:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80043d0:	4b42      	ldr	r3, [pc, #264]	; (80044dc <MX_TIM1_Init+0x150>)
 80043d2:	2200      	movs	r2, #0
 80043d4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80043d6:	4b41      	ldr	r3, [pc, #260]	; (80044dc <MX_TIM1_Init+0x150>)
 80043d8:	2200      	movs	r2, #0
 80043da:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255;
 80043dc:	4b3f      	ldr	r3, [pc, #252]	; (80044dc <MX_TIM1_Init+0x150>)
 80043de:	22ff      	movs	r2, #255	; 0xff
 80043e0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80043e2:	4b3e      	ldr	r3, [pc, #248]	; (80044dc <MX_TIM1_Init+0x150>)
 80043e4:	2200      	movs	r2, #0
 80043e6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80043e8:	4b3c      	ldr	r3, [pc, #240]	; (80044dc <MX_TIM1_Init+0x150>)
 80043ea:	2200      	movs	r2, #0
 80043ec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80043ee:	4b3b      	ldr	r3, [pc, #236]	; (80044dc <MX_TIM1_Init+0x150>)
 80043f0:	2200      	movs	r2, #0
 80043f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80043f4:	4839      	ldr	r0, [pc, #228]	; (80044dc <MX_TIM1_Init+0x150>)
 80043f6:	f003 fe13 	bl	8008020 <HAL_TIM_Base_Init>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d001      	beq.n	8004404 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8004400:	f000 f9d2 	bl	80047a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004404:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004408:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800440a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800440e:	4619      	mov	r1, r3
 8004410:	4832      	ldr	r0, [pc, #200]	; (80044dc <MX_TIM1_Init+0x150>)
 8004412:	f004 f8a1 	bl	8008558 <HAL_TIM_ConfigClockSource>
 8004416:	4603      	mov	r3, r0
 8004418:	2b00      	cmp	r3, #0
 800441a:	d001      	beq.n	8004420 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 800441c:	f000 f9c4 	bl	80047a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004420:	482e      	ldr	r0, [pc, #184]	; (80044dc <MX_TIM1_Init+0x150>)
 8004422:	f003 feb5 	bl	8008190 <HAL_TIM_PWM_Init>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d001      	beq.n	8004430 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800442c:	f000 f9bc 	bl	80047a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004430:	2300      	movs	r3, #0
 8004432:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004434:	2300      	movs	r3, #0
 8004436:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004438:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800443c:	4619      	mov	r1, r3
 800443e:	4827      	ldr	r0, [pc, #156]	; (80044dc <MX_TIM1_Init+0x150>)
 8004440:	f004 fc62 	bl	8008d08 <HAL_TIMEx_MasterConfigSynchronization>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d001      	beq.n	800444e <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 800444a:	f000 f9ad 	bl	80047a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800444e:	2360      	movs	r3, #96	; 0x60
 8004450:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8004452:	2300      	movs	r3, #0
 8004454:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004456:	2300      	movs	r3, #0
 8004458:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800445a:	2300      	movs	r3, #0
 800445c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800445e:	2300      	movs	r3, #0
 8004460:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004462:	2300      	movs	r3, #0
 8004464:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004466:	2300      	movs	r3, #0
 8004468:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800446a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800446e:	2200      	movs	r2, #0
 8004470:	4619      	mov	r1, r3
 8004472:	481a      	ldr	r0, [pc, #104]	; (80044dc <MX_TIM1_Init+0x150>)
 8004474:	f003 ffae 	bl	80083d4 <HAL_TIM_PWM_ConfigChannel>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800447e:	f000 f993 	bl	80047a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004482:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004486:	2204      	movs	r2, #4
 8004488:	4619      	mov	r1, r3
 800448a:	4814      	ldr	r0, [pc, #80]	; (80044dc <MX_TIM1_Init+0x150>)
 800448c:	f003 ffa2 	bl	80083d4 <HAL_TIM_PWM_ConfigChannel>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d001      	beq.n	800449a <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8004496:	f000 f987 	bl	80047a8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800449a:	2300      	movs	r3, #0
 800449c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800449e:	2300      	movs	r3, #0
 80044a0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80044a2:	2300      	movs	r3, #0
 80044a4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80044a6:	2300      	movs	r3, #0
 80044a8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80044aa:	2300      	movs	r3, #0
 80044ac:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80044ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80044b2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80044b4:	2300      	movs	r3, #0
 80044b6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80044b8:	1d3b      	adds	r3, r7, #4
 80044ba:	4619      	mov	r1, r3
 80044bc:	4807      	ldr	r0, [pc, #28]	; (80044dc <MX_TIM1_Init+0x150>)
 80044be:	f004 fc9f 	bl	8008e00 <HAL_TIMEx_ConfigBreakDeadTime>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d001      	beq.n	80044cc <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 80044c8:	f000 f96e 	bl	80047a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80044cc:	4803      	ldr	r0, [pc, #12]	; (80044dc <MX_TIM1_Init+0x150>)
 80044ce:	f000 fb63 	bl	8004b98 <HAL_TIM_MspPostInit>

}
 80044d2:	bf00      	nop
 80044d4:	3758      	adds	r7, #88	; 0x58
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	200029d0 	.word	0x200029d0
 80044e0:	40010000 	.word	0x40010000

080044e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b08e      	sub	sp, #56	; 0x38
 80044e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80044ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80044ee:	2200      	movs	r2, #0
 80044f0:	601a      	str	r2, [r3, #0]
 80044f2:	605a      	str	r2, [r3, #4]
 80044f4:	609a      	str	r2, [r3, #8]
 80044f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80044f8:	f107 0320 	add.w	r3, r7, #32
 80044fc:	2200      	movs	r2, #0
 80044fe:	601a      	str	r2, [r3, #0]
 8004500:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004502:	1d3b      	adds	r3, r7, #4
 8004504:	2200      	movs	r2, #0
 8004506:	601a      	str	r2, [r3, #0]
 8004508:	605a      	str	r2, [r3, #4]
 800450a:	609a      	str	r2, [r3, #8]
 800450c:	60da      	str	r2, [r3, #12]
 800450e:	611a      	str	r2, [r3, #16]
 8004510:	615a      	str	r2, [r3, #20]
 8004512:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004514:	4b32      	ldr	r3, [pc, #200]	; (80045e0 <MX_TIM2_Init+0xfc>)
 8004516:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800451a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800451c:	4b30      	ldr	r3, [pc, #192]	; (80045e0 <MX_TIM2_Init+0xfc>)
 800451e:	2200      	movs	r2, #0
 8004520:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004522:	4b2f      	ldr	r3, [pc, #188]	; (80045e0 <MX_TIM2_Init+0xfc>)
 8004524:	2200      	movs	r2, #0
 8004526:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8004528:	4b2d      	ldr	r3, [pc, #180]	; (80045e0 <MX_TIM2_Init+0xfc>)
 800452a:	22ff      	movs	r2, #255	; 0xff
 800452c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800452e:	4b2c      	ldr	r3, [pc, #176]	; (80045e0 <MX_TIM2_Init+0xfc>)
 8004530:	2200      	movs	r2, #0
 8004532:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004534:	4b2a      	ldr	r3, [pc, #168]	; (80045e0 <MX_TIM2_Init+0xfc>)
 8004536:	2200      	movs	r2, #0
 8004538:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800453a:	4829      	ldr	r0, [pc, #164]	; (80045e0 <MX_TIM2_Init+0xfc>)
 800453c:	f003 fd70 	bl	8008020 <HAL_TIM_Base_Init>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d001      	beq.n	800454a <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8004546:	f000 f92f 	bl	80047a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800454a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800454e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004550:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004554:	4619      	mov	r1, r3
 8004556:	4822      	ldr	r0, [pc, #136]	; (80045e0 <MX_TIM2_Init+0xfc>)
 8004558:	f003 fffe 	bl	8008558 <HAL_TIM_ConfigClockSource>
 800455c:	4603      	mov	r3, r0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d001      	beq.n	8004566 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8004562:	f000 f921 	bl	80047a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004566:	481e      	ldr	r0, [pc, #120]	; (80045e0 <MX_TIM2_Init+0xfc>)
 8004568:	f003 fe12 	bl	8008190 <HAL_TIM_PWM_Init>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d001      	beq.n	8004576 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8004572:	f000 f919 	bl	80047a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004576:	2300      	movs	r3, #0
 8004578:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800457a:	2300      	movs	r3, #0
 800457c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800457e:	f107 0320 	add.w	r3, r7, #32
 8004582:	4619      	mov	r1, r3
 8004584:	4816      	ldr	r0, [pc, #88]	; (80045e0 <MX_TIM2_Init+0xfc>)
 8004586:	f004 fbbf 	bl	8008d08 <HAL_TIMEx_MasterConfigSynchronization>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d001      	beq.n	8004594 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8004590:	f000 f90a 	bl	80047a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004594:	2360      	movs	r3, #96	; 0x60
 8004596:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004598:	2300      	movs	r3, #0
 800459a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800459c:	2300      	movs	r3, #0
 800459e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80045a0:	2300      	movs	r3, #0
 80045a2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80045a4:	1d3b      	adds	r3, r7, #4
 80045a6:	2200      	movs	r2, #0
 80045a8:	4619      	mov	r1, r3
 80045aa:	480d      	ldr	r0, [pc, #52]	; (80045e0 <MX_TIM2_Init+0xfc>)
 80045ac:	f003 ff12 	bl	80083d4 <HAL_TIM_PWM_ConfigChannel>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d001      	beq.n	80045ba <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80045b6:	f000 f8f7 	bl	80047a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80045ba:	1d3b      	adds	r3, r7, #4
 80045bc:	2204      	movs	r2, #4
 80045be:	4619      	mov	r1, r3
 80045c0:	4807      	ldr	r0, [pc, #28]	; (80045e0 <MX_TIM2_Init+0xfc>)
 80045c2:	f003 ff07 	bl	80083d4 <HAL_TIM_PWM_ConfigChannel>
 80045c6:	4603      	mov	r3, r0
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d001      	beq.n	80045d0 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 80045cc:	f000 f8ec 	bl	80047a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80045d0:	4803      	ldr	r0, [pc, #12]	; (80045e0 <MX_TIM2_Init+0xfc>)
 80045d2:	f000 fae1 	bl	8004b98 <HAL_TIM_MspPostInit>

}
 80045d6:	bf00      	nop
 80045d8:	3738      	adds	r7, #56	; 0x38
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	20002a18 	.word	0x20002a18

080045e4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b086      	sub	sp, #24
 80045e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80045ea:	f107 0308 	add.w	r3, r7, #8
 80045ee:	2200      	movs	r2, #0
 80045f0:	601a      	str	r2, [r3, #0]
 80045f2:	605a      	str	r2, [r3, #4]
 80045f4:	609a      	str	r2, [r3, #8]
 80045f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045f8:	463b      	mov	r3, r7
 80045fa:	2200      	movs	r2, #0
 80045fc:	601a      	str	r2, [r3, #0]
 80045fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004600:	4b1d      	ldr	r3, [pc, #116]	; (8004678 <MX_TIM4_Init+0x94>)
 8004602:	4a1e      	ldr	r2, [pc, #120]	; (800467c <MX_TIM4_Init+0x98>)
 8004604:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 63;
 8004606:	4b1c      	ldr	r3, [pc, #112]	; (8004678 <MX_TIM4_Init+0x94>)
 8004608:	223f      	movs	r2, #63	; 0x3f
 800460a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800460c:	4b1a      	ldr	r3, [pc, #104]	; (8004678 <MX_TIM4_Init+0x94>)
 800460e:	2200      	movs	r2, #0
 8004610:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004612:	4b19      	ldr	r3, [pc, #100]	; (8004678 <MX_TIM4_Init+0x94>)
 8004614:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004618:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800461a:	4b17      	ldr	r3, [pc, #92]	; (8004678 <MX_TIM4_Init+0x94>)
 800461c:	2200      	movs	r2, #0
 800461e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004620:	4b15      	ldr	r3, [pc, #84]	; (8004678 <MX_TIM4_Init+0x94>)
 8004622:	2200      	movs	r2, #0
 8004624:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004626:	4814      	ldr	r0, [pc, #80]	; (8004678 <MX_TIM4_Init+0x94>)
 8004628:	f003 fcfa 	bl	8008020 <HAL_TIM_Base_Init>
 800462c:	4603      	mov	r3, r0
 800462e:	2b00      	cmp	r3, #0
 8004630:	d001      	beq.n	8004636 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8004632:	f000 f8b9 	bl	80047a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004636:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800463a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800463c:	f107 0308 	add.w	r3, r7, #8
 8004640:	4619      	mov	r1, r3
 8004642:	480d      	ldr	r0, [pc, #52]	; (8004678 <MX_TIM4_Init+0x94>)
 8004644:	f003 ff88 	bl	8008558 <HAL_TIM_ConfigClockSource>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d001      	beq.n	8004652 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800464e:	f000 f8ab 	bl	80047a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004652:	2300      	movs	r3, #0
 8004654:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004656:	2300      	movs	r3, #0
 8004658:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800465a:	463b      	mov	r3, r7
 800465c:	4619      	mov	r1, r3
 800465e:	4806      	ldr	r0, [pc, #24]	; (8004678 <MX_TIM4_Init+0x94>)
 8004660:	f004 fb52 	bl	8008d08 <HAL_TIMEx_MasterConfigSynchronization>
 8004664:	4603      	mov	r3, r0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d001      	beq.n	800466e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800466a:	f000 f89d 	bl	80047a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800466e:	bf00      	nop
 8004670:	3718      	adds	r7, #24
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	20002a60 	.word	0x20002a60
 800467c:	40000800 	.word	0x40000800

08004680 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004684:	4b11      	ldr	r3, [pc, #68]	; (80046cc <MX_USART2_UART_Init+0x4c>)
 8004686:	4a12      	ldr	r2, [pc, #72]	; (80046d0 <MX_USART2_UART_Init+0x50>)
 8004688:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800468a:	4b10      	ldr	r3, [pc, #64]	; (80046cc <MX_USART2_UART_Init+0x4c>)
 800468c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004690:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004692:	4b0e      	ldr	r3, [pc, #56]	; (80046cc <MX_USART2_UART_Init+0x4c>)
 8004694:	2200      	movs	r2, #0
 8004696:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004698:	4b0c      	ldr	r3, [pc, #48]	; (80046cc <MX_USART2_UART_Init+0x4c>)
 800469a:	2200      	movs	r2, #0
 800469c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 800469e:	4b0b      	ldr	r3, [pc, #44]	; (80046cc <MX_USART2_UART_Init+0x4c>)
 80046a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80046a4:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 80046a6:	4b09      	ldr	r3, [pc, #36]	; (80046cc <MX_USART2_UART_Init+0x4c>)
 80046a8:	2208      	movs	r2, #8
 80046aa:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80046ac:	4b07      	ldr	r3, [pc, #28]	; (80046cc <MX_USART2_UART_Init+0x4c>)
 80046ae:	2200      	movs	r2, #0
 80046b0:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80046b2:	4b06      	ldr	r3, [pc, #24]	; (80046cc <MX_USART2_UART_Init+0x4c>)
 80046b4:	2200      	movs	r2, #0
 80046b6:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80046b8:	4804      	ldr	r0, [pc, #16]	; (80046cc <MX_USART2_UART_Init+0x4c>)
 80046ba:	f004 fbf3 	bl	8008ea4 <HAL_UART_Init>
 80046be:	4603      	mov	r3, r0
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d001      	beq.n	80046c8 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 80046c4:	f000 f870 	bl	80047a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80046c8:	bf00      	nop
 80046ca:	bd80      	pop	{r7, pc}
 80046cc:	20002aa8 	.word	0x20002aa8
 80046d0:	40004400 	.word	0x40004400

080046d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b088      	sub	sp, #32
 80046d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046da:	f107 030c 	add.w	r3, r7, #12
 80046de:	2200      	movs	r2, #0
 80046e0:	601a      	str	r2, [r3, #0]
 80046e2:	605a      	str	r2, [r3, #4]
 80046e4:	609a      	str	r2, [r3, #8]
 80046e6:	60da      	str	r2, [r3, #12]
 80046e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80046ea:	2300      	movs	r3, #0
 80046ec:	60bb      	str	r3, [r7, #8]
 80046ee:	4b2b      	ldr	r3, [pc, #172]	; (800479c <MX_GPIO_Init+0xc8>)
 80046f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f2:	4a2a      	ldr	r2, [pc, #168]	; (800479c <MX_GPIO_Init+0xc8>)
 80046f4:	f043 0304 	orr.w	r3, r3, #4
 80046f8:	6313      	str	r3, [r2, #48]	; 0x30
 80046fa:	4b28      	ldr	r3, [pc, #160]	; (800479c <MX_GPIO_Init+0xc8>)
 80046fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046fe:	f003 0304 	and.w	r3, r3, #4
 8004702:	60bb      	str	r3, [r7, #8]
 8004704:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004706:	2300      	movs	r3, #0
 8004708:	607b      	str	r3, [r7, #4]
 800470a:	4b24      	ldr	r3, [pc, #144]	; (800479c <MX_GPIO_Init+0xc8>)
 800470c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800470e:	4a23      	ldr	r2, [pc, #140]	; (800479c <MX_GPIO_Init+0xc8>)
 8004710:	f043 0301 	orr.w	r3, r3, #1
 8004714:	6313      	str	r3, [r2, #48]	; 0x30
 8004716:	4b21      	ldr	r3, [pc, #132]	; (800479c <MX_GPIO_Init+0xc8>)
 8004718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800471a:	f003 0301 	and.w	r3, r3, #1
 800471e:	607b      	str	r3, [r7, #4]
 8004720:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004722:	2300      	movs	r3, #0
 8004724:	603b      	str	r3, [r7, #0]
 8004726:	4b1d      	ldr	r3, [pc, #116]	; (800479c <MX_GPIO_Init+0xc8>)
 8004728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800472a:	4a1c      	ldr	r2, [pc, #112]	; (800479c <MX_GPIO_Init+0xc8>)
 800472c:	f043 0302 	orr.w	r3, r3, #2
 8004730:	6313      	str	r3, [r2, #48]	; 0x30
 8004732:	4b1a      	ldr	r3, [pc, #104]	; (800479c <MX_GPIO_Init+0xc8>)
 8004734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004736:	f003 0302 	and.w	r3, r3, #2
 800473a:	603b      	str	r3, [r7, #0]
 800473c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_9, GPIO_PIN_RESET);
 800473e:	2200      	movs	r2, #0
 8004740:	f240 210e 	movw	r1, #526	; 0x20e
 8004744:	4816      	ldr	r0, [pc, #88]	; (80047a0 <MX_GPIO_Init+0xcc>)
 8004746:	f002 f8c1 	bl	80068cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10, GPIO_PIN_RESET);
 800474a:	2200      	movs	r2, #0
 800474c:	f240 4104 	movw	r1, #1028	; 0x404
 8004750:	4814      	ldr	r0, [pc, #80]	; (80047a4 <MX_GPIO_Init+0xd0>)
 8004752:	f002 f8bb 	bl	80068cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC1 PC2 PC3 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_9;
 8004756:	f240 230e 	movw	r3, #526	; 0x20e
 800475a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800475c:	2301      	movs	r3, #1
 800475e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004760:	2300      	movs	r3, #0
 8004762:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004764:	2300      	movs	r3, #0
 8004766:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004768:	f107 030c 	add.w	r3, r7, #12
 800476c:	4619      	mov	r1, r3
 800476e:	480c      	ldr	r0, [pc, #48]	; (80047a0 <MX_GPIO_Init+0xcc>)
 8004770:	f001 ff18 	bl	80065a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 8004774:	f240 4304 	movw	r3, #1028	; 0x404
 8004778:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800477a:	2301      	movs	r3, #1
 800477c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800477e:	2300      	movs	r3, #0
 8004780:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004782:	2300      	movs	r3, #0
 8004784:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004786:	f107 030c 	add.w	r3, r7, #12
 800478a:	4619      	mov	r1, r3
 800478c:	4805      	ldr	r0, [pc, #20]	; (80047a4 <MX_GPIO_Init+0xd0>)
 800478e:	f001 ff09 	bl	80065a4 <HAL_GPIO_Init>

}
 8004792:	bf00      	nop
 8004794:	3720      	adds	r7, #32
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	40023800 	.word	0x40023800
 80047a0:	40020800 	.word	0x40020800
 80047a4:	40020400 	.word	0x40020400

080047a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80047a8:	b480      	push	{r7}
 80047aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80047ac:	b672      	cpsid	i
}
 80047ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80047b0:	e7fe      	b.n	80047b0 <Error_Handler+0x8>
	...

080047b4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047ba:	2300      	movs	r3, #0
 80047bc:	607b      	str	r3, [r7, #4]
 80047be:	4b10      	ldr	r3, [pc, #64]	; (8004800 <HAL_MspInit+0x4c>)
 80047c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047c2:	4a0f      	ldr	r2, [pc, #60]	; (8004800 <HAL_MspInit+0x4c>)
 80047c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047c8:	6453      	str	r3, [r2, #68]	; 0x44
 80047ca:	4b0d      	ldr	r3, [pc, #52]	; (8004800 <HAL_MspInit+0x4c>)
 80047cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047d2:	607b      	str	r3, [r7, #4]
 80047d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80047d6:	2300      	movs	r3, #0
 80047d8:	603b      	str	r3, [r7, #0]
 80047da:	4b09      	ldr	r3, [pc, #36]	; (8004800 <HAL_MspInit+0x4c>)
 80047dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047de:	4a08      	ldr	r2, [pc, #32]	; (8004800 <HAL_MspInit+0x4c>)
 80047e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047e4:	6413      	str	r3, [r2, #64]	; 0x40
 80047e6:	4b06      	ldr	r3, [pc, #24]	; (8004800 <HAL_MspInit+0x4c>)
 80047e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047ee:	603b      	str	r3, [r7, #0]
 80047f0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80047f2:	2007      	movs	r0, #7
 80047f4:	f001 fe94 	bl	8006520 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80047f8:	bf00      	nop
 80047fa:	3708      	adds	r7, #8
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	40023800 	.word	0x40023800

08004804 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b08c      	sub	sp, #48	; 0x30
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800480c:	f107 031c 	add.w	r3, r7, #28
 8004810:	2200      	movs	r2, #0
 8004812:	601a      	str	r2, [r3, #0]
 8004814:	605a      	str	r2, [r3, #4]
 8004816:	609a      	str	r2, [r3, #8]
 8004818:	60da      	str	r2, [r3, #12]
 800481a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a2e      	ldr	r2, [pc, #184]	; (80048dc <HAL_ADC_MspInit+0xd8>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d128      	bne.n	8004878 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004826:	2300      	movs	r3, #0
 8004828:	61bb      	str	r3, [r7, #24]
 800482a:	4b2d      	ldr	r3, [pc, #180]	; (80048e0 <HAL_ADC_MspInit+0xdc>)
 800482c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800482e:	4a2c      	ldr	r2, [pc, #176]	; (80048e0 <HAL_ADC_MspInit+0xdc>)
 8004830:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004834:	6453      	str	r3, [r2, #68]	; 0x44
 8004836:	4b2a      	ldr	r3, [pc, #168]	; (80048e0 <HAL_ADC_MspInit+0xdc>)
 8004838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800483a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800483e:	61bb      	str	r3, [r7, #24]
 8004840:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004842:	2300      	movs	r3, #0
 8004844:	617b      	str	r3, [r7, #20]
 8004846:	4b26      	ldr	r3, [pc, #152]	; (80048e0 <HAL_ADC_MspInit+0xdc>)
 8004848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800484a:	4a25      	ldr	r2, [pc, #148]	; (80048e0 <HAL_ADC_MspInit+0xdc>)
 800484c:	f043 0302 	orr.w	r3, r3, #2
 8004850:	6313      	str	r3, [r2, #48]	; 0x30
 8004852:	4b23      	ldr	r3, [pc, #140]	; (80048e0 <HAL_ADC_MspInit+0xdc>)
 8004854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004856:	f003 0302 	and.w	r3, r3, #2
 800485a:	617b      	str	r3, [r7, #20]
 800485c:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800485e:	2301      	movs	r3, #1
 8004860:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004862:	2303      	movs	r3, #3
 8004864:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004866:	2300      	movs	r3, #0
 8004868:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800486a:	f107 031c 	add.w	r3, r7, #28
 800486e:	4619      	mov	r1, r3
 8004870:	481c      	ldr	r0, [pc, #112]	; (80048e4 <HAL_ADC_MspInit+0xe0>)
 8004872:	f001 fe97 	bl	80065a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8004876:	e02c      	b.n	80048d2 <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a1a      	ldr	r2, [pc, #104]	; (80048e8 <HAL_ADC_MspInit+0xe4>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d127      	bne.n	80048d2 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8004882:	2300      	movs	r3, #0
 8004884:	613b      	str	r3, [r7, #16]
 8004886:	4b16      	ldr	r3, [pc, #88]	; (80048e0 <HAL_ADC_MspInit+0xdc>)
 8004888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800488a:	4a15      	ldr	r2, [pc, #84]	; (80048e0 <HAL_ADC_MspInit+0xdc>)
 800488c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004890:	6453      	str	r3, [r2, #68]	; 0x44
 8004892:	4b13      	ldr	r3, [pc, #76]	; (80048e0 <HAL_ADC_MspInit+0xdc>)
 8004894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004896:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800489a:	613b      	str	r3, [r7, #16]
 800489c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800489e:	2300      	movs	r3, #0
 80048a0:	60fb      	str	r3, [r7, #12]
 80048a2:	4b0f      	ldr	r3, [pc, #60]	; (80048e0 <HAL_ADC_MspInit+0xdc>)
 80048a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a6:	4a0e      	ldr	r2, [pc, #56]	; (80048e0 <HAL_ADC_MspInit+0xdc>)
 80048a8:	f043 0302 	orr.w	r3, r3, #2
 80048ac:	6313      	str	r3, [r2, #48]	; 0x30
 80048ae:	4b0c      	ldr	r3, [pc, #48]	; (80048e0 <HAL_ADC_MspInit+0xdc>)
 80048b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048b2:	f003 0302 	and.w	r3, r3, #2
 80048b6:	60fb      	str	r3, [r7, #12]
 80048b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80048ba:	2302      	movs	r3, #2
 80048bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048be:	2303      	movs	r3, #3
 80048c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048c2:	2300      	movs	r3, #0
 80048c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048c6:	f107 031c 	add.w	r3, r7, #28
 80048ca:	4619      	mov	r1, r3
 80048cc:	4805      	ldr	r0, [pc, #20]	; (80048e4 <HAL_ADC_MspInit+0xe0>)
 80048ce:	f001 fe69 	bl	80065a4 <HAL_GPIO_Init>
}
 80048d2:	bf00      	nop
 80048d4:	3730      	adds	r7, #48	; 0x30
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
 80048da:	bf00      	nop
 80048dc:	40012000 	.word	0x40012000
 80048e0:	40023800 	.word	0x40023800
 80048e4:	40020400 	.word	0x40020400
 80048e8:	40012100 	.word	0x40012100

080048ec <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b08c      	sub	sp, #48	; 0x30
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048f4:	f107 031c 	add.w	r3, r7, #28
 80048f8:	2200      	movs	r2, #0
 80048fa:	601a      	str	r2, [r3, #0]
 80048fc:	605a      	str	r2, [r3, #4]
 80048fe:	609a      	str	r2, [r3, #8]
 8004900:	60da      	str	r2, [r3, #12]
 8004902:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a53      	ldr	r2, [pc, #332]	; (8004a58 <HAL_CAN_MspInit+0x16c>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d146      	bne.n	800499c <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 800490e:	4b53      	ldr	r3, [pc, #332]	; (8004a5c <HAL_CAN_MspInit+0x170>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	3301      	adds	r3, #1
 8004914:	4a51      	ldr	r2, [pc, #324]	; (8004a5c <HAL_CAN_MspInit+0x170>)
 8004916:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8004918:	4b50      	ldr	r3, [pc, #320]	; (8004a5c <HAL_CAN_MspInit+0x170>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d10d      	bne.n	800493c <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8004920:	2300      	movs	r3, #0
 8004922:	61bb      	str	r3, [r7, #24]
 8004924:	4b4e      	ldr	r3, [pc, #312]	; (8004a60 <HAL_CAN_MspInit+0x174>)
 8004926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004928:	4a4d      	ldr	r2, [pc, #308]	; (8004a60 <HAL_CAN_MspInit+0x174>)
 800492a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800492e:	6413      	str	r3, [r2, #64]	; 0x40
 8004930:	4b4b      	ldr	r3, [pc, #300]	; (8004a60 <HAL_CAN_MspInit+0x174>)
 8004932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004934:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004938:	61bb      	str	r3, [r7, #24]
 800493a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800493c:	2300      	movs	r3, #0
 800493e:	617b      	str	r3, [r7, #20]
 8004940:	4b47      	ldr	r3, [pc, #284]	; (8004a60 <HAL_CAN_MspInit+0x174>)
 8004942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004944:	4a46      	ldr	r2, [pc, #280]	; (8004a60 <HAL_CAN_MspInit+0x174>)
 8004946:	f043 0301 	orr.w	r3, r3, #1
 800494a:	6313      	str	r3, [r2, #48]	; 0x30
 800494c:	4b44      	ldr	r3, [pc, #272]	; (8004a60 <HAL_CAN_MspInit+0x174>)
 800494e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004950:	f003 0301 	and.w	r3, r3, #1
 8004954:	617b      	str	r3, [r7, #20]
 8004956:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004958:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800495c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800495e:	2302      	movs	r3, #2
 8004960:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004962:	2300      	movs	r3, #0
 8004964:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004966:	2303      	movs	r3, #3
 8004968:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800496a:	2309      	movs	r3, #9
 800496c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800496e:	f107 031c 	add.w	r3, r7, #28
 8004972:	4619      	mov	r1, r3
 8004974:	483b      	ldr	r0, [pc, #236]	; (8004a64 <HAL_CAN_MspInit+0x178>)
 8004976:	f001 fe15 	bl	80065a4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800497a:	2200      	movs	r2, #0
 800497c:	2100      	movs	r1, #0
 800497e:	2014      	movs	r0, #20
 8004980:	f001 fdd9 	bl	8006536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8004984:	2014      	movs	r0, #20
 8004986:	f001 fdf2 	bl	800656e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 800498a:	2200      	movs	r2, #0
 800498c:	2100      	movs	r1, #0
 800498e:	2015      	movs	r0, #21
 8004990:	f001 fdd1 	bl	8006536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8004994:	2015      	movs	r0, #21
 8004996:	f001 fdea 	bl	800656e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 800499a:	e058      	b.n	8004a4e <HAL_CAN_MspInit+0x162>
  else if(hcan->Instance==CAN2)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a31      	ldr	r2, [pc, #196]	; (8004a68 <HAL_CAN_MspInit+0x17c>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d153      	bne.n	8004a4e <HAL_CAN_MspInit+0x162>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80049a6:	2300      	movs	r3, #0
 80049a8:	613b      	str	r3, [r7, #16]
 80049aa:	4b2d      	ldr	r3, [pc, #180]	; (8004a60 <HAL_CAN_MspInit+0x174>)
 80049ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ae:	4a2c      	ldr	r2, [pc, #176]	; (8004a60 <HAL_CAN_MspInit+0x174>)
 80049b0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80049b4:	6413      	str	r3, [r2, #64]	; 0x40
 80049b6:	4b2a      	ldr	r3, [pc, #168]	; (8004a60 <HAL_CAN_MspInit+0x174>)
 80049b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ba:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80049be:	613b      	str	r3, [r7, #16]
 80049c0:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80049c2:	4b26      	ldr	r3, [pc, #152]	; (8004a5c <HAL_CAN_MspInit+0x170>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	3301      	adds	r3, #1
 80049c8:	4a24      	ldr	r2, [pc, #144]	; (8004a5c <HAL_CAN_MspInit+0x170>)
 80049ca:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80049cc:	4b23      	ldr	r3, [pc, #140]	; (8004a5c <HAL_CAN_MspInit+0x170>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d10d      	bne.n	80049f0 <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80049d4:	2300      	movs	r3, #0
 80049d6:	60fb      	str	r3, [r7, #12]
 80049d8:	4b21      	ldr	r3, [pc, #132]	; (8004a60 <HAL_CAN_MspInit+0x174>)
 80049da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049dc:	4a20      	ldr	r2, [pc, #128]	; (8004a60 <HAL_CAN_MspInit+0x174>)
 80049de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80049e2:	6413      	str	r3, [r2, #64]	; 0x40
 80049e4:	4b1e      	ldr	r3, [pc, #120]	; (8004a60 <HAL_CAN_MspInit+0x174>)
 80049e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049ec:	60fb      	str	r3, [r7, #12]
 80049ee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049f0:	2300      	movs	r3, #0
 80049f2:	60bb      	str	r3, [r7, #8]
 80049f4:	4b1a      	ldr	r3, [pc, #104]	; (8004a60 <HAL_CAN_MspInit+0x174>)
 80049f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f8:	4a19      	ldr	r2, [pc, #100]	; (8004a60 <HAL_CAN_MspInit+0x174>)
 80049fa:	f043 0302 	orr.w	r3, r3, #2
 80049fe:	6313      	str	r3, [r2, #48]	; 0x30
 8004a00:	4b17      	ldr	r3, [pc, #92]	; (8004a60 <HAL_CAN_MspInit+0x174>)
 8004a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a04:	f003 0302 	and.w	r3, r3, #2
 8004a08:	60bb      	str	r3, [r7, #8]
 8004a0a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8004a0c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004a10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a12:	2302      	movs	r3, #2
 8004a14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a16:	2300      	movs	r3, #0
 8004a18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8004a1e:	2309      	movs	r3, #9
 8004a20:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a22:	f107 031c 	add.w	r3, r7, #28
 8004a26:	4619      	mov	r1, r3
 8004a28:	4810      	ldr	r0, [pc, #64]	; (8004a6c <HAL_CAN_MspInit+0x180>)
 8004a2a:	f001 fdbb 	bl	80065a4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8004a2e:	2200      	movs	r2, #0
 8004a30:	2100      	movs	r1, #0
 8004a32:	2040      	movs	r0, #64	; 0x40
 8004a34:	f001 fd7f 	bl	8006536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8004a38:	2040      	movs	r0, #64	; 0x40
 8004a3a:	f001 fd98 	bl	800656e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8004a3e:	2200      	movs	r2, #0
 8004a40:	2100      	movs	r1, #0
 8004a42:	2041      	movs	r0, #65	; 0x41
 8004a44:	f001 fd77 	bl	8006536 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8004a48:	2041      	movs	r0, #65	; 0x41
 8004a4a:	f001 fd90 	bl	800656e <HAL_NVIC_EnableIRQ>
}
 8004a4e:	bf00      	nop
 8004a50:	3730      	adds	r7, #48	; 0x30
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	40006400 	.word	0x40006400
 8004a5c:	20002aec 	.word	0x20002aec
 8004a60:	40023800 	.word	0x40023800
 8004a64:	40020000 	.word	0x40020000
 8004a68:	40006800 	.word	0x40006800
 8004a6c:	40020400 	.word	0x40020400

08004a70 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b08a      	sub	sp, #40	; 0x28
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a78:	f107 0314 	add.w	r3, r7, #20
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	601a      	str	r2, [r3, #0]
 8004a80:	605a      	str	r2, [r3, #4]
 8004a82:	609a      	str	r2, [r3, #8]
 8004a84:	60da      	str	r2, [r3, #12]
 8004a86:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a19      	ldr	r2, [pc, #100]	; (8004af4 <HAL_SPI_MspInit+0x84>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d12b      	bne.n	8004aea <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004a92:	2300      	movs	r3, #0
 8004a94:	613b      	str	r3, [r7, #16]
 8004a96:	4b18      	ldr	r3, [pc, #96]	; (8004af8 <HAL_SPI_MspInit+0x88>)
 8004a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a9a:	4a17      	ldr	r2, [pc, #92]	; (8004af8 <HAL_SPI_MspInit+0x88>)
 8004a9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004aa0:	6453      	str	r3, [r2, #68]	; 0x44
 8004aa2:	4b15      	ldr	r3, [pc, #84]	; (8004af8 <HAL_SPI_MspInit+0x88>)
 8004aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aa6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004aaa:	613b      	str	r3, [r7, #16]
 8004aac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004aae:	2300      	movs	r3, #0
 8004ab0:	60fb      	str	r3, [r7, #12]
 8004ab2:	4b11      	ldr	r3, [pc, #68]	; (8004af8 <HAL_SPI_MspInit+0x88>)
 8004ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab6:	4a10      	ldr	r2, [pc, #64]	; (8004af8 <HAL_SPI_MspInit+0x88>)
 8004ab8:	f043 0301 	orr.w	r3, r3, #1
 8004abc:	6313      	str	r3, [r2, #48]	; 0x30
 8004abe:	4b0e      	ldr	r3, [pc, #56]	; (8004af8 <HAL_SPI_MspInit+0x88>)
 8004ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ac2:	f003 0301 	and.w	r3, r3, #1
 8004ac6:	60fb      	str	r3, [r7, #12]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004aca:	23e0      	movs	r3, #224	; 0xe0
 8004acc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ace:	2302      	movs	r3, #2
 8004ad0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004ada:	2305      	movs	r3, #5
 8004adc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ade:	f107 0314 	add.w	r3, r7, #20
 8004ae2:	4619      	mov	r1, r3
 8004ae4:	4805      	ldr	r0, [pc, #20]	; (8004afc <HAL_SPI_MspInit+0x8c>)
 8004ae6:	f001 fd5d 	bl	80065a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004aea:	bf00      	nop
 8004aec:	3728      	adds	r7, #40	; 0x28
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	40013000 	.word	0x40013000
 8004af8:	40023800 	.word	0x40023800
 8004afc:	40020000 	.word	0x40020000

08004b00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b087      	sub	sp, #28
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a1f      	ldr	r2, [pc, #124]	; (8004b8c <HAL_TIM_Base_MspInit+0x8c>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d10e      	bne.n	8004b30 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004b12:	2300      	movs	r3, #0
 8004b14:	617b      	str	r3, [r7, #20]
 8004b16:	4b1e      	ldr	r3, [pc, #120]	; (8004b90 <HAL_TIM_Base_MspInit+0x90>)
 8004b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b1a:	4a1d      	ldr	r2, [pc, #116]	; (8004b90 <HAL_TIM_Base_MspInit+0x90>)
 8004b1c:	f043 0301 	orr.w	r3, r3, #1
 8004b20:	6453      	str	r3, [r2, #68]	; 0x44
 8004b22:	4b1b      	ldr	r3, [pc, #108]	; (8004b90 <HAL_TIM_Base_MspInit+0x90>)
 8004b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	617b      	str	r3, [r7, #20]
 8004b2c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004b2e:	e026      	b.n	8004b7e <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM2)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b38:	d10e      	bne.n	8004b58 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	613b      	str	r3, [r7, #16]
 8004b3e:	4b14      	ldr	r3, [pc, #80]	; (8004b90 <HAL_TIM_Base_MspInit+0x90>)
 8004b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b42:	4a13      	ldr	r2, [pc, #76]	; (8004b90 <HAL_TIM_Base_MspInit+0x90>)
 8004b44:	f043 0301 	orr.w	r3, r3, #1
 8004b48:	6413      	str	r3, [r2, #64]	; 0x40
 8004b4a:	4b11      	ldr	r3, [pc, #68]	; (8004b90 <HAL_TIM_Base_MspInit+0x90>)
 8004b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b4e:	f003 0301 	and.w	r3, r3, #1
 8004b52:	613b      	str	r3, [r7, #16]
 8004b54:	693b      	ldr	r3, [r7, #16]
}
 8004b56:	e012      	b.n	8004b7e <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM4)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a0d      	ldr	r2, [pc, #52]	; (8004b94 <HAL_TIM_Base_MspInit+0x94>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d10d      	bne.n	8004b7e <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004b62:	2300      	movs	r3, #0
 8004b64:	60fb      	str	r3, [r7, #12]
 8004b66:	4b0a      	ldr	r3, [pc, #40]	; (8004b90 <HAL_TIM_Base_MspInit+0x90>)
 8004b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b6a:	4a09      	ldr	r2, [pc, #36]	; (8004b90 <HAL_TIM_Base_MspInit+0x90>)
 8004b6c:	f043 0304 	orr.w	r3, r3, #4
 8004b70:	6413      	str	r3, [r2, #64]	; 0x40
 8004b72:	4b07      	ldr	r3, [pc, #28]	; (8004b90 <HAL_TIM_Base_MspInit+0x90>)
 8004b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b76:	f003 0304 	and.w	r3, r3, #4
 8004b7a:	60fb      	str	r3, [r7, #12]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
}
 8004b7e:	bf00      	nop
 8004b80:	371c      	adds	r7, #28
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr
 8004b8a:	bf00      	nop
 8004b8c:	40010000 	.word	0x40010000
 8004b90:	40023800 	.word	0x40023800
 8004b94:	40000800 	.word	0x40000800

08004b98 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b08a      	sub	sp, #40	; 0x28
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ba0:	f107 0314 	add.w	r3, r7, #20
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	601a      	str	r2, [r3, #0]
 8004ba8:	605a      	str	r2, [r3, #4]
 8004baa:	609a      	str	r2, [r3, #8]
 8004bac:	60da      	str	r2, [r3, #12]
 8004bae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a24      	ldr	r2, [pc, #144]	; (8004c48 <HAL_TIM_MspPostInit+0xb0>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d11f      	bne.n	8004bfa <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bba:	2300      	movs	r3, #0
 8004bbc:	613b      	str	r3, [r7, #16]
 8004bbe:	4b23      	ldr	r3, [pc, #140]	; (8004c4c <HAL_TIM_MspPostInit+0xb4>)
 8004bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc2:	4a22      	ldr	r2, [pc, #136]	; (8004c4c <HAL_TIM_MspPostInit+0xb4>)
 8004bc4:	f043 0301 	orr.w	r3, r3, #1
 8004bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8004bca:	4b20      	ldr	r3, [pc, #128]	; (8004c4c <HAL_TIM_MspPostInit+0xb4>)
 8004bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bce:	f003 0301 	and.w	r3, r3, #1
 8004bd2:	613b      	str	r3, [r7, #16]
 8004bd4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004bd6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004bda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bdc:	2302      	movs	r3, #2
 8004bde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004be0:	2300      	movs	r3, #0
 8004be2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004be4:	2300      	movs	r3, #0
 8004be6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004be8:	2301      	movs	r3, #1
 8004bea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bec:	f107 0314 	add.w	r3, r7, #20
 8004bf0:	4619      	mov	r1, r3
 8004bf2:	4817      	ldr	r0, [pc, #92]	; (8004c50 <HAL_TIM_MspPostInit+0xb8>)
 8004bf4:	f001 fcd6 	bl	80065a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004bf8:	e022      	b.n	8004c40 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c02:	d11d      	bne.n	8004c40 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c04:	2300      	movs	r3, #0
 8004c06:	60fb      	str	r3, [r7, #12]
 8004c08:	4b10      	ldr	r3, [pc, #64]	; (8004c4c <HAL_TIM_MspPostInit+0xb4>)
 8004c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c0c:	4a0f      	ldr	r2, [pc, #60]	; (8004c4c <HAL_TIM_MspPostInit+0xb4>)
 8004c0e:	f043 0301 	orr.w	r3, r3, #1
 8004c12:	6313      	str	r3, [r2, #48]	; 0x30
 8004c14:	4b0d      	ldr	r3, [pc, #52]	; (8004c4c <HAL_TIM_MspPostInit+0xb4>)
 8004c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c18:	f003 0301 	and.w	r3, r3, #1
 8004c1c:	60fb      	str	r3, [r7, #12]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004c20:	2303      	movs	r3, #3
 8004c22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c24:	2302      	movs	r3, #2
 8004c26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004c30:	2301      	movs	r3, #1
 8004c32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c34:	f107 0314 	add.w	r3, r7, #20
 8004c38:	4619      	mov	r1, r3
 8004c3a:	4805      	ldr	r0, [pc, #20]	; (8004c50 <HAL_TIM_MspPostInit+0xb8>)
 8004c3c:	f001 fcb2 	bl	80065a4 <HAL_GPIO_Init>
}
 8004c40:	bf00      	nop
 8004c42:	3728      	adds	r7, #40	; 0x28
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	40010000 	.word	0x40010000
 8004c4c:	40023800 	.word	0x40023800
 8004c50:	40020000 	.word	0x40020000

08004c54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b08a      	sub	sp, #40	; 0x28
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c5c:	f107 0314 	add.w	r3, r7, #20
 8004c60:	2200      	movs	r2, #0
 8004c62:	601a      	str	r2, [r3, #0]
 8004c64:	605a      	str	r2, [r3, #4]
 8004c66:	609a      	str	r2, [r3, #8]
 8004c68:	60da      	str	r2, [r3, #12]
 8004c6a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a19      	ldr	r2, [pc, #100]	; (8004cd8 <HAL_UART_MspInit+0x84>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d12b      	bne.n	8004cce <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004c76:	2300      	movs	r3, #0
 8004c78:	613b      	str	r3, [r7, #16]
 8004c7a:	4b18      	ldr	r3, [pc, #96]	; (8004cdc <HAL_UART_MspInit+0x88>)
 8004c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c7e:	4a17      	ldr	r2, [pc, #92]	; (8004cdc <HAL_UART_MspInit+0x88>)
 8004c80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c84:	6413      	str	r3, [r2, #64]	; 0x40
 8004c86:	4b15      	ldr	r3, [pc, #84]	; (8004cdc <HAL_UART_MspInit+0x88>)
 8004c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c8e:	613b      	str	r3, [r7, #16]
 8004c90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c92:	2300      	movs	r3, #0
 8004c94:	60fb      	str	r3, [r7, #12]
 8004c96:	4b11      	ldr	r3, [pc, #68]	; (8004cdc <HAL_UART_MspInit+0x88>)
 8004c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c9a:	4a10      	ldr	r2, [pc, #64]	; (8004cdc <HAL_UART_MspInit+0x88>)
 8004c9c:	f043 0301 	orr.w	r3, r3, #1
 8004ca0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ca2:	4b0e      	ldr	r3, [pc, #56]	; (8004cdc <HAL_UART_MspInit+0x88>)
 8004ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	60fb      	str	r3, [r7, #12]
 8004cac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004cae:	230c      	movs	r3, #12
 8004cb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cb2:	2302      	movs	r3, #2
 8004cb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004cbe:	2307      	movs	r3, #7
 8004cc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cc2:	f107 0314 	add.w	r3, r7, #20
 8004cc6:	4619      	mov	r1, r3
 8004cc8:	4805      	ldr	r0, [pc, #20]	; (8004ce0 <HAL_UART_MspInit+0x8c>)
 8004cca:	f001 fc6b 	bl	80065a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004cce:	bf00      	nop
 8004cd0:	3728      	adds	r7, #40	; 0x28
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	40004400 	.word	0x40004400
 8004cdc:	40023800 	.word	0x40023800
 8004ce0:	40020000 	.word	0x40020000

08004ce4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004ce8:	e7fe      	b.n	8004ce8 <NMI_Handler+0x4>

08004cea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004cea:	b480      	push	{r7}
 8004cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004cee:	e7fe      	b.n	8004cee <HardFault_Handler+0x4>

08004cf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004cf4:	e7fe      	b.n	8004cf4 <MemManage_Handler+0x4>

08004cf6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004cf6:	b480      	push	{r7}
 8004cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004cfa:	e7fe      	b.n	8004cfa <BusFault_Handler+0x4>

08004cfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004d00:	e7fe      	b.n	8004d00 <UsageFault_Handler+0x4>

08004d02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004d02:	b480      	push	{r7}
 8004d04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004d06:	bf00      	nop
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr

08004d10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004d10:	b480      	push	{r7}
 8004d12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004d14:	bf00      	nop
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr

08004d1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004d1e:	b480      	push	{r7}
 8004d20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004d22:	bf00      	nop
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr

08004d2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d30:	f000 f97e 	bl	8005030 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004d34:	bf00      	nop
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004d3c:	4802      	ldr	r0, [pc, #8]	; (8004d48 <CAN1_RX0_IRQHandler+0x10>)
 8004d3e:	f001 f8ef 	bl	8005f20 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004d42:	bf00      	nop
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	20002928 	.word	0x20002928

08004d4c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004d50:	4802      	ldr	r0, [pc, #8]	; (8004d5c <CAN1_RX1_IRQHandler+0x10>)
 8004d52:	f001 f8e5 	bl	8005f20 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8004d56:	bf00      	nop
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	20002928 	.word	0x20002928

08004d60 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupt.
  */
void CAN2_RX0_IRQHandler(void)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004d64:	4802      	ldr	r0, [pc, #8]	; (8004d70 <CAN2_RX0_IRQHandler+0x10>)
 8004d66:	f001 f8db 	bl	8005f20 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8004d6a:	bf00      	nop
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	20002950 	.word	0x20002950

08004d74 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004d78:	4802      	ldr	r0, [pc, #8]	; (8004d84 <CAN2_RX1_IRQHandler+0x10>)
 8004d7a:	f001 f8d1 	bl	8005f20 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8004d7e:	bf00      	nop
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	20002950 	.word	0x20002950

08004d88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	af00      	add	r7, sp, #0
	return 1;
 8004d8c:	2301      	movs	r3, #1
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <_kill>:

int _kill(int pid, int sig)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b082      	sub	sp, #8
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004da2:	f004 fc41 	bl	8009628 <__errno>
 8004da6:	4603      	mov	r3, r0
 8004da8:	2216      	movs	r2, #22
 8004daa:	601a      	str	r2, [r3, #0]
	return -1;
 8004dac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3708      	adds	r7, #8
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}

08004db8 <_exit>:

void _exit (int status)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b082      	sub	sp, #8
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004dc0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f7ff ffe7 	bl	8004d98 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004dca:	e7fe      	b.n	8004dca <_exit+0x12>

08004dcc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b086      	sub	sp, #24
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	60f8      	str	r0, [r7, #12]
 8004dd4:	60b9      	str	r1, [r7, #8]
 8004dd6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dd8:	2300      	movs	r3, #0
 8004dda:	617b      	str	r3, [r7, #20]
 8004ddc:	e00a      	b.n	8004df4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004dde:	f3af 8000 	nop.w
 8004de2:	4601      	mov	r1, r0
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	1c5a      	adds	r2, r3, #1
 8004de8:	60ba      	str	r2, [r7, #8]
 8004dea:	b2ca      	uxtb	r2, r1
 8004dec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	3301      	adds	r3, #1
 8004df2:	617b      	str	r3, [r7, #20]
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	dbf0      	blt.n	8004dde <_read+0x12>
	}

return len;
 8004dfc:	687b      	ldr	r3, [r7, #4]
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3718      	adds	r7, #24
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}

08004e06 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004e06:	b580      	push	{r7, lr}
 8004e08:	b086      	sub	sp, #24
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	60f8      	str	r0, [r7, #12]
 8004e0e:	60b9      	str	r1, [r7, #8]
 8004e10:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e12:	2300      	movs	r3, #0
 8004e14:	617b      	str	r3, [r7, #20]
 8004e16:	e009      	b.n	8004e2c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	1c5a      	adds	r2, r3, #1
 8004e1c:	60ba      	str	r2, [r7, #8]
 8004e1e:	781b      	ldrb	r3, [r3, #0]
 8004e20:	4618      	mov	r0, r3
 8004e22:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	3301      	adds	r3, #1
 8004e2a:	617b      	str	r3, [r7, #20]
 8004e2c:	697a      	ldr	r2, [r7, #20]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	dbf1      	blt.n	8004e18 <_write+0x12>
	}
	return len;
 8004e34:	687b      	ldr	r3, [r7, #4]
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3718      	adds	r7, #24
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}

08004e3e <_close>:

int _close(int file)
{
 8004e3e:	b480      	push	{r7}
 8004e40:	b083      	sub	sp, #12
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	6078      	str	r0, [r7, #4]
	return -1;
 8004e46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	370c      	adds	r7, #12
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr

08004e56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004e56:	b480      	push	{r7}
 8004e58:	b083      	sub	sp, #12
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
 8004e5e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004e66:	605a      	str	r2, [r3, #4]
	return 0;
 8004e68:	2300      	movs	r3, #0
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	370c      	adds	r7, #12
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr

08004e76 <_isatty>:

int _isatty(int file)
{
 8004e76:	b480      	push	{r7}
 8004e78:	b083      	sub	sp, #12
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	6078      	str	r0, [r7, #4]
	return 1;
 8004e7e:	2301      	movs	r3, #1
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	370c      	adds	r7, #12
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr

08004e8c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b085      	sub	sp, #20
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	607a      	str	r2, [r7, #4]
	return 0;
 8004e98:	2300      	movs	r3, #0
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	3714      	adds	r7, #20
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr
	...

08004ea8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b086      	sub	sp, #24
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004eb0:	4a14      	ldr	r2, [pc, #80]	; (8004f04 <_sbrk+0x5c>)
 8004eb2:	4b15      	ldr	r3, [pc, #84]	; (8004f08 <_sbrk+0x60>)
 8004eb4:	1ad3      	subs	r3, r2, r3
 8004eb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ebc:	4b13      	ldr	r3, [pc, #76]	; (8004f0c <_sbrk+0x64>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d102      	bne.n	8004eca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ec4:	4b11      	ldr	r3, [pc, #68]	; (8004f0c <_sbrk+0x64>)
 8004ec6:	4a12      	ldr	r2, [pc, #72]	; (8004f10 <_sbrk+0x68>)
 8004ec8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004eca:	4b10      	ldr	r3, [pc, #64]	; (8004f0c <_sbrk+0x64>)
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4413      	add	r3, r2
 8004ed2:	693a      	ldr	r2, [r7, #16]
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d207      	bcs.n	8004ee8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ed8:	f004 fba6 	bl	8009628 <__errno>
 8004edc:	4603      	mov	r3, r0
 8004ede:	220c      	movs	r2, #12
 8004ee0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004ee2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004ee6:	e009      	b.n	8004efc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004ee8:	4b08      	ldr	r3, [pc, #32]	; (8004f0c <_sbrk+0x64>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004eee:	4b07      	ldr	r3, [pc, #28]	; (8004f0c <_sbrk+0x64>)
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4413      	add	r3, r2
 8004ef6:	4a05      	ldr	r2, [pc, #20]	; (8004f0c <_sbrk+0x64>)
 8004ef8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004efa:	68fb      	ldr	r3, [r7, #12]
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3718      	adds	r7, #24
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	20020000 	.word	0x20020000
 8004f08:	00000400 	.word	0x00000400
 8004f0c:	20002af0 	.word	0x20002af0
 8004f10:	20002b08 	.word	0x20002b08

08004f14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004f14:	b480      	push	{r7}
 8004f16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004f18:	4b06      	ldr	r3, [pc, #24]	; (8004f34 <SystemInit+0x20>)
 8004f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f1e:	4a05      	ldr	r2, [pc, #20]	; (8004f34 <SystemInit+0x20>)
 8004f20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004f24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004f28:	bf00      	nop
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr
 8004f32:	bf00      	nop
 8004f34:	e000ed00 	.word	0xe000ed00

08004f38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004f38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004f70 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004f3c:	480d      	ldr	r0, [pc, #52]	; (8004f74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004f3e:	490e      	ldr	r1, [pc, #56]	; (8004f78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004f40:	4a0e      	ldr	r2, [pc, #56]	; (8004f7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004f42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f44:	e002      	b.n	8004f4c <LoopCopyDataInit>

08004f46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f4a:	3304      	adds	r3, #4

08004f4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f50:	d3f9      	bcc.n	8004f46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f52:	4a0b      	ldr	r2, [pc, #44]	; (8004f80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004f54:	4c0b      	ldr	r4, [pc, #44]	; (8004f84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004f56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f58:	e001      	b.n	8004f5e <LoopFillZerobss>

08004f5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f5c:	3204      	adds	r2, #4

08004f5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f60:	d3fb      	bcc.n	8004f5a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004f62:	f7ff ffd7 	bl	8004f14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004f66:	f004 fb65 	bl	8009634 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004f6a:	f7ff f80b 	bl	8003f84 <main>
  bx  lr    
 8004f6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004f70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004f74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004f78:	200025b4 	.word	0x200025b4
  ldr r2, =_sidata
 8004f7c:	0800cb4c 	.word	0x0800cb4c
  ldr r2, =_sbss
 8004f80:	200025b4 	.word	0x200025b4
  ldr r4, =_ebss
 8004f84:	20002b08 	.word	0x20002b08

08004f88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004f88:	e7fe      	b.n	8004f88 <ADC_IRQHandler>
	...

08004f8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004f90:	4b0e      	ldr	r3, [pc, #56]	; (8004fcc <HAL_Init+0x40>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a0d      	ldr	r2, [pc, #52]	; (8004fcc <HAL_Init+0x40>)
 8004f96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004f9c:	4b0b      	ldr	r3, [pc, #44]	; (8004fcc <HAL_Init+0x40>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a0a      	ldr	r2, [pc, #40]	; (8004fcc <HAL_Init+0x40>)
 8004fa2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004fa6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004fa8:	4b08      	ldr	r3, [pc, #32]	; (8004fcc <HAL_Init+0x40>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a07      	ldr	r2, [pc, #28]	; (8004fcc <HAL_Init+0x40>)
 8004fae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004fb4:	2003      	movs	r0, #3
 8004fb6:	f001 fab3 	bl	8006520 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004fba:	2000      	movs	r0, #0
 8004fbc:	f000 f808 	bl	8004fd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004fc0:	f7ff fbf8 	bl	80047b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	40023c00 	.word	0x40023c00

08004fd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b082      	sub	sp, #8
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004fd8:	4b12      	ldr	r3, [pc, #72]	; (8005024 <HAL_InitTick+0x54>)
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	4b12      	ldr	r3, [pc, #72]	; (8005028 <HAL_InitTick+0x58>)
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004fe6:	fbb3 f3f1 	udiv	r3, r3, r1
 8004fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f001 facb 	bl	800658a <HAL_SYSTICK_Config>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d001      	beq.n	8004ffe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e00e      	b.n	800501c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2b0f      	cmp	r3, #15
 8005002:	d80a      	bhi.n	800501a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005004:	2200      	movs	r2, #0
 8005006:	6879      	ldr	r1, [r7, #4]
 8005008:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800500c:	f001 fa93 	bl	8006536 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005010:	4a06      	ldr	r2, [pc, #24]	; (800502c <HAL_InitTick+0x5c>)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005016:	2300      	movs	r3, #0
 8005018:	e000      	b.n	800501c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
}
 800501c:	4618      	mov	r0, r3
 800501e:	3708      	adds	r7, #8
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}
 8005024:	200023d8 	.word	0x200023d8
 8005028:	200023e0 	.word	0x200023e0
 800502c:	200023dc 	.word	0x200023dc

08005030 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005030:	b480      	push	{r7}
 8005032:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005034:	4b06      	ldr	r3, [pc, #24]	; (8005050 <HAL_IncTick+0x20>)
 8005036:	781b      	ldrb	r3, [r3, #0]
 8005038:	461a      	mov	r2, r3
 800503a:	4b06      	ldr	r3, [pc, #24]	; (8005054 <HAL_IncTick+0x24>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4413      	add	r3, r2
 8005040:	4a04      	ldr	r2, [pc, #16]	; (8005054 <HAL_IncTick+0x24>)
 8005042:	6013      	str	r3, [r2, #0]
}
 8005044:	bf00      	nop
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr
 800504e:	bf00      	nop
 8005050:	200023e0 	.word	0x200023e0
 8005054:	20002af4 	.word	0x20002af4

08005058 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005058:	b480      	push	{r7}
 800505a:	af00      	add	r7, sp, #0
  return uwTick;
 800505c:	4b03      	ldr	r3, [pc, #12]	; (800506c <HAL_GetTick+0x14>)
 800505e:	681b      	ldr	r3, [r3, #0]
}
 8005060:	4618      	mov	r0, r3
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
 800506a:	bf00      	nop
 800506c:	20002af4 	.word	0x20002af4

08005070 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b084      	sub	sp, #16
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005078:	f7ff ffee 	bl	8005058 <HAL_GetTick>
 800507c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005088:	d005      	beq.n	8005096 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800508a:	4b0a      	ldr	r3, [pc, #40]	; (80050b4 <HAL_Delay+0x44>)
 800508c:	781b      	ldrb	r3, [r3, #0]
 800508e:	461a      	mov	r2, r3
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	4413      	add	r3, r2
 8005094:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005096:	bf00      	nop
 8005098:	f7ff ffde 	bl	8005058 <HAL_GetTick>
 800509c:	4602      	mov	r2, r0
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	1ad3      	subs	r3, r2, r3
 80050a2:	68fa      	ldr	r2, [r7, #12]
 80050a4:	429a      	cmp	r2, r3
 80050a6:	d8f7      	bhi.n	8005098 <HAL_Delay+0x28>
  {
  }
}
 80050a8:	bf00      	nop
 80050aa:	bf00      	nop
 80050ac:	3710      	adds	r7, #16
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop
 80050b4:	200023e0 	.word	0x200023e0

080050b8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80050c0:	2300      	movs	r3, #0
 80050c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d101      	bne.n	80050ce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e033      	b.n	8005136 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d109      	bne.n	80050ea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f7ff fb94 	bl	8004804 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2200      	movs	r2, #0
 80050e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ee:	f003 0310 	and.w	r3, r3, #16
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d118      	bne.n	8005128 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050fa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80050fe:	f023 0302 	bic.w	r3, r3, #2
 8005102:	f043 0202 	orr.w	r2, r3, #2
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f000 fab4 	bl	8005678 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2200      	movs	r2, #0
 8005114:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511a:	f023 0303 	bic.w	r3, r3, #3
 800511e:	f043 0201 	orr.w	r2, r3, #1
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	641a      	str	r2, [r3, #64]	; 0x40
 8005126:	e001      	b.n	800512c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005134:	7bfb      	ldrb	r3, [r7, #15]
}
 8005136:	4618      	mov	r0, r3
 8005138:	3710      	adds	r7, #16
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}
	...

08005140 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005140:	b480      	push	{r7}
 8005142:	b085      	sub	sp, #20
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005148:	2300      	movs	r3, #0
 800514a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005152:	2b01      	cmp	r3, #1
 8005154:	d101      	bne.n	800515a <HAL_ADC_Start+0x1a>
 8005156:	2302      	movs	r3, #2
 8005158:	e0b2      	b.n	80052c0 <HAL_ADC_Start+0x180>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2201      	movs	r2, #1
 800515e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	f003 0301 	and.w	r3, r3, #1
 800516c:	2b01      	cmp	r3, #1
 800516e:	d018      	beq.n	80051a2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	689a      	ldr	r2, [r3, #8]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f042 0201 	orr.w	r2, r2, #1
 800517e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005180:	4b52      	ldr	r3, [pc, #328]	; (80052cc <HAL_ADC_Start+0x18c>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a52      	ldr	r2, [pc, #328]	; (80052d0 <HAL_ADC_Start+0x190>)
 8005186:	fba2 2303 	umull	r2, r3, r2, r3
 800518a:	0c9a      	lsrs	r2, r3, #18
 800518c:	4613      	mov	r3, r2
 800518e:	005b      	lsls	r3, r3, #1
 8005190:	4413      	add	r3, r2
 8005192:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005194:	e002      	b.n	800519c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	3b01      	subs	r3, #1
 800519a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d1f9      	bne.n	8005196 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	f003 0301 	and.w	r3, r3, #1
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d17a      	bne.n	80052a6 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80051b8:	f023 0301 	bic.w	r3, r3, #1
 80051bc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d007      	beq.n	80051e2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80051da:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051ee:	d106      	bne.n	80051fe <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051f4:	f023 0206 	bic.w	r2, r3, #6
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	645a      	str	r2, [r3, #68]	; 0x44
 80051fc:	e002      	b.n	8005204 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2200      	movs	r2, #0
 8005208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800520c:	4b31      	ldr	r3, [pc, #196]	; (80052d4 <HAL_ADC_Start+0x194>)
 800520e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005218:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	f003 031f 	and.w	r3, r3, #31
 8005222:	2b00      	cmp	r3, #0
 8005224:	d12a      	bne.n	800527c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a2b      	ldr	r2, [pc, #172]	; (80052d8 <HAL_ADC_Start+0x198>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d015      	beq.n	800525c <HAL_ADC_Start+0x11c>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a29      	ldr	r2, [pc, #164]	; (80052dc <HAL_ADC_Start+0x19c>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d105      	bne.n	8005246 <HAL_ADC_Start+0x106>
 800523a:	4b26      	ldr	r3, [pc, #152]	; (80052d4 <HAL_ADC_Start+0x194>)
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	f003 031f 	and.w	r3, r3, #31
 8005242:	2b00      	cmp	r3, #0
 8005244:	d00a      	beq.n	800525c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a25      	ldr	r2, [pc, #148]	; (80052e0 <HAL_ADC_Start+0x1a0>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d136      	bne.n	80052be <HAL_ADC_Start+0x17e>
 8005250:	4b20      	ldr	r3, [pc, #128]	; (80052d4 <HAL_ADC_Start+0x194>)
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	f003 0310 	and.w	r3, r3, #16
 8005258:	2b00      	cmp	r3, #0
 800525a:	d130      	bne.n	80052be <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d129      	bne.n	80052be <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	689a      	ldr	r2, [r3, #8]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005278:	609a      	str	r2, [r3, #8]
 800527a:	e020      	b.n	80052be <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a15      	ldr	r2, [pc, #84]	; (80052d8 <HAL_ADC_Start+0x198>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d11b      	bne.n	80052be <HAL_ADC_Start+0x17e>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005290:	2b00      	cmp	r3, #0
 8005292:	d114      	bne.n	80052be <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	689a      	ldr	r2, [r3, #8]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80052a2:	609a      	str	r2, [r3, #8]
 80052a4:	e00b      	b.n	80052be <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052aa:	f043 0210 	orr.w	r2, r3, #16
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052b6:	f043 0201 	orr.w	r2, r3, #1
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80052be:	2300      	movs	r3, #0
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3714      	adds	r7, #20
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr
 80052cc:	200023d8 	.word	0x200023d8
 80052d0:	431bde83 	.word	0x431bde83
 80052d4:	40012300 	.word	0x40012300
 80052d8:	40012000 	.word	0x40012000
 80052dc:	40012100 	.word	0x40012100
 80052e0:	40012200 	.word	0x40012200

080052e4 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b084      	sub	sp, #16
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80052ee:	2300      	movs	r3, #0
 80052f0:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005300:	d113      	bne.n	800532a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800530c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005310:	d10b      	bne.n	800532a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005316:	f043 0220 	orr.w	r2, r3, #32
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e063      	b.n	80053f2 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800532a:	f7ff fe95 	bl	8005058 <HAL_GetTick>
 800532e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005330:	e021      	b.n	8005376 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005338:	d01d      	beq.n	8005376 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d007      	beq.n	8005350 <HAL_ADC_PollForConversion+0x6c>
 8005340:	f7ff fe8a 	bl	8005058 <HAL_GetTick>
 8005344:	4602      	mov	r2, r0
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	683a      	ldr	r2, [r7, #0]
 800534c:	429a      	cmp	r2, r3
 800534e:	d212      	bcs.n	8005376 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 0302 	and.w	r3, r3, #2
 800535a:	2b02      	cmp	r3, #2
 800535c:	d00b      	beq.n	8005376 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005362:	f043 0204 	orr.w	r2, r3, #4
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	e03d      	b.n	80053f2 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 0302 	and.w	r3, r3, #2
 8005380:	2b02      	cmp	r3, #2
 8005382:	d1d6      	bne.n	8005332 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f06f 0212 	mvn.w	r2, #18
 800538c:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005392:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d123      	bne.n	80053f0 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d11f      	bne.n	80053f0 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d006      	beq.n	80053cc <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d111      	bne.n	80053f0 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d105      	bne.n	80053f0 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e8:	f043 0201 	orr.w	r2, r3, #1
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3710      	adds	r7, #16
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}

080053fa <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80053fa:	b480      	push	{r7}
 80053fc:	b083      	sub	sp, #12
 80053fe:	af00      	add	r7, sp, #0
 8005400:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005408:	4618      	mov	r0, r3
 800540a:	370c      	adds	r7, #12
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005414:	b480      	push	{r7}
 8005416:	b085      	sub	sp, #20
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
 800541c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800541e:	2300      	movs	r3, #0
 8005420:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005428:	2b01      	cmp	r3, #1
 800542a:	d101      	bne.n	8005430 <HAL_ADC_ConfigChannel+0x1c>
 800542c:	2302      	movs	r3, #2
 800542e:	e113      	b.n	8005658 <HAL_ADC_ConfigChannel+0x244>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	2b09      	cmp	r3, #9
 800543e:	d925      	bls.n	800548c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68d9      	ldr	r1, [r3, #12]
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	b29b      	uxth	r3, r3
 800544c:	461a      	mov	r2, r3
 800544e:	4613      	mov	r3, r2
 8005450:	005b      	lsls	r3, r3, #1
 8005452:	4413      	add	r3, r2
 8005454:	3b1e      	subs	r3, #30
 8005456:	2207      	movs	r2, #7
 8005458:	fa02 f303 	lsl.w	r3, r2, r3
 800545c:	43da      	mvns	r2, r3
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	400a      	ands	r2, r1
 8005464:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68d9      	ldr	r1, [r3, #12]
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	689a      	ldr	r2, [r3, #8]
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	b29b      	uxth	r3, r3
 8005476:	4618      	mov	r0, r3
 8005478:	4603      	mov	r3, r0
 800547a:	005b      	lsls	r3, r3, #1
 800547c:	4403      	add	r3, r0
 800547e:	3b1e      	subs	r3, #30
 8005480:	409a      	lsls	r2, r3
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	430a      	orrs	r2, r1
 8005488:	60da      	str	r2, [r3, #12]
 800548a:	e022      	b.n	80054d2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	6919      	ldr	r1, [r3, #16]
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	b29b      	uxth	r3, r3
 8005498:	461a      	mov	r2, r3
 800549a:	4613      	mov	r3, r2
 800549c:	005b      	lsls	r3, r3, #1
 800549e:	4413      	add	r3, r2
 80054a0:	2207      	movs	r2, #7
 80054a2:	fa02 f303 	lsl.w	r3, r2, r3
 80054a6:	43da      	mvns	r2, r3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	400a      	ands	r2, r1
 80054ae:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	6919      	ldr	r1, [r3, #16]
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	689a      	ldr	r2, [r3, #8]
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	b29b      	uxth	r3, r3
 80054c0:	4618      	mov	r0, r3
 80054c2:	4603      	mov	r3, r0
 80054c4:	005b      	lsls	r3, r3, #1
 80054c6:	4403      	add	r3, r0
 80054c8:	409a      	lsls	r2, r3
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	430a      	orrs	r2, r1
 80054d0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	2b06      	cmp	r3, #6
 80054d8:	d824      	bhi.n	8005524 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	685a      	ldr	r2, [r3, #4]
 80054e4:	4613      	mov	r3, r2
 80054e6:	009b      	lsls	r3, r3, #2
 80054e8:	4413      	add	r3, r2
 80054ea:	3b05      	subs	r3, #5
 80054ec:	221f      	movs	r2, #31
 80054ee:	fa02 f303 	lsl.w	r3, r2, r3
 80054f2:	43da      	mvns	r2, r3
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	400a      	ands	r2, r1
 80054fa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	b29b      	uxth	r3, r3
 8005508:	4618      	mov	r0, r3
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	685a      	ldr	r2, [r3, #4]
 800550e:	4613      	mov	r3, r2
 8005510:	009b      	lsls	r3, r3, #2
 8005512:	4413      	add	r3, r2
 8005514:	3b05      	subs	r3, #5
 8005516:	fa00 f203 	lsl.w	r2, r0, r3
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	430a      	orrs	r2, r1
 8005520:	635a      	str	r2, [r3, #52]	; 0x34
 8005522:	e04c      	b.n	80055be <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	2b0c      	cmp	r3, #12
 800552a:	d824      	bhi.n	8005576 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	685a      	ldr	r2, [r3, #4]
 8005536:	4613      	mov	r3, r2
 8005538:	009b      	lsls	r3, r3, #2
 800553a:	4413      	add	r3, r2
 800553c:	3b23      	subs	r3, #35	; 0x23
 800553e:	221f      	movs	r2, #31
 8005540:	fa02 f303 	lsl.w	r3, r2, r3
 8005544:	43da      	mvns	r2, r3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	400a      	ands	r2, r1
 800554c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	b29b      	uxth	r3, r3
 800555a:	4618      	mov	r0, r3
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	685a      	ldr	r2, [r3, #4]
 8005560:	4613      	mov	r3, r2
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	4413      	add	r3, r2
 8005566:	3b23      	subs	r3, #35	; 0x23
 8005568:	fa00 f203 	lsl.w	r2, r0, r3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	430a      	orrs	r2, r1
 8005572:	631a      	str	r2, [r3, #48]	; 0x30
 8005574:	e023      	b.n	80055be <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	685a      	ldr	r2, [r3, #4]
 8005580:	4613      	mov	r3, r2
 8005582:	009b      	lsls	r3, r3, #2
 8005584:	4413      	add	r3, r2
 8005586:	3b41      	subs	r3, #65	; 0x41
 8005588:	221f      	movs	r2, #31
 800558a:	fa02 f303 	lsl.w	r3, r2, r3
 800558e:	43da      	mvns	r2, r3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	400a      	ands	r2, r1
 8005596:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	4618      	mov	r0, r3
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	685a      	ldr	r2, [r3, #4]
 80055aa:	4613      	mov	r3, r2
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	4413      	add	r3, r2
 80055b0:	3b41      	subs	r3, #65	; 0x41
 80055b2:	fa00 f203 	lsl.w	r2, r0, r3
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	430a      	orrs	r2, r1
 80055bc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80055be:	4b29      	ldr	r3, [pc, #164]	; (8005664 <HAL_ADC_ConfigChannel+0x250>)
 80055c0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a28      	ldr	r2, [pc, #160]	; (8005668 <HAL_ADC_ConfigChannel+0x254>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d10f      	bne.n	80055ec <HAL_ADC_ConfigChannel+0x1d8>
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	2b12      	cmp	r3, #18
 80055d2:	d10b      	bne.n	80055ec <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a1d      	ldr	r2, [pc, #116]	; (8005668 <HAL_ADC_ConfigChannel+0x254>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d12b      	bne.n	800564e <HAL_ADC_ConfigChannel+0x23a>
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a1c      	ldr	r2, [pc, #112]	; (800566c <HAL_ADC_ConfigChannel+0x258>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d003      	beq.n	8005608 <HAL_ADC_ConfigChannel+0x1f4>
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	2b11      	cmp	r3, #17
 8005606:	d122      	bne.n	800564e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a11      	ldr	r2, [pc, #68]	; (800566c <HAL_ADC_ConfigChannel+0x258>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d111      	bne.n	800564e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800562a:	4b11      	ldr	r3, [pc, #68]	; (8005670 <HAL_ADC_ConfigChannel+0x25c>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a11      	ldr	r2, [pc, #68]	; (8005674 <HAL_ADC_ConfigChannel+0x260>)
 8005630:	fba2 2303 	umull	r2, r3, r2, r3
 8005634:	0c9a      	lsrs	r2, r3, #18
 8005636:	4613      	mov	r3, r2
 8005638:	009b      	lsls	r3, r3, #2
 800563a:	4413      	add	r3, r2
 800563c:	005b      	lsls	r3, r3, #1
 800563e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005640:	e002      	b.n	8005648 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	3b01      	subs	r3, #1
 8005646:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d1f9      	bne.n	8005642 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2200      	movs	r2, #0
 8005652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005656:	2300      	movs	r3, #0
}
 8005658:	4618      	mov	r0, r3
 800565a:	3714      	adds	r7, #20
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr
 8005664:	40012300 	.word	0x40012300
 8005668:	40012000 	.word	0x40012000
 800566c:	10000012 	.word	0x10000012
 8005670:	200023d8 	.word	0x200023d8
 8005674:	431bde83 	.word	0x431bde83

08005678 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005680:	4b79      	ldr	r3, [pc, #484]	; (8005868 <ADC_Init+0x1f0>)
 8005682:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	685a      	ldr	r2, [r3, #4]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	431a      	orrs	r2, r3
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	685a      	ldr	r2, [r3, #4]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	6859      	ldr	r1, [r3, #4]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	691b      	ldr	r3, [r3, #16]
 80056b8:	021a      	lsls	r2, r3, #8
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	430a      	orrs	r2, r1
 80056c0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	685a      	ldr	r2, [r3, #4]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80056d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	6859      	ldr	r1, [r3, #4]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	689a      	ldr	r2, [r3, #8]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	430a      	orrs	r2, r1
 80056e2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	689a      	ldr	r2, [r3, #8]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056f2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	6899      	ldr	r1, [r3, #8]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	68da      	ldr	r2, [r3, #12]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	430a      	orrs	r2, r1
 8005704:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800570a:	4a58      	ldr	r2, [pc, #352]	; (800586c <ADC_Init+0x1f4>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d022      	beq.n	8005756 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	689a      	ldr	r2, [r3, #8]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800571e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	6899      	ldr	r1, [r3, #8]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	430a      	orrs	r2, r1
 8005730:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	689a      	ldr	r2, [r3, #8]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005740:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	6899      	ldr	r1, [r3, #8]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	430a      	orrs	r2, r1
 8005752:	609a      	str	r2, [r3, #8]
 8005754:	e00f      	b.n	8005776 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	689a      	ldr	r2, [r3, #8]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005764:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	689a      	ldr	r2, [r3, #8]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005774:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	689a      	ldr	r2, [r3, #8]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f022 0202 	bic.w	r2, r2, #2
 8005784:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	6899      	ldr	r1, [r3, #8]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	7e1b      	ldrb	r3, [r3, #24]
 8005790:	005a      	lsls	r2, r3, #1
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	430a      	orrs	r2, r1
 8005798:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d01b      	beq.n	80057dc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	685a      	ldr	r2, [r3, #4]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057b2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	685a      	ldr	r2, [r3, #4]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80057c2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	6859      	ldr	r1, [r3, #4]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ce:	3b01      	subs	r3, #1
 80057d0:	035a      	lsls	r2, r3, #13
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	430a      	orrs	r2, r1
 80057d8:	605a      	str	r2, [r3, #4]
 80057da:	e007      	b.n	80057ec <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	685a      	ldr	r2, [r3, #4]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80057ea:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80057fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	69db      	ldr	r3, [r3, #28]
 8005806:	3b01      	subs	r3, #1
 8005808:	051a      	lsls	r2, r3, #20
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	430a      	orrs	r2, r1
 8005810:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	689a      	ldr	r2, [r3, #8]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005820:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	6899      	ldr	r1, [r3, #8]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800582e:	025a      	lsls	r2, r3, #9
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	430a      	orrs	r2, r1
 8005836:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	689a      	ldr	r2, [r3, #8]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005846:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	6899      	ldr	r1, [r3, #8]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	695b      	ldr	r3, [r3, #20]
 8005852:	029a      	lsls	r2, r3, #10
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	430a      	orrs	r2, r1
 800585a:	609a      	str	r2, [r3, #8]
}
 800585c:	bf00      	nop
 800585e:	3714      	adds	r7, #20
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr
 8005868:	40012300 	.word	0x40012300
 800586c:	0f000001 	.word	0x0f000001

08005870 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d101      	bne.n	8005882 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e0ed      	b.n	8005a5e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005888:	b2db      	uxtb	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d102      	bne.n	8005894 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f7ff f82c 	bl	80048ec <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f042 0201 	orr.w	r2, r2, #1
 80058a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80058a4:	f7ff fbd8 	bl	8005058 <HAL_GetTick>
 80058a8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80058aa:	e012      	b.n	80058d2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80058ac:	f7ff fbd4 	bl	8005058 <HAL_GetTick>
 80058b0:	4602      	mov	r2, r0
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	2b0a      	cmp	r3, #10
 80058b8:	d90b      	bls.n	80058d2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058be:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2205      	movs	r2, #5
 80058ca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	e0c5      	b.n	8005a5e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	f003 0301 	and.w	r3, r3, #1
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d0e5      	beq.n	80058ac <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f022 0202 	bic.w	r2, r2, #2
 80058ee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80058f0:	f7ff fbb2 	bl	8005058 <HAL_GetTick>
 80058f4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80058f6:	e012      	b.n	800591e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80058f8:	f7ff fbae 	bl	8005058 <HAL_GetTick>
 80058fc:	4602      	mov	r2, r0
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	1ad3      	subs	r3, r2, r3
 8005902:	2b0a      	cmp	r3, #10
 8005904:	d90b      	bls.n	800591e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800590a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2205      	movs	r2, #5
 8005916:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	e09f      	b.n	8005a5e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	f003 0302 	and.w	r3, r3, #2
 8005928:	2b00      	cmp	r3, #0
 800592a:	d1e5      	bne.n	80058f8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	7e1b      	ldrb	r3, [r3, #24]
 8005930:	2b01      	cmp	r3, #1
 8005932:	d108      	bne.n	8005946 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005942:	601a      	str	r2, [r3, #0]
 8005944:	e007      	b.n	8005956 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005954:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	7e5b      	ldrb	r3, [r3, #25]
 800595a:	2b01      	cmp	r3, #1
 800595c:	d108      	bne.n	8005970 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800596c:	601a      	str	r2, [r3, #0]
 800596e:	e007      	b.n	8005980 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800597e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	7e9b      	ldrb	r3, [r3, #26]
 8005984:	2b01      	cmp	r3, #1
 8005986:	d108      	bne.n	800599a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	681a      	ldr	r2, [r3, #0]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f042 0220 	orr.w	r2, r2, #32
 8005996:	601a      	str	r2, [r3, #0]
 8005998:	e007      	b.n	80059aa <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	681a      	ldr	r2, [r3, #0]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f022 0220 	bic.w	r2, r2, #32
 80059a8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	7edb      	ldrb	r3, [r3, #27]
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d108      	bne.n	80059c4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f022 0210 	bic.w	r2, r2, #16
 80059c0:	601a      	str	r2, [r3, #0]
 80059c2:	e007      	b.n	80059d4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	681a      	ldr	r2, [r3, #0]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f042 0210 	orr.w	r2, r2, #16
 80059d2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	7f1b      	ldrb	r3, [r3, #28]
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d108      	bne.n	80059ee <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f042 0208 	orr.w	r2, r2, #8
 80059ea:	601a      	str	r2, [r3, #0]
 80059ec:	e007      	b.n	80059fe <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f022 0208 	bic.w	r2, r2, #8
 80059fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	7f5b      	ldrb	r3, [r3, #29]
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	d108      	bne.n	8005a18 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f042 0204 	orr.w	r2, r2, #4
 8005a14:	601a      	str	r2, [r3, #0]
 8005a16:	e007      	b.n	8005a28 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f022 0204 	bic.w	r2, r2, #4
 8005a26:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	689a      	ldr	r2, [r3, #8]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	431a      	orrs	r2, r3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	691b      	ldr	r3, [r3, #16]
 8005a36:	431a      	orrs	r2, r3
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	695b      	ldr	r3, [r3, #20]
 8005a3c:	ea42 0103 	orr.w	r1, r2, r3
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	1e5a      	subs	r2, r3, #1
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	430a      	orrs	r2, r1
 8005a4c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2200      	movs	r2, #0
 8005a52:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005a5c:	2300      	movs	r3, #0
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3710      	adds	r7, #16
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
	...

08005a68 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b087      	sub	sp, #28
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
 8005a70:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a7e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005a80:	7cfb      	ldrb	r3, [r7, #19]
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d003      	beq.n	8005a8e <HAL_CAN_ConfigFilter+0x26>
 8005a86:	7cfb      	ldrb	r3, [r7, #19]
 8005a88:	2b02      	cmp	r3, #2
 8005a8a:	f040 80be 	bne.w	8005c0a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8005a8e:	4b65      	ldr	r3, [pc, #404]	; (8005c24 <HAL_CAN_ConfigFilter+0x1bc>)
 8005a90:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005a98:	f043 0201 	orr.w	r2, r3, #1
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005aa8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005abc:	021b      	lsls	r3, r3, #8
 8005abe:	431a      	orrs	r2, r3
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	695b      	ldr	r3, [r3, #20]
 8005aca:	f003 031f 	and.w	r3, r3, #31
 8005ace:	2201      	movs	r2, #1
 8005ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	43db      	mvns	r3, r3
 8005ae0:	401a      	ands	r2, r3
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	69db      	ldr	r3, [r3, #28]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d123      	bne.n	8005b38 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	43db      	mvns	r3, r3
 8005afa:	401a      	ands	r2, r3
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	68db      	ldr	r3, [r3, #12]
 8005b06:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b0e:	683a      	ldr	r2, [r7, #0]
 8005b10:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005b12:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	3248      	adds	r2, #72	; 0x48
 8005b18:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b2c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b2e:	6979      	ldr	r1, [r7, #20]
 8005b30:	3348      	adds	r3, #72	; 0x48
 8005b32:	00db      	lsls	r3, r3, #3
 8005b34:	440b      	add	r3, r1
 8005b36:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	69db      	ldr	r3, [r3, #28]
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	d122      	bne.n	8005b86 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	431a      	orrs	r2, r3
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b5c:	683a      	ldr	r2, [r7, #0]
 8005b5e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005b60:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	3248      	adds	r2, #72	; 0x48
 8005b66:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b7a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b7c:	6979      	ldr	r1, [r7, #20]
 8005b7e:	3348      	adds	r3, #72	; 0x48
 8005b80:	00db      	lsls	r3, r3, #3
 8005b82:	440b      	add	r3, r1
 8005b84:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	699b      	ldr	r3, [r3, #24]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d109      	bne.n	8005ba2 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	43db      	mvns	r3, r3
 8005b98:	401a      	ands	r2, r3
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8005ba0:	e007      	b.n	8005bb2 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	431a      	orrs	r2, r3
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d109      	bne.n	8005bce <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	43db      	mvns	r3, r3
 8005bc4:	401a      	ands	r2, r3
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005bcc:	e007      	b.n	8005bde <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	431a      	orrs	r2, r3
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	6a1b      	ldr	r3, [r3, #32]
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d107      	bne.n	8005bf6 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	431a      	orrs	r2, r3
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005bfc:	f023 0201 	bic.w	r2, r3, #1
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8005c06:	2300      	movs	r3, #0
 8005c08:	e006      	b.n	8005c18 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c0e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
  }
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	371c      	adds	r7, #28
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr
 8005c24:	40006400 	.word	0x40006400

08005c28 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b084      	sub	sp, #16
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d12e      	bne.n	8005c9a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2202      	movs	r2, #2
 8005c40:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f022 0201 	bic.w	r2, r2, #1
 8005c52:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005c54:	f7ff fa00 	bl	8005058 <HAL_GetTick>
 8005c58:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005c5a:	e012      	b.n	8005c82 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005c5c:	f7ff f9fc 	bl	8005058 <HAL_GetTick>
 8005c60:	4602      	mov	r2, r0
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	2b0a      	cmp	r3, #10
 8005c68:	d90b      	bls.n	8005c82 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c6e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2205      	movs	r2, #5
 8005c7a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e012      	b.n	8005ca8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	f003 0301 	and.w	r3, r3, #1
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d1e5      	bne.n	8005c5c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2200      	movs	r2, #0
 8005c94:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005c96:	2300      	movs	r3, #0
 8005c98:	e006      	b.n	8005ca8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c9e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
  }
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3710      	adds	r7, #16
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}

08005cb0 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b087      	sub	sp, #28
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	60f8      	str	r0, [r7, #12]
 8005cb8:	60b9      	str	r1, [r7, #8]
 8005cba:	607a      	str	r2, [r7, #4]
 8005cbc:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005cc4:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005cc6:	7dfb      	ldrb	r3, [r7, #23]
 8005cc8:	2b01      	cmp	r3, #1
 8005cca:	d003      	beq.n	8005cd4 <HAL_CAN_GetRxMessage+0x24>
 8005ccc:	7dfb      	ldrb	r3, [r7, #23]
 8005cce:	2b02      	cmp	r3, #2
 8005cd0:	f040 80f3 	bne.w	8005eba <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d10e      	bne.n	8005cf8 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	68db      	ldr	r3, [r3, #12]
 8005ce0:	f003 0303 	and.w	r3, r3, #3
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d116      	bne.n	8005d16 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cec:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e0e7      	b.n	8005ec8 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	691b      	ldr	r3, [r3, #16]
 8005cfe:	f003 0303 	and.w	r3, r3, #3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d107      	bne.n	8005d16 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d0a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e0d8      	b.n	8005ec8 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	331b      	adds	r3, #27
 8005d1e:	011b      	lsls	r3, r3, #4
 8005d20:	4413      	add	r3, r2
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 0204 	and.w	r2, r3, #4
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d10c      	bne.n	8005d4e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681a      	ldr	r2, [r3, #0]
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	331b      	adds	r3, #27
 8005d3c:	011b      	lsls	r3, r3, #4
 8005d3e:	4413      	add	r3, r2
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	0d5b      	lsrs	r3, r3, #21
 8005d44:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	601a      	str	r2, [r3, #0]
 8005d4c:	e00b      	b.n	8005d66 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	331b      	adds	r3, #27
 8005d56:	011b      	lsls	r3, r3, #4
 8005d58:	4413      	add	r3, r2
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	08db      	lsrs	r3, r3, #3
 8005d5e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	331b      	adds	r3, #27
 8005d6e:	011b      	lsls	r3, r3, #4
 8005d70:	4413      	add	r3, r2
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f003 0202 	and.w	r2, r3, #2
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	331b      	adds	r3, #27
 8005d84:	011b      	lsls	r3, r3, #4
 8005d86:	4413      	add	r3, r2
 8005d88:	3304      	adds	r3, #4
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f003 020f 	and.w	r2, r3, #15
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681a      	ldr	r2, [r3, #0]
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	331b      	adds	r3, #27
 8005d9c:	011b      	lsls	r3, r3, #4
 8005d9e:	4413      	add	r3, r2
 8005da0:	3304      	adds	r3, #4
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	0a1b      	lsrs	r3, r3, #8
 8005da6:	b2da      	uxtb	r2, r3
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	331b      	adds	r3, #27
 8005db4:	011b      	lsls	r3, r3, #4
 8005db6:	4413      	add	r3, r2
 8005db8:	3304      	adds	r3, #4
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	0c1b      	lsrs	r3, r3, #16
 8005dbe:	b29a      	uxth	r2, r3
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	011b      	lsls	r3, r3, #4
 8005dcc:	4413      	add	r3, r2
 8005dce:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	b2da      	uxtb	r2, r3
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	011b      	lsls	r3, r3, #4
 8005de2:	4413      	add	r3, r2
 8005de4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	0a1a      	lsrs	r2, r3, #8
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	3301      	adds	r3, #1
 8005df0:	b2d2      	uxtb	r2, r2
 8005df2:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	011b      	lsls	r3, r3, #4
 8005dfc:	4413      	add	r3, r2
 8005dfe:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	0c1a      	lsrs	r2, r3, #16
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	3302      	adds	r3, #2
 8005e0a:	b2d2      	uxtb	r2, r2
 8005e0c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	011b      	lsls	r3, r3, #4
 8005e16:	4413      	add	r3, r2
 8005e18:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	0e1a      	lsrs	r2, r3, #24
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	3303      	adds	r3, #3
 8005e24:	b2d2      	uxtb	r2, r2
 8005e26:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	011b      	lsls	r3, r3, #4
 8005e30:	4413      	add	r3, r2
 8005e32:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	3304      	adds	r3, #4
 8005e3c:	b2d2      	uxtb	r2, r2
 8005e3e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	011b      	lsls	r3, r3, #4
 8005e48:	4413      	add	r3, r2
 8005e4a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	0a1a      	lsrs	r2, r3, #8
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	3305      	adds	r3, #5
 8005e56:	b2d2      	uxtb	r2, r2
 8005e58:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	011b      	lsls	r3, r3, #4
 8005e62:	4413      	add	r3, r2
 8005e64:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	0c1a      	lsrs	r2, r3, #16
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	3306      	adds	r3, #6
 8005e70:	b2d2      	uxtb	r2, r2
 8005e72:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	011b      	lsls	r3, r3, #4
 8005e7c:	4413      	add	r3, r2
 8005e7e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	0e1a      	lsrs	r2, r3, #24
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	3307      	adds	r3, #7
 8005e8a:	b2d2      	uxtb	r2, r2
 8005e8c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d108      	bne.n	8005ea6 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	68da      	ldr	r2, [r3, #12]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f042 0220 	orr.w	r2, r2, #32
 8005ea2:	60da      	str	r2, [r3, #12]
 8005ea4:	e007      	b.n	8005eb6 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	691a      	ldr	r2, [r3, #16]
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f042 0220 	orr.w	r2, r2, #32
 8005eb4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	e006      	b.n	8005ec8 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ebe:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
  }
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	371c      	adds	r7, #28
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr

08005ed4 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b085      	sub	sp, #20
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
 8005edc:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ee4:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005ee6:	7bfb      	ldrb	r3, [r7, #15]
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d002      	beq.n	8005ef2 <HAL_CAN_ActivateNotification+0x1e>
 8005eec:	7bfb      	ldrb	r3, [r7, #15]
 8005eee:	2b02      	cmp	r3, #2
 8005ef0:	d109      	bne.n	8005f06 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	6959      	ldr	r1, [r3, #20]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	683a      	ldr	r2, [r7, #0]
 8005efe:	430a      	orrs	r2, r1
 8005f00:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005f02:	2300      	movs	r3, #0
 8005f04:	e006      	b.n	8005f14 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f0a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
  }
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3714      	adds	r7, #20
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr

08005f20 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b08a      	sub	sp, #40	; 0x28
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	695b      	ldr	r3, [r3, #20]
 8005f32:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	689b      	ldr	r3, [r3, #8]
 8005f42:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	68db      	ldr	r3, [r3, #12]
 8005f4a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	691b      	ldr	r3, [r3, #16]
 8005f52:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	699b      	ldr	r3, [r3, #24]
 8005f5a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005f5c:	6a3b      	ldr	r3, [r7, #32]
 8005f5e:	f003 0301 	and.w	r3, r3, #1
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d07c      	beq.n	8006060 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005f66:	69bb      	ldr	r3, [r7, #24]
 8005f68:	f003 0301 	and.w	r3, r3, #1
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d023      	beq.n	8005fb8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2201      	movs	r2, #1
 8005f76:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005f78:	69bb      	ldr	r3, [r7, #24]
 8005f7a:	f003 0302 	and.w	r3, r3, #2
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d003      	beq.n	8005f8a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f000 f983 	bl	800628e <HAL_CAN_TxMailbox0CompleteCallback>
 8005f88:	e016      	b.n	8005fb8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005f8a:	69bb      	ldr	r3, [r7, #24]
 8005f8c:	f003 0304 	and.w	r3, r3, #4
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d004      	beq.n	8005f9e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f96:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005f9a:	627b      	str	r3, [r7, #36]	; 0x24
 8005f9c:	e00c      	b.n	8005fb8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005f9e:	69bb      	ldr	r3, [r7, #24]
 8005fa0:	f003 0308 	and.w	r3, r3, #8
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d004      	beq.n	8005fb2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005faa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005fae:	627b      	str	r3, [r7, #36]	; 0x24
 8005fb0:	e002      	b.n	8005fb8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f000 f989 	bl	80062ca <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005fb8:	69bb      	ldr	r3, [r7, #24]
 8005fba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d024      	beq.n	800600c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005fca:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005fcc:	69bb      	ldr	r3, [r7, #24]
 8005fce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d003      	beq.n	8005fde <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f000 f963 	bl	80062a2 <HAL_CAN_TxMailbox1CompleteCallback>
 8005fdc:	e016      	b.n	800600c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d004      	beq.n	8005ff2 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fea:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005fee:	627b      	str	r3, [r7, #36]	; 0x24
 8005ff0:	e00c      	b.n	800600c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005ff2:	69bb      	ldr	r3, [r7, #24]
 8005ff4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d004      	beq.n	8006006 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ffe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006002:	627b      	str	r3, [r7, #36]	; 0x24
 8006004:	e002      	b.n	800600c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f000 f969 	bl	80062de <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800600c:	69bb      	ldr	r3, [r7, #24]
 800600e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006012:	2b00      	cmp	r3, #0
 8006014:	d024      	beq.n	8006060 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800601e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8006020:	69bb      	ldr	r3, [r7, #24]
 8006022:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006026:	2b00      	cmp	r3, #0
 8006028:	d003      	beq.n	8006032 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f000 f943 	bl	80062b6 <HAL_CAN_TxMailbox2CompleteCallback>
 8006030:	e016      	b.n	8006060 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8006032:	69bb      	ldr	r3, [r7, #24]
 8006034:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006038:	2b00      	cmp	r3, #0
 800603a:	d004      	beq.n	8006046 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800603c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800603e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006042:	627b      	str	r3, [r7, #36]	; 0x24
 8006044:	e00c      	b.n	8006060 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8006046:	69bb      	ldr	r3, [r7, #24]
 8006048:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800604c:	2b00      	cmp	r3, #0
 800604e:	d004      	beq.n	800605a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8006050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006052:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006056:	627b      	str	r3, [r7, #36]	; 0x24
 8006058:	e002      	b.n	8006060 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f000 f949 	bl	80062f2 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8006060:	6a3b      	ldr	r3, [r7, #32]
 8006062:	f003 0308 	and.w	r3, r3, #8
 8006066:	2b00      	cmp	r3, #0
 8006068:	d00c      	beq.n	8006084 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	f003 0310 	and.w	r3, r3, #16
 8006070:	2b00      	cmp	r3, #0
 8006072:	d007      	beq.n	8006084 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8006074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006076:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800607a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2210      	movs	r2, #16
 8006082:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8006084:	6a3b      	ldr	r3, [r7, #32]
 8006086:	f003 0304 	and.w	r3, r3, #4
 800608a:	2b00      	cmp	r3, #0
 800608c:	d00b      	beq.n	80060a6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	f003 0308 	and.w	r3, r3, #8
 8006094:	2b00      	cmp	r3, #0
 8006096:	d006      	beq.n	80060a6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2208      	movs	r2, #8
 800609e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f000 f930 	bl	8006306 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80060a6:	6a3b      	ldr	r3, [r7, #32]
 80060a8:	f003 0302 	and.w	r3, r3, #2
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d009      	beq.n	80060c4 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	f003 0303 	and.w	r3, r3, #3
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d002      	beq.n	80060c4 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f7fb f808 	bl	80010d4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80060c4:	6a3b      	ldr	r3, [r7, #32]
 80060c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d00c      	beq.n	80060e8 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	f003 0310 	and.w	r3, r3, #16
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d007      	beq.n	80060e8 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80060d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80060de:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	2210      	movs	r2, #16
 80060e6:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80060e8:	6a3b      	ldr	r3, [r7, #32]
 80060ea:	f003 0320 	and.w	r3, r3, #32
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d00b      	beq.n	800610a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	f003 0308 	and.w	r3, r3, #8
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d006      	beq.n	800610a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	2208      	movs	r2, #8
 8006102:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006104:	6878      	ldr	r0, [r7, #4]
 8006106:	f000 f912 	bl	800632e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800610a:	6a3b      	ldr	r3, [r7, #32]
 800610c:	f003 0310 	and.w	r3, r3, #16
 8006110:	2b00      	cmp	r3, #0
 8006112:	d009      	beq.n	8006128 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	691b      	ldr	r3, [r3, #16]
 800611a:	f003 0303 	and.w	r3, r3, #3
 800611e:	2b00      	cmp	r3, #0
 8006120:	d002      	beq.n	8006128 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f000 f8f9 	bl	800631a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006128:	6a3b      	ldr	r3, [r7, #32]
 800612a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00b      	beq.n	800614a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006132:	69fb      	ldr	r3, [r7, #28]
 8006134:	f003 0310 	and.w	r3, r3, #16
 8006138:	2b00      	cmp	r3, #0
 800613a:	d006      	beq.n	800614a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	2210      	movs	r2, #16
 8006142:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f000 f8fc 	bl	8006342 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800614a:	6a3b      	ldr	r3, [r7, #32]
 800614c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006150:	2b00      	cmp	r3, #0
 8006152:	d00b      	beq.n	800616c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006154:	69fb      	ldr	r3, [r7, #28]
 8006156:	f003 0308 	and.w	r3, r3, #8
 800615a:	2b00      	cmp	r3, #0
 800615c:	d006      	beq.n	800616c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	2208      	movs	r2, #8
 8006164:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f000 f8f5 	bl	8006356 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800616c:	6a3b      	ldr	r3, [r7, #32]
 800616e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006172:	2b00      	cmp	r3, #0
 8006174:	d07b      	beq.n	800626e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8006176:	69fb      	ldr	r3, [r7, #28]
 8006178:	f003 0304 	and.w	r3, r3, #4
 800617c:	2b00      	cmp	r3, #0
 800617e:	d072      	beq.n	8006266 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006180:	6a3b      	ldr	r3, [r7, #32]
 8006182:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006186:	2b00      	cmp	r3, #0
 8006188:	d008      	beq.n	800619c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006190:	2b00      	cmp	r3, #0
 8006192:	d003      	beq.n	800619c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8006194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006196:	f043 0301 	orr.w	r3, r3, #1
 800619a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800619c:	6a3b      	ldr	r3, [r7, #32]
 800619e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d008      	beq.n	80061b8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d003      	beq.n	80061b8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80061b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b2:	f043 0302 	orr.w	r3, r3, #2
 80061b6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80061b8:	6a3b      	ldr	r3, [r7, #32]
 80061ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d008      	beq.n	80061d4 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d003      	beq.n	80061d4 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80061cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ce:	f043 0304 	orr.w	r3, r3, #4
 80061d2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80061d4:	6a3b      	ldr	r3, [r7, #32]
 80061d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d043      	beq.n	8006266 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d03e      	beq.n	8006266 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80061ee:	2b60      	cmp	r3, #96	; 0x60
 80061f0:	d02b      	beq.n	800624a <HAL_CAN_IRQHandler+0x32a>
 80061f2:	2b60      	cmp	r3, #96	; 0x60
 80061f4:	d82e      	bhi.n	8006254 <HAL_CAN_IRQHandler+0x334>
 80061f6:	2b50      	cmp	r3, #80	; 0x50
 80061f8:	d022      	beq.n	8006240 <HAL_CAN_IRQHandler+0x320>
 80061fa:	2b50      	cmp	r3, #80	; 0x50
 80061fc:	d82a      	bhi.n	8006254 <HAL_CAN_IRQHandler+0x334>
 80061fe:	2b40      	cmp	r3, #64	; 0x40
 8006200:	d019      	beq.n	8006236 <HAL_CAN_IRQHandler+0x316>
 8006202:	2b40      	cmp	r3, #64	; 0x40
 8006204:	d826      	bhi.n	8006254 <HAL_CAN_IRQHandler+0x334>
 8006206:	2b30      	cmp	r3, #48	; 0x30
 8006208:	d010      	beq.n	800622c <HAL_CAN_IRQHandler+0x30c>
 800620a:	2b30      	cmp	r3, #48	; 0x30
 800620c:	d822      	bhi.n	8006254 <HAL_CAN_IRQHandler+0x334>
 800620e:	2b10      	cmp	r3, #16
 8006210:	d002      	beq.n	8006218 <HAL_CAN_IRQHandler+0x2f8>
 8006212:	2b20      	cmp	r3, #32
 8006214:	d005      	beq.n	8006222 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006216:	e01d      	b.n	8006254 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800621a:	f043 0308 	orr.w	r3, r3, #8
 800621e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006220:	e019      	b.n	8006256 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006224:	f043 0310 	orr.w	r3, r3, #16
 8006228:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800622a:	e014      	b.n	8006256 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800622c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622e:	f043 0320 	orr.w	r3, r3, #32
 8006232:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006234:	e00f      	b.n	8006256 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8006236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006238:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800623c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800623e:	e00a      	b.n	8006256 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006242:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006246:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006248:	e005      	b.n	8006256 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800624a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800624c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006250:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006252:	e000      	b.n	8006256 <HAL_CAN_IRQHandler+0x336>
            break;
 8006254:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	699a      	ldr	r2, [r3, #24]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006264:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	2204      	movs	r2, #4
 800626c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800626e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006270:	2b00      	cmp	r3, #0
 8006272:	d008      	beq.n	8006286 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800627a:	431a      	orrs	r2, r3
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f000 f872 	bl	800636a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006286:	bf00      	nop
 8006288:	3728      	adds	r7, #40	; 0x28
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}

0800628e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800628e:	b480      	push	{r7}
 8006290:	b083      	sub	sp, #12
 8006292:	af00      	add	r7, sp, #0
 8006294:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8006296:	bf00      	nop
 8006298:	370c      	adds	r7, #12
 800629a:	46bd      	mov	sp, r7
 800629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a0:	4770      	bx	lr

080062a2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80062a2:	b480      	push	{r7}
 80062a4:	b083      	sub	sp, #12
 80062a6:	af00      	add	r7, sp, #0
 80062a8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80062aa:	bf00      	nop
 80062ac:	370c      	adds	r7, #12
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr

080062b6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80062b6:	b480      	push	{r7}
 80062b8:	b083      	sub	sp, #12
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80062be:	bf00      	nop
 80062c0:	370c      	adds	r7, #12
 80062c2:	46bd      	mov	sp, r7
 80062c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c8:	4770      	bx	lr

080062ca <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80062ca:	b480      	push	{r7}
 80062cc:	b083      	sub	sp, #12
 80062ce:	af00      	add	r7, sp, #0
 80062d0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80062d2:	bf00      	nop
 80062d4:	370c      	adds	r7, #12
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr

080062de <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80062de:	b480      	push	{r7}
 80062e0:	b083      	sub	sp, #12
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80062e6:	bf00      	nop
 80062e8:	370c      	adds	r7, #12
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr

080062f2 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80062f2:	b480      	push	{r7}
 80062f4:	b083      	sub	sp, #12
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80062fa:	bf00      	nop
 80062fc:	370c      	adds	r7, #12
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr

08006306 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006306:	b480      	push	{r7}
 8006308:	b083      	sub	sp, #12
 800630a:	af00      	add	r7, sp, #0
 800630c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800630e:	bf00      	nop
 8006310:	370c      	adds	r7, #12
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr

0800631a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800631a:	b480      	push	{r7}
 800631c:	b083      	sub	sp, #12
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006322:	bf00      	nop
 8006324:	370c      	adds	r7, #12
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr

0800632e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800632e:	b480      	push	{r7}
 8006330:	b083      	sub	sp, #12
 8006332:	af00      	add	r7, sp, #0
 8006334:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006336:	bf00      	nop
 8006338:	370c      	adds	r7, #12
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr

08006342 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006342:	b480      	push	{r7}
 8006344:	b083      	sub	sp, #12
 8006346:	af00      	add	r7, sp, #0
 8006348:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800634a:	bf00      	nop
 800634c:	370c      	adds	r7, #12
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr

08006356 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006356:	b480      	push	{r7}
 8006358:	b083      	sub	sp, #12
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800635e:	bf00      	nop
 8006360:	370c      	adds	r7, #12
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr

0800636a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800636a:	b480      	push	{r7}
 800636c:	b083      	sub	sp, #12
 800636e:	af00      	add	r7, sp, #0
 8006370:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8006372:	bf00      	nop
 8006374:	370c      	adds	r7, #12
 8006376:	46bd      	mov	sp, r7
 8006378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637c:	4770      	bx	lr
	...

08006380 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006380:	b480      	push	{r7}
 8006382:	b085      	sub	sp, #20
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	f003 0307 	and.w	r3, r3, #7
 800638e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006390:	4b0c      	ldr	r3, [pc, #48]	; (80063c4 <__NVIC_SetPriorityGrouping+0x44>)
 8006392:	68db      	ldr	r3, [r3, #12]
 8006394:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006396:	68ba      	ldr	r2, [r7, #8]
 8006398:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800639c:	4013      	ands	r3, r2
 800639e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80063a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80063ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80063b2:	4a04      	ldr	r2, [pc, #16]	; (80063c4 <__NVIC_SetPriorityGrouping+0x44>)
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	60d3      	str	r3, [r2, #12]
}
 80063b8:	bf00      	nop
 80063ba:	3714      	adds	r7, #20
 80063bc:	46bd      	mov	sp, r7
 80063be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c2:	4770      	bx	lr
 80063c4:	e000ed00 	.word	0xe000ed00

080063c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80063c8:	b480      	push	{r7}
 80063ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80063cc:	4b04      	ldr	r3, [pc, #16]	; (80063e0 <__NVIC_GetPriorityGrouping+0x18>)
 80063ce:	68db      	ldr	r3, [r3, #12]
 80063d0:	0a1b      	lsrs	r3, r3, #8
 80063d2:	f003 0307 	and.w	r3, r3, #7
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	46bd      	mov	sp, r7
 80063da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063de:	4770      	bx	lr
 80063e0:	e000ed00 	.word	0xe000ed00

080063e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	4603      	mov	r3, r0
 80063ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	db0b      	blt.n	800640e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80063f6:	79fb      	ldrb	r3, [r7, #7]
 80063f8:	f003 021f 	and.w	r2, r3, #31
 80063fc:	4907      	ldr	r1, [pc, #28]	; (800641c <__NVIC_EnableIRQ+0x38>)
 80063fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006402:	095b      	lsrs	r3, r3, #5
 8006404:	2001      	movs	r0, #1
 8006406:	fa00 f202 	lsl.w	r2, r0, r2
 800640a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800640e:	bf00      	nop
 8006410:	370c      	adds	r7, #12
 8006412:	46bd      	mov	sp, r7
 8006414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006418:	4770      	bx	lr
 800641a:	bf00      	nop
 800641c:	e000e100 	.word	0xe000e100

08006420 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006420:	b480      	push	{r7}
 8006422:	b083      	sub	sp, #12
 8006424:	af00      	add	r7, sp, #0
 8006426:	4603      	mov	r3, r0
 8006428:	6039      	str	r1, [r7, #0]
 800642a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800642c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006430:	2b00      	cmp	r3, #0
 8006432:	db0a      	blt.n	800644a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	b2da      	uxtb	r2, r3
 8006438:	490c      	ldr	r1, [pc, #48]	; (800646c <__NVIC_SetPriority+0x4c>)
 800643a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800643e:	0112      	lsls	r2, r2, #4
 8006440:	b2d2      	uxtb	r2, r2
 8006442:	440b      	add	r3, r1
 8006444:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006448:	e00a      	b.n	8006460 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	b2da      	uxtb	r2, r3
 800644e:	4908      	ldr	r1, [pc, #32]	; (8006470 <__NVIC_SetPriority+0x50>)
 8006450:	79fb      	ldrb	r3, [r7, #7]
 8006452:	f003 030f 	and.w	r3, r3, #15
 8006456:	3b04      	subs	r3, #4
 8006458:	0112      	lsls	r2, r2, #4
 800645a:	b2d2      	uxtb	r2, r2
 800645c:	440b      	add	r3, r1
 800645e:	761a      	strb	r2, [r3, #24]
}
 8006460:	bf00      	nop
 8006462:	370c      	adds	r7, #12
 8006464:	46bd      	mov	sp, r7
 8006466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646a:	4770      	bx	lr
 800646c:	e000e100 	.word	0xe000e100
 8006470:	e000ed00 	.word	0xe000ed00

08006474 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006474:	b480      	push	{r7}
 8006476:	b089      	sub	sp, #36	; 0x24
 8006478:	af00      	add	r7, sp, #0
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	60b9      	str	r1, [r7, #8]
 800647e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f003 0307 	and.w	r3, r3, #7
 8006486:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006488:	69fb      	ldr	r3, [r7, #28]
 800648a:	f1c3 0307 	rsb	r3, r3, #7
 800648e:	2b04      	cmp	r3, #4
 8006490:	bf28      	it	cs
 8006492:	2304      	movcs	r3, #4
 8006494:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006496:	69fb      	ldr	r3, [r7, #28]
 8006498:	3304      	adds	r3, #4
 800649a:	2b06      	cmp	r3, #6
 800649c:	d902      	bls.n	80064a4 <NVIC_EncodePriority+0x30>
 800649e:	69fb      	ldr	r3, [r7, #28]
 80064a0:	3b03      	subs	r3, #3
 80064a2:	e000      	b.n	80064a6 <NVIC_EncodePriority+0x32>
 80064a4:	2300      	movs	r3, #0
 80064a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80064ac:	69bb      	ldr	r3, [r7, #24]
 80064ae:	fa02 f303 	lsl.w	r3, r2, r3
 80064b2:	43da      	mvns	r2, r3
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	401a      	ands	r2, r3
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80064bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	fa01 f303 	lsl.w	r3, r1, r3
 80064c6:	43d9      	mvns	r1, r3
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064cc:	4313      	orrs	r3, r2
         );
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3724      	adds	r7, #36	; 0x24
 80064d2:	46bd      	mov	sp, r7
 80064d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d8:	4770      	bx	lr
	...

080064dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b082      	sub	sp, #8
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	3b01      	subs	r3, #1
 80064e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80064ec:	d301      	bcc.n	80064f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80064ee:	2301      	movs	r3, #1
 80064f0:	e00f      	b.n	8006512 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80064f2:	4a0a      	ldr	r2, [pc, #40]	; (800651c <SysTick_Config+0x40>)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	3b01      	subs	r3, #1
 80064f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80064fa:	210f      	movs	r1, #15
 80064fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006500:	f7ff ff8e 	bl	8006420 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006504:	4b05      	ldr	r3, [pc, #20]	; (800651c <SysTick_Config+0x40>)
 8006506:	2200      	movs	r2, #0
 8006508:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800650a:	4b04      	ldr	r3, [pc, #16]	; (800651c <SysTick_Config+0x40>)
 800650c:	2207      	movs	r2, #7
 800650e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3708      	adds	r7, #8
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
 800651a:	bf00      	nop
 800651c:	e000e010 	.word	0xe000e010

08006520 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b082      	sub	sp, #8
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f7ff ff29 	bl	8006380 <__NVIC_SetPriorityGrouping>
}
 800652e:	bf00      	nop
 8006530:	3708      	adds	r7, #8
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}

08006536 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006536:	b580      	push	{r7, lr}
 8006538:	b086      	sub	sp, #24
 800653a:	af00      	add	r7, sp, #0
 800653c:	4603      	mov	r3, r0
 800653e:	60b9      	str	r1, [r7, #8]
 8006540:	607a      	str	r2, [r7, #4]
 8006542:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006544:	2300      	movs	r3, #0
 8006546:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006548:	f7ff ff3e 	bl	80063c8 <__NVIC_GetPriorityGrouping>
 800654c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800654e:	687a      	ldr	r2, [r7, #4]
 8006550:	68b9      	ldr	r1, [r7, #8]
 8006552:	6978      	ldr	r0, [r7, #20]
 8006554:	f7ff ff8e 	bl	8006474 <NVIC_EncodePriority>
 8006558:	4602      	mov	r2, r0
 800655a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800655e:	4611      	mov	r1, r2
 8006560:	4618      	mov	r0, r3
 8006562:	f7ff ff5d 	bl	8006420 <__NVIC_SetPriority>
}
 8006566:	bf00      	nop
 8006568:	3718      	adds	r7, #24
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}

0800656e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800656e:	b580      	push	{r7, lr}
 8006570:	b082      	sub	sp, #8
 8006572:	af00      	add	r7, sp, #0
 8006574:	4603      	mov	r3, r0
 8006576:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800657c:	4618      	mov	r0, r3
 800657e:	f7ff ff31 	bl	80063e4 <__NVIC_EnableIRQ>
}
 8006582:	bf00      	nop
 8006584:	3708      	adds	r7, #8
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}

0800658a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800658a:	b580      	push	{r7, lr}
 800658c:	b082      	sub	sp, #8
 800658e:	af00      	add	r7, sp, #0
 8006590:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f7ff ffa2 	bl	80064dc <SysTick_Config>
 8006598:	4603      	mov	r3, r0
}
 800659a:	4618      	mov	r0, r3
 800659c:	3708      	adds	r7, #8
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
	...

080065a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b089      	sub	sp, #36	; 0x24
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80065ae:	2300      	movs	r3, #0
 80065b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80065b2:	2300      	movs	r3, #0
 80065b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80065b6:	2300      	movs	r3, #0
 80065b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80065ba:	2300      	movs	r3, #0
 80065bc:	61fb      	str	r3, [r7, #28]
 80065be:	e165      	b.n	800688c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80065c0:	2201      	movs	r2, #1
 80065c2:	69fb      	ldr	r3, [r7, #28]
 80065c4:	fa02 f303 	lsl.w	r3, r2, r3
 80065c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	697a      	ldr	r2, [r7, #20]
 80065d0:	4013      	ands	r3, r2
 80065d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80065d4:	693a      	ldr	r2, [r7, #16]
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	429a      	cmp	r2, r3
 80065da:	f040 8154 	bne.w	8006886 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	f003 0303 	and.w	r3, r3, #3
 80065e6:	2b01      	cmp	r3, #1
 80065e8:	d005      	beq.n	80065f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	685b      	ldr	r3, [r3, #4]
 80065ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80065f2:	2b02      	cmp	r3, #2
 80065f4:	d130      	bne.n	8006658 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	005b      	lsls	r3, r3, #1
 8006600:	2203      	movs	r2, #3
 8006602:	fa02 f303 	lsl.w	r3, r2, r3
 8006606:	43db      	mvns	r3, r3
 8006608:	69ba      	ldr	r2, [r7, #24]
 800660a:	4013      	ands	r3, r2
 800660c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	68da      	ldr	r2, [r3, #12]
 8006612:	69fb      	ldr	r3, [r7, #28]
 8006614:	005b      	lsls	r3, r3, #1
 8006616:	fa02 f303 	lsl.w	r3, r2, r3
 800661a:	69ba      	ldr	r2, [r7, #24]
 800661c:	4313      	orrs	r3, r2
 800661e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	69ba      	ldr	r2, [r7, #24]
 8006624:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800662c:	2201      	movs	r2, #1
 800662e:	69fb      	ldr	r3, [r7, #28]
 8006630:	fa02 f303 	lsl.w	r3, r2, r3
 8006634:	43db      	mvns	r3, r3
 8006636:	69ba      	ldr	r2, [r7, #24]
 8006638:	4013      	ands	r3, r2
 800663a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	091b      	lsrs	r3, r3, #4
 8006642:	f003 0201 	and.w	r2, r3, #1
 8006646:	69fb      	ldr	r3, [r7, #28]
 8006648:	fa02 f303 	lsl.w	r3, r2, r3
 800664c:	69ba      	ldr	r2, [r7, #24]
 800664e:	4313      	orrs	r3, r2
 8006650:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	69ba      	ldr	r2, [r7, #24]
 8006656:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	f003 0303 	and.w	r3, r3, #3
 8006660:	2b03      	cmp	r3, #3
 8006662:	d017      	beq.n	8006694 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	68db      	ldr	r3, [r3, #12]
 8006668:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800666a:	69fb      	ldr	r3, [r7, #28]
 800666c:	005b      	lsls	r3, r3, #1
 800666e:	2203      	movs	r2, #3
 8006670:	fa02 f303 	lsl.w	r3, r2, r3
 8006674:	43db      	mvns	r3, r3
 8006676:	69ba      	ldr	r2, [r7, #24]
 8006678:	4013      	ands	r3, r2
 800667a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	689a      	ldr	r2, [r3, #8]
 8006680:	69fb      	ldr	r3, [r7, #28]
 8006682:	005b      	lsls	r3, r3, #1
 8006684:	fa02 f303 	lsl.w	r3, r2, r3
 8006688:	69ba      	ldr	r2, [r7, #24]
 800668a:	4313      	orrs	r3, r2
 800668c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	69ba      	ldr	r2, [r7, #24]
 8006692:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	f003 0303 	and.w	r3, r3, #3
 800669c:	2b02      	cmp	r3, #2
 800669e:	d123      	bne.n	80066e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	08da      	lsrs	r2, r3, #3
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	3208      	adds	r2, #8
 80066a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80066ae:	69fb      	ldr	r3, [r7, #28]
 80066b0:	f003 0307 	and.w	r3, r3, #7
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	220f      	movs	r2, #15
 80066b8:	fa02 f303 	lsl.w	r3, r2, r3
 80066bc:	43db      	mvns	r3, r3
 80066be:	69ba      	ldr	r2, [r7, #24]
 80066c0:	4013      	ands	r3, r2
 80066c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	691a      	ldr	r2, [r3, #16]
 80066c8:	69fb      	ldr	r3, [r7, #28]
 80066ca:	f003 0307 	and.w	r3, r3, #7
 80066ce:	009b      	lsls	r3, r3, #2
 80066d0:	fa02 f303 	lsl.w	r3, r2, r3
 80066d4:	69ba      	ldr	r2, [r7, #24]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80066da:	69fb      	ldr	r3, [r7, #28]
 80066dc:	08da      	lsrs	r2, r3, #3
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	3208      	adds	r2, #8
 80066e2:	69b9      	ldr	r1, [r7, #24]
 80066e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80066ee:	69fb      	ldr	r3, [r7, #28]
 80066f0:	005b      	lsls	r3, r3, #1
 80066f2:	2203      	movs	r2, #3
 80066f4:	fa02 f303 	lsl.w	r3, r2, r3
 80066f8:	43db      	mvns	r3, r3
 80066fa:	69ba      	ldr	r2, [r7, #24]
 80066fc:	4013      	ands	r3, r2
 80066fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	f003 0203 	and.w	r2, r3, #3
 8006708:	69fb      	ldr	r3, [r7, #28]
 800670a:	005b      	lsls	r3, r3, #1
 800670c:	fa02 f303 	lsl.w	r3, r2, r3
 8006710:	69ba      	ldr	r2, [r7, #24]
 8006712:	4313      	orrs	r3, r2
 8006714:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	69ba      	ldr	r2, [r7, #24]
 800671a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006724:	2b00      	cmp	r3, #0
 8006726:	f000 80ae 	beq.w	8006886 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800672a:	2300      	movs	r3, #0
 800672c:	60fb      	str	r3, [r7, #12]
 800672e:	4b5d      	ldr	r3, [pc, #372]	; (80068a4 <HAL_GPIO_Init+0x300>)
 8006730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006732:	4a5c      	ldr	r2, [pc, #368]	; (80068a4 <HAL_GPIO_Init+0x300>)
 8006734:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006738:	6453      	str	r3, [r2, #68]	; 0x44
 800673a:	4b5a      	ldr	r3, [pc, #360]	; (80068a4 <HAL_GPIO_Init+0x300>)
 800673c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800673e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006742:	60fb      	str	r3, [r7, #12]
 8006744:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006746:	4a58      	ldr	r2, [pc, #352]	; (80068a8 <HAL_GPIO_Init+0x304>)
 8006748:	69fb      	ldr	r3, [r7, #28]
 800674a:	089b      	lsrs	r3, r3, #2
 800674c:	3302      	adds	r3, #2
 800674e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006752:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006754:	69fb      	ldr	r3, [r7, #28]
 8006756:	f003 0303 	and.w	r3, r3, #3
 800675a:	009b      	lsls	r3, r3, #2
 800675c:	220f      	movs	r2, #15
 800675e:	fa02 f303 	lsl.w	r3, r2, r3
 8006762:	43db      	mvns	r3, r3
 8006764:	69ba      	ldr	r2, [r7, #24]
 8006766:	4013      	ands	r3, r2
 8006768:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	4a4f      	ldr	r2, [pc, #316]	; (80068ac <HAL_GPIO_Init+0x308>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d025      	beq.n	80067be <HAL_GPIO_Init+0x21a>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4a4e      	ldr	r2, [pc, #312]	; (80068b0 <HAL_GPIO_Init+0x30c>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d01f      	beq.n	80067ba <HAL_GPIO_Init+0x216>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4a4d      	ldr	r2, [pc, #308]	; (80068b4 <HAL_GPIO_Init+0x310>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d019      	beq.n	80067b6 <HAL_GPIO_Init+0x212>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4a4c      	ldr	r2, [pc, #304]	; (80068b8 <HAL_GPIO_Init+0x314>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d013      	beq.n	80067b2 <HAL_GPIO_Init+0x20e>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a4b      	ldr	r2, [pc, #300]	; (80068bc <HAL_GPIO_Init+0x318>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d00d      	beq.n	80067ae <HAL_GPIO_Init+0x20a>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	4a4a      	ldr	r2, [pc, #296]	; (80068c0 <HAL_GPIO_Init+0x31c>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d007      	beq.n	80067aa <HAL_GPIO_Init+0x206>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a49      	ldr	r2, [pc, #292]	; (80068c4 <HAL_GPIO_Init+0x320>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d101      	bne.n	80067a6 <HAL_GPIO_Init+0x202>
 80067a2:	2306      	movs	r3, #6
 80067a4:	e00c      	b.n	80067c0 <HAL_GPIO_Init+0x21c>
 80067a6:	2307      	movs	r3, #7
 80067a8:	e00a      	b.n	80067c0 <HAL_GPIO_Init+0x21c>
 80067aa:	2305      	movs	r3, #5
 80067ac:	e008      	b.n	80067c0 <HAL_GPIO_Init+0x21c>
 80067ae:	2304      	movs	r3, #4
 80067b0:	e006      	b.n	80067c0 <HAL_GPIO_Init+0x21c>
 80067b2:	2303      	movs	r3, #3
 80067b4:	e004      	b.n	80067c0 <HAL_GPIO_Init+0x21c>
 80067b6:	2302      	movs	r3, #2
 80067b8:	e002      	b.n	80067c0 <HAL_GPIO_Init+0x21c>
 80067ba:	2301      	movs	r3, #1
 80067bc:	e000      	b.n	80067c0 <HAL_GPIO_Init+0x21c>
 80067be:	2300      	movs	r3, #0
 80067c0:	69fa      	ldr	r2, [r7, #28]
 80067c2:	f002 0203 	and.w	r2, r2, #3
 80067c6:	0092      	lsls	r2, r2, #2
 80067c8:	4093      	lsls	r3, r2
 80067ca:	69ba      	ldr	r2, [r7, #24]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80067d0:	4935      	ldr	r1, [pc, #212]	; (80068a8 <HAL_GPIO_Init+0x304>)
 80067d2:	69fb      	ldr	r3, [r7, #28]
 80067d4:	089b      	lsrs	r3, r3, #2
 80067d6:	3302      	adds	r3, #2
 80067d8:	69ba      	ldr	r2, [r7, #24]
 80067da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80067de:	4b3a      	ldr	r3, [pc, #232]	; (80068c8 <HAL_GPIO_Init+0x324>)
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	43db      	mvns	r3, r3
 80067e8:	69ba      	ldr	r2, [r7, #24]
 80067ea:	4013      	ands	r3, r2
 80067ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d003      	beq.n	8006802 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80067fa:	69ba      	ldr	r2, [r7, #24]
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	4313      	orrs	r3, r2
 8006800:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006802:	4a31      	ldr	r2, [pc, #196]	; (80068c8 <HAL_GPIO_Init+0x324>)
 8006804:	69bb      	ldr	r3, [r7, #24]
 8006806:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006808:	4b2f      	ldr	r3, [pc, #188]	; (80068c8 <HAL_GPIO_Init+0x324>)
 800680a:	68db      	ldr	r3, [r3, #12]
 800680c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	43db      	mvns	r3, r3
 8006812:	69ba      	ldr	r2, [r7, #24]
 8006814:	4013      	ands	r3, r2
 8006816:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006820:	2b00      	cmp	r3, #0
 8006822:	d003      	beq.n	800682c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8006824:	69ba      	ldr	r2, [r7, #24]
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	4313      	orrs	r3, r2
 800682a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800682c:	4a26      	ldr	r2, [pc, #152]	; (80068c8 <HAL_GPIO_Init+0x324>)
 800682e:	69bb      	ldr	r3, [r7, #24]
 8006830:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006832:	4b25      	ldr	r3, [pc, #148]	; (80068c8 <HAL_GPIO_Init+0x324>)
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	43db      	mvns	r3, r3
 800683c:	69ba      	ldr	r2, [r7, #24]
 800683e:	4013      	ands	r3, r2
 8006840:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800684a:	2b00      	cmp	r3, #0
 800684c:	d003      	beq.n	8006856 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800684e:	69ba      	ldr	r2, [r7, #24]
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	4313      	orrs	r3, r2
 8006854:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006856:	4a1c      	ldr	r2, [pc, #112]	; (80068c8 <HAL_GPIO_Init+0x324>)
 8006858:	69bb      	ldr	r3, [r7, #24]
 800685a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800685c:	4b1a      	ldr	r3, [pc, #104]	; (80068c8 <HAL_GPIO_Init+0x324>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	43db      	mvns	r3, r3
 8006866:	69ba      	ldr	r2, [r7, #24]
 8006868:	4013      	ands	r3, r2
 800686a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006874:	2b00      	cmp	r3, #0
 8006876:	d003      	beq.n	8006880 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006878:	69ba      	ldr	r2, [r7, #24]
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	4313      	orrs	r3, r2
 800687e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006880:	4a11      	ldr	r2, [pc, #68]	; (80068c8 <HAL_GPIO_Init+0x324>)
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006886:	69fb      	ldr	r3, [r7, #28]
 8006888:	3301      	adds	r3, #1
 800688a:	61fb      	str	r3, [r7, #28]
 800688c:	69fb      	ldr	r3, [r7, #28]
 800688e:	2b0f      	cmp	r3, #15
 8006890:	f67f ae96 	bls.w	80065c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006894:	bf00      	nop
 8006896:	bf00      	nop
 8006898:	3724      	adds	r7, #36	; 0x24
 800689a:	46bd      	mov	sp, r7
 800689c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a0:	4770      	bx	lr
 80068a2:	bf00      	nop
 80068a4:	40023800 	.word	0x40023800
 80068a8:	40013800 	.word	0x40013800
 80068ac:	40020000 	.word	0x40020000
 80068b0:	40020400 	.word	0x40020400
 80068b4:	40020800 	.word	0x40020800
 80068b8:	40020c00 	.word	0x40020c00
 80068bc:	40021000 	.word	0x40021000
 80068c0:	40021400 	.word	0x40021400
 80068c4:	40021800 	.word	0x40021800
 80068c8:	40013c00 	.word	0x40013c00

080068cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80068cc:	b480      	push	{r7}
 80068ce:	b083      	sub	sp, #12
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
 80068d4:	460b      	mov	r3, r1
 80068d6:	807b      	strh	r3, [r7, #2]
 80068d8:	4613      	mov	r3, r2
 80068da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80068dc:	787b      	ldrb	r3, [r7, #1]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d003      	beq.n	80068ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80068e2:	887a      	ldrh	r2, [r7, #2]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80068e8:	e003      	b.n	80068f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80068ea:	887b      	ldrh	r3, [r7, #2]
 80068ec:	041a      	lsls	r2, r3, #16
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	619a      	str	r2, [r3, #24]
}
 80068f2:	bf00      	nop
 80068f4:	370c      	adds	r7, #12
 80068f6:	46bd      	mov	sp, r7
 80068f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fc:	4770      	bx	lr
	...

08006900 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d101      	bne.n	8006914 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006910:	2301      	movs	r3, #1
 8006912:	e0cc      	b.n	8006aae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006914:	4b68      	ldr	r3, [pc, #416]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f003 030f 	and.w	r3, r3, #15
 800691c:	683a      	ldr	r2, [r7, #0]
 800691e:	429a      	cmp	r2, r3
 8006920:	d90c      	bls.n	800693c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006922:	4b65      	ldr	r3, [pc, #404]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8006924:	683a      	ldr	r2, [r7, #0]
 8006926:	b2d2      	uxtb	r2, r2
 8006928:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800692a:	4b63      	ldr	r3, [pc, #396]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b8>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f003 030f 	and.w	r3, r3, #15
 8006932:	683a      	ldr	r2, [r7, #0]
 8006934:	429a      	cmp	r2, r3
 8006936:	d001      	beq.n	800693c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	e0b8      	b.n	8006aae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f003 0302 	and.w	r3, r3, #2
 8006944:	2b00      	cmp	r3, #0
 8006946:	d020      	beq.n	800698a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 0304 	and.w	r3, r3, #4
 8006950:	2b00      	cmp	r3, #0
 8006952:	d005      	beq.n	8006960 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006954:	4b59      	ldr	r3, [pc, #356]	; (8006abc <HAL_RCC_ClockConfig+0x1bc>)
 8006956:	689b      	ldr	r3, [r3, #8]
 8006958:	4a58      	ldr	r2, [pc, #352]	; (8006abc <HAL_RCC_ClockConfig+0x1bc>)
 800695a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800695e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f003 0308 	and.w	r3, r3, #8
 8006968:	2b00      	cmp	r3, #0
 800696a:	d005      	beq.n	8006978 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800696c:	4b53      	ldr	r3, [pc, #332]	; (8006abc <HAL_RCC_ClockConfig+0x1bc>)
 800696e:	689b      	ldr	r3, [r3, #8]
 8006970:	4a52      	ldr	r2, [pc, #328]	; (8006abc <HAL_RCC_ClockConfig+0x1bc>)
 8006972:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006976:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006978:	4b50      	ldr	r3, [pc, #320]	; (8006abc <HAL_RCC_ClockConfig+0x1bc>)
 800697a:	689b      	ldr	r3, [r3, #8]
 800697c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	689b      	ldr	r3, [r3, #8]
 8006984:	494d      	ldr	r1, [pc, #308]	; (8006abc <HAL_RCC_ClockConfig+0x1bc>)
 8006986:	4313      	orrs	r3, r2
 8006988:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f003 0301 	and.w	r3, r3, #1
 8006992:	2b00      	cmp	r3, #0
 8006994:	d044      	beq.n	8006a20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	2b01      	cmp	r3, #1
 800699c:	d107      	bne.n	80069ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800699e:	4b47      	ldr	r3, [pc, #284]	; (8006abc <HAL_RCC_ClockConfig+0x1bc>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d119      	bne.n	80069de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	e07f      	b.n	8006aae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	2b02      	cmp	r3, #2
 80069b4:	d003      	beq.n	80069be <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80069ba:	2b03      	cmp	r3, #3
 80069bc:	d107      	bne.n	80069ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069be:	4b3f      	ldr	r3, [pc, #252]	; (8006abc <HAL_RCC_ClockConfig+0x1bc>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d109      	bne.n	80069de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069ca:	2301      	movs	r3, #1
 80069cc:	e06f      	b.n	8006aae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069ce:	4b3b      	ldr	r3, [pc, #236]	; (8006abc <HAL_RCC_ClockConfig+0x1bc>)
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f003 0302 	and.w	r3, r3, #2
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d101      	bne.n	80069de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069da:	2301      	movs	r3, #1
 80069dc:	e067      	b.n	8006aae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80069de:	4b37      	ldr	r3, [pc, #220]	; (8006abc <HAL_RCC_ClockConfig+0x1bc>)
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	f023 0203 	bic.w	r2, r3, #3
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	4934      	ldr	r1, [pc, #208]	; (8006abc <HAL_RCC_ClockConfig+0x1bc>)
 80069ec:	4313      	orrs	r3, r2
 80069ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80069f0:	f7fe fb32 	bl	8005058 <HAL_GetTick>
 80069f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069f6:	e00a      	b.n	8006a0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069f8:	f7fe fb2e 	bl	8005058 <HAL_GetTick>
 80069fc:	4602      	mov	r2, r0
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	1ad3      	subs	r3, r2, r3
 8006a02:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d901      	bls.n	8006a0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006a0a:	2303      	movs	r3, #3
 8006a0c:	e04f      	b.n	8006aae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a0e:	4b2b      	ldr	r3, [pc, #172]	; (8006abc <HAL_RCC_ClockConfig+0x1bc>)
 8006a10:	689b      	ldr	r3, [r3, #8]
 8006a12:	f003 020c 	and.w	r2, r3, #12
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	009b      	lsls	r3, r3, #2
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d1eb      	bne.n	80069f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006a20:	4b25      	ldr	r3, [pc, #148]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f003 030f 	and.w	r3, r3, #15
 8006a28:	683a      	ldr	r2, [r7, #0]
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	d20c      	bcs.n	8006a48 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a2e:	4b22      	ldr	r3, [pc, #136]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8006a30:	683a      	ldr	r2, [r7, #0]
 8006a32:	b2d2      	uxtb	r2, r2
 8006a34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a36:	4b20      	ldr	r3, [pc, #128]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b8>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f003 030f 	and.w	r3, r3, #15
 8006a3e:	683a      	ldr	r2, [r7, #0]
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d001      	beq.n	8006a48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006a44:	2301      	movs	r3, #1
 8006a46:	e032      	b.n	8006aae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f003 0304 	and.w	r3, r3, #4
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d008      	beq.n	8006a66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006a54:	4b19      	ldr	r3, [pc, #100]	; (8006abc <HAL_RCC_ClockConfig+0x1bc>)
 8006a56:	689b      	ldr	r3, [r3, #8]
 8006a58:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	68db      	ldr	r3, [r3, #12]
 8006a60:	4916      	ldr	r1, [pc, #88]	; (8006abc <HAL_RCC_ClockConfig+0x1bc>)
 8006a62:	4313      	orrs	r3, r2
 8006a64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f003 0308 	and.w	r3, r3, #8
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d009      	beq.n	8006a86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a72:	4b12      	ldr	r3, [pc, #72]	; (8006abc <HAL_RCC_ClockConfig+0x1bc>)
 8006a74:	689b      	ldr	r3, [r3, #8]
 8006a76:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	691b      	ldr	r3, [r3, #16]
 8006a7e:	00db      	lsls	r3, r3, #3
 8006a80:	490e      	ldr	r1, [pc, #56]	; (8006abc <HAL_RCC_ClockConfig+0x1bc>)
 8006a82:	4313      	orrs	r3, r2
 8006a84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006a86:	f000 f855 	bl	8006b34 <HAL_RCC_GetSysClockFreq>
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	4b0b      	ldr	r3, [pc, #44]	; (8006abc <HAL_RCC_ClockConfig+0x1bc>)
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	091b      	lsrs	r3, r3, #4
 8006a92:	f003 030f 	and.w	r3, r3, #15
 8006a96:	490a      	ldr	r1, [pc, #40]	; (8006ac0 <HAL_RCC_ClockConfig+0x1c0>)
 8006a98:	5ccb      	ldrb	r3, [r1, r3]
 8006a9a:	fa22 f303 	lsr.w	r3, r2, r3
 8006a9e:	4a09      	ldr	r2, [pc, #36]	; (8006ac4 <HAL_RCC_ClockConfig+0x1c4>)
 8006aa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006aa2:	4b09      	ldr	r3, [pc, #36]	; (8006ac8 <HAL_RCC_ClockConfig+0x1c8>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f7fe fa92 	bl	8004fd0 <HAL_InitTick>

  return HAL_OK;
 8006aac:	2300      	movs	r3, #0
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3710      	adds	r7, #16
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
 8006ab6:	bf00      	nop
 8006ab8:	40023c00 	.word	0x40023c00
 8006abc:	40023800 	.word	0x40023800
 8006ac0:	0800c74c 	.word	0x0800c74c
 8006ac4:	200023d8 	.word	0x200023d8
 8006ac8:	200023dc 	.word	0x200023dc

08006acc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006acc:	b480      	push	{r7}
 8006ace:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ad0:	4b03      	ldr	r3, [pc, #12]	; (8006ae0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006adc:	4770      	bx	lr
 8006ade:	bf00      	nop
 8006ae0:	200023d8 	.word	0x200023d8

08006ae4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006ae8:	f7ff fff0 	bl	8006acc <HAL_RCC_GetHCLKFreq>
 8006aec:	4602      	mov	r2, r0
 8006aee:	4b05      	ldr	r3, [pc, #20]	; (8006b04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	0a9b      	lsrs	r3, r3, #10
 8006af4:	f003 0307 	and.w	r3, r3, #7
 8006af8:	4903      	ldr	r1, [pc, #12]	; (8006b08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006afa:	5ccb      	ldrb	r3, [r1, r3]
 8006afc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	bd80      	pop	{r7, pc}
 8006b04:	40023800 	.word	0x40023800
 8006b08:	0800c75c 	.word	0x0800c75c

08006b0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006b10:	f7ff ffdc 	bl	8006acc <HAL_RCC_GetHCLKFreq>
 8006b14:	4602      	mov	r2, r0
 8006b16:	4b05      	ldr	r3, [pc, #20]	; (8006b2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	0b5b      	lsrs	r3, r3, #13
 8006b1c:	f003 0307 	and.w	r3, r3, #7
 8006b20:	4903      	ldr	r1, [pc, #12]	; (8006b30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006b22:	5ccb      	ldrb	r3, [r1, r3]
 8006b24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	bd80      	pop	{r7, pc}
 8006b2c:	40023800 	.word	0x40023800
 8006b30:	0800c75c 	.word	0x0800c75c

08006b34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b38:	b0ae      	sub	sp, #184	; 0xb8
 8006b3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8006b42:	2300      	movs	r3, #0
 8006b44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8006b54:	2300      	movs	r3, #0
 8006b56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b5a:	4bcb      	ldr	r3, [pc, #812]	; (8006e88 <HAL_RCC_GetSysClockFreq+0x354>)
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	f003 030c 	and.w	r3, r3, #12
 8006b62:	2b0c      	cmp	r3, #12
 8006b64:	f200 8206 	bhi.w	8006f74 <HAL_RCC_GetSysClockFreq+0x440>
 8006b68:	a201      	add	r2, pc, #4	; (adr r2, 8006b70 <HAL_RCC_GetSysClockFreq+0x3c>)
 8006b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b6e:	bf00      	nop
 8006b70:	08006ba5 	.word	0x08006ba5
 8006b74:	08006f75 	.word	0x08006f75
 8006b78:	08006f75 	.word	0x08006f75
 8006b7c:	08006f75 	.word	0x08006f75
 8006b80:	08006bad 	.word	0x08006bad
 8006b84:	08006f75 	.word	0x08006f75
 8006b88:	08006f75 	.word	0x08006f75
 8006b8c:	08006f75 	.word	0x08006f75
 8006b90:	08006bb5 	.word	0x08006bb5
 8006b94:	08006f75 	.word	0x08006f75
 8006b98:	08006f75 	.word	0x08006f75
 8006b9c:	08006f75 	.word	0x08006f75
 8006ba0:	08006da5 	.word	0x08006da5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ba4:	4bb9      	ldr	r3, [pc, #740]	; (8006e8c <HAL_RCC_GetSysClockFreq+0x358>)
 8006ba6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8006baa:	e1e7      	b.n	8006f7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006bac:	4bb8      	ldr	r3, [pc, #736]	; (8006e90 <HAL_RCC_GetSysClockFreq+0x35c>)
 8006bae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006bb2:	e1e3      	b.n	8006f7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006bb4:	4bb4      	ldr	r3, [pc, #720]	; (8006e88 <HAL_RCC_GetSysClockFreq+0x354>)
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006bbc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006bc0:	4bb1      	ldr	r3, [pc, #708]	; (8006e88 <HAL_RCC_GetSysClockFreq+0x354>)
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d071      	beq.n	8006cb0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006bcc:	4bae      	ldr	r3, [pc, #696]	; (8006e88 <HAL_RCC_GetSysClockFreq+0x354>)
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	099b      	lsrs	r3, r3, #6
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006bd8:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8006bdc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006be0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006be4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006be8:	2300      	movs	r3, #0
 8006bea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006bee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006bf2:	4622      	mov	r2, r4
 8006bf4:	462b      	mov	r3, r5
 8006bf6:	f04f 0000 	mov.w	r0, #0
 8006bfa:	f04f 0100 	mov.w	r1, #0
 8006bfe:	0159      	lsls	r1, r3, #5
 8006c00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c04:	0150      	lsls	r0, r2, #5
 8006c06:	4602      	mov	r2, r0
 8006c08:	460b      	mov	r3, r1
 8006c0a:	4621      	mov	r1, r4
 8006c0c:	1a51      	subs	r1, r2, r1
 8006c0e:	6439      	str	r1, [r7, #64]	; 0x40
 8006c10:	4629      	mov	r1, r5
 8006c12:	eb63 0301 	sbc.w	r3, r3, r1
 8006c16:	647b      	str	r3, [r7, #68]	; 0x44
 8006c18:	f04f 0200 	mov.w	r2, #0
 8006c1c:	f04f 0300 	mov.w	r3, #0
 8006c20:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8006c24:	4649      	mov	r1, r9
 8006c26:	018b      	lsls	r3, r1, #6
 8006c28:	4641      	mov	r1, r8
 8006c2a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006c2e:	4641      	mov	r1, r8
 8006c30:	018a      	lsls	r2, r1, #6
 8006c32:	4641      	mov	r1, r8
 8006c34:	1a51      	subs	r1, r2, r1
 8006c36:	63b9      	str	r1, [r7, #56]	; 0x38
 8006c38:	4649      	mov	r1, r9
 8006c3a:	eb63 0301 	sbc.w	r3, r3, r1
 8006c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c40:	f04f 0200 	mov.w	r2, #0
 8006c44:	f04f 0300 	mov.w	r3, #0
 8006c48:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8006c4c:	4649      	mov	r1, r9
 8006c4e:	00cb      	lsls	r3, r1, #3
 8006c50:	4641      	mov	r1, r8
 8006c52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c56:	4641      	mov	r1, r8
 8006c58:	00ca      	lsls	r2, r1, #3
 8006c5a:	4610      	mov	r0, r2
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	4603      	mov	r3, r0
 8006c60:	4622      	mov	r2, r4
 8006c62:	189b      	adds	r3, r3, r2
 8006c64:	633b      	str	r3, [r7, #48]	; 0x30
 8006c66:	462b      	mov	r3, r5
 8006c68:	460a      	mov	r2, r1
 8006c6a:	eb42 0303 	adc.w	r3, r2, r3
 8006c6e:	637b      	str	r3, [r7, #52]	; 0x34
 8006c70:	f04f 0200 	mov.w	r2, #0
 8006c74:	f04f 0300 	mov.w	r3, #0
 8006c78:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006c7c:	4629      	mov	r1, r5
 8006c7e:	024b      	lsls	r3, r1, #9
 8006c80:	4621      	mov	r1, r4
 8006c82:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006c86:	4621      	mov	r1, r4
 8006c88:	024a      	lsls	r2, r1, #9
 8006c8a:	4610      	mov	r0, r2
 8006c8c:	4619      	mov	r1, r3
 8006c8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006c92:	2200      	movs	r2, #0
 8006c94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006c98:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006c9c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8006ca0:	f7fa f812 	bl	8000cc8 <__aeabi_uldivmod>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	460b      	mov	r3, r1
 8006ca8:	4613      	mov	r3, r2
 8006caa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006cae:	e067      	b.n	8006d80 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cb0:	4b75      	ldr	r3, [pc, #468]	; (8006e88 <HAL_RCC_GetSysClockFreq+0x354>)
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	099b      	lsrs	r3, r3, #6
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006cbc:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8006cc0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006cc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cc8:	67bb      	str	r3, [r7, #120]	; 0x78
 8006cca:	2300      	movs	r3, #0
 8006ccc:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006cce:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8006cd2:	4622      	mov	r2, r4
 8006cd4:	462b      	mov	r3, r5
 8006cd6:	f04f 0000 	mov.w	r0, #0
 8006cda:	f04f 0100 	mov.w	r1, #0
 8006cde:	0159      	lsls	r1, r3, #5
 8006ce0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006ce4:	0150      	lsls	r0, r2, #5
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	460b      	mov	r3, r1
 8006cea:	4621      	mov	r1, r4
 8006cec:	1a51      	subs	r1, r2, r1
 8006cee:	62b9      	str	r1, [r7, #40]	; 0x28
 8006cf0:	4629      	mov	r1, r5
 8006cf2:	eb63 0301 	sbc.w	r3, r3, r1
 8006cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006cf8:	f04f 0200 	mov.w	r2, #0
 8006cfc:	f04f 0300 	mov.w	r3, #0
 8006d00:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8006d04:	4649      	mov	r1, r9
 8006d06:	018b      	lsls	r3, r1, #6
 8006d08:	4641      	mov	r1, r8
 8006d0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006d0e:	4641      	mov	r1, r8
 8006d10:	018a      	lsls	r2, r1, #6
 8006d12:	4641      	mov	r1, r8
 8006d14:	ebb2 0a01 	subs.w	sl, r2, r1
 8006d18:	4649      	mov	r1, r9
 8006d1a:	eb63 0b01 	sbc.w	fp, r3, r1
 8006d1e:	f04f 0200 	mov.w	r2, #0
 8006d22:	f04f 0300 	mov.w	r3, #0
 8006d26:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006d2a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006d2e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d32:	4692      	mov	sl, r2
 8006d34:	469b      	mov	fp, r3
 8006d36:	4623      	mov	r3, r4
 8006d38:	eb1a 0303 	adds.w	r3, sl, r3
 8006d3c:	623b      	str	r3, [r7, #32]
 8006d3e:	462b      	mov	r3, r5
 8006d40:	eb4b 0303 	adc.w	r3, fp, r3
 8006d44:	627b      	str	r3, [r7, #36]	; 0x24
 8006d46:	f04f 0200 	mov.w	r2, #0
 8006d4a:	f04f 0300 	mov.w	r3, #0
 8006d4e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8006d52:	4629      	mov	r1, r5
 8006d54:	028b      	lsls	r3, r1, #10
 8006d56:	4621      	mov	r1, r4
 8006d58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006d5c:	4621      	mov	r1, r4
 8006d5e:	028a      	lsls	r2, r1, #10
 8006d60:	4610      	mov	r0, r2
 8006d62:	4619      	mov	r1, r3
 8006d64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006d68:	2200      	movs	r2, #0
 8006d6a:	673b      	str	r3, [r7, #112]	; 0x70
 8006d6c:	677a      	str	r2, [r7, #116]	; 0x74
 8006d6e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8006d72:	f7f9 ffa9 	bl	8000cc8 <__aeabi_uldivmod>
 8006d76:	4602      	mov	r2, r0
 8006d78:	460b      	mov	r3, r1
 8006d7a:	4613      	mov	r3, r2
 8006d7c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006d80:	4b41      	ldr	r3, [pc, #260]	; (8006e88 <HAL_RCC_GetSysClockFreq+0x354>)
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	0c1b      	lsrs	r3, r3, #16
 8006d86:	f003 0303 	and.w	r3, r3, #3
 8006d8a:	3301      	adds	r3, #1
 8006d8c:	005b      	lsls	r3, r3, #1
 8006d8e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8006d92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006d96:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d9e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006da2:	e0eb      	b.n	8006f7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006da4:	4b38      	ldr	r3, [pc, #224]	; (8006e88 <HAL_RCC_GetSysClockFreq+0x354>)
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006dac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006db0:	4b35      	ldr	r3, [pc, #212]	; (8006e88 <HAL_RCC_GetSysClockFreq+0x354>)
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d06b      	beq.n	8006e94 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006dbc:	4b32      	ldr	r3, [pc, #200]	; (8006e88 <HAL_RCC_GetSysClockFreq+0x354>)
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	099b      	lsrs	r3, r3, #6
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	66bb      	str	r3, [r7, #104]	; 0x68
 8006dc6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006dc8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006dca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dce:	663b      	str	r3, [r7, #96]	; 0x60
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	667b      	str	r3, [r7, #100]	; 0x64
 8006dd4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8006dd8:	4622      	mov	r2, r4
 8006dda:	462b      	mov	r3, r5
 8006ddc:	f04f 0000 	mov.w	r0, #0
 8006de0:	f04f 0100 	mov.w	r1, #0
 8006de4:	0159      	lsls	r1, r3, #5
 8006de6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006dea:	0150      	lsls	r0, r2, #5
 8006dec:	4602      	mov	r2, r0
 8006dee:	460b      	mov	r3, r1
 8006df0:	4621      	mov	r1, r4
 8006df2:	1a51      	subs	r1, r2, r1
 8006df4:	61b9      	str	r1, [r7, #24]
 8006df6:	4629      	mov	r1, r5
 8006df8:	eb63 0301 	sbc.w	r3, r3, r1
 8006dfc:	61fb      	str	r3, [r7, #28]
 8006dfe:	f04f 0200 	mov.w	r2, #0
 8006e02:	f04f 0300 	mov.w	r3, #0
 8006e06:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8006e0a:	4659      	mov	r1, fp
 8006e0c:	018b      	lsls	r3, r1, #6
 8006e0e:	4651      	mov	r1, sl
 8006e10:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006e14:	4651      	mov	r1, sl
 8006e16:	018a      	lsls	r2, r1, #6
 8006e18:	4651      	mov	r1, sl
 8006e1a:	ebb2 0801 	subs.w	r8, r2, r1
 8006e1e:	4659      	mov	r1, fp
 8006e20:	eb63 0901 	sbc.w	r9, r3, r1
 8006e24:	f04f 0200 	mov.w	r2, #0
 8006e28:	f04f 0300 	mov.w	r3, #0
 8006e2c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006e30:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006e34:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006e38:	4690      	mov	r8, r2
 8006e3a:	4699      	mov	r9, r3
 8006e3c:	4623      	mov	r3, r4
 8006e3e:	eb18 0303 	adds.w	r3, r8, r3
 8006e42:	613b      	str	r3, [r7, #16]
 8006e44:	462b      	mov	r3, r5
 8006e46:	eb49 0303 	adc.w	r3, r9, r3
 8006e4a:	617b      	str	r3, [r7, #20]
 8006e4c:	f04f 0200 	mov.w	r2, #0
 8006e50:	f04f 0300 	mov.w	r3, #0
 8006e54:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8006e58:	4629      	mov	r1, r5
 8006e5a:	024b      	lsls	r3, r1, #9
 8006e5c:	4621      	mov	r1, r4
 8006e5e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006e62:	4621      	mov	r1, r4
 8006e64:	024a      	lsls	r2, r1, #9
 8006e66:	4610      	mov	r0, r2
 8006e68:	4619      	mov	r1, r3
 8006e6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006e6e:	2200      	movs	r2, #0
 8006e70:	65bb      	str	r3, [r7, #88]	; 0x58
 8006e72:	65fa      	str	r2, [r7, #92]	; 0x5c
 8006e74:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006e78:	f7f9 ff26 	bl	8000cc8 <__aeabi_uldivmod>
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	460b      	mov	r3, r1
 8006e80:	4613      	mov	r3, r2
 8006e82:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006e86:	e065      	b.n	8006f54 <HAL_RCC_GetSysClockFreq+0x420>
 8006e88:	40023800 	.word	0x40023800
 8006e8c:	00f42400 	.word	0x00f42400
 8006e90:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e94:	4b3d      	ldr	r3, [pc, #244]	; (8006f8c <HAL_RCC_GetSysClockFreq+0x458>)
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	099b      	lsrs	r3, r3, #6
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	4611      	mov	r1, r2
 8006ea0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006ea4:	653b      	str	r3, [r7, #80]	; 0x50
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	657b      	str	r3, [r7, #84]	; 0x54
 8006eaa:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8006eae:	4642      	mov	r2, r8
 8006eb0:	464b      	mov	r3, r9
 8006eb2:	f04f 0000 	mov.w	r0, #0
 8006eb6:	f04f 0100 	mov.w	r1, #0
 8006eba:	0159      	lsls	r1, r3, #5
 8006ebc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006ec0:	0150      	lsls	r0, r2, #5
 8006ec2:	4602      	mov	r2, r0
 8006ec4:	460b      	mov	r3, r1
 8006ec6:	4641      	mov	r1, r8
 8006ec8:	1a51      	subs	r1, r2, r1
 8006eca:	60b9      	str	r1, [r7, #8]
 8006ecc:	4649      	mov	r1, r9
 8006ece:	eb63 0301 	sbc.w	r3, r3, r1
 8006ed2:	60fb      	str	r3, [r7, #12]
 8006ed4:	f04f 0200 	mov.w	r2, #0
 8006ed8:	f04f 0300 	mov.w	r3, #0
 8006edc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8006ee0:	4659      	mov	r1, fp
 8006ee2:	018b      	lsls	r3, r1, #6
 8006ee4:	4651      	mov	r1, sl
 8006ee6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006eea:	4651      	mov	r1, sl
 8006eec:	018a      	lsls	r2, r1, #6
 8006eee:	4651      	mov	r1, sl
 8006ef0:	1a54      	subs	r4, r2, r1
 8006ef2:	4659      	mov	r1, fp
 8006ef4:	eb63 0501 	sbc.w	r5, r3, r1
 8006ef8:	f04f 0200 	mov.w	r2, #0
 8006efc:	f04f 0300 	mov.w	r3, #0
 8006f00:	00eb      	lsls	r3, r5, #3
 8006f02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f06:	00e2      	lsls	r2, r4, #3
 8006f08:	4614      	mov	r4, r2
 8006f0a:	461d      	mov	r5, r3
 8006f0c:	4643      	mov	r3, r8
 8006f0e:	18e3      	adds	r3, r4, r3
 8006f10:	603b      	str	r3, [r7, #0]
 8006f12:	464b      	mov	r3, r9
 8006f14:	eb45 0303 	adc.w	r3, r5, r3
 8006f18:	607b      	str	r3, [r7, #4]
 8006f1a:	f04f 0200 	mov.w	r2, #0
 8006f1e:	f04f 0300 	mov.w	r3, #0
 8006f22:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006f26:	4629      	mov	r1, r5
 8006f28:	028b      	lsls	r3, r1, #10
 8006f2a:	4621      	mov	r1, r4
 8006f2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006f30:	4621      	mov	r1, r4
 8006f32:	028a      	lsls	r2, r1, #10
 8006f34:	4610      	mov	r0, r2
 8006f36:	4619      	mov	r1, r3
 8006f38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006f40:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006f42:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006f46:	f7f9 febf 	bl	8000cc8 <__aeabi_uldivmod>
 8006f4a:	4602      	mov	r2, r0
 8006f4c:	460b      	mov	r3, r1
 8006f4e:	4613      	mov	r3, r2
 8006f50:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006f54:	4b0d      	ldr	r3, [pc, #52]	; (8006f8c <HAL_RCC_GetSysClockFreq+0x458>)
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	0f1b      	lsrs	r3, r3, #28
 8006f5a:	f003 0307 	and.w	r3, r3, #7
 8006f5e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8006f62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006f66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006f6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f6e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006f72:	e003      	b.n	8006f7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006f74:	4b06      	ldr	r3, [pc, #24]	; (8006f90 <HAL_RCC_GetSysClockFreq+0x45c>)
 8006f76:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006f7a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006f7c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	37b8      	adds	r7, #184	; 0xb8
 8006f84:	46bd      	mov	sp, r7
 8006f86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f8a:	bf00      	nop
 8006f8c:	40023800 	.word	0x40023800
 8006f90:	00f42400 	.word	0x00f42400

08006f94 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b086      	sub	sp, #24
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d101      	bne.n	8006fa6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	e28d      	b.n	80074c2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f003 0301 	and.w	r3, r3, #1
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	f000 8083 	beq.w	80070ba <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006fb4:	4b94      	ldr	r3, [pc, #592]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	f003 030c 	and.w	r3, r3, #12
 8006fbc:	2b04      	cmp	r3, #4
 8006fbe:	d019      	beq.n	8006ff4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006fc0:	4b91      	ldr	r3, [pc, #580]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006fc8:	2b08      	cmp	r3, #8
 8006fca:	d106      	bne.n	8006fda <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006fcc:	4b8e      	ldr	r3, [pc, #568]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006fd4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006fd8:	d00c      	beq.n	8006ff4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006fda:	4b8b      	ldr	r3, [pc, #556]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006fe2:	2b0c      	cmp	r3, #12
 8006fe4:	d112      	bne.n	800700c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006fe6:	4b88      	ldr	r3, [pc, #544]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006fee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006ff2:	d10b      	bne.n	800700c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ff4:	4b84      	ldr	r3, [pc, #528]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d05b      	beq.n	80070b8 <HAL_RCC_OscConfig+0x124>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d157      	bne.n	80070b8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8007008:	2301      	movs	r3, #1
 800700a:	e25a      	b.n	80074c2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007014:	d106      	bne.n	8007024 <HAL_RCC_OscConfig+0x90>
 8007016:	4b7c      	ldr	r3, [pc, #496]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a7b      	ldr	r2, [pc, #492]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 800701c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007020:	6013      	str	r3, [r2, #0]
 8007022:	e01d      	b.n	8007060 <HAL_RCC_OscConfig+0xcc>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	685b      	ldr	r3, [r3, #4]
 8007028:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800702c:	d10c      	bne.n	8007048 <HAL_RCC_OscConfig+0xb4>
 800702e:	4b76      	ldr	r3, [pc, #472]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a75      	ldr	r2, [pc, #468]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 8007034:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007038:	6013      	str	r3, [r2, #0]
 800703a:	4b73      	ldr	r3, [pc, #460]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a72      	ldr	r2, [pc, #456]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 8007040:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007044:	6013      	str	r3, [r2, #0]
 8007046:	e00b      	b.n	8007060 <HAL_RCC_OscConfig+0xcc>
 8007048:	4b6f      	ldr	r3, [pc, #444]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	4a6e      	ldr	r2, [pc, #440]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 800704e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007052:	6013      	str	r3, [r2, #0]
 8007054:	4b6c      	ldr	r3, [pc, #432]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a6b      	ldr	r2, [pc, #428]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 800705a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800705e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d013      	beq.n	8007090 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007068:	f7fd fff6 	bl	8005058 <HAL_GetTick>
 800706c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800706e:	e008      	b.n	8007082 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007070:	f7fd fff2 	bl	8005058 <HAL_GetTick>
 8007074:	4602      	mov	r2, r0
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	1ad3      	subs	r3, r2, r3
 800707a:	2b64      	cmp	r3, #100	; 0x64
 800707c:	d901      	bls.n	8007082 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800707e:	2303      	movs	r3, #3
 8007080:	e21f      	b.n	80074c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007082:	4b61      	ldr	r3, [pc, #388]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800708a:	2b00      	cmp	r3, #0
 800708c:	d0f0      	beq.n	8007070 <HAL_RCC_OscConfig+0xdc>
 800708e:	e014      	b.n	80070ba <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007090:	f7fd ffe2 	bl	8005058 <HAL_GetTick>
 8007094:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007096:	e008      	b.n	80070aa <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007098:	f7fd ffde 	bl	8005058 <HAL_GetTick>
 800709c:	4602      	mov	r2, r0
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	2b64      	cmp	r3, #100	; 0x64
 80070a4:	d901      	bls.n	80070aa <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80070a6:	2303      	movs	r3, #3
 80070a8:	e20b      	b.n	80074c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80070aa:	4b57      	ldr	r3, [pc, #348]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d1f0      	bne.n	8007098 <HAL_RCC_OscConfig+0x104>
 80070b6:	e000      	b.n	80070ba <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80070b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f003 0302 	and.w	r3, r3, #2
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d06f      	beq.n	80071a6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80070c6:	4b50      	ldr	r3, [pc, #320]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	f003 030c 	and.w	r3, r3, #12
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d017      	beq.n	8007102 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80070d2:	4b4d      	ldr	r3, [pc, #308]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 80070d4:	689b      	ldr	r3, [r3, #8]
 80070d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80070da:	2b08      	cmp	r3, #8
 80070dc:	d105      	bne.n	80070ea <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80070de:	4b4a      	ldr	r3, [pc, #296]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d00b      	beq.n	8007102 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80070ea:	4b47      	ldr	r3, [pc, #284]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 80070ec:	689b      	ldr	r3, [r3, #8]
 80070ee:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80070f2:	2b0c      	cmp	r3, #12
 80070f4:	d11c      	bne.n	8007130 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80070f6:	4b44      	ldr	r3, [pc, #272]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d116      	bne.n	8007130 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007102:	4b41      	ldr	r3, [pc, #260]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f003 0302 	and.w	r3, r3, #2
 800710a:	2b00      	cmp	r3, #0
 800710c:	d005      	beq.n	800711a <HAL_RCC_OscConfig+0x186>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	68db      	ldr	r3, [r3, #12]
 8007112:	2b01      	cmp	r3, #1
 8007114:	d001      	beq.n	800711a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007116:	2301      	movs	r3, #1
 8007118:	e1d3      	b.n	80074c2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800711a:	4b3b      	ldr	r3, [pc, #236]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	691b      	ldr	r3, [r3, #16]
 8007126:	00db      	lsls	r3, r3, #3
 8007128:	4937      	ldr	r1, [pc, #220]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 800712a:	4313      	orrs	r3, r2
 800712c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800712e:	e03a      	b.n	80071a6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	68db      	ldr	r3, [r3, #12]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d020      	beq.n	800717a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007138:	4b34      	ldr	r3, [pc, #208]	; (800720c <HAL_RCC_OscConfig+0x278>)
 800713a:	2201      	movs	r2, #1
 800713c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800713e:	f7fd ff8b 	bl	8005058 <HAL_GetTick>
 8007142:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007144:	e008      	b.n	8007158 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007146:	f7fd ff87 	bl	8005058 <HAL_GetTick>
 800714a:	4602      	mov	r2, r0
 800714c:	693b      	ldr	r3, [r7, #16]
 800714e:	1ad3      	subs	r3, r2, r3
 8007150:	2b02      	cmp	r3, #2
 8007152:	d901      	bls.n	8007158 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8007154:	2303      	movs	r3, #3
 8007156:	e1b4      	b.n	80074c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007158:	4b2b      	ldr	r3, [pc, #172]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f003 0302 	and.w	r3, r3, #2
 8007160:	2b00      	cmp	r3, #0
 8007162:	d0f0      	beq.n	8007146 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007164:	4b28      	ldr	r3, [pc, #160]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	691b      	ldr	r3, [r3, #16]
 8007170:	00db      	lsls	r3, r3, #3
 8007172:	4925      	ldr	r1, [pc, #148]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 8007174:	4313      	orrs	r3, r2
 8007176:	600b      	str	r3, [r1, #0]
 8007178:	e015      	b.n	80071a6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800717a:	4b24      	ldr	r3, [pc, #144]	; (800720c <HAL_RCC_OscConfig+0x278>)
 800717c:	2200      	movs	r2, #0
 800717e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007180:	f7fd ff6a 	bl	8005058 <HAL_GetTick>
 8007184:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007186:	e008      	b.n	800719a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007188:	f7fd ff66 	bl	8005058 <HAL_GetTick>
 800718c:	4602      	mov	r2, r0
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	1ad3      	subs	r3, r2, r3
 8007192:	2b02      	cmp	r3, #2
 8007194:	d901      	bls.n	800719a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007196:	2303      	movs	r3, #3
 8007198:	e193      	b.n	80074c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800719a:	4b1b      	ldr	r3, [pc, #108]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f003 0302 	and.w	r3, r3, #2
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d1f0      	bne.n	8007188 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f003 0308 	and.w	r3, r3, #8
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d036      	beq.n	8007220 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	695b      	ldr	r3, [r3, #20]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d016      	beq.n	80071e8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80071ba:	4b15      	ldr	r3, [pc, #84]	; (8007210 <HAL_RCC_OscConfig+0x27c>)
 80071bc:	2201      	movs	r2, #1
 80071be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071c0:	f7fd ff4a 	bl	8005058 <HAL_GetTick>
 80071c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80071c6:	e008      	b.n	80071da <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80071c8:	f7fd ff46 	bl	8005058 <HAL_GetTick>
 80071cc:	4602      	mov	r2, r0
 80071ce:	693b      	ldr	r3, [r7, #16]
 80071d0:	1ad3      	subs	r3, r2, r3
 80071d2:	2b02      	cmp	r3, #2
 80071d4:	d901      	bls.n	80071da <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80071d6:	2303      	movs	r3, #3
 80071d8:	e173      	b.n	80074c2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80071da:	4b0b      	ldr	r3, [pc, #44]	; (8007208 <HAL_RCC_OscConfig+0x274>)
 80071dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071de:	f003 0302 	and.w	r3, r3, #2
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d0f0      	beq.n	80071c8 <HAL_RCC_OscConfig+0x234>
 80071e6:	e01b      	b.n	8007220 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80071e8:	4b09      	ldr	r3, [pc, #36]	; (8007210 <HAL_RCC_OscConfig+0x27c>)
 80071ea:	2200      	movs	r2, #0
 80071ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071ee:	f7fd ff33 	bl	8005058 <HAL_GetTick>
 80071f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80071f4:	e00e      	b.n	8007214 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80071f6:	f7fd ff2f 	bl	8005058 <HAL_GetTick>
 80071fa:	4602      	mov	r2, r0
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	1ad3      	subs	r3, r2, r3
 8007200:	2b02      	cmp	r3, #2
 8007202:	d907      	bls.n	8007214 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007204:	2303      	movs	r3, #3
 8007206:	e15c      	b.n	80074c2 <HAL_RCC_OscConfig+0x52e>
 8007208:	40023800 	.word	0x40023800
 800720c:	42470000 	.word	0x42470000
 8007210:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007214:	4b8a      	ldr	r3, [pc, #552]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 8007216:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007218:	f003 0302 	and.w	r3, r3, #2
 800721c:	2b00      	cmp	r3, #0
 800721e:	d1ea      	bne.n	80071f6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f003 0304 	and.w	r3, r3, #4
 8007228:	2b00      	cmp	r3, #0
 800722a:	f000 8097 	beq.w	800735c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800722e:	2300      	movs	r3, #0
 8007230:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007232:	4b83      	ldr	r3, [pc, #524]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 8007234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800723a:	2b00      	cmp	r3, #0
 800723c:	d10f      	bne.n	800725e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800723e:	2300      	movs	r3, #0
 8007240:	60bb      	str	r3, [r7, #8]
 8007242:	4b7f      	ldr	r3, [pc, #508]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 8007244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007246:	4a7e      	ldr	r2, [pc, #504]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 8007248:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800724c:	6413      	str	r3, [r2, #64]	; 0x40
 800724e:	4b7c      	ldr	r3, [pc, #496]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 8007250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007252:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007256:	60bb      	str	r3, [r7, #8]
 8007258:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800725a:	2301      	movs	r3, #1
 800725c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800725e:	4b79      	ldr	r3, [pc, #484]	; (8007444 <HAL_RCC_OscConfig+0x4b0>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007266:	2b00      	cmp	r3, #0
 8007268:	d118      	bne.n	800729c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800726a:	4b76      	ldr	r3, [pc, #472]	; (8007444 <HAL_RCC_OscConfig+0x4b0>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4a75      	ldr	r2, [pc, #468]	; (8007444 <HAL_RCC_OscConfig+0x4b0>)
 8007270:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007274:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007276:	f7fd feef 	bl	8005058 <HAL_GetTick>
 800727a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800727c:	e008      	b.n	8007290 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800727e:	f7fd feeb 	bl	8005058 <HAL_GetTick>
 8007282:	4602      	mov	r2, r0
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	1ad3      	subs	r3, r2, r3
 8007288:	2b02      	cmp	r3, #2
 800728a:	d901      	bls.n	8007290 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800728c:	2303      	movs	r3, #3
 800728e:	e118      	b.n	80074c2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007290:	4b6c      	ldr	r3, [pc, #432]	; (8007444 <HAL_RCC_OscConfig+0x4b0>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007298:	2b00      	cmp	r3, #0
 800729a:	d0f0      	beq.n	800727e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	689b      	ldr	r3, [r3, #8]
 80072a0:	2b01      	cmp	r3, #1
 80072a2:	d106      	bne.n	80072b2 <HAL_RCC_OscConfig+0x31e>
 80072a4:	4b66      	ldr	r3, [pc, #408]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 80072a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072a8:	4a65      	ldr	r2, [pc, #404]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 80072aa:	f043 0301 	orr.w	r3, r3, #1
 80072ae:	6713      	str	r3, [r2, #112]	; 0x70
 80072b0:	e01c      	b.n	80072ec <HAL_RCC_OscConfig+0x358>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	689b      	ldr	r3, [r3, #8]
 80072b6:	2b05      	cmp	r3, #5
 80072b8:	d10c      	bne.n	80072d4 <HAL_RCC_OscConfig+0x340>
 80072ba:	4b61      	ldr	r3, [pc, #388]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 80072bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072be:	4a60      	ldr	r2, [pc, #384]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 80072c0:	f043 0304 	orr.w	r3, r3, #4
 80072c4:	6713      	str	r3, [r2, #112]	; 0x70
 80072c6:	4b5e      	ldr	r3, [pc, #376]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 80072c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072ca:	4a5d      	ldr	r2, [pc, #372]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 80072cc:	f043 0301 	orr.w	r3, r3, #1
 80072d0:	6713      	str	r3, [r2, #112]	; 0x70
 80072d2:	e00b      	b.n	80072ec <HAL_RCC_OscConfig+0x358>
 80072d4:	4b5a      	ldr	r3, [pc, #360]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 80072d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072d8:	4a59      	ldr	r2, [pc, #356]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 80072da:	f023 0301 	bic.w	r3, r3, #1
 80072de:	6713      	str	r3, [r2, #112]	; 0x70
 80072e0:	4b57      	ldr	r3, [pc, #348]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 80072e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072e4:	4a56      	ldr	r2, [pc, #344]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 80072e6:	f023 0304 	bic.w	r3, r3, #4
 80072ea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	689b      	ldr	r3, [r3, #8]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d015      	beq.n	8007320 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072f4:	f7fd feb0 	bl	8005058 <HAL_GetTick>
 80072f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80072fa:	e00a      	b.n	8007312 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80072fc:	f7fd feac 	bl	8005058 <HAL_GetTick>
 8007300:	4602      	mov	r2, r0
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	1ad3      	subs	r3, r2, r3
 8007306:	f241 3288 	movw	r2, #5000	; 0x1388
 800730a:	4293      	cmp	r3, r2
 800730c:	d901      	bls.n	8007312 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800730e:	2303      	movs	r3, #3
 8007310:	e0d7      	b.n	80074c2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007312:	4b4b      	ldr	r3, [pc, #300]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 8007314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007316:	f003 0302 	and.w	r3, r3, #2
 800731a:	2b00      	cmp	r3, #0
 800731c:	d0ee      	beq.n	80072fc <HAL_RCC_OscConfig+0x368>
 800731e:	e014      	b.n	800734a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007320:	f7fd fe9a 	bl	8005058 <HAL_GetTick>
 8007324:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007326:	e00a      	b.n	800733e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007328:	f7fd fe96 	bl	8005058 <HAL_GetTick>
 800732c:	4602      	mov	r2, r0
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	1ad3      	subs	r3, r2, r3
 8007332:	f241 3288 	movw	r2, #5000	; 0x1388
 8007336:	4293      	cmp	r3, r2
 8007338:	d901      	bls.n	800733e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800733a:	2303      	movs	r3, #3
 800733c:	e0c1      	b.n	80074c2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800733e:	4b40      	ldr	r3, [pc, #256]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 8007340:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007342:	f003 0302 	and.w	r3, r3, #2
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1ee      	bne.n	8007328 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800734a:	7dfb      	ldrb	r3, [r7, #23]
 800734c:	2b01      	cmp	r3, #1
 800734e:	d105      	bne.n	800735c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007350:	4b3b      	ldr	r3, [pc, #236]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 8007352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007354:	4a3a      	ldr	r2, [pc, #232]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 8007356:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800735a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	699b      	ldr	r3, [r3, #24]
 8007360:	2b00      	cmp	r3, #0
 8007362:	f000 80ad 	beq.w	80074c0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007366:	4b36      	ldr	r3, [pc, #216]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 8007368:	689b      	ldr	r3, [r3, #8]
 800736a:	f003 030c 	and.w	r3, r3, #12
 800736e:	2b08      	cmp	r3, #8
 8007370:	d060      	beq.n	8007434 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	699b      	ldr	r3, [r3, #24]
 8007376:	2b02      	cmp	r3, #2
 8007378:	d145      	bne.n	8007406 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800737a:	4b33      	ldr	r3, [pc, #204]	; (8007448 <HAL_RCC_OscConfig+0x4b4>)
 800737c:	2200      	movs	r2, #0
 800737e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007380:	f7fd fe6a 	bl	8005058 <HAL_GetTick>
 8007384:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007386:	e008      	b.n	800739a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007388:	f7fd fe66 	bl	8005058 <HAL_GetTick>
 800738c:	4602      	mov	r2, r0
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	1ad3      	subs	r3, r2, r3
 8007392:	2b02      	cmp	r3, #2
 8007394:	d901      	bls.n	800739a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8007396:	2303      	movs	r3, #3
 8007398:	e093      	b.n	80074c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800739a:	4b29      	ldr	r3, [pc, #164]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1f0      	bne.n	8007388 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	69da      	ldr	r2, [r3, #28]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6a1b      	ldr	r3, [r3, #32]
 80073ae:	431a      	orrs	r2, r3
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b4:	019b      	lsls	r3, r3, #6
 80073b6:	431a      	orrs	r2, r3
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073bc:	085b      	lsrs	r3, r3, #1
 80073be:	3b01      	subs	r3, #1
 80073c0:	041b      	lsls	r3, r3, #16
 80073c2:	431a      	orrs	r2, r3
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073c8:	061b      	lsls	r3, r3, #24
 80073ca:	431a      	orrs	r2, r3
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073d0:	071b      	lsls	r3, r3, #28
 80073d2:	491b      	ldr	r1, [pc, #108]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 80073d4:	4313      	orrs	r3, r2
 80073d6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80073d8:	4b1b      	ldr	r3, [pc, #108]	; (8007448 <HAL_RCC_OscConfig+0x4b4>)
 80073da:	2201      	movs	r2, #1
 80073dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073de:	f7fd fe3b 	bl	8005058 <HAL_GetTick>
 80073e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80073e4:	e008      	b.n	80073f8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80073e6:	f7fd fe37 	bl	8005058 <HAL_GetTick>
 80073ea:	4602      	mov	r2, r0
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	1ad3      	subs	r3, r2, r3
 80073f0:	2b02      	cmp	r3, #2
 80073f2:	d901      	bls.n	80073f8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80073f4:	2303      	movs	r3, #3
 80073f6:	e064      	b.n	80074c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80073f8:	4b11      	ldr	r3, [pc, #68]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007400:	2b00      	cmp	r3, #0
 8007402:	d0f0      	beq.n	80073e6 <HAL_RCC_OscConfig+0x452>
 8007404:	e05c      	b.n	80074c0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007406:	4b10      	ldr	r3, [pc, #64]	; (8007448 <HAL_RCC_OscConfig+0x4b4>)
 8007408:	2200      	movs	r2, #0
 800740a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800740c:	f7fd fe24 	bl	8005058 <HAL_GetTick>
 8007410:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007412:	e008      	b.n	8007426 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007414:	f7fd fe20 	bl	8005058 <HAL_GetTick>
 8007418:	4602      	mov	r2, r0
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	1ad3      	subs	r3, r2, r3
 800741e:	2b02      	cmp	r3, #2
 8007420:	d901      	bls.n	8007426 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8007422:	2303      	movs	r3, #3
 8007424:	e04d      	b.n	80074c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007426:	4b06      	ldr	r3, [pc, #24]	; (8007440 <HAL_RCC_OscConfig+0x4ac>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800742e:	2b00      	cmp	r3, #0
 8007430:	d1f0      	bne.n	8007414 <HAL_RCC_OscConfig+0x480>
 8007432:	e045      	b.n	80074c0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	699b      	ldr	r3, [r3, #24]
 8007438:	2b01      	cmp	r3, #1
 800743a:	d107      	bne.n	800744c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800743c:	2301      	movs	r3, #1
 800743e:	e040      	b.n	80074c2 <HAL_RCC_OscConfig+0x52e>
 8007440:	40023800 	.word	0x40023800
 8007444:	40007000 	.word	0x40007000
 8007448:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800744c:	4b1f      	ldr	r3, [pc, #124]	; (80074cc <HAL_RCC_OscConfig+0x538>)
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	699b      	ldr	r3, [r3, #24]
 8007456:	2b01      	cmp	r3, #1
 8007458:	d030      	beq.n	80074bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007464:	429a      	cmp	r2, r3
 8007466:	d129      	bne.n	80074bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007472:	429a      	cmp	r2, r3
 8007474:	d122      	bne.n	80074bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007476:	68fa      	ldr	r2, [r7, #12]
 8007478:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800747c:	4013      	ands	r3, r2
 800747e:	687a      	ldr	r2, [r7, #4]
 8007480:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007482:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007484:	4293      	cmp	r3, r2
 8007486:	d119      	bne.n	80074bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007492:	085b      	lsrs	r3, r3, #1
 8007494:	3b01      	subs	r3, #1
 8007496:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007498:	429a      	cmp	r2, r3
 800749a:	d10f      	bne.n	80074bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d107      	bne.n	80074bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074b6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d001      	beq.n	80074c0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80074bc:	2301      	movs	r3, #1
 80074be:	e000      	b.n	80074c2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80074c0:	2300      	movs	r3, #0
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3718      	adds	r7, #24
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}
 80074ca:	bf00      	nop
 80074cc:	40023800 	.word	0x40023800

080074d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b082      	sub	sp, #8
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d101      	bne.n	80074e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	e07b      	b.n	80075da <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d108      	bne.n	80074fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	685b      	ldr	r3, [r3, #4]
 80074ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80074f2:	d009      	beq.n	8007508 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	61da      	str	r2, [r3, #28]
 80074fa:	e005      	b.n	8007508 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2200      	movs	r2, #0
 800750c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007514:	b2db      	uxtb	r3, r3
 8007516:	2b00      	cmp	r3, #0
 8007518:	d106      	bne.n	8007528 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2200      	movs	r2, #0
 800751e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007522:	6878      	ldr	r0, [r7, #4]
 8007524:	f7fd faa4 	bl	8004a70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2202      	movs	r2, #2
 800752c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	681a      	ldr	r2, [r3, #0]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800753e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007550:	431a      	orrs	r2, r3
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	68db      	ldr	r3, [r3, #12]
 8007556:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800755a:	431a      	orrs	r2, r3
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	691b      	ldr	r3, [r3, #16]
 8007560:	f003 0302 	and.w	r3, r3, #2
 8007564:	431a      	orrs	r2, r3
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	695b      	ldr	r3, [r3, #20]
 800756a:	f003 0301 	and.w	r3, r3, #1
 800756e:	431a      	orrs	r2, r3
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	699b      	ldr	r3, [r3, #24]
 8007574:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007578:	431a      	orrs	r2, r3
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	69db      	ldr	r3, [r3, #28]
 800757e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007582:	431a      	orrs	r2, r3
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6a1b      	ldr	r3, [r3, #32]
 8007588:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800758c:	ea42 0103 	orr.w	r1, r2, r3
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007594:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	430a      	orrs	r2, r1
 800759e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	699b      	ldr	r3, [r3, #24]
 80075a4:	0c1b      	lsrs	r3, r3, #16
 80075a6:	f003 0104 	and.w	r1, r3, #4
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ae:	f003 0210 	and.w	r2, r3, #16
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	430a      	orrs	r2, r1
 80075b8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	69da      	ldr	r2, [r3, #28]
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80075c8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2200      	movs	r2, #0
 80075ce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2201      	movs	r2, #1
 80075d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80075d8:	2300      	movs	r3, #0
}
 80075da:	4618      	mov	r0, r3
 80075dc:	3708      	adds	r7, #8
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}

080075e2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075e2:	b580      	push	{r7, lr}
 80075e4:	b088      	sub	sp, #32
 80075e6:	af00      	add	r7, sp, #0
 80075e8:	60f8      	str	r0, [r7, #12]
 80075ea:	60b9      	str	r1, [r7, #8]
 80075ec:	603b      	str	r3, [r7, #0]
 80075ee:	4613      	mov	r3, r2
 80075f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80075f2:	2300      	movs	r3, #0
 80075f4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	d101      	bne.n	8007604 <HAL_SPI_Transmit+0x22>
 8007600:	2302      	movs	r3, #2
 8007602:	e126      	b.n	8007852 <HAL_SPI_Transmit+0x270>
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2201      	movs	r2, #1
 8007608:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800760c:	f7fd fd24 	bl	8005058 <HAL_GetTick>
 8007610:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007612:	88fb      	ldrh	r3, [r7, #6]
 8007614:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800761c:	b2db      	uxtb	r3, r3
 800761e:	2b01      	cmp	r3, #1
 8007620:	d002      	beq.n	8007628 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007622:	2302      	movs	r3, #2
 8007624:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007626:	e10b      	b.n	8007840 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d002      	beq.n	8007634 <HAL_SPI_Transmit+0x52>
 800762e:	88fb      	ldrh	r3, [r7, #6]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d102      	bne.n	800763a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007634:	2301      	movs	r3, #1
 8007636:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007638:	e102      	b.n	8007840 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	2203      	movs	r2, #3
 800763e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2200      	movs	r2, #0
 8007646:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	68ba      	ldr	r2, [r7, #8]
 800764c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	88fa      	ldrh	r2, [r7, #6]
 8007652:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	88fa      	ldrh	r2, [r7, #6]
 8007658:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2200      	movs	r2, #0
 800765e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2200      	movs	r2, #0
 8007664:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2200      	movs	r2, #0
 800766a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2200      	movs	r2, #0
 8007670:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	2200      	movs	r2, #0
 8007676:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	689b      	ldr	r3, [r3, #8]
 800767c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007680:	d10f      	bne.n	80076a2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007690:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80076a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076ac:	2b40      	cmp	r3, #64	; 0x40
 80076ae:	d007      	beq.n	80076c0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	681a      	ldr	r2, [r3, #0]
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	68db      	ldr	r3, [r3, #12]
 80076c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076c8:	d14b      	bne.n	8007762 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	685b      	ldr	r3, [r3, #4]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d002      	beq.n	80076d8 <HAL_SPI_Transmit+0xf6>
 80076d2:	8afb      	ldrh	r3, [r7, #22]
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d13e      	bne.n	8007756 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076dc:	881a      	ldrh	r2, [r3, #0]
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076e8:	1c9a      	adds	r2, r3, #2
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076f2:	b29b      	uxth	r3, r3
 80076f4:	3b01      	subs	r3, #1
 80076f6:	b29a      	uxth	r2, r3
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80076fc:	e02b      	b.n	8007756 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	689b      	ldr	r3, [r3, #8]
 8007704:	f003 0302 	and.w	r3, r3, #2
 8007708:	2b02      	cmp	r3, #2
 800770a:	d112      	bne.n	8007732 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007710:	881a      	ldrh	r2, [r3, #0]
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800771c:	1c9a      	adds	r2, r3, #2
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007726:	b29b      	uxth	r3, r3
 8007728:	3b01      	subs	r3, #1
 800772a:	b29a      	uxth	r2, r3
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	86da      	strh	r2, [r3, #54]	; 0x36
 8007730:	e011      	b.n	8007756 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007732:	f7fd fc91 	bl	8005058 <HAL_GetTick>
 8007736:	4602      	mov	r2, r0
 8007738:	69bb      	ldr	r3, [r7, #24]
 800773a:	1ad3      	subs	r3, r2, r3
 800773c:	683a      	ldr	r2, [r7, #0]
 800773e:	429a      	cmp	r2, r3
 8007740:	d803      	bhi.n	800774a <HAL_SPI_Transmit+0x168>
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007748:	d102      	bne.n	8007750 <HAL_SPI_Transmit+0x16e>
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d102      	bne.n	8007756 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007750:	2303      	movs	r3, #3
 8007752:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007754:	e074      	b.n	8007840 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800775a:	b29b      	uxth	r3, r3
 800775c:	2b00      	cmp	r3, #0
 800775e:	d1ce      	bne.n	80076fe <HAL_SPI_Transmit+0x11c>
 8007760:	e04c      	b.n	80077fc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d002      	beq.n	8007770 <HAL_SPI_Transmit+0x18e>
 800776a:	8afb      	ldrh	r3, [r7, #22]
 800776c:	2b01      	cmp	r3, #1
 800776e:	d140      	bne.n	80077f2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	330c      	adds	r3, #12
 800777a:	7812      	ldrb	r2, [r2, #0]
 800777c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007782:	1c5a      	adds	r2, r3, #1
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800778c:	b29b      	uxth	r3, r3
 800778e:	3b01      	subs	r3, #1
 8007790:	b29a      	uxth	r2, r3
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007796:	e02c      	b.n	80077f2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	689b      	ldr	r3, [r3, #8]
 800779e:	f003 0302 	and.w	r3, r3, #2
 80077a2:	2b02      	cmp	r3, #2
 80077a4:	d113      	bne.n	80077ce <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	330c      	adds	r3, #12
 80077b0:	7812      	ldrb	r2, [r2, #0]
 80077b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077b8:	1c5a      	adds	r2, r3, #1
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077c2:	b29b      	uxth	r3, r3
 80077c4:	3b01      	subs	r3, #1
 80077c6:	b29a      	uxth	r2, r3
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	86da      	strh	r2, [r3, #54]	; 0x36
 80077cc:	e011      	b.n	80077f2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80077ce:	f7fd fc43 	bl	8005058 <HAL_GetTick>
 80077d2:	4602      	mov	r2, r0
 80077d4:	69bb      	ldr	r3, [r7, #24]
 80077d6:	1ad3      	subs	r3, r2, r3
 80077d8:	683a      	ldr	r2, [r7, #0]
 80077da:	429a      	cmp	r2, r3
 80077dc:	d803      	bhi.n	80077e6 <HAL_SPI_Transmit+0x204>
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80077e4:	d102      	bne.n	80077ec <HAL_SPI_Transmit+0x20a>
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d102      	bne.n	80077f2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80077ec:	2303      	movs	r3, #3
 80077ee:	77fb      	strb	r3, [r7, #31]
          goto error;
 80077f0:	e026      	b.n	8007840 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d1cd      	bne.n	8007798 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80077fc:	69ba      	ldr	r2, [r7, #24]
 80077fe:	6839      	ldr	r1, [r7, #0]
 8007800:	68f8      	ldr	r0, [r7, #12]
 8007802:	f000 fbcb 	bl	8007f9c <SPI_EndRxTxTransaction>
 8007806:	4603      	mov	r3, r0
 8007808:	2b00      	cmp	r3, #0
 800780a:	d002      	beq.n	8007812 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2220      	movs	r2, #32
 8007810:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	689b      	ldr	r3, [r3, #8]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d10a      	bne.n	8007830 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800781a:	2300      	movs	r3, #0
 800781c:	613b      	str	r3, [r7, #16]
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	68db      	ldr	r3, [r3, #12]
 8007824:	613b      	str	r3, [r7, #16]
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	613b      	str	r3, [r7, #16]
 800782e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007834:	2b00      	cmp	r3, #0
 8007836:	d002      	beq.n	800783e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8007838:	2301      	movs	r3, #1
 800783a:	77fb      	strb	r3, [r7, #31]
 800783c:	e000      	b.n	8007840 <HAL_SPI_Transmit+0x25e>
  }

error:
 800783e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2200      	movs	r2, #0
 800784c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007850:	7ffb      	ldrb	r3, [r7, #31]
}
 8007852:	4618      	mov	r0, r3
 8007854:	3720      	adds	r7, #32
 8007856:	46bd      	mov	sp, r7
 8007858:	bd80      	pop	{r7, pc}

0800785a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800785a:	b580      	push	{r7, lr}
 800785c:	b088      	sub	sp, #32
 800785e:	af02      	add	r7, sp, #8
 8007860:	60f8      	str	r0, [r7, #12]
 8007862:	60b9      	str	r1, [r7, #8]
 8007864:	603b      	str	r3, [r7, #0]
 8007866:	4613      	mov	r3, r2
 8007868:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800786a:	2300      	movs	r3, #0
 800786c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	685b      	ldr	r3, [r3, #4]
 8007872:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007876:	d112      	bne.n	800789e <HAL_SPI_Receive+0x44>
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	689b      	ldr	r3, [r3, #8]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d10e      	bne.n	800789e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	2204      	movs	r2, #4
 8007884:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007888:	88fa      	ldrh	r2, [r7, #6]
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	9300      	str	r3, [sp, #0]
 800788e:	4613      	mov	r3, r2
 8007890:	68ba      	ldr	r2, [r7, #8]
 8007892:	68b9      	ldr	r1, [r7, #8]
 8007894:	68f8      	ldr	r0, [r7, #12]
 8007896:	f000 f8f1 	bl	8007a7c <HAL_SPI_TransmitReceive>
 800789a:	4603      	mov	r3, r0
 800789c:	e0ea      	b.n	8007a74 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	d101      	bne.n	80078ac <HAL_SPI_Receive+0x52>
 80078a8:	2302      	movs	r3, #2
 80078aa:	e0e3      	b.n	8007a74 <HAL_SPI_Receive+0x21a>
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2201      	movs	r2, #1
 80078b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80078b4:	f7fd fbd0 	bl	8005058 <HAL_GetTick>
 80078b8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80078c0:	b2db      	uxtb	r3, r3
 80078c2:	2b01      	cmp	r3, #1
 80078c4:	d002      	beq.n	80078cc <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80078c6:	2302      	movs	r3, #2
 80078c8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80078ca:	e0ca      	b.n	8007a62 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d002      	beq.n	80078d8 <HAL_SPI_Receive+0x7e>
 80078d2:	88fb      	ldrh	r3, [r7, #6]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d102      	bne.n	80078de <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	75fb      	strb	r3, [r7, #23]
    goto error;
 80078dc:	e0c1      	b.n	8007a62 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	2204      	movs	r2, #4
 80078e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	2200      	movs	r2, #0
 80078ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	68ba      	ldr	r2, [r7, #8]
 80078f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	88fa      	ldrh	r2, [r7, #6]
 80078f6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	88fa      	ldrh	r2, [r7, #6]
 80078fc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2200      	movs	r2, #0
 8007902:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2200      	movs	r2, #0
 8007908:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	2200      	movs	r2, #0
 800790e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	2200      	movs	r2, #0
 8007914:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2200      	movs	r2, #0
 800791a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	689b      	ldr	r3, [r3, #8]
 8007920:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007924:	d10f      	bne.n	8007946 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007934:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	681a      	ldr	r2, [r3, #0]
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007944:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007950:	2b40      	cmp	r3, #64	; 0x40
 8007952:	d007      	beq.n	8007964 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007962:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	68db      	ldr	r3, [r3, #12]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d162      	bne.n	8007a32 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800796c:	e02e      	b.n	80079cc <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	689b      	ldr	r3, [r3, #8]
 8007974:	f003 0301 	and.w	r3, r3, #1
 8007978:	2b01      	cmp	r3, #1
 800797a:	d115      	bne.n	80079a8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f103 020c 	add.w	r2, r3, #12
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007988:	7812      	ldrb	r2, [r2, #0]
 800798a:	b2d2      	uxtb	r2, r2
 800798c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007992:	1c5a      	adds	r2, r3, #1
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800799c:	b29b      	uxth	r3, r3
 800799e:	3b01      	subs	r3, #1
 80079a0:	b29a      	uxth	r2, r3
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80079a6:	e011      	b.n	80079cc <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80079a8:	f7fd fb56 	bl	8005058 <HAL_GetTick>
 80079ac:	4602      	mov	r2, r0
 80079ae:	693b      	ldr	r3, [r7, #16]
 80079b0:	1ad3      	subs	r3, r2, r3
 80079b2:	683a      	ldr	r2, [r7, #0]
 80079b4:	429a      	cmp	r2, r3
 80079b6:	d803      	bhi.n	80079c0 <HAL_SPI_Receive+0x166>
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80079be:	d102      	bne.n	80079c6 <HAL_SPI_Receive+0x16c>
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d102      	bne.n	80079cc <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80079c6:	2303      	movs	r3, #3
 80079c8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80079ca:	e04a      	b.n	8007a62 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079d0:	b29b      	uxth	r3, r3
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d1cb      	bne.n	800796e <HAL_SPI_Receive+0x114>
 80079d6:	e031      	b.n	8007a3c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	689b      	ldr	r3, [r3, #8]
 80079de:	f003 0301 	and.w	r3, r3, #1
 80079e2:	2b01      	cmp	r3, #1
 80079e4:	d113      	bne.n	8007a0e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	68da      	ldr	r2, [r3, #12]
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079f0:	b292      	uxth	r2, r2
 80079f2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079f8:	1c9a      	adds	r2, r3, #2
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	3b01      	subs	r3, #1
 8007a06:	b29a      	uxth	r2, r3
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007a0c:	e011      	b.n	8007a32 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a0e:	f7fd fb23 	bl	8005058 <HAL_GetTick>
 8007a12:	4602      	mov	r2, r0
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	1ad3      	subs	r3, r2, r3
 8007a18:	683a      	ldr	r2, [r7, #0]
 8007a1a:	429a      	cmp	r2, r3
 8007a1c:	d803      	bhi.n	8007a26 <HAL_SPI_Receive+0x1cc>
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a24:	d102      	bne.n	8007a2c <HAL_SPI_Receive+0x1d2>
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d102      	bne.n	8007a32 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8007a2c:	2303      	movs	r3, #3
 8007a2e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007a30:	e017      	b.n	8007a62 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a36:	b29b      	uxth	r3, r3
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d1cd      	bne.n	80079d8 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007a3c:	693a      	ldr	r2, [r7, #16]
 8007a3e:	6839      	ldr	r1, [r7, #0]
 8007a40:	68f8      	ldr	r0, [r7, #12]
 8007a42:	f000 fa45 	bl	8007ed0 <SPI_EndRxTransaction>
 8007a46:	4603      	mov	r3, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d002      	beq.n	8007a52 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	2220      	movs	r2, #32
 8007a50:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d002      	beq.n	8007a60 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	75fb      	strb	r3, [r7, #23]
 8007a5e:	e000      	b.n	8007a62 <HAL_SPI_Receive+0x208>
  }

error :
 8007a60:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2201      	movs	r2, #1
 8007a66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007a72:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	3718      	adds	r7, #24
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}

08007a7c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b08c      	sub	sp, #48	; 0x30
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	60f8      	str	r0, [r7, #12]
 8007a84:	60b9      	str	r1, [r7, #8]
 8007a86:	607a      	str	r2, [r7, #4]
 8007a88:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	d101      	bne.n	8007aa2 <HAL_SPI_TransmitReceive+0x26>
 8007a9e:	2302      	movs	r3, #2
 8007aa0:	e18a      	b.n	8007db8 <HAL_SPI_TransmitReceive+0x33c>
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2201      	movs	r2, #1
 8007aa6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007aaa:	f7fd fad5 	bl	8005058 <HAL_GetTick>
 8007aae:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007ab6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	685b      	ldr	r3, [r3, #4]
 8007abe:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007ac0:	887b      	ldrh	r3, [r7, #2]
 8007ac2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007ac4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007ac8:	2b01      	cmp	r3, #1
 8007aca:	d00f      	beq.n	8007aec <HAL_SPI_TransmitReceive+0x70>
 8007acc:	69fb      	ldr	r3, [r7, #28]
 8007ace:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ad2:	d107      	bne.n	8007ae4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	689b      	ldr	r3, [r3, #8]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d103      	bne.n	8007ae4 <HAL_SPI_TransmitReceive+0x68>
 8007adc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007ae0:	2b04      	cmp	r3, #4
 8007ae2:	d003      	beq.n	8007aec <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007ae4:	2302      	movs	r3, #2
 8007ae6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007aea:	e15b      	b.n	8007da4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d005      	beq.n	8007afe <HAL_SPI_TransmitReceive+0x82>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d002      	beq.n	8007afe <HAL_SPI_TransmitReceive+0x82>
 8007af8:	887b      	ldrh	r3, [r7, #2]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d103      	bne.n	8007b06 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007b04:	e14e      	b.n	8007da4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007b0c:	b2db      	uxtb	r3, r3
 8007b0e:	2b04      	cmp	r3, #4
 8007b10:	d003      	beq.n	8007b1a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	2205      	movs	r2, #5
 8007b16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	687a      	ldr	r2, [r7, #4]
 8007b24:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	887a      	ldrh	r2, [r7, #2]
 8007b2a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	887a      	ldrh	r2, [r7, #2]
 8007b30:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	68ba      	ldr	r2, [r7, #8]
 8007b36:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	887a      	ldrh	r2, [r7, #2]
 8007b3c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	887a      	ldrh	r2, [r7, #2]
 8007b42:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	2200      	movs	r2, #0
 8007b48:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b5a:	2b40      	cmp	r3, #64	; 0x40
 8007b5c:	d007      	beq.n	8007b6e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	681a      	ldr	r2, [r3, #0]
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b6c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	68db      	ldr	r3, [r3, #12]
 8007b72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b76:	d178      	bne.n	8007c6a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d002      	beq.n	8007b86 <HAL_SPI_TransmitReceive+0x10a>
 8007b80:	8b7b      	ldrh	r3, [r7, #26]
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d166      	bne.n	8007c54 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b8a:	881a      	ldrh	r2, [r3, #0]
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b96:	1c9a      	adds	r2, r3, #2
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	3b01      	subs	r3, #1
 8007ba4:	b29a      	uxth	r2, r3
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007baa:	e053      	b.n	8007c54 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	689b      	ldr	r3, [r3, #8]
 8007bb2:	f003 0302 	and.w	r3, r3, #2
 8007bb6:	2b02      	cmp	r3, #2
 8007bb8:	d11b      	bne.n	8007bf2 <HAL_SPI_TransmitReceive+0x176>
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bbe:	b29b      	uxth	r3, r3
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d016      	beq.n	8007bf2 <HAL_SPI_TransmitReceive+0x176>
 8007bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bc6:	2b01      	cmp	r3, #1
 8007bc8:	d113      	bne.n	8007bf2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bce:	881a      	ldrh	r2, [r3, #0]
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bda:	1c9a      	adds	r2, r3, #2
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007be4:	b29b      	uxth	r3, r3
 8007be6:	3b01      	subs	r3, #1
 8007be8:	b29a      	uxth	r2, r3
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	689b      	ldr	r3, [r3, #8]
 8007bf8:	f003 0301 	and.w	r3, r3, #1
 8007bfc:	2b01      	cmp	r3, #1
 8007bfe:	d119      	bne.n	8007c34 <HAL_SPI_TransmitReceive+0x1b8>
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c04:	b29b      	uxth	r3, r3
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d014      	beq.n	8007c34 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	68da      	ldr	r2, [r3, #12]
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c14:	b292      	uxth	r2, r2
 8007c16:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c1c:	1c9a      	adds	r2, r3, #2
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	3b01      	subs	r3, #1
 8007c2a:	b29a      	uxth	r2, r3
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007c30:	2301      	movs	r3, #1
 8007c32:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007c34:	f7fd fa10 	bl	8005058 <HAL_GetTick>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c3c:	1ad3      	subs	r3, r2, r3
 8007c3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d807      	bhi.n	8007c54 <HAL_SPI_TransmitReceive+0x1d8>
 8007c44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c46:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007c4a:	d003      	beq.n	8007c54 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007c4c:	2303      	movs	r3, #3
 8007c4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007c52:	e0a7      	b.n	8007da4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d1a6      	bne.n	8007bac <HAL_SPI_TransmitReceive+0x130>
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c62:	b29b      	uxth	r3, r3
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d1a1      	bne.n	8007bac <HAL_SPI_TransmitReceive+0x130>
 8007c68:	e07c      	b.n	8007d64 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d002      	beq.n	8007c78 <HAL_SPI_TransmitReceive+0x1fc>
 8007c72:	8b7b      	ldrh	r3, [r7, #26]
 8007c74:	2b01      	cmp	r3, #1
 8007c76:	d16b      	bne.n	8007d50 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	330c      	adds	r3, #12
 8007c82:	7812      	ldrb	r2, [r2, #0]
 8007c84:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c8a:	1c5a      	adds	r2, r3, #1
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c94:	b29b      	uxth	r3, r3
 8007c96:	3b01      	subs	r3, #1
 8007c98:	b29a      	uxth	r2, r3
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c9e:	e057      	b.n	8007d50 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	f003 0302 	and.w	r3, r3, #2
 8007caa:	2b02      	cmp	r3, #2
 8007cac:	d11c      	bne.n	8007ce8 <HAL_SPI_TransmitReceive+0x26c>
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cb2:	b29b      	uxth	r3, r3
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d017      	beq.n	8007ce8 <HAL_SPI_TransmitReceive+0x26c>
 8007cb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	d114      	bne.n	8007ce8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	330c      	adds	r3, #12
 8007cc8:	7812      	ldrb	r2, [r2, #0]
 8007cca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cd0:	1c5a      	adds	r2, r3, #1
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	3b01      	subs	r3, #1
 8007cde:	b29a      	uxth	r2, r3
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	689b      	ldr	r3, [r3, #8]
 8007cee:	f003 0301 	and.w	r3, r3, #1
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	d119      	bne.n	8007d2a <HAL_SPI_TransmitReceive+0x2ae>
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007cfa:	b29b      	uxth	r3, r3
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d014      	beq.n	8007d2a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	68da      	ldr	r2, [r3, #12]
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d0a:	b2d2      	uxtb	r2, r2
 8007d0c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d12:	1c5a      	adds	r2, r3, #1
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d1c:	b29b      	uxth	r3, r3
 8007d1e:	3b01      	subs	r3, #1
 8007d20:	b29a      	uxth	r2, r3
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d26:	2301      	movs	r3, #1
 8007d28:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007d2a:	f7fd f995 	bl	8005058 <HAL_GetTick>
 8007d2e:	4602      	mov	r2, r0
 8007d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d32:	1ad3      	subs	r3, r2, r3
 8007d34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d36:	429a      	cmp	r2, r3
 8007d38:	d803      	bhi.n	8007d42 <HAL_SPI_TransmitReceive+0x2c6>
 8007d3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d40:	d102      	bne.n	8007d48 <HAL_SPI_TransmitReceive+0x2cc>
 8007d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d103      	bne.n	8007d50 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007d48:	2303      	movs	r3, #3
 8007d4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007d4e:	e029      	b.n	8007da4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d54:	b29b      	uxth	r3, r3
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d1a2      	bne.n	8007ca0 <HAL_SPI_TransmitReceive+0x224>
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d5e:	b29b      	uxth	r3, r3
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d19d      	bne.n	8007ca0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007d64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d66:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007d68:	68f8      	ldr	r0, [r7, #12]
 8007d6a:	f000 f917 	bl	8007f9c <SPI_EndRxTxTransaction>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d006      	beq.n	8007d82 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007d74:	2301      	movs	r3, #1
 8007d76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	2220      	movs	r2, #32
 8007d7e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007d80:	e010      	b.n	8007da4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d10b      	bne.n	8007da2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	617b      	str	r3, [r7, #20]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	68db      	ldr	r3, [r3, #12]
 8007d94:	617b      	str	r3, [r7, #20]
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	617b      	str	r3, [r7, #20]
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	e000      	b.n	8007da4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007da2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2201      	movs	r2, #1
 8007da8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	2200      	movs	r2, #0
 8007db0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007db4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	3730      	adds	r7, #48	; 0x30
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	bd80      	pop	{r7, pc}

08007dc0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b088      	sub	sp, #32
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	60f8      	str	r0, [r7, #12]
 8007dc8:	60b9      	str	r1, [r7, #8]
 8007dca:	603b      	str	r3, [r7, #0]
 8007dcc:	4613      	mov	r3, r2
 8007dce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007dd0:	f7fd f942 	bl	8005058 <HAL_GetTick>
 8007dd4:	4602      	mov	r2, r0
 8007dd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dd8:	1a9b      	subs	r3, r3, r2
 8007dda:	683a      	ldr	r2, [r7, #0]
 8007ddc:	4413      	add	r3, r2
 8007dde:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007de0:	f7fd f93a 	bl	8005058 <HAL_GetTick>
 8007de4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007de6:	4b39      	ldr	r3, [pc, #228]	; (8007ecc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	015b      	lsls	r3, r3, #5
 8007dec:	0d1b      	lsrs	r3, r3, #20
 8007dee:	69fa      	ldr	r2, [r7, #28]
 8007df0:	fb02 f303 	mul.w	r3, r2, r3
 8007df4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007df6:	e054      	b.n	8007ea2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007dfe:	d050      	beq.n	8007ea2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007e00:	f7fd f92a 	bl	8005058 <HAL_GetTick>
 8007e04:	4602      	mov	r2, r0
 8007e06:	69bb      	ldr	r3, [r7, #24]
 8007e08:	1ad3      	subs	r3, r2, r3
 8007e0a:	69fa      	ldr	r2, [r7, #28]
 8007e0c:	429a      	cmp	r2, r3
 8007e0e:	d902      	bls.n	8007e16 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007e10:	69fb      	ldr	r3, [r7, #28]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d13d      	bne.n	8007e92 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	685a      	ldr	r2, [r3, #4]
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007e24:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	685b      	ldr	r3, [r3, #4]
 8007e2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e2e:	d111      	bne.n	8007e54 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	689b      	ldr	r3, [r3, #8]
 8007e34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e38:	d004      	beq.n	8007e44 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e42:	d107      	bne.n	8007e54 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e52:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e5c:	d10f      	bne.n	8007e7e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	681a      	ldr	r2, [r3, #0]
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007e6c:	601a      	str	r2, [r3, #0]
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	681a      	ldr	r2, [r3, #0]
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007e7c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2201      	movs	r2, #1
 8007e82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007e8e:	2303      	movs	r3, #3
 8007e90:	e017      	b.n	8007ec2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007e92:	697b      	ldr	r3, [r7, #20]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d101      	bne.n	8007e9c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	3b01      	subs	r3, #1
 8007ea0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	689a      	ldr	r2, [r3, #8]
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	4013      	ands	r3, r2
 8007eac:	68ba      	ldr	r2, [r7, #8]
 8007eae:	429a      	cmp	r2, r3
 8007eb0:	bf0c      	ite	eq
 8007eb2:	2301      	moveq	r3, #1
 8007eb4:	2300      	movne	r3, #0
 8007eb6:	b2db      	uxtb	r3, r3
 8007eb8:	461a      	mov	r2, r3
 8007eba:	79fb      	ldrb	r3, [r7, #7]
 8007ebc:	429a      	cmp	r2, r3
 8007ebe:	d19b      	bne.n	8007df8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007ec0:	2300      	movs	r3, #0
}
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	3720      	adds	r7, #32
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}
 8007eca:	bf00      	nop
 8007ecc:	200023d8 	.word	0x200023d8

08007ed0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b086      	sub	sp, #24
 8007ed4:	af02      	add	r7, sp, #8
 8007ed6:	60f8      	str	r0, [r7, #12]
 8007ed8:	60b9      	str	r1, [r7, #8]
 8007eda:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	685b      	ldr	r3, [r3, #4]
 8007ee0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ee4:	d111      	bne.n	8007f0a <SPI_EndRxTransaction+0x3a>
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007eee:	d004      	beq.n	8007efa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	689b      	ldr	r3, [r3, #8]
 8007ef4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ef8:	d107      	bne.n	8007f0a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	681a      	ldr	r2, [r3, #0]
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f08:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	685b      	ldr	r3, [r3, #4]
 8007f0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f12:	d12a      	bne.n	8007f6a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	689b      	ldr	r3, [r3, #8]
 8007f18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f1c:	d012      	beq.n	8007f44 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	9300      	str	r3, [sp, #0]
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	2200      	movs	r2, #0
 8007f26:	2180      	movs	r1, #128	; 0x80
 8007f28:	68f8      	ldr	r0, [r7, #12]
 8007f2a:	f7ff ff49 	bl	8007dc0 <SPI_WaitFlagStateUntilTimeout>
 8007f2e:	4603      	mov	r3, r0
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d02d      	beq.n	8007f90 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f38:	f043 0220 	orr.w	r2, r3, #32
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007f40:	2303      	movs	r3, #3
 8007f42:	e026      	b.n	8007f92 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	9300      	str	r3, [sp, #0]
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	2101      	movs	r1, #1
 8007f4e:	68f8      	ldr	r0, [r7, #12]
 8007f50:	f7ff ff36 	bl	8007dc0 <SPI_WaitFlagStateUntilTimeout>
 8007f54:	4603      	mov	r3, r0
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d01a      	beq.n	8007f90 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f5e:	f043 0220 	orr.w	r2, r3, #32
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007f66:	2303      	movs	r3, #3
 8007f68:	e013      	b.n	8007f92 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	9300      	str	r3, [sp, #0]
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	2200      	movs	r2, #0
 8007f72:	2101      	movs	r1, #1
 8007f74:	68f8      	ldr	r0, [r7, #12]
 8007f76:	f7ff ff23 	bl	8007dc0 <SPI_WaitFlagStateUntilTimeout>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d007      	beq.n	8007f90 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f84:	f043 0220 	orr.w	r2, r3, #32
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007f8c:	2303      	movs	r3, #3
 8007f8e:	e000      	b.n	8007f92 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007f90:	2300      	movs	r3, #0
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3710      	adds	r7, #16
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}
	...

08007f9c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b088      	sub	sp, #32
 8007fa0:	af02      	add	r7, sp, #8
 8007fa2:	60f8      	str	r0, [r7, #12]
 8007fa4:	60b9      	str	r1, [r7, #8]
 8007fa6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007fa8:	4b1b      	ldr	r3, [pc, #108]	; (8008018 <SPI_EndRxTxTransaction+0x7c>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	4a1b      	ldr	r2, [pc, #108]	; (800801c <SPI_EndRxTxTransaction+0x80>)
 8007fae:	fba2 2303 	umull	r2, r3, r2, r3
 8007fb2:	0d5b      	lsrs	r3, r3, #21
 8007fb4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007fb8:	fb02 f303 	mul.w	r3, r2, r3
 8007fbc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	685b      	ldr	r3, [r3, #4]
 8007fc2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007fc6:	d112      	bne.n	8007fee <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	9300      	str	r3, [sp, #0]
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	2180      	movs	r1, #128	; 0x80
 8007fd2:	68f8      	ldr	r0, [r7, #12]
 8007fd4:	f7ff fef4 	bl	8007dc0 <SPI_WaitFlagStateUntilTimeout>
 8007fd8:	4603      	mov	r3, r0
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d016      	beq.n	800800c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fe2:	f043 0220 	orr.w	r2, r3, #32
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007fea:	2303      	movs	r3, #3
 8007fec:	e00f      	b.n	800800e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d00a      	beq.n	800800a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007ff4:	697b      	ldr	r3, [r7, #20]
 8007ff6:	3b01      	subs	r3, #1
 8007ff8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	689b      	ldr	r3, [r3, #8]
 8008000:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008004:	2b80      	cmp	r3, #128	; 0x80
 8008006:	d0f2      	beq.n	8007fee <SPI_EndRxTxTransaction+0x52>
 8008008:	e000      	b.n	800800c <SPI_EndRxTxTransaction+0x70>
        break;
 800800a:	bf00      	nop
  }

  return HAL_OK;
 800800c:	2300      	movs	r3, #0
}
 800800e:	4618      	mov	r0, r3
 8008010:	3718      	adds	r7, #24
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}
 8008016:	bf00      	nop
 8008018:	200023d8 	.word	0x200023d8
 800801c:	165e9f81 	.word	0x165e9f81

08008020 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b082      	sub	sp, #8
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d101      	bne.n	8008032 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800802e:	2301      	movs	r3, #1
 8008030:	e041      	b.n	80080b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008038:	b2db      	uxtb	r3, r3
 800803a:	2b00      	cmp	r3, #0
 800803c:	d106      	bne.n	800804c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f7fc fd5a 	bl	8004b00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2202      	movs	r2, #2
 8008050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681a      	ldr	r2, [r3, #0]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	3304      	adds	r3, #4
 800805c:	4619      	mov	r1, r3
 800805e:	4610      	mov	r0, r2
 8008060:	f000 fb42 	bl	80086e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2201      	movs	r2, #1
 8008068:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2201      	movs	r2, #1
 8008070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2201      	movs	r2, #1
 8008078:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2201      	movs	r2, #1
 8008080:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2201      	movs	r2, #1
 8008088:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2201      	movs	r2, #1
 8008090:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2201      	movs	r2, #1
 8008098:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2201      	movs	r2, #1
 80080a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2201      	movs	r2, #1
 80080a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2201      	movs	r2, #1
 80080b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80080b4:	2300      	movs	r3, #0
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	3708      	adds	r7, #8
 80080ba:	46bd      	mov	sp, r7
 80080bc:	bd80      	pop	{r7, pc}
	...

080080c0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b085      	sub	sp, #20
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080ce:	b2db      	uxtb	r3, r3
 80080d0:	2b01      	cmp	r3, #1
 80080d2:	d001      	beq.n	80080d8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80080d4:	2301      	movs	r3, #1
 80080d6:	e046      	b.n	8008166 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2202      	movs	r2, #2
 80080dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4a23      	ldr	r2, [pc, #140]	; (8008174 <HAL_TIM_Base_Start+0xb4>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d022      	beq.n	8008130 <HAL_TIM_Base_Start+0x70>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080f2:	d01d      	beq.n	8008130 <HAL_TIM_Base_Start+0x70>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a1f      	ldr	r2, [pc, #124]	; (8008178 <HAL_TIM_Base_Start+0xb8>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d018      	beq.n	8008130 <HAL_TIM_Base_Start+0x70>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	4a1e      	ldr	r2, [pc, #120]	; (800817c <HAL_TIM_Base_Start+0xbc>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d013      	beq.n	8008130 <HAL_TIM_Base_Start+0x70>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4a1c      	ldr	r2, [pc, #112]	; (8008180 <HAL_TIM_Base_Start+0xc0>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d00e      	beq.n	8008130 <HAL_TIM_Base_Start+0x70>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	4a1b      	ldr	r2, [pc, #108]	; (8008184 <HAL_TIM_Base_Start+0xc4>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d009      	beq.n	8008130 <HAL_TIM_Base_Start+0x70>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4a19      	ldr	r2, [pc, #100]	; (8008188 <HAL_TIM_Base_Start+0xc8>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d004      	beq.n	8008130 <HAL_TIM_Base_Start+0x70>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4a18      	ldr	r2, [pc, #96]	; (800818c <HAL_TIM_Base_Start+0xcc>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d111      	bne.n	8008154 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	689b      	ldr	r3, [r3, #8]
 8008136:	f003 0307 	and.w	r3, r3, #7
 800813a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2b06      	cmp	r3, #6
 8008140:	d010      	beq.n	8008164 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	681a      	ldr	r2, [r3, #0]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f042 0201 	orr.w	r2, r2, #1
 8008150:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008152:	e007      	b.n	8008164 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	681a      	ldr	r2, [r3, #0]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f042 0201 	orr.w	r2, r2, #1
 8008162:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008164:	2300      	movs	r3, #0
}
 8008166:	4618      	mov	r0, r3
 8008168:	3714      	adds	r7, #20
 800816a:	46bd      	mov	sp, r7
 800816c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008170:	4770      	bx	lr
 8008172:	bf00      	nop
 8008174:	40010000 	.word	0x40010000
 8008178:	40000400 	.word	0x40000400
 800817c:	40000800 	.word	0x40000800
 8008180:	40000c00 	.word	0x40000c00
 8008184:	40010400 	.word	0x40010400
 8008188:	40014000 	.word	0x40014000
 800818c:	40001800 	.word	0x40001800

08008190 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b082      	sub	sp, #8
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d101      	bne.n	80081a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800819e:	2301      	movs	r3, #1
 80081a0:	e041      	b.n	8008226 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081a8:	b2db      	uxtb	r3, r3
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d106      	bne.n	80081bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2200      	movs	r2, #0
 80081b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f000 f839 	bl	800822e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2202      	movs	r2, #2
 80081c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681a      	ldr	r2, [r3, #0]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	3304      	adds	r3, #4
 80081cc:	4619      	mov	r1, r3
 80081ce:	4610      	mov	r0, r2
 80081d0:	f000 fa8a 	bl	80086e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2201      	movs	r2, #1
 80081e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2201      	movs	r2, #1
 80081e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2201      	movs	r2, #1
 80081f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2201      	movs	r2, #1
 80081f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2201      	movs	r2, #1
 8008200:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2201      	movs	r2, #1
 8008208:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2201      	movs	r2, #1
 8008210:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2201      	movs	r2, #1
 8008218:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2201      	movs	r2, #1
 8008220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008224:	2300      	movs	r3, #0
}
 8008226:	4618      	mov	r0, r3
 8008228:	3708      	adds	r7, #8
 800822a:	46bd      	mov	sp, r7
 800822c:	bd80      	pop	{r7, pc}

0800822e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800822e:	b480      	push	{r7}
 8008230:	b083      	sub	sp, #12
 8008232:	af00      	add	r7, sp, #0
 8008234:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008236:	bf00      	nop
 8008238:	370c      	adds	r7, #12
 800823a:	46bd      	mov	sp, r7
 800823c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008240:	4770      	bx	lr
	...

08008244 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b084      	sub	sp, #16
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
 800824c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d109      	bne.n	8008268 <HAL_TIM_PWM_Start+0x24>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800825a:	b2db      	uxtb	r3, r3
 800825c:	2b01      	cmp	r3, #1
 800825e:	bf14      	ite	ne
 8008260:	2301      	movne	r3, #1
 8008262:	2300      	moveq	r3, #0
 8008264:	b2db      	uxtb	r3, r3
 8008266:	e022      	b.n	80082ae <HAL_TIM_PWM_Start+0x6a>
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	2b04      	cmp	r3, #4
 800826c:	d109      	bne.n	8008282 <HAL_TIM_PWM_Start+0x3e>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008274:	b2db      	uxtb	r3, r3
 8008276:	2b01      	cmp	r3, #1
 8008278:	bf14      	ite	ne
 800827a:	2301      	movne	r3, #1
 800827c:	2300      	moveq	r3, #0
 800827e:	b2db      	uxtb	r3, r3
 8008280:	e015      	b.n	80082ae <HAL_TIM_PWM_Start+0x6a>
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	2b08      	cmp	r3, #8
 8008286:	d109      	bne.n	800829c <HAL_TIM_PWM_Start+0x58>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800828e:	b2db      	uxtb	r3, r3
 8008290:	2b01      	cmp	r3, #1
 8008292:	bf14      	ite	ne
 8008294:	2301      	movne	r3, #1
 8008296:	2300      	moveq	r3, #0
 8008298:	b2db      	uxtb	r3, r3
 800829a:	e008      	b.n	80082ae <HAL_TIM_PWM_Start+0x6a>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80082a2:	b2db      	uxtb	r3, r3
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	bf14      	ite	ne
 80082a8:	2301      	movne	r3, #1
 80082aa:	2300      	moveq	r3, #0
 80082ac:	b2db      	uxtb	r3, r3
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d001      	beq.n	80082b6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80082b2:	2301      	movs	r3, #1
 80082b4:	e07c      	b.n	80083b0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d104      	bne.n	80082c6 <HAL_TIM_PWM_Start+0x82>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2202      	movs	r2, #2
 80082c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80082c4:	e013      	b.n	80082ee <HAL_TIM_PWM_Start+0xaa>
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	2b04      	cmp	r3, #4
 80082ca:	d104      	bne.n	80082d6 <HAL_TIM_PWM_Start+0x92>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2202      	movs	r2, #2
 80082d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80082d4:	e00b      	b.n	80082ee <HAL_TIM_PWM_Start+0xaa>
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	2b08      	cmp	r3, #8
 80082da:	d104      	bne.n	80082e6 <HAL_TIM_PWM_Start+0xa2>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2202      	movs	r2, #2
 80082e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80082e4:	e003      	b.n	80082ee <HAL_TIM_PWM_Start+0xaa>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2202      	movs	r2, #2
 80082ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	2201      	movs	r2, #1
 80082f4:	6839      	ldr	r1, [r7, #0]
 80082f6:	4618      	mov	r0, r3
 80082f8:	f000 fce0 	bl	8008cbc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	4a2d      	ldr	r2, [pc, #180]	; (80083b8 <HAL_TIM_PWM_Start+0x174>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d004      	beq.n	8008310 <HAL_TIM_PWM_Start+0xcc>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	4a2c      	ldr	r2, [pc, #176]	; (80083bc <HAL_TIM_PWM_Start+0x178>)
 800830c:	4293      	cmp	r3, r2
 800830e:	d101      	bne.n	8008314 <HAL_TIM_PWM_Start+0xd0>
 8008310:	2301      	movs	r3, #1
 8008312:	e000      	b.n	8008316 <HAL_TIM_PWM_Start+0xd2>
 8008314:	2300      	movs	r3, #0
 8008316:	2b00      	cmp	r3, #0
 8008318:	d007      	beq.n	800832a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008328:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a22      	ldr	r2, [pc, #136]	; (80083b8 <HAL_TIM_PWM_Start+0x174>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d022      	beq.n	800837a <HAL_TIM_PWM_Start+0x136>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800833c:	d01d      	beq.n	800837a <HAL_TIM_PWM_Start+0x136>
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4a1f      	ldr	r2, [pc, #124]	; (80083c0 <HAL_TIM_PWM_Start+0x17c>)
 8008344:	4293      	cmp	r3, r2
 8008346:	d018      	beq.n	800837a <HAL_TIM_PWM_Start+0x136>
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a1d      	ldr	r2, [pc, #116]	; (80083c4 <HAL_TIM_PWM_Start+0x180>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d013      	beq.n	800837a <HAL_TIM_PWM_Start+0x136>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4a1c      	ldr	r2, [pc, #112]	; (80083c8 <HAL_TIM_PWM_Start+0x184>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d00e      	beq.n	800837a <HAL_TIM_PWM_Start+0x136>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	4a16      	ldr	r2, [pc, #88]	; (80083bc <HAL_TIM_PWM_Start+0x178>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d009      	beq.n	800837a <HAL_TIM_PWM_Start+0x136>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	4a18      	ldr	r2, [pc, #96]	; (80083cc <HAL_TIM_PWM_Start+0x188>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d004      	beq.n	800837a <HAL_TIM_PWM_Start+0x136>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	4a16      	ldr	r2, [pc, #88]	; (80083d0 <HAL_TIM_PWM_Start+0x18c>)
 8008376:	4293      	cmp	r3, r2
 8008378:	d111      	bne.n	800839e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	689b      	ldr	r3, [r3, #8]
 8008380:	f003 0307 	and.w	r3, r3, #7
 8008384:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2b06      	cmp	r3, #6
 800838a:	d010      	beq.n	80083ae <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	681a      	ldr	r2, [r3, #0]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f042 0201 	orr.w	r2, r2, #1
 800839a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800839c:	e007      	b.n	80083ae <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	681a      	ldr	r2, [r3, #0]
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f042 0201 	orr.w	r2, r2, #1
 80083ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80083ae:	2300      	movs	r3, #0
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3710      	adds	r7, #16
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}
 80083b8:	40010000 	.word	0x40010000
 80083bc:	40010400 	.word	0x40010400
 80083c0:	40000400 	.word	0x40000400
 80083c4:	40000800 	.word	0x40000800
 80083c8:	40000c00 	.word	0x40000c00
 80083cc:	40014000 	.word	0x40014000
 80083d0:	40001800 	.word	0x40001800

080083d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b086      	sub	sp, #24
 80083d8:	af00      	add	r7, sp, #0
 80083da:	60f8      	str	r0, [r7, #12]
 80083dc:	60b9      	str	r1, [r7, #8]
 80083de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80083e0:	2300      	movs	r3, #0
 80083e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80083ea:	2b01      	cmp	r3, #1
 80083ec:	d101      	bne.n	80083f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80083ee:	2302      	movs	r3, #2
 80083f0:	e0ae      	b.n	8008550 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	2201      	movs	r2, #1
 80083f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2b0c      	cmp	r3, #12
 80083fe:	f200 809f 	bhi.w	8008540 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008402:	a201      	add	r2, pc, #4	; (adr r2, 8008408 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008408:	0800843d 	.word	0x0800843d
 800840c:	08008541 	.word	0x08008541
 8008410:	08008541 	.word	0x08008541
 8008414:	08008541 	.word	0x08008541
 8008418:	0800847d 	.word	0x0800847d
 800841c:	08008541 	.word	0x08008541
 8008420:	08008541 	.word	0x08008541
 8008424:	08008541 	.word	0x08008541
 8008428:	080084bf 	.word	0x080084bf
 800842c:	08008541 	.word	0x08008541
 8008430:	08008541 	.word	0x08008541
 8008434:	08008541 	.word	0x08008541
 8008438:	080084ff 	.word	0x080084ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	68b9      	ldr	r1, [r7, #8]
 8008442:	4618      	mov	r0, r3
 8008444:	f000 f9f0 	bl	8008828 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	699a      	ldr	r2, [r3, #24]
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f042 0208 	orr.w	r2, r2, #8
 8008456:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	699a      	ldr	r2, [r3, #24]
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f022 0204 	bic.w	r2, r2, #4
 8008466:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	6999      	ldr	r1, [r3, #24]
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	691a      	ldr	r2, [r3, #16]
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	430a      	orrs	r2, r1
 8008478:	619a      	str	r2, [r3, #24]
      break;
 800847a:	e064      	b.n	8008546 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	68b9      	ldr	r1, [r7, #8]
 8008482:	4618      	mov	r0, r3
 8008484:	f000 fa40 	bl	8008908 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	699a      	ldr	r2, [r3, #24]
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008496:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	699a      	ldr	r2, [r3, #24]
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80084a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	6999      	ldr	r1, [r3, #24]
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	691b      	ldr	r3, [r3, #16]
 80084b2:	021a      	lsls	r2, r3, #8
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	430a      	orrs	r2, r1
 80084ba:	619a      	str	r2, [r3, #24]
      break;
 80084bc:	e043      	b.n	8008546 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	68b9      	ldr	r1, [r7, #8]
 80084c4:	4618      	mov	r0, r3
 80084c6:	f000 fa95 	bl	80089f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	69da      	ldr	r2, [r3, #28]
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f042 0208 	orr.w	r2, r2, #8
 80084d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	69da      	ldr	r2, [r3, #28]
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f022 0204 	bic.w	r2, r2, #4
 80084e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	69d9      	ldr	r1, [r3, #28]
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	691a      	ldr	r2, [r3, #16]
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	430a      	orrs	r2, r1
 80084fa:	61da      	str	r2, [r3, #28]
      break;
 80084fc:	e023      	b.n	8008546 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	68b9      	ldr	r1, [r7, #8]
 8008504:	4618      	mov	r0, r3
 8008506:	f000 fae9 	bl	8008adc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	69da      	ldr	r2, [r3, #28]
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008518:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	69da      	ldr	r2, [r3, #28]
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008528:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	69d9      	ldr	r1, [r3, #28]
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	691b      	ldr	r3, [r3, #16]
 8008534:	021a      	lsls	r2, r3, #8
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	430a      	orrs	r2, r1
 800853c:	61da      	str	r2, [r3, #28]
      break;
 800853e:	e002      	b.n	8008546 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008540:	2301      	movs	r3, #1
 8008542:	75fb      	strb	r3, [r7, #23]
      break;
 8008544:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	2200      	movs	r2, #0
 800854a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800854e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008550:	4618      	mov	r0, r3
 8008552:	3718      	adds	r7, #24
 8008554:	46bd      	mov	sp, r7
 8008556:	bd80      	pop	{r7, pc}

08008558 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
 8008560:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008562:	2300      	movs	r3, #0
 8008564:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800856c:	2b01      	cmp	r3, #1
 800856e:	d101      	bne.n	8008574 <HAL_TIM_ConfigClockSource+0x1c>
 8008570:	2302      	movs	r3, #2
 8008572:	e0b4      	b.n	80086de <HAL_TIM_ConfigClockSource+0x186>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2201      	movs	r2, #1
 8008578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2202      	movs	r2, #2
 8008580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008592:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800859a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	68ba      	ldr	r2, [r7, #8]
 80085a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085ac:	d03e      	beq.n	800862c <HAL_TIM_ConfigClockSource+0xd4>
 80085ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085b2:	f200 8087 	bhi.w	80086c4 <HAL_TIM_ConfigClockSource+0x16c>
 80085b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085ba:	f000 8086 	beq.w	80086ca <HAL_TIM_ConfigClockSource+0x172>
 80085be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085c2:	d87f      	bhi.n	80086c4 <HAL_TIM_ConfigClockSource+0x16c>
 80085c4:	2b70      	cmp	r3, #112	; 0x70
 80085c6:	d01a      	beq.n	80085fe <HAL_TIM_ConfigClockSource+0xa6>
 80085c8:	2b70      	cmp	r3, #112	; 0x70
 80085ca:	d87b      	bhi.n	80086c4 <HAL_TIM_ConfigClockSource+0x16c>
 80085cc:	2b60      	cmp	r3, #96	; 0x60
 80085ce:	d050      	beq.n	8008672 <HAL_TIM_ConfigClockSource+0x11a>
 80085d0:	2b60      	cmp	r3, #96	; 0x60
 80085d2:	d877      	bhi.n	80086c4 <HAL_TIM_ConfigClockSource+0x16c>
 80085d4:	2b50      	cmp	r3, #80	; 0x50
 80085d6:	d03c      	beq.n	8008652 <HAL_TIM_ConfigClockSource+0xfa>
 80085d8:	2b50      	cmp	r3, #80	; 0x50
 80085da:	d873      	bhi.n	80086c4 <HAL_TIM_ConfigClockSource+0x16c>
 80085dc:	2b40      	cmp	r3, #64	; 0x40
 80085de:	d058      	beq.n	8008692 <HAL_TIM_ConfigClockSource+0x13a>
 80085e0:	2b40      	cmp	r3, #64	; 0x40
 80085e2:	d86f      	bhi.n	80086c4 <HAL_TIM_ConfigClockSource+0x16c>
 80085e4:	2b30      	cmp	r3, #48	; 0x30
 80085e6:	d064      	beq.n	80086b2 <HAL_TIM_ConfigClockSource+0x15a>
 80085e8:	2b30      	cmp	r3, #48	; 0x30
 80085ea:	d86b      	bhi.n	80086c4 <HAL_TIM_ConfigClockSource+0x16c>
 80085ec:	2b20      	cmp	r3, #32
 80085ee:	d060      	beq.n	80086b2 <HAL_TIM_ConfigClockSource+0x15a>
 80085f0:	2b20      	cmp	r3, #32
 80085f2:	d867      	bhi.n	80086c4 <HAL_TIM_ConfigClockSource+0x16c>
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d05c      	beq.n	80086b2 <HAL_TIM_ConfigClockSource+0x15a>
 80085f8:	2b10      	cmp	r3, #16
 80085fa:	d05a      	beq.n	80086b2 <HAL_TIM_ConfigClockSource+0x15a>
 80085fc:	e062      	b.n	80086c4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6818      	ldr	r0, [r3, #0]
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	6899      	ldr	r1, [r3, #8]
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	685a      	ldr	r2, [r3, #4]
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	68db      	ldr	r3, [r3, #12]
 800860e:	f000 fb35 	bl	8008c7c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	689b      	ldr	r3, [r3, #8]
 8008618:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008620:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	68ba      	ldr	r2, [r7, #8]
 8008628:	609a      	str	r2, [r3, #8]
      break;
 800862a:	e04f      	b.n	80086cc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6818      	ldr	r0, [r3, #0]
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	6899      	ldr	r1, [r3, #8]
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	685a      	ldr	r2, [r3, #4]
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	68db      	ldr	r3, [r3, #12]
 800863c:	f000 fb1e 	bl	8008c7c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	689a      	ldr	r2, [r3, #8]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800864e:	609a      	str	r2, [r3, #8]
      break;
 8008650:	e03c      	b.n	80086cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6818      	ldr	r0, [r3, #0]
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	6859      	ldr	r1, [r3, #4]
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	68db      	ldr	r3, [r3, #12]
 800865e:	461a      	mov	r2, r3
 8008660:	f000 fa92 	bl	8008b88 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	2150      	movs	r1, #80	; 0x50
 800866a:	4618      	mov	r0, r3
 800866c:	f000 faeb 	bl	8008c46 <TIM_ITRx_SetConfig>
      break;
 8008670:	e02c      	b.n	80086cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6818      	ldr	r0, [r3, #0]
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	6859      	ldr	r1, [r3, #4]
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	68db      	ldr	r3, [r3, #12]
 800867e:	461a      	mov	r2, r3
 8008680:	f000 fab1 	bl	8008be6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	2160      	movs	r1, #96	; 0x60
 800868a:	4618      	mov	r0, r3
 800868c:	f000 fadb 	bl	8008c46 <TIM_ITRx_SetConfig>
      break;
 8008690:	e01c      	b.n	80086cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6818      	ldr	r0, [r3, #0]
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	6859      	ldr	r1, [r3, #4]
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	68db      	ldr	r3, [r3, #12]
 800869e:	461a      	mov	r2, r3
 80086a0:	f000 fa72 	bl	8008b88 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	2140      	movs	r1, #64	; 0x40
 80086aa:	4618      	mov	r0, r3
 80086ac:	f000 facb 	bl	8008c46 <TIM_ITRx_SetConfig>
      break;
 80086b0:	e00c      	b.n	80086cc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681a      	ldr	r2, [r3, #0]
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	4619      	mov	r1, r3
 80086bc:	4610      	mov	r0, r2
 80086be:	f000 fac2 	bl	8008c46 <TIM_ITRx_SetConfig>
      break;
 80086c2:	e003      	b.n	80086cc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80086c4:	2301      	movs	r3, #1
 80086c6:	73fb      	strb	r3, [r7, #15]
      break;
 80086c8:	e000      	b.n	80086cc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80086ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2201      	movs	r2, #1
 80086d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2200      	movs	r2, #0
 80086d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80086dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80086de:	4618      	mov	r0, r3
 80086e0:	3710      	adds	r7, #16
 80086e2:	46bd      	mov	sp, r7
 80086e4:	bd80      	pop	{r7, pc}
	...

080086e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b085      	sub	sp, #20
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	4a40      	ldr	r2, [pc, #256]	; (80087fc <TIM_Base_SetConfig+0x114>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d013      	beq.n	8008728 <TIM_Base_SetConfig+0x40>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008706:	d00f      	beq.n	8008728 <TIM_Base_SetConfig+0x40>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	4a3d      	ldr	r2, [pc, #244]	; (8008800 <TIM_Base_SetConfig+0x118>)
 800870c:	4293      	cmp	r3, r2
 800870e:	d00b      	beq.n	8008728 <TIM_Base_SetConfig+0x40>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	4a3c      	ldr	r2, [pc, #240]	; (8008804 <TIM_Base_SetConfig+0x11c>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d007      	beq.n	8008728 <TIM_Base_SetConfig+0x40>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	4a3b      	ldr	r2, [pc, #236]	; (8008808 <TIM_Base_SetConfig+0x120>)
 800871c:	4293      	cmp	r3, r2
 800871e:	d003      	beq.n	8008728 <TIM_Base_SetConfig+0x40>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	4a3a      	ldr	r2, [pc, #232]	; (800880c <TIM_Base_SetConfig+0x124>)
 8008724:	4293      	cmp	r3, r2
 8008726:	d108      	bne.n	800873a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800872e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	685b      	ldr	r3, [r3, #4]
 8008734:	68fa      	ldr	r2, [r7, #12]
 8008736:	4313      	orrs	r3, r2
 8008738:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	4a2f      	ldr	r2, [pc, #188]	; (80087fc <TIM_Base_SetConfig+0x114>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d02b      	beq.n	800879a <TIM_Base_SetConfig+0xb2>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008748:	d027      	beq.n	800879a <TIM_Base_SetConfig+0xb2>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	4a2c      	ldr	r2, [pc, #176]	; (8008800 <TIM_Base_SetConfig+0x118>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d023      	beq.n	800879a <TIM_Base_SetConfig+0xb2>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	4a2b      	ldr	r2, [pc, #172]	; (8008804 <TIM_Base_SetConfig+0x11c>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d01f      	beq.n	800879a <TIM_Base_SetConfig+0xb2>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	4a2a      	ldr	r2, [pc, #168]	; (8008808 <TIM_Base_SetConfig+0x120>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d01b      	beq.n	800879a <TIM_Base_SetConfig+0xb2>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	4a29      	ldr	r2, [pc, #164]	; (800880c <TIM_Base_SetConfig+0x124>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d017      	beq.n	800879a <TIM_Base_SetConfig+0xb2>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	4a28      	ldr	r2, [pc, #160]	; (8008810 <TIM_Base_SetConfig+0x128>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d013      	beq.n	800879a <TIM_Base_SetConfig+0xb2>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	4a27      	ldr	r2, [pc, #156]	; (8008814 <TIM_Base_SetConfig+0x12c>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d00f      	beq.n	800879a <TIM_Base_SetConfig+0xb2>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	4a26      	ldr	r2, [pc, #152]	; (8008818 <TIM_Base_SetConfig+0x130>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d00b      	beq.n	800879a <TIM_Base_SetConfig+0xb2>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	4a25      	ldr	r2, [pc, #148]	; (800881c <TIM_Base_SetConfig+0x134>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d007      	beq.n	800879a <TIM_Base_SetConfig+0xb2>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	4a24      	ldr	r2, [pc, #144]	; (8008820 <TIM_Base_SetConfig+0x138>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d003      	beq.n	800879a <TIM_Base_SetConfig+0xb2>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	4a23      	ldr	r2, [pc, #140]	; (8008824 <TIM_Base_SetConfig+0x13c>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d108      	bne.n	80087ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	68db      	ldr	r3, [r3, #12]
 80087a6:	68fa      	ldr	r2, [r7, #12]
 80087a8:	4313      	orrs	r3, r2
 80087aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	695b      	ldr	r3, [r3, #20]
 80087b6:	4313      	orrs	r3, r2
 80087b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	68fa      	ldr	r2, [r7, #12]
 80087be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	689a      	ldr	r2, [r3, #8]
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	681a      	ldr	r2, [r3, #0]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	4a0a      	ldr	r2, [pc, #40]	; (80087fc <TIM_Base_SetConfig+0x114>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d003      	beq.n	80087e0 <TIM_Base_SetConfig+0xf8>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	4a0c      	ldr	r2, [pc, #48]	; (800880c <TIM_Base_SetConfig+0x124>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d103      	bne.n	80087e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	691a      	ldr	r2, [r3, #16]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2201      	movs	r2, #1
 80087ec:	615a      	str	r2, [r3, #20]
}
 80087ee:	bf00      	nop
 80087f0:	3714      	adds	r7, #20
 80087f2:	46bd      	mov	sp, r7
 80087f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f8:	4770      	bx	lr
 80087fa:	bf00      	nop
 80087fc:	40010000 	.word	0x40010000
 8008800:	40000400 	.word	0x40000400
 8008804:	40000800 	.word	0x40000800
 8008808:	40000c00 	.word	0x40000c00
 800880c:	40010400 	.word	0x40010400
 8008810:	40014000 	.word	0x40014000
 8008814:	40014400 	.word	0x40014400
 8008818:	40014800 	.word	0x40014800
 800881c:	40001800 	.word	0x40001800
 8008820:	40001c00 	.word	0x40001c00
 8008824:	40002000 	.word	0x40002000

08008828 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008828:	b480      	push	{r7}
 800882a:	b087      	sub	sp, #28
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
 8008830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6a1b      	ldr	r3, [r3, #32]
 8008836:	f023 0201 	bic.w	r2, r3, #1
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6a1b      	ldr	r3, [r3, #32]
 8008842:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	685b      	ldr	r3, [r3, #4]
 8008848:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	699b      	ldr	r3, [r3, #24]
 800884e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008856:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	f023 0303 	bic.w	r3, r3, #3
 800885e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	68fa      	ldr	r2, [r7, #12]
 8008866:	4313      	orrs	r3, r2
 8008868:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800886a:	697b      	ldr	r3, [r7, #20]
 800886c:	f023 0302 	bic.w	r3, r3, #2
 8008870:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	689b      	ldr	r3, [r3, #8]
 8008876:	697a      	ldr	r2, [r7, #20]
 8008878:	4313      	orrs	r3, r2
 800887a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	4a20      	ldr	r2, [pc, #128]	; (8008900 <TIM_OC1_SetConfig+0xd8>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d003      	beq.n	800888c <TIM_OC1_SetConfig+0x64>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	4a1f      	ldr	r2, [pc, #124]	; (8008904 <TIM_OC1_SetConfig+0xdc>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d10c      	bne.n	80088a6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	f023 0308 	bic.w	r3, r3, #8
 8008892:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	68db      	ldr	r3, [r3, #12]
 8008898:	697a      	ldr	r2, [r7, #20]
 800889a:	4313      	orrs	r3, r2
 800889c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	f023 0304 	bic.w	r3, r3, #4
 80088a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	4a15      	ldr	r2, [pc, #84]	; (8008900 <TIM_OC1_SetConfig+0xd8>)
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d003      	beq.n	80088b6 <TIM_OC1_SetConfig+0x8e>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	4a14      	ldr	r2, [pc, #80]	; (8008904 <TIM_OC1_SetConfig+0xdc>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d111      	bne.n	80088da <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80088b6:	693b      	ldr	r3, [r7, #16]
 80088b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80088be:	693b      	ldr	r3, [r7, #16]
 80088c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80088c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	695b      	ldr	r3, [r3, #20]
 80088ca:	693a      	ldr	r2, [r7, #16]
 80088cc:	4313      	orrs	r3, r2
 80088ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	699b      	ldr	r3, [r3, #24]
 80088d4:	693a      	ldr	r2, [r7, #16]
 80088d6:	4313      	orrs	r3, r2
 80088d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	693a      	ldr	r2, [r7, #16]
 80088de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	68fa      	ldr	r2, [r7, #12]
 80088e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	685a      	ldr	r2, [r3, #4]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	697a      	ldr	r2, [r7, #20]
 80088f2:	621a      	str	r2, [r3, #32]
}
 80088f4:	bf00      	nop
 80088f6:	371c      	adds	r7, #28
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr
 8008900:	40010000 	.word	0x40010000
 8008904:	40010400 	.word	0x40010400

08008908 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008908:	b480      	push	{r7}
 800890a:	b087      	sub	sp, #28
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
 8008910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6a1b      	ldr	r3, [r3, #32]
 8008916:	f023 0210 	bic.w	r2, r3, #16
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6a1b      	ldr	r3, [r3, #32]
 8008922:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	699b      	ldr	r3, [r3, #24]
 800892e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008936:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800893e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	021b      	lsls	r3, r3, #8
 8008946:	68fa      	ldr	r2, [r7, #12]
 8008948:	4313      	orrs	r3, r2
 800894a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800894c:	697b      	ldr	r3, [r7, #20]
 800894e:	f023 0320 	bic.w	r3, r3, #32
 8008952:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	689b      	ldr	r3, [r3, #8]
 8008958:	011b      	lsls	r3, r3, #4
 800895a:	697a      	ldr	r2, [r7, #20]
 800895c:	4313      	orrs	r3, r2
 800895e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	4a22      	ldr	r2, [pc, #136]	; (80089ec <TIM_OC2_SetConfig+0xe4>)
 8008964:	4293      	cmp	r3, r2
 8008966:	d003      	beq.n	8008970 <TIM_OC2_SetConfig+0x68>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	4a21      	ldr	r2, [pc, #132]	; (80089f0 <TIM_OC2_SetConfig+0xe8>)
 800896c:	4293      	cmp	r3, r2
 800896e:	d10d      	bne.n	800898c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008970:	697b      	ldr	r3, [r7, #20]
 8008972:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008976:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	68db      	ldr	r3, [r3, #12]
 800897c:	011b      	lsls	r3, r3, #4
 800897e:	697a      	ldr	r2, [r7, #20]
 8008980:	4313      	orrs	r3, r2
 8008982:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800898a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	4a17      	ldr	r2, [pc, #92]	; (80089ec <TIM_OC2_SetConfig+0xe4>)
 8008990:	4293      	cmp	r3, r2
 8008992:	d003      	beq.n	800899c <TIM_OC2_SetConfig+0x94>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	4a16      	ldr	r2, [pc, #88]	; (80089f0 <TIM_OC2_SetConfig+0xe8>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d113      	bne.n	80089c4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800899c:	693b      	ldr	r3, [r7, #16]
 800899e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80089a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80089a4:	693b      	ldr	r3, [r7, #16]
 80089a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80089aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	695b      	ldr	r3, [r3, #20]
 80089b0:	009b      	lsls	r3, r3, #2
 80089b2:	693a      	ldr	r2, [r7, #16]
 80089b4:	4313      	orrs	r3, r2
 80089b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	699b      	ldr	r3, [r3, #24]
 80089bc:	009b      	lsls	r3, r3, #2
 80089be:	693a      	ldr	r2, [r7, #16]
 80089c0:	4313      	orrs	r3, r2
 80089c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	693a      	ldr	r2, [r7, #16]
 80089c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	68fa      	ldr	r2, [r7, #12]
 80089ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	685a      	ldr	r2, [r3, #4]
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	697a      	ldr	r2, [r7, #20]
 80089dc:	621a      	str	r2, [r3, #32]
}
 80089de:	bf00      	nop
 80089e0:	371c      	adds	r7, #28
 80089e2:	46bd      	mov	sp, r7
 80089e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e8:	4770      	bx	lr
 80089ea:	bf00      	nop
 80089ec:	40010000 	.word	0x40010000
 80089f0:	40010400 	.word	0x40010400

080089f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80089f4:	b480      	push	{r7}
 80089f6:	b087      	sub	sp, #28
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
 80089fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6a1b      	ldr	r3, [r3, #32]
 8008a02:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6a1b      	ldr	r3, [r3, #32]
 8008a0e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	685b      	ldr	r3, [r3, #4]
 8008a14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	69db      	ldr	r3, [r3, #28]
 8008a1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	f023 0303 	bic.w	r3, r3, #3
 8008a2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	68fa      	ldr	r2, [r7, #12]
 8008a32:	4313      	orrs	r3, r2
 8008a34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008a3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	689b      	ldr	r3, [r3, #8]
 8008a42:	021b      	lsls	r3, r3, #8
 8008a44:	697a      	ldr	r2, [r7, #20]
 8008a46:	4313      	orrs	r3, r2
 8008a48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	4a21      	ldr	r2, [pc, #132]	; (8008ad4 <TIM_OC3_SetConfig+0xe0>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d003      	beq.n	8008a5a <TIM_OC3_SetConfig+0x66>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	4a20      	ldr	r2, [pc, #128]	; (8008ad8 <TIM_OC3_SetConfig+0xe4>)
 8008a56:	4293      	cmp	r3, r2
 8008a58:	d10d      	bne.n	8008a76 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008a5a:	697b      	ldr	r3, [r7, #20]
 8008a5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008a60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	68db      	ldr	r3, [r3, #12]
 8008a66:	021b      	lsls	r3, r3, #8
 8008a68:	697a      	ldr	r2, [r7, #20]
 8008a6a:	4313      	orrs	r3, r2
 8008a6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008a74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	4a16      	ldr	r2, [pc, #88]	; (8008ad4 <TIM_OC3_SetConfig+0xe0>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d003      	beq.n	8008a86 <TIM_OC3_SetConfig+0x92>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	4a15      	ldr	r2, [pc, #84]	; (8008ad8 <TIM_OC3_SetConfig+0xe4>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d113      	bne.n	8008aae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008a86:	693b      	ldr	r3, [r7, #16]
 8008a88:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008a8e:	693b      	ldr	r3, [r7, #16]
 8008a90:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008a94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	695b      	ldr	r3, [r3, #20]
 8008a9a:	011b      	lsls	r3, r3, #4
 8008a9c:	693a      	ldr	r2, [r7, #16]
 8008a9e:	4313      	orrs	r3, r2
 8008aa0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	699b      	ldr	r3, [r3, #24]
 8008aa6:	011b      	lsls	r3, r3, #4
 8008aa8:	693a      	ldr	r2, [r7, #16]
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	693a      	ldr	r2, [r7, #16]
 8008ab2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	68fa      	ldr	r2, [r7, #12]
 8008ab8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	685a      	ldr	r2, [r3, #4]
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	697a      	ldr	r2, [r7, #20]
 8008ac6:	621a      	str	r2, [r3, #32]
}
 8008ac8:	bf00      	nop
 8008aca:	371c      	adds	r7, #28
 8008acc:	46bd      	mov	sp, r7
 8008ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad2:	4770      	bx	lr
 8008ad4:	40010000 	.word	0x40010000
 8008ad8:	40010400 	.word	0x40010400

08008adc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008adc:	b480      	push	{r7}
 8008ade:	b087      	sub	sp, #28
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
 8008ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6a1b      	ldr	r3, [r3, #32]
 8008aea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6a1b      	ldr	r3, [r3, #32]
 8008af6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	685b      	ldr	r3, [r3, #4]
 8008afc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	69db      	ldr	r3, [r3, #28]
 8008b02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	021b      	lsls	r3, r3, #8
 8008b1a:	68fa      	ldr	r2, [r7, #12]
 8008b1c:	4313      	orrs	r3, r2
 8008b1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008b20:	693b      	ldr	r3, [r7, #16]
 8008b22:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008b26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	689b      	ldr	r3, [r3, #8]
 8008b2c:	031b      	lsls	r3, r3, #12
 8008b2e:	693a      	ldr	r2, [r7, #16]
 8008b30:	4313      	orrs	r3, r2
 8008b32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	4a12      	ldr	r2, [pc, #72]	; (8008b80 <TIM_OC4_SetConfig+0xa4>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d003      	beq.n	8008b44 <TIM_OC4_SetConfig+0x68>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	4a11      	ldr	r2, [pc, #68]	; (8008b84 <TIM_OC4_SetConfig+0xa8>)
 8008b40:	4293      	cmp	r3, r2
 8008b42:	d109      	bne.n	8008b58 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008b44:	697b      	ldr	r3, [r7, #20]
 8008b46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008b4a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	695b      	ldr	r3, [r3, #20]
 8008b50:	019b      	lsls	r3, r3, #6
 8008b52:	697a      	ldr	r2, [r7, #20]
 8008b54:	4313      	orrs	r3, r2
 8008b56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	697a      	ldr	r2, [r7, #20]
 8008b5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	68fa      	ldr	r2, [r7, #12]
 8008b62:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	685a      	ldr	r2, [r3, #4]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	693a      	ldr	r2, [r7, #16]
 8008b70:	621a      	str	r2, [r3, #32]
}
 8008b72:	bf00      	nop
 8008b74:	371c      	adds	r7, #28
 8008b76:	46bd      	mov	sp, r7
 8008b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7c:	4770      	bx	lr
 8008b7e:	bf00      	nop
 8008b80:	40010000 	.word	0x40010000
 8008b84:	40010400 	.word	0x40010400

08008b88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b88:	b480      	push	{r7}
 8008b8a:	b087      	sub	sp, #28
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	60f8      	str	r0, [r7, #12]
 8008b90:	60b9      	str	r1, [r7, #8]
 8008b92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	6a1b      	ldr	r3, [r3, #32]
 8008b98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	6a1b      	ldr	r3, [r3, #32]
 8008b9e:	f023 0201 	bic.w	r2, r3, #1
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	699b      	ldr	r3, [r3, #24]
 8008baa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008bb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	011b      	lsls	r3, r3, #4
 8008bb8:	693a      	ldr	r2, [r7, #16]
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	f023 030a 	bic.w	r3, r3, #10
 8008bc4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008bc6:	697a      	ldr	r2, [r7, #20]
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	693a      	ldr	r2, [r7, #16]
 8008bd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	697a      	ldr	r2, [r7, #20]
 8008bd8:	621a      	str	r2, [r3, #32]
}
 8008bda:	bf00      	nop
 8008bdc:	371c      	adds	r7, #28
 8008bde:	46bd      	mov	sp, r7
 8008be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be4:	4770      	bx	lr

08008be6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008be6:	b480      	push	{r7}
 8008be8:	b087      	sub	sp, #28
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	60f8      	str	r0, [r7, #12]
 8008bee:	60b9      	str	r1, [r7, #8]
 8008bf0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	6a1b      	ldr	r3, [r3, #32]
 8008bf6:	f023 0210 	bic.w	r2, r3, #16
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	699b      	ldr	r3, [r3, #24]
 8008c02:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	6a1b      	ldr	r3, [r3, #32]
 8008c08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008c10:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	031b      	lsls	r3, r3, #12
 8008c16:	697a      	ldr	r2, [r7, #20]
 8008c18:	4313      	orrs	r3, r2
 8008c1a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c1c:	693b      	ldr	r3, [r7, #16]
 8008c1e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008c22:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	011b      	lsls	r3, r3, #4
 8008c28:	693a      	ldr	r2, [r7, #16]
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	697a      	ldr	r2, [r7, #20]
 8008c32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	693a      	ldr	r2, [r7, #16]
 8008c38:	621a      	str	r2, [r3, #32]
}
 8008c3a:	bf00      	nop
 8008c3c:	371c      	adds	r7, #28
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c44:	4770      	bx	lr

08008c46 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008c46:	b480      	push	{r7}
 8008c48:	b085      	sub	sp, #20
 8008c4a:	af00      	add	r7, sp, #0
 8008c4c:	6078      	str	r0, [r7, #4]
 8008c4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	689b      	ldr	r3, [r3, #8]
 8008c54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008c5e:	683a      	ldr	r2, [r7, #0]
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	4313      	orrs	r3, r2
 8008c64:	f043 0307 	orr.w	r3, r3, #7
 8008c68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	68fa      	ldr	r2, [r7, #12]
 8008c6e:	609a      	str	r2, [r3, #8]
}
 8008c70:	bf00      	nop
 8008c72:	3714      	adds	r7, #20
 8008c74:	46bd      	mov	sp, r7
 8008c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7a:	4770      	bx	lr

08008c7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b087      	sub	sp, #28
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	60f8      	str	r0, [r7, #12]
 8008c84:	60b9      	str	r1, [r7, #8]
 8008c86:	607a      	str	r2, [r7, #4]
 8008c88:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	689b      	ldr	r3, [r3, #8]
 8008c8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008c96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	021a      	lsls	r2, r3, #8
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	431a      	orrs	r2, r3
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	697a      	ldr	r2, [r7, #20]
 8008ca6:	4313      	orrs	r3, r2
 8008ca8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	697a      	ldr	r2, [r7, #20]
 8008cae:	609a      	str	r2, [r3, #8]
}
 8008cb0:	bf00      	nop
 8008cb2:	371c      	adds	r7, #28
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cba:	4770      	bx	lr

08008cbc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008cbc:	b480      	push	{r7}
 8008cbe:	b087      	sub	sp, #28
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	60f8      	str	r0, [r7, #12]
 8008cc4:	60b9      	str	r1, [r7, #8]
 8008cc6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	f003 031f 	and.w	r3, r3, #31
 8008cce:	2201      	movs	r2, #1
 8008cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8008cd4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	6a1a      	ldr	r2, [r3, #32]
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	43db      	mvns	r3, r3
 8008cde:	401a      	ands	r2, r3
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	6a1a      	ldr	r2, [r3, #32]
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	f003 031f 	and.w	r3, r3, #31
 8008cee:	6879      	ldr	r1, [r7, #4]
 8008cf0:	fa01 f303 	lsl.w	r3, r1, r3
 8008cf4:	431a      	orrs	r2, r3
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	621a      	str	r2, [r3, #32]
}
 8008cfa:	bf00      	nop
 8008cfc:	371c      	adds	r7, #28
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d04:	4770      	bx	lr
	...

08008d08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b085      	sub	sp, #20
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
 8008d10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	d101      	bne.n	8008d20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008d1c:	2302      	movs	r3, #2
 8008d1e:	e05a      	b.n	8008dd6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2201      	movs	r2, #1
 8008d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2202      	movs	r2, #2
 8008d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	685b      	ldr	r3, [r3, #4]
 8008d36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	689b      	ldr	r3, [r3, #8]
 8008d3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	68fa      	ldr	r2, [r7, #12]
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	68fa      	ldr	r2, [r7, #12]
 8008d58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4a21      	ldr	r2, [pc, #132]	; (8008de4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d022      	beq.n	8008daa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d6c:	d01d      	beq.n	8008daa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4a1d      	ldr	r2, [pc, #116]	; (8008de8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008d74:	4293      	cmp	r3, r2
 8008d76:	d018      	beq.n	8008daa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4a1b      	ldr	r2, [pc, #108]	; (8008dec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d013      	beq.n	8008daa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	4a1a      	ldr	r2, [pc, #104]	; (8008df0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d00e      	beq.n	8008daa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	4a18      	ldr	r2, [pc, #96]	; (8008df4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008d92:	4293      	cmp	r3, r2
 8008d94:	d009      	beq.n	8008daa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	4a17      	ldr	r2, [pc, #92]	; (8008df8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d004      	beq.n	8008daa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4a15      	ldr	r2, [pc, #84]	; (8008dfc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d10c      	bne.n	8008dc4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008db0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	685b      	ldr	r3, [r3, #4]
 8008db6:	68ba      	ldr	r2, [r7, #8]
 8008db8:	4313      	orrs	r3, r2
 8008dba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	68ba      	ldr	r2, [r7, #8]
 8008dc2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2200      	movs	r2, #0
 8008dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008dd4:	2300      	movs	r3, #0
}
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	3714      	adds	r7, #20
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de0:	4770      	bx	lr
 8008de2:	bf00      	nop
 8008de4:	40010000 	.word	0x40010000
 8008de8:	40000400 	.word	0x40000400
 8008dec:	40000800 	.word	0x40000800
 8008df0:	40000c00 	.word	0x40000c00
 8008df4:	40010400 	.word	0x40010400
 8008df8:	40014000 	.word	0x40014000
 8008dfc:	40001800 	.word	0x40001800

08008e00 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b085      	sub	sp, #20
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
 8008e08:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	d101      	bne.n	8008e1c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008e18:	2302      	movs	r3, #2
 8008e1a:	e03d      	b.n	8008e98 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2201      	movs	r2, #1
 8008e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	68db      	ldr	r3, [r3, #12]
 8008e2e:	4313      	orrs	r3, r2
 8008e30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	689b      	ldr	r3, [r3, #8]
 8008e3c:	4313      	orrs	r3, r2
 8008e3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	685b      	ldr	r3, [r3, #4]
 8008e4a:	4313      	orrs	r3, r2
 8008e4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	4313      	orrs	r3, r2
 8008e5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	691b      	ldr	r3, [r3, #16]
 8008e66:	4313      	orrs	r3, r2
 8008e68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	695b      	ldr	r3, [r3, #20]
 8008e74:	4313      	orrs	r3, r2
 8008e76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	69db      	ldr	r3, [r3, #28]
 8008e82:	4313      	orrs	r3, r2
 8008e84:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	68fa      	ldr	r2, [r7, #12]
 8008e8c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2200      	movs	r2, #0
 8008e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008e96:	2300      	movs	r3, #0
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	3714      	adds	r7, #20
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea2:	4770      	bx	lr

08008ea4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b082      	sub	sp, #8
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d101      	bne.n	8008eb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	e03f      	b.n	8008f36 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ebc:	b2db      	uxtb	r3, r3
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d106      	bne.n	8008ed0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f7fb fec2 	bl	8004c54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2224      	movs	r2, #36	; 0x24
 8008ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	68da      	ldr	r2, [r3, #12]
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008ee6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008ee8:	6878      	ldr	r0, [r7, #4]
 8008eea:	f000 f929 	bl	8009140 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	691a      	ldr	r2, [r3, #16]
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008efc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	695a      	ldr	r2, [r3, #20]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008f0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	68da      	ldr	r2, [r3, #12]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008f1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2200      	movs	r2, #0
 8008f22:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2220      	movs	r2, #32
 8008f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2220      	movs	r2, #32
 8008f30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008f34:	2300      	movs	r3, #0
}
 8008f36:	4618      	mov	r0, r3
 8008f38:	3708      	adds	r7, #8
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bd80      	pop	{r7, pc}

08008f3e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f3e:	b580      	push	{r7, lr}
 8008f40:	b08a      	sub	sp, #40	; 0x28
 8008f42:	af02      	add	r7, sp, #8
 8008f44:	60f8      	str	r0, [r7, #12]
 8008f46:	60b9      	str	r1, [r7, #8]
 8008f48:	603b      	str	r3, [r7, #0]
 8008f4a:	4613      	mov	r3, r2
 8008f4c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f58:	b2db      	uxtb	r3, r3
 8008f5a:	2b20      	cmp	r3, #32
 8008f5c:	d17c      	bne.n	8009058 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d002      	beq.n	8008f6a <HAL_UART_Transmit+0x2c>
 8008f64:	88fb      	ldrh	r3, [r7, #6]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d101      	bne.n	8008f6e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	e075      	b.n	800905a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d101      	bne.n	8008f7c <HAL_UART_Transmit+0x3e>
 8008f78:	2302      	movs	r3, #2
 8008f7a:	e06e      	b.n	800905a <HAL_UART_Transmit+0x11c>
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2201      	movs	r2, #1
 8008f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	2200      	movs	r2, #0
 8008f88:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2221      	movs	r2, #33	; 0x21
 8008f8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008f92:	f7fc f861 	bl	8005058 <HAL_GetTick>
 8008f96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	88fa      	ldrh	r2, [r7, #6]
 8008f9c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	88fa      	ldrh	r2, [r7, #6]
 8008fa2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	689b      	ldr	r3, [r3, #8]
 8008fa8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008fac:	d108      	bne.n	8008fc0 <HAL_UART_Transmit+0x82>
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	691b      	ldr	r3, [r3, #16]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d104      	bne.n	8008fc0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	61bb      	str	r3, [r7, #24]
 8008fbe:	e003      	b.n	8008fc8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	2200      	movs	r2, #0
 8008fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008fd0:	e02a      	b.n	8009028 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	9300      	str	r3, [sp, #0]
 8008fd6:	697b      	ldr	r3, [r7, #20]
 8008fd8:	2200      	movs	r2, #0
 8008fda:	2180      	movs	r1, #128	; 0x80
 8008fdc:	68f8      	ldr	r0, [r7, #12]
 8008fde:	f000 f840 	bl	8009062 <UART_WaitOnFlagUntilTimeout>
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d001      	beq.n	8008fec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008fe8:	2303      	movs	r3, #3
 8008fea:	e036      	b.n	800905a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008fec:	69fb      	ldr	r3, [r7, #28]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d10b      	bne.n	800900a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008ff2:	69bb      	ldr	r3, [r7, #24]
 8008ff4:	881b      	ldrh	r3, [r3, #0]
 8008ff6:	461a      	mov	r2, r3
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009000:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009002:	69bb      	ldr	r3, [r7, #24]
 8009004:	3302      	adds	r3, #2
 8009006:	61bb      	str	r3, [r7, #24]
 8009008:	e007      	b.n	800901a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800900a:	69fb      	ldr	r3, [r7, #28]
 800900c:	781a      	ldrb	r2, [r3, #0]
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009014:	69fb      	ldr	r3, [r7, #28]
 8009016:	3301      	adds	r3, #1
 8009018:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800901e:	b29b      	uxth	r3, r3
 8009020:	3b01      	subs	r3, #1
 8009022:	b29a      	uxth	r2, r3
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800902c:	b29b      	uxth	r3, r3
 800902e:	2b00      	cmp	r3, #0
 8009030:	d1cf      	bne.n	8008fd2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	9300      	str	r3, [sp, #0]
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	2200      	movs	r2, #0
 800903a:	2140      	movs	r1, #64	; 0x40
 800903c:	68f8      	ldr	r0, [r7, #12]
 800903e:	f000 f810 	bl	8009062 <UART_WaitOnFlagUntilTimeout>
 8009042:	4603      	mov	r3, r0
 8009044:	2b00      	cmp	r3, #0
 8009046:	d001      	beq.n	800904c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009048:	2303      	movs	r3, #3
 800904a:	e006      	b.n	800905a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	2220      	movs	r2, #32
 8009050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009054:	2300      	movs	r3, #0
 8009056:	e000      	b.n	800905a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009058:	2302      	movs	r3, #2
  }
}
 800905a:	4618      	mov	r0, r3
 800905c:	3720      	adds	r7, #32
 800905e:	46bd      	mov	sp, r7
 8009060:	bd80      	pop	{r7, pc}

08009062 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009062:	b580      	push	{r7, lr}
 8009064:	b090      	sub	sp, #64	; 0x40
 8009066:	af00      	add	r7, sp, #0
 8009068:	60f8      	str	r0, [r7, #12]
 800906a:	60b9      	str	r1, [r7, #8]
 800906c:	603b      	str	r3, [r7, #0]
 800906e:	4613      	mov	r3, r2
 8009070:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009072:	e050      	b.n	8009116 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009074:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009076:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800907a:	d04c      	beq.n	8009116 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800907c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800907e:	2b00      	cmp	r3, #0
 8009080:	d007      	beq.n	8009092 <UART_WaitOnFlagUntilTimeout+0x30>
 8009082:	f7fb ffe9 	bl	8005058 <HAL_GetTick>
 8009086:	4602      	mov	r2, r0
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	1ad3      	subs	r3, r2, r3
 800908c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800908e:	429a      	cmp	r2, r3
 8009090:	d241      	bcs.n	8009116 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	330c      	adds	r3, #12
 8009098:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800909a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800909c:	e853 3f00 	ldrex	r3, [r3]
 80090a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80090a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090a4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80090a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	330c      	adds	r3, #12
 80090b0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80090b2:	637a      	str	r2, [r7, #52]	; 0x34
 80090b4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80090b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80090ba:	e841 2300 	strex	r3, r2, [r1]
 80090be:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80090c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d1e5      	bne.n	8009092 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	3314      	adds	r3, #20
 80090cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ce:	697b      	ldr	r3, [r7, #20]
 80090d0:	e853 3f00 	ldrex	r3, [r3]
 80090d4:	613b      	str	r3, [r7, #16]
   return(result);
 80090d6:	693b      	ldr	r3, [r7, #16]
 80090d8:	f023 0301 	bic.w	r3, r3, #1
 80090dc:	63bb      	str	r3, [r7, #56]	; 0x38
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	3314      	adds	r3, #20
 80090e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80090e6:	623a      	str	r2, [r7, #32]
 80090e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ea:	69f9      	ldr	r1, [r7, #28]
 80090ec:	6a3a      	ldr	r2, [r7, #32]
 80090ee:	e841 2300 	strex	r3, r2, [r1]
 80090f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80090f4:	69bb      	ldr	r3, [r7, #24]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d1e5      	bne.n	80090c6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	2220      	movs	r2, #32
 80090fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	2220      	movs	r2, #32
 8009106:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	2200      	movs	r2, #0
 800910e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009112:	2303      	movs	r3, #3
 8009114:	e00f      	b.n	8009136 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	681a      	ldr	r2, [r3, #0]
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	4013      	ands	r3, r2
 8009120:	68ba      	ldr	r2, [r7, #8]
 8009122:	429a      	cmp	r2, r3
 8009124:	bf0c      	ite	eq
 8009126:	2301      	moveq	r3, #1
 8009128:	2300      	movne	r3, #0
 800912a:	b2db      	uxtb	r3, r3
 800912c:	461a      	mov	r2, r3
 800912e:	79fb      	ldrb	r3, [r7, #7]
 8009130:	429a      	cmp	r2, r3
 8009132:	d09f      	beq.n	8009074 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009134:	2300      	movs	r3, #0
}
 8009136:	4618      	mov	r0, r3
 8009138:	3740      	adds	r7, #64	; 0x40
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}
	...

08009140 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009140:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009144:	b0c0      	sub	sp, #256	; 0x100
 8009146:	af00      	add	r7, sp, #0
 8009148:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800914c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	691b      	ldr	r3, [r3, #16]
 8009154:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800915c:	68d9      	ldr	r1, [r3, #12]
 800915e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009162:	681a      	ldr	r2, [r3, #0]
 8009164:	ea40 0301 	orr.w	r3, r0, r1
 8009168:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800916a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800916e:	689a      	ldr	r2, [r3, #8]
 8009170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009174:	691b      	ldr	r3, [r3, #16]
 8009176:	431a      	orrs	r2, r3
 8009178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800917c:	695b      	ldr	r3, [r3, #20]
 800917e:	431a      	orrs	r2, r3
 8009180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009184:	69db      	ldr	r3, [r3, #28]
 8009186:	4313      	orrs	r3, r2
 8009188:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800918c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	68db      	ldr	r3, [r3, #12]
 8009194:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009198:	f021 010c 	bic.w	r1, r1, #12
 800919c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091a0:	681a      	ldr	r2, [r3, #0]
 80091a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80091a6:	430b      	orrs	r3, r1
 80091a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80091aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	695b      	ldr	r3, [r3, #20]
 80091b2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80091b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091ba:	6999      	ldr	r1, [r3, #24]
 80091bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091c0:	681a      	ldr	r2, [r3, #0]
 80091c2:	ea40 0301 	orr.w	r3, r0, r1
 80091c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80091c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091cc:	681a      	ldr	r2, [r3, #0]
 80091ce:	4b8f      	ldr	r3, [pc, #572]	; (800940c <UART_SetConfig+0x2cc>)
 80091d0:	429a      	cmp	r2, r3
 80091d2:	d005      	beq.n	80091e0 <UART_SetConfig+0xa0>
 80091d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091d8:	681a      	ldr	r2, [r3, #0]
 80091da:	4b8d      	ldr	r3, [pc, #564]	; (8009410 <UART_SetConfig+0x2d0>)
 80091dc:	429a      	cmp	r2, r3
 80091de:	d104      	bne.n	80091ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80091e0:	f7fd fc94 	bl	8006b0c <HAL_RCC_GetPCLK2Freq>
 80091e4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80091e8:	e003      	b.n	80091f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80091ea:	f7fd fc7b 	bl	8006ae4 <HAL_RCC_GetPCLK1Freq>
 80091ee:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80091f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091f6:	69db      	ldr	r3, [r3, #28]
 80091f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80091fc:	f040 810c 	bne.w	8009418 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009200:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009204:	2200      	movs	r2, #0
 8009206:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800920a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800920e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009212:	4622      	mov	r2, r4
 8009214:	462b      	mov	r3, r5
 8009216:	1891      	adds	r1, r2, r2
 8009218:	65b9      	str	r1, [r7, #88]	; 0x58
 800921a:	415b      	adcs	r3, r3
 800921c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800921e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009222:	4621      	mov	r1, r4
 8009224:	eb12 0801 	adds.w	r8, r2, r1
 8009228:	4629      	mov	r1, r5
 800922a:	eb43 0901 	adc.w	r9, r3, r1
 800922e:	f04f 0200 	mov.w	r2, #0
 8009232:	f04f 0300 	mov.w	r3, #0
 8009236:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800923a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800923e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009242:	4690      	mov	r8, r2
 8009244:	4699      	mov	r9, r3
 8009246:	4623      	mov	r3, r4
 8009248:	eb18 0303 	adds.w	r3, r8, r3
 800924c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009250:	462b      	mov	r3, r5
 8009252:	eb49 0303 	adc.w	r3, r9, r3
 8009256:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800925a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800925e:	685b      	ldr	r3, [r3, #4]
 8009260:	2200      	movs	r2, #0
 8009262:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009266:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800926a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800926e:	460b      	mov	r3, r1
 8009270:	18db      	adds	r3, r3, r3
 8009272:	653b      	str	r3, [r7, #80]	; 0x50
 8009274:	4613      	mov	r3, r2
 8009276:	eb42 0303 	adc.w	r3, r2, r3
 800927a:	657b      	str	r3, [r7, #84]	; 0x54
 800927c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009280:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009284:	f7f7 fd20 	bl	8000cc8 <__aeabi_uldivmod>
 8009288:	4602      	mov	r2, r0
 800928a:	460b      	mov	r3, r1
 800928c:	4b61      	ldr	r3, [pc, #388]	; (8009414 <UART_SetConfig+0x2d4>)
 800928e:	fba3 2302 	umull	r2, r3, r3, r2
 8009292:	095b      	lsrs	r3, r3, #5
 8009294:	011c      	lsls	r4, r3, #4
 8009296:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800929a:	2200      	movs	r2, #0
 800929c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80092a0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80092a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80092a8:	4642      	mov	r2, r8
 80092aa:	464b      	mov	r3, r9
 80092ac:	1891      	adds	r1, r2, r2
 80092ae:	64b9      	str	r1, [r7, #72]	; 0x48
 80092b0:	415b      	adcs	r3, r3
 80092b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80092b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80092b8:	4641      	mov	r1, r8
 80092ba:	eb12 0a01 	adds.w	sl, r2, r1
 80092be:	4649      	mov	r1, r9
 80092c0:	eb43 0b01 	adc.w	fp, r3, r1
 80092c4:	f04f 0200 	mov.w	r2, #0
 80092c8:	f04f 0300 	mov.w	r3, #0
 80092cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80092d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80092d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80092d8:	4692      	mov	sl, r2
 80092da:	469b      	mov	fp, r3
 80092dc:	4643      	mov	r3, r8
 80092de:	eb1a 0303 	adds.w	r3, sl, r3
 80092e2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80092e6:	464b      	mov	r3, r9
 80092e8:	eb4b 0303 	adc.w	r3, fp, r3
 80092ec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80092f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	2200      	movs	r2, #0
 80092f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80092fc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009300:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009304:	460b      	mov	r3, r1
 8009306:	18db      	adds	r3, r3, r3
 8009308:	643b      	str	r3, [r7, #64]	; 0x40
 800930a:	4613      	mov	r3, r2
 800930c:	eb42 0303 	adc.w	r3, r2, r3
 8009310:	647b      	str	r3, [r7, #68]	; 0x44
 8009312:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009316:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800931a:	f7f7 fcd5 	bl	8000cc8 <__aeabi_uldivmod>
 800931e:	4602      	mov	r2, r0
 8009320:	460b      	mov	r3, r1
 8009322:	4611      	mov	r1, r2
 8009324:	4b3b      	ldr	r3, [pc, #236]	; (8009414 <UART_SetConfig+0x2d4>)
 8009326:	fba3 2301 	umull	r2, r3, r3, r1
 800932a:	095b      	lsrs	r3, r3, #5
 800932c:	2264      	movs	r2, #100	; 0x64
 800932e:	fb02 f303 	mul.w	r3, r2, r3
 8009332:	1acb      	subs	r3, r1, r3
 8009334:	00db      	lsls	r3, r3, #3
 8009336:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800933a:	4b36      	ldr	r3, [pc, #216]	; (8009414 <UART_SetConfig+0x2d4>)
 800933c:	fba3 2302 	umull	r2, r3, r3, r2
 8009340:	095b      	lsrs	r3, r3, #5
 8009342:	005b      	lsls	r3, r3, #1
 8009344:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009348:	441c      	add	r4, r3
 800934a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800934e:	2200      	movs	r2, #0
 8009350:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009354:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009358:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800935c:	4642      	mov	r2, r8
 800935e:	464b      	mov	r3, r9
 8009360:	1891      	adds	r1, r2, r2
 8009362:	63b9      	str	r1, [r7, #56]	; 0x38
 8009364:	415b      	adcs	r3, r3
 8009366:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009368:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800936c:	4641      	mov	r1, r8
 800936e:	1851      	adds	r1, r2, r1
 8009370:	6339      	str	r1, [r7, #48]	; 0x30
 8009372:	4649      	mov	r1, r9
 8009374:	414b      	adcs	r3, r1
 8009376:	637b      	str	r3, [r7, #52]	; 0x34
 8009378:	f04f 0200 	mov.w	r2, #0
 800937c:	f04f 0300 	mov.w	r3, #0
 8009380:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009384:	4659      	mov	r1, fp
 8009386:	00cb      	lsls	r3, r1, #3
 8009388:	4651      	mov	r1, sl
 800938a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800938e:	4651      	mov	r1, sl
 8009390:	00ca      	lsls	r2, r1, #3
 8009392:	4610      	mov	r0, r2
 8009394:	4619      	mov	r1, r3
 8009396:	4603      	mov	r3, r0
 8009398:	4642      	mov	r2, r8
 800939a:	189b      	adds	r3, r3, r2
 800939c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80093a0:	464b      	mov	r3, r9
 80093a2:	460a      	mov	r2, r1
 80093a4:	eb42 0303 	adc.w	r3, r2, r3
 80093a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80093ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093b0:	685b      	ldr	r3, [r3, #4]
 80093b2:	2200      	movs	r2, #0
 80093b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80093b8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80093bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80093c0:	460b      	mov	r3, r1
 80093c2:	18db      	adds	r3, r3, r3
 80093c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80093c6:	4613      	mov	r3, r2
 80093c8:	eb42 0303 	adc.w	r3, r2, r3
 80093cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80093ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80093d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80093d6:	f7f7 fc77 	bl	8000cc8 <__aeabi_uldivmod>
 80093da:	4602      	mov	r2, r0
 80093dc:	460b      	mov	r3, r1
 80093de:	4b0d      	ldr	r3, [pc, #52]	; (8009414 <UART_SetConfig+0x2d4>)
 80093e0:	fba3 1302 	umull	r1, r3, r3, r2
 80093e4:	095b      	lsrs	r3, r3, #5
 80093e6:	2164      	movs	r1, #100	; 0x64
 80093e8:	fb01 f303 	mul.w	r3, r1, r3
 80093ec:	1ad3      	subs	r3, r2, r3
 80093ee:	00db      	lsls	r3, r3, #3
 80093f0:	3332      	adds	r3, #50	; 0x32
 80093f2:	4a08      	ldr	r2, [pc, #32]	; (8009414 <UART_SetConfig+0x2d4>)
 80093f4:	fba2 2303 	umull	r2, r3, r2, r3
 80093f8:	095b      	lsrs	r3, r3, #5
 80093fa:	f003 0207 	and.w	r2, r3, #7
 80093fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	4422      	add	r2, r4
 8009406:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009408:	e105      	b.n	8009616 <UART_SetConfig+0x4d6>
 800940a:	bf00      	nop
 800940c:	40011000 	.word	0x40011000
 8009410:	40011400 	.word	0x40011400
 8009414:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009418:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800941c:	2200      	movs	r2, #0
 800941e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009422:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009426:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800942a:	4642      	mov	r2, r8
 800942c:	464b      	mov	r3, r9
 800942e:	1891      	adds	r1, r2, r2
 8009430:	6239      	str	r1, [r7, #32]
 8009432:	415b      	adcs	r3, r3
 8009434:	627b      	str	r3, [r7, #36]	; 0x24
 8009436:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800943a:	4641      	mov	r1, r8
 800943c:	1854      	adds	r4, r2, r1
 800943e:	4649      	mov	r1, r9
 8009440:	eb43 0501 	adc.w	r5, r3, r1
 8009444:	f04f 0200 	mov.w	r2, #0
 8009448:	f04f 0300 	mov.w	r3, #0
 800944c:	00eb      	lsls	r3, r5, #3
 800944e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009452:	00e2      	lsls	r2, r4, #3
 8009454:	4614      	mov	r4, r2
 8009456:	461d      	mov	r5, r3
 8009458:	4643      	mov	r3, r8
 800945a:	18e3      	adds	r3, r4, r3
 800945c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009460:	464b      	mov	r3, r9
 8009462:	eb45 0303 	adc.w	r3, r5, r3
 8009466:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800946a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800946e:	685b      	ldr	r3, [r3, #4]
 8009470:	2200      	movs	r2, #0
 8009472:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009476:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800947a:	f04f 0200 	mov.w	r2, #0
 800947e:	f04f 0300 	mov.w	r3, #0
 8009482:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009486:	4629      	mov	r1, r5
 8009488:	008b      	lsls	r3, r1, #2
 800948a:	4621      	mov	r1, r4
 800948c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009490:	4621      	mov	r1, r4
 8009492:	008a      	lsls	r2, r1, #2
 8009494:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009498:	f7f7 fc16 	bl	8000cc8 <__aeabi_uldivmod>
 800949c:	4602      	mov	r2, r0
 800949e:	460b      	mov	r3, r1
 80094a0:	4b60      	ldr	r3, [pc, #384]	; (8009624 <UART_SetConfig+0x4e4>)
 80094a2:	fba3 2302 	umull	r2, r3, r3, r2
 80094a6:	095b      	lsrs	r3, r3, #5
 80094a8:	011c      	lsls	r4, r3, #4
 80094aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80094ae:	2200      	movs	r2, #0
 80094b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80094b4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80094b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80094bc:	4642      	mov	r2, r8
 80094be:	464b      	mov	r3, r9
 80094c0:	1891      	adds	r1, r2, r2
 80094c2:	61b9      	str	r1, [r7, #24]
 80094c4:	415b      	adcs	r3, r3
 80094c6:	61fb      	str	r3, [r7, #28]
 80094c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80094cc:	4641      	mov	r1, r8
 80094ce:	1851      	adds	r1, r2, r1
 80094d0:	6139      	str	r1, [r7, #16]
 80094d2:	4649      	mov	r1, r9
 80094d4:	414b      	adcs	r3, r1
 80094d6:	617b      	str	r3, [r7, #20]
 80094d8:	f04f 0200 	mov.w	r2, #0
 80094dc:	f04f 0300 	mov.w	r3, #0
 80094e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80094e4:	4659      	mov	r1, fp
 80094e6:	00cb      	lsls	r3, r1, #3
 80094e8:	4651      	mov	r1, sl
 80094ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80094ee:	4651      	mov	r1, sl
 80094f0:	00ca      	lsls	r2, r1, #3
 80094f2:	4610      	mov	r0, r2
 80094f4:	4619      	mov	r1, r3
 80094f6:	4603      	mov	r3, r0
 80094f8:	4642      	mov	r2, r8
 80094fa:	189b      	adds	r3, r3, r2
 80094fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009500:	464b      	mov	r3, r9
 8009502:	460a      	mov	r2, r1
 8009504:	eb42 0303 	adc.w	r3, r2, r3
 8009508:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800950c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009510:	685b      	ldr	r3, [r3, #4]
 8009512:	2200      	movs	r2, #0
 8009514:	67bb      	str	r3, [r7, #120]	; 0x78
 8009516:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009518:	f04f 0200 	mov.w	r2, #0
 800951c:	f04f 0300 	mov.w	r3, #0
 8009520:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009524:	4649      	mov	r1, r9
 8009526:	008b      	lsls	r3, r1, #2
 8009528:	4641      	mov	r1, r8
 800952a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800952e:	4641      	mov	r1, r8
 8009530:	008a      	lsls	r2, r1, #2
 8009532:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009536:	f7f7 fbc7 	bl	8000cc8 <__aeabi_uldivmod>
 800953a:	4602      	mov	r2, r0
 800953c:	460b      	mov	r3, r1
 800953e:	4b39      	ldr	r3, [pc, #228]	; (8009624 <UART_SetConfig+0x4e4>)
 8009540:	fba3 1302 	umull	r1, r3, r3, r2
 8009544:	095b      	lsrs	r3, r3, #5
 8009546:	2164      	movs	r1, #100	; 0x64
 8009548:	fb01 f303 	mul.w	r3, r1, r3
 800954c:	1ad3      	subs	r3, r2, r3
 800954e:	011b      	lsls	r3, r3, #4
 8009550:	3332      	adds	r3, #50	; 0x32
 8009552:	4a34      	ldr	r2, [pc, #208]	; (8009624 <UART_SetConfig+0x4e4>)
 8009554:	fba2 2303 	umull	r2, r3, r2, r3
 8009558:	095b      	lsrs	r3, r3, #5
 800955a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800955e:	441c      	add	r4, r3
 8009560:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009564:	2200      	movs	r2, #0
 8009566:	673b      	str	r3, [r7, #112]	; 0x70
 8009568:	677a      	str	r2, [r7, #116]	; 0x74
 800956a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800956e:	4642      	mov	r2, r8
 8009570:	464b      	mov	r3, r9
 8009572:	1891      	adds	r1, r2, r2
 8009574:	60b9      	str	r1, [r7, #8]
 8009576:	415b      	adcs	r3, r3
 8009578:	60fb      	str	r3, [r7, #12]
 800957a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800957e:	4641      	mov	r1, r8
 8009580:	1851      	adds	r1, r2, r1
 8009582:	6039      	str	r1, [r7, #0]
 8009584:	4649      	mov	r1, r9
 8009586:	414b      	adcs	r3, r1
 8009588:	607b      	str	r3, [r7, #4]
 800958a:	f04f 0200 	mov.w	r2, #0
 800958e:	f04f 0300 	mov.w	r3, #0
 8009592:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009596:	4659      	mov	r1, fp
 8009598:	00cb      	lsls	r3, r1, #3
 800959a:	4651      	mov	r1, sl
 800959c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80095a0:	4651      	mov	r1, sl
 80095a2:	00ca      	lsls	r2, r1, #3
 80095a4:	4610      	mov	r0, r2
 80095a6:	4619      	mov	r1, r3
 80095a8:	4603      	mov	r3, r0
 80095aa:	4642      	mov	r2, r8
 80095ac:	189b      	adds	r3, r3, r2
 80095ae:	66bb      	str	r3, [r7, #104]	; 0x68
 80095b0:	464b      	mov	r3, r9
 80095b2:	460a      	mov	r2, r1
 80095b4:	eb42 0303 	adc.w	r3, r2, r3
 80095b8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80095ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095be:	685b      	ldr	r3, [r3, #4]
 80095c0:	2200      	movs	r2, #0
 80095c2:	663b      	str	r3, [r7, #96]	; 0x60
 80095c4:	667a      	str	r2, [r7, #100]	; 0x64
 80095c6:	f04f 0200 	mov.w	r2, #0
 80095ca:	f04f 0300 	mov.w	r3, #0
 80095ce:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80095d2:	4649      	mov	r1, r9
 80095d4:	008b      	lsls	r3, r1, #2
 80095d6:	4641      	mov	r1, r8
 80095d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80095dc:	4641      	mov	r1, r8
 80095de:	008a      	lsls	r2, r1, #2
 80095e0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80095e4:	f7f7 fb70 	bl	8000cc8 <__aeabi_uldivmod>
 80095e8:	4602      	mov	r2, r0
 80095ea:	460b      	mov	r3, r1
 80095ec:	4b0d      	ldr	r3, [pc, #52]	; (8009624 <UART_SetConfig+0x4e4>)
 80095ee:	fba3 1302 	umull	r1, r3, r3, r2
 80095f2:	095b      	lsrs	r3, r3, #5
 80095f4:	2164      	movs	r1, #100	; 0x64
 80095f6:	fb01 f303 	mul.w	r3, r1, r3
 80095fa:	1ad3      	subs	r3, r2, r3
 80095fc:	011b      	lsls	r3, r3, #4
 80095fe:	3332      	adds	r3, #50	; 0x32
 8009600:	4a08      	ldr	r2, [pc, #32]	; (8009624 <UART_SetConfig+0x4e4>)
 8009602:	fba2 2303 	umull	r2, r3, r2, r3
 8009606:	095b      	lsrs	r3, r3, #5
 8009608:	f003 020f 	and.w	r2, r3, #15
 800960c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	4422      	add	r2, r4
 8009614:	609a      	str	r2, [r3, #8]
}
 8009616:	bf00      	nop
 8009618:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800961c:	46bd      	mov	sp, r7
 800961e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009622:	bf00      	nop
 8009624:	51eb851f 	.word	0x51eb851f

08009628 <__errno>:
 8009628:	4b01      	ldr	r3, [pc, #4]	; (8009630 <__errno+0x8>)
 800962a:	6818      	ldr	r0, [r3, #0]
 800962c:	4770      	bx	lr
 800962e:	bf00      	nop
 8009630:	200023e4 	.word	0x200023e4

08009634 <__libc_init_array>:
 8009634:	b570      	push	{r4, r5, r6, lr}
 8009636:	4d0d      	ldr	r5, [pc, #52]	; (800966c <__libc_init_array+0x38>)
 8009638:	4c0d      	ldr	r4, [pc, #52]	; (8009670 <__libc_init_array+0x3c>)
 800963a:	1b64      	subs	r4, r4, r5
 800963c:	10a4      	asrs	r4, r4, #2
 800963e:	2600      	movs	r6, #0
 8009640:	42a6      	cmp	r6, r4
 8009642:	d109      	bne.n	8009658 <__libc_init_array+0x24>
 8009644:	4d0b      	ldr	r5, [pc, #44]	; (8009674 <__libc_init_array+0x40>)
 8009646:	4c0c      	ldr	r4, [pc, #48]	; (8009678 <__libc_init_array+0x44>)
 8009648:	f002 ff64 	bl	800c514 <_init>
 800964c:	1b64      	subs	r4, r4, r5
 800964e:	10a4      	asrs	r4, r4, #2
 8009650:	2600      	movs	r6, #0
 8009652:	42a6      	cmp	r6, r4
 8009654:	d105      	bne.n	8009662 <__libc_init_array+0x2e>
 8009656:	bd70      	pop	{r4, r5, r6, pc}
 8009658:	f855 3b04 	ldr.w	r3, [r5], #4
 800965c:	4798      	blx	r3
 800965e:	3601      	adds	r6, #1
 8009660:	e7ee      	b.n	8009640 <__libc_init_array+0xc>
 8009662:	f855 3b04 	ldr.w	r3, [r5], #4
 8009666:	4798      	blx	r3
 8009668:	3601      	adds	r6, #1
 800966a:	e7f2      	b.n	8009652 <__libc_init_array+0x1e>
 800966c:	0800cb44 	.word	0x0800cb44
 8009670:	0800cb44 	.word	0x0800cb44
 8009674:	0800cb44 	.word	0x0800cb44
 8009678:	0800cb48 	.word	0x0800cb48

0800967c <malloc>:
 800967c:	4b02      	ldr	r3, [pc, #8]	; (8009688 <malloc+0xc>)
 800967e:	4601      	mov	r1, r0
 8009680:	6818      	ldr	r0, [r3, #0]
 8009682:	f000 b87f 	b.w	8009784 <_malloc_r>
 8009686:	bf00      	nop
 8009688:	200023e4 	.word	0x200023e4

0800968c <free>:
 800968c:	4b02      	ldr	r3, [pc, #8]	; (8009698 <free+0xc>)
 800968e:	4601      	mov	r1, r0
 8009690:	6818      	ldr	r0, [r3, #0]
 8009692:	f000 b80b 	b.w	80096ac <_free_r>
 8009696:	bf00      	nop
 8009698:	200023e4 	.word	0x200023e4

0800969c <memset>:
 800969c:	4402      	add	r2, r0
 800969e:	4603      	mov	r3, r0
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d100      	bne.n	80096a6 <memset+0xa>
 80096a4:	4770      	bx	lr
 80096a6:	f803 1b01 	strb.w	r1, [r3], #1
 80096aa:	e7f9      	b.n	80096a0 <memset+0x4>

080096ac <_free_r>:
 80096ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80096ae:	2900      	cmp	r1, #0
 80096b0:	d044      	beq.n	800973c <_free_r+0x90>
 80096b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096b6:	9001      	str	r0, [sp, #4]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	f1a1 0404 	sub.w	r4, r1, #4
 80096be:	bfb8      	it	lt
 80096c0:	18e4      	addlt	r4, r4, r3
 80096c2:	f001 fc0d 	bl	800aee0 <__malloc_lock>
 80096c6:	4a1e      	ldr	r2, [pc, #120]	; (8009740 <_free_r+0x94>)
 80096c8:	9801      	ldr	r0, [sp, #4]
 80096ca:	6813      	ldr	r3, [r2, #0]
 80096cc:	b933      	cbnz	r3, 80096dc <_free_r+0x30>
 80096ce:	6063      	str	r3, [r4, #4]
 80096d0:	6014      	str	r4, [r2, #0]
 80096d2:	b003      	add	sp, #12
 80096d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80096d8:	f001 bc08 	b.w	800aeec <__malloc_unlock>
 80096dc:	42a3      	cmp	r3, r4
 80096de:	d908      	bls.n	80096f2 <_free_r+0x46>
 80096e0:	6825      	ldr	r5, [r4, #0]
 80096e2:	1961      	adds	r1, r4, r5
 80096e4:	428b      	cmp	r3, r1
 80096e6:	bf01      	itttt	eq
 80096e8:	6819      	ldreq	r1, [r3, #0]
 80096ea:	685b      	ldreq	r3, [r3, #4]
 80096ec:	1949      	addeq	r1, r1, r5
 80096ee:	6021      	streq	r1, [r4, #0]
 80096f0:	e7ed      	b.n	80096ce <_free_r+0x22>
 80096f2:	461a      	mov	r2, r3
 80096f4:	685b      	ldr	r3, [r3, #4]
 80096f6:	b10b      	cbz	r3, 80096fc <_free_r+0x50>
 80096f8:	42a3      	cmp	r3, r4
 80096fa:	d9fa      	bls.n	80096f2 <_free_r+0x46>
 80096fc:	6811      	ldr	r1, [r2, #0]
 80096fe:	1855      	adds	r5, r2, r1
 8009700:	42a5      	cmp	r5, r4
 8009702:	d10b      	bne.n	800971c <_free_r+0x70>
 8009704:	6824      	ldr	r4, [r4, #0]
 8009706:	4421      	add	r1, r4
 8009708:	1854      	adds	r4, r2, r1
 800970a:	42a3      	cmp	r3, r4
 800970c:	6011      	str	r1, [r2, #0]
 800970e:	d1e0      	bne.n	80096d2 <_free_r+0x26>
 8009710:	681c      	ldr	r4, [r3, #0]
 8009712:	685b      	ldr	r3, [r3, #4]
 8009714:	6053      	str	r3, [r2, #4]
 8009716:	4421      	add	r1, r4
 8009718:	6011      	str	r1, [r2, #0]
 800971a:	e7da      	b.n	80096d2 <_free_r+0x26>
 800971c:	d902      	bls.n	8009724 <_free_r+0x78>
 800971e:	230c      	movs	r3, #12
 8009720:	6003      	str	r3, [r0, #0]
 8009722:	e7d6      	b.n	80096d2 <_free_r+0x26>
 8009724:	6825      	ldr	r5, [r4, #0]
 8009726:	1961      	adds	r1, r4, r5
 8009728:	428b      	cmp	r3, r1
 800972a:	bf04      	itt	eq
 800972c:	6819      	ldreq	r1, [r3, #0]
 800972e:	685b      	ldreq	r3, [r3, #4]
 8009730:	6063      	str	r3, [r4, #4]
 8009732:	bf04      	itt	eq
 8009734:	1949      	addeq	r1, r1, r5
 8009736:	6021      	streq	r1, [r4, #0]
 8009738:	6054      	str	r4, [r2, #4]
 800973a:	e7ca      	b.n	80096d2 <_free_r+0x26>
 800973c:	b003      	add	sp, #12
 800973e:	bd30      	pop	{r4, r5, pc}
 8009740:	20002af8 	.word	0x20002af8

08009744 <sbrk_aligned>:
 8009744:	b570      	push	{r4, r5, r6, lr}
 8009746:	4e0e      	ldr	r6, [pc, #56]	; (8009780 <sbrk_aligned+0x3c>)
 8009748:	460c      	mov	r4, r1
 800974a:	6831      	ldr	r1, [r6, #0]
 800974c:	4605      	mov	r5, r0
 800974e:	b911      	cbnz	r1, 8009756 <sbrk_aligned+0x12>
 8009750:	f000 fcf6 	bl	800a140 <_sbrk_r>
 8009754:	6030      	str	r0, [r6, #0]
 8009756:	4621      	mov	r1, r4
 8009758:	4628      	mov	r0, r5
 800975a:	f000 fcf1 	bl	800a140 <_sbrk_r>
 800975e:	1c43      	adds	r3, r0, #1
 8009760:	d00a      	beq.n	8009778 <sbrk_aligned+0x34>
 8009762:	1cc4      	adds	r4, r0, #3
 8009764:	f024 0403 	bic.w	r4, r4, #3
 8009768:	42a0      	cmp	r0, r4
 800976a:	d007      	beq.n	800977c <sbrk_aligned+0x38>
 800976c:	1a21      	subs	r1, r4, r0
 800976e:	4628      	mov	r0, r5
 8009770:	f000 fce6 	bl	800a140 <_sbrk_r>
 8009774:	3001      	adds	r0, #1
 8009776:	d101      	bne.n	800977c <sbrk_aligned+0x38>
 8009778:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800977c:	4620      	mov	r0, r4
 800977e:	bd70      	pop	{r4, r5, r6, pc}
 8009780:	20002afc 	.word	0x20002afc

08009784 <_malloc_r>:
 8009784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009788:	1ccd      	adds	r5, r1, #3
 800978a:	f025 0503 	bic.w	r5, r5, #3
 800978e:	3508      	adds	r5, #8
 8009790:	2d0c      	cmp	r5, #12
 8009792:	bf38      	it	cc
 8009794:	250c      	movcc	r5, #12
 8009796:	2d00      	cmp	r5, #0
 8009798:	4607      	mov	r7, r0
 800979a:	db01      	blt.n	80097a0 <_malloc_r+0x1c>
 800979c:	42a9      	cmp	r1, r5
 800979e:	d905      	bls.n	80097ac <_malloc_r+0x28>
 80097a0:	230c      	movs	r3, #12
 80097a2:	603b      	str	r3, [r7, #0]
 80097a4:	2600      	movs	r6, #0
 80097a6:	4630      	mov	r0, r6
 80097a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097ac:	4e2e      	ldr	r6, [pc, #184]	; (8009868 <_malloc_r+0xe4>)
 80097ae:	f001 fb97 	bl	800aee0 <__malloc_lock>
 80097b2:	6833      	ldr	r3, [r6, #0]
 80097b4:	461c      	mov	r4, r3
 80097b6:	bb34      	cbnz	r4, 8009806 <_malloc_r+0x82>
 80097b8:	4629      	mov	r1, r5
 80097ba:	4638      	mov	r0, r7
 80097bc:	f7ff ffc2 	bl	8009744 <sbrk_aligned>
 80097c0:	1c43      	adds	r3, r0, #1
 80097c2:	4604      	mov	r4, r0
 80097c4:	d14d      	bne.n	8009862 <_malloc_r+0xde>
 80097c6:	6834      	ldr	r4, [r6, #0]
 80097c8:	4626      	mov	r6, r4
 80097ca:	2e00      	cmp	r6, #0
 80097cc:	d140      	bne.n	8009850 <_malloc_r+0xcc>
 80097ce:	6823      	ldr	r3, [r4, #0]
 80097d0:	4631      	mov	r1, r6
 80097d2:	4638      	mov	r0, r7
 80097d4:	eb04 0803 	add.w	r8, r4, r3
 80097d8:	f000 fcb2 	bl	800a140 <_sbrk_r>
 80097dc:	4580      	cmp	r8, r0
 80097de:	d13a      	bne.n	8009856 <_malloc_r+0xd2>
 80097e0:	6821      	ldr	r1, [r4, #0]
 80097e2:	3503      	adds	r5, #3
 80097e4:	1a6d      	subs	r5, r5, r1
 80097e6:	f025 0503 	bic.w	r5, r5, #3
 80097ea:	3508      	adds	r5, #8
 80097ec:	2d0c      	cmp	r5, #12
 80097ee:	bf38      	it	cc
 80097f0:	250c      	movcc	r5, #12
 80097f2:	4629      	mov	r1, r5
 80097f4:	4638      	mov	r0, r7
 80097f6:	f7ff ffa5 	bl	8009744 <sbrk_aligned>
 80097fa:	3001      	adds	r0, #1
 80097fc:	d02b      	beq.n	8009856 <_malloc_r+0xd2>
 80097fe:	6823      	ldr	r3, [r4, #0]
 8009800:	442b      	add	r3, r5
 8009802:	6023      	str	r3, [r4, #0]
 8009804:	e00e      	b.n	8009824 <_malloc_r+0xa0>
 8009806:	6822      	ldr	r2, [r4, #0]
 8009808:	1b52      	subs	r2, r2, r5
 800980a:	d41e      	bmi.n	800984a <_malloc_r+0xc6>
 800980c:	2a0b      	cmp	r2, #11
 800980e:	d916      	bls.n	800983e <_malloc_r+0xba>
 8009810:	1961      	adds	r1, r4, r5
 8009812:	42a3      	cmp	r3, r4
 8009814:	6025      	str	r5, [r4, #0]
 8009816:	bf18      	it	ne
 8009818:	6059      	strne	r1, [r3, #4]
 800981a:	6863      	ldr	r3, [r4, #4]
 800981c:	bf08      	it	eq
 800981e:	6031      	streq	r1, [r6, #0]
 8009820:	5162      	str	r2, [r4, r5]
 8009822:	604b      	str	r3, [r1, #4]
 8009824:	4638      	mov	r0, r7
 8009826:	f104 060b 	add.w	r6, r4, #11
 800982a:	f001 fb5f 	bl	800aeec <__malloc_unlock>
 800982e:	f026 0607 	bic.w	r6, r6, #7
 8009832:	1d23      	adds	r3, r4, #4
 8009834:	1af2      	subs	r2, r6, r3
 8009836:	d0b6      	beq.n	80097a6 <_malloc_r+0x22>
 8009838:	1b9b      	subs	r3, r3, r6
 800983a:	50a3      	str	r3, [r4, r2]
 800983c:	e7b3      	b.n	80097a6 <_malloc_r+0x22>
 800983e:	6862      	ldr	r2, [r4, #4]
 8009840:	42a3      	cmp	r3, r4
 8009842:	bf0c      	ite	eq
 8009844:	6032      	streq	r2, [r6, #0]
 8009846:	605a      	strne	r2, [r3, #4]
 8009848:	e7ec      	b.n	8009824 <_malloc_r+0xa0>
 800984a:	4623      	mov	r3, r4
 800984c:	6864      	ldr	r4, [r4, #4]
 800984e:	e7b2      	b.n	80097b6 <_malloc_r+0x32>
 8009850:	4634      	mov	r4, r6
 8009852:	6876      	ldr	r6, [r6, #4]
 8009854:	e7b9      	b.n	80097ca <_malloc_r+0x46>
 8009856:	230c      	movs	r3, #12
 8009858:	603b      	str	r3, [r7, #0]
 800985a:	4638      	mov	r0, r7
 800985c:	f001 fb46 	bl	800aeec <__malloc_unlock>
 8009860:	e7a1      	b.n	80097a6 <_malloc_r+0x22>
 8009862:	6025      	str	r5, [r4, #0]
 8009864:	e7de      	b.n	8009824 <_malloc_r+0xa0>
 8009866:	bf00      	nop
 8009868:	20002af8 	.word	0x20002af8

0800986c <__cvt>:
 800986c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009870:	ec55 4b10 	vmov	r4, r5, d0
 8009874:	2d00      	cmp	r5, #0
 8009876:	460e      	mov	r6, r1
 8009878:	4619      	mov	r1, r3
 800987a:	462b      	mov	r3, r5
 800987c:	bfbb      	ittet	lt
 800987e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009882:	461d      	movlt	r5, r3
 8009884:	2300      	movge	r3, #0
 8009886:	232d      	movlt	r3, #45	; 0x2d
 8009888:	700b      	strb	r3, [r1, #0]
 800988a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800988c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009890:	4691      	mov	r9, r2
 8009892:	f023 0820 	bic.w	r8, r3, #32
 8009896:	bfbc      	itt	lt
 8009898:	4622      	movlt	r2, r4
 800989a:	4614      	movlt	r4, r2
 800989c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80098a0:	d005      	beq.n	80098ae <__cvt+0x42>
 80098a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80098a6:	d100      	bne.n	80098aa <__cvt+0x3e>
 80098a8:	3601      	adds	r6, #1
 80098aa:	2102      	movs	r1, #2
 80098ac:	e000      	b.n	80098b0 <__cvt+0x44>
 80098ae:	2103      	movs	r1, #3
 80098b0:	ab03      	add	r3, sp, #12
 80098b2:	9301      	str	r3, [sp, #4]
 80098b4:	ab02      	add	r3, sp, #8
 80098b6:	9300      	str	r3, [sp, #0]
 80098b8:	ec45 4b10 	vmov	d0, r4, r5
 80098bc:	4653      	mov	r3, sl
 80098be:	4632      	mov	r2, r6
 80098c0:	f000 fd0e 	bl	800a2e0 <_dtoa_r>
 80098c4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80098c8:	4607      	mov	r7, r0
 80098ca:	d102      	bne.n	80098d2 <__cvt+0x66>
 80098cc:	f019 0f01 	tst.w	r9, #1
 80098d0:	d022      	beq.n	8009918 <__cvt+0xac>
 80098d2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80098d6:	eb07 0906 	add.w	r9, r7, r6
 80098da:	d110      	bne.n	80098fe <__cvt+0x92>
 80098dc:	783b      	ldrb	r3, [r7, #0]
 80098de:	2b30      	cmp	r3, #48	; 0x30
 80098e0:	d10a      	bne.n	80098f8 <__cvt+0x8c>
 80098e2:	2200      	movs	r2, #0
 80098e4:	2300      	movs	r3, #0
 80098e6:	4620      	mov	r0, r4
 80098e8:	4629      	mov	r1, r5
 80098ea:	f7f7 f90d 	bl	8000b08 <__aeabi_dcmpeq>
 80098ee:	b918      	cbnz	r0, 80098f8 <__cvt+0x8c>
 80098f0:	f1c6 0601 	rsb	r6, r6, #1
 80098f4:	f8ca 6000 	str.w	r6, [sl]
 80098f8:	f8da 3000 	ldr.w	r3, [sl]
 80098fc:	4499      	add	r9, r3
 80098fe:	2200      	movs	r2, #0
 8009900:	2300      	movs	r3, #0
 8009902:	4620      	mov	r0, r4
 8009904:	4629      	mov	r1, r5
 8009906:	f7f7 f8ff 	bl	8000b08 <__aeabi_dcmpeq>
 800990a:	b108      	cbz	r0, 8009910 <__cvt+0xa4>
 800990c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009910:	2230      	movs	r2, #48	; 0x30
 8009912:	9b03      	ldr	r3, [sp, #12]
 8009914:	454b      	cmp	r3, r9
 8009916:	d307      	bcc.n	8009928 <__cvt+0xbc>
 8009918:	9b03      	ldr	r3, [sp, #12]
 800991a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800991c:	1bdb      	subs	r3, r3, r7
 800991e:	4638      	mov	r0, r7
 8009920:	6013      	str	r3, [r2, #0]
 8009922:	b004      	add	sp, #16
 8009924:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009928:	1c59      	adds	r1, r3, #1
 800992a:	9103      	str	r1, [sp, #12]
 800992c:	701a      	strb	r2, [r3, #0]
 800992e:	e7f0      	b.n	8009912 <__cvt+0xa6>

08009930 <__exponent>:
 8009930:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009932:	4603      	mov	r3, r0
 8009934:	2900      	cmp	r1, #0
 8009936:	bfb8      	it	lt
 8009938:	4249      	neglt	r1, r1
 800993a:	f803 2b02 	strb.w	r2, [r3], #2
 800993e:	bfb4      	ite	lt
 8009940:	222d      	movlt	r2, #45	; 0x2d
 8009942:	222b      	movge	r2, #43	; 0x2b
 8009944:	2909      	cmp	r1, #9
 8009946:	7042      	strb	r2, [r0, #1]
 8009948:	dd2a      	ble.n	80099a0 <__exponent+0x70>
 800994a:	f10d 0407 	add.w	r4, sp, #7
 800994e:	46a4      	mov	ip, r4
 8009950:	270a      	movs	r7, #10
 8009952:	46a6      	mov	lr, r4
 8009954:	460a      	mov	r2, r1
 8009956:	fb91 f6f7 	sdiv	r6, r1, r7
 800995a:	fb07 1516 	mls	r5, r7, r6, r1
 800995e:	3530      	adds	r5, #48	; 0x30
 8009960:	2a63      	cmp	r2, #99	; 0x63
 8009962:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8009966:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800996a:	4631      	mov	r1, r6
 800996c:	dcf1      	bgt.n	8009952 <__exponent+0x22>
 800996e:	3130      	adds	r1, #48	; 0x30
 8009970:	f1ae 0502 	sub.w	r5, lr, #2
 8009974:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009978:	1c44      	adds	r4, r0, #1
 800997a:	4629      	mov	r1, r5
 800997c:	4561      	cmp	r1, ip
 800997e:	d30a      	bcc.n	8009996 <__exponent+0x66>
 8009980:	f10d 0209 	add.w	r2, sp, #9
 8009984:	eba2 020e 	sub.w	r2, r2, lr
 8009988:	4565      	cmp	r5, ip
 800998a:	bf88      	it	hi
 800998c:	2200      	movhi	r2, #0
 800998e:	4413      	add	r3, r2
 8009990:	1a18      	subs	r0, r3, r0
 8009992:	b003      	add	sp, #12
 8009994:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009996:	f811 2b01 	ldrb.w	r2, [r1], #1
 800999a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800999e:	e7ed      	b.n	800997c <__exponent+0x4c>
 80099a0:	2330      	movs	r3, #48	; 0x30
 80099a2:	3130      	adds	r1, #48	; 0x30
 80099a4:	7083      	strb	r3, [r0, #2]
 80099a6:	70c1      	strb	r1, [r0, #3]
 80099a8:	1d03      	adds	r3, r0, #4
 80099aa:	e7f1      	b.n	8009990 <__exponent+0x60>

080099ac <_printf_float>:
 80099ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099b0:	ed2d 8b02 	vpush	{d8}
 80099b4:	b08d      	sub	sp, #52	; 0x34
 80099b6:	460c      	mov	r4, r1
 80099b8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80099bc:	4616      	mov	r6, r2
 80099be:	461f      	mov	r7, r3
 80099c0:	4605      	mov	r5, r0
 80099c2:	f001 fa7b 	bl	800aebc <_localeconv_r>
 80099c6:	f8d0 a000 	ldr.w	sl, [r0]
 80099ca:	4650      	mov	r0, sl
 80099cc:	f7f6 fc20 	bl	8000210 <strlen>
 80099d0:	2300      	movs	r3, #0
 80099d2:	930a      	str	r3, [sp, #40]	; 0x28
 80099d4:	6823      	ldr	r3, [r4, #0]
 80099d6:	9305      	str	r3, [sp, #20]
 80099d8:	f8d8 3000 	ldr.w	r3, [r8]
 80099dc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80099e0:	3307      	adds	r3, #7
 80099e2:	f023 0307 	bic.w	r3, r3, #7
 80099e6:	f103 0208 	add.w	r2, r3, #8
 80099ea:	f8c8 2000 	str.w	r2, [r8]
 80099ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80099f6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80099fa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80099fe:	9307      	str	r3, [sp, #28]
 8009a00:	f8cd 8018 	str.w	r8, [sp, #24]
 8009a04:	ee08 0a10 	vmov	s16, r0
 8009a08:	4b9f      	ldr	r3, [pc, #636]	; (8009c88 <_printf_float+0x2dc>)
 8009a0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a0e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009a12:	f7f7 f8ab 	bl	8000b6c <__aeabi_dcmpun>
 8009a16:	bb88      	cbnz	r0, 8009a7c <_printf_float+0xd0>
 8009a18:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a1c:	4b9a      	ldr	r3, [pc, #616]	; (8009c88 <_printf_float+0x2dc>)
 8009a1e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009a22:	f7f7 f885 	bl	8000b30 <__aeabi_dcmple>
 8009a26:	bb48      	cbnz	r0, 8009a7c <_printf_float+0xd0>
 8009a28:	2200      	movs	r2, #0
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	4640      	mov	r0, r8
 8009a2e:	4649      	mov	r1, r9
 8009a30:	f7f7 f874 	bl	8000b1c <__aeabi_dcmplt>
 8009a34:	b110      	cbz	r0, 8009a3c <_printf_float+0x90>
 8009a36:	232d      	movs	r3, #45	; 0x2d
 8009a38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a3c:	4b93      	ldr	r3, [pc, #588]	; (8009c8c <_printf_float+0x2e0>)
 8009a3e:	4894      	ldr	r0, [pc, #592]	; (8009c90 <_printf_float+0x2e4>)
 8009a40:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009a44:	bf94      	ite	ls
 8009a46:	4698      	movls	r8, r3
 8009a48:	4680      	movhi	r8, r0
 8009a4a:	2303      	movs	r3, #3
 8009a4c:	6123      	str	r3, [r4, #16]
 8009a4e:	9b05      	ldr	r3, [sp, #20]
 8009a50:	f023 0204 	bic.w	r2, r3, #4
 8009a54:	6022      	str	r2, [r4, #0]
 8009a56:	f04f 0900 	mov.w	r9, #0
 8009a5a:	9700      	str	r7, [sp, #0]
 8009a5c:	4633      	mov	r3, r6
 8009a5e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009a60:	4621      	mov	r1, r4
 8009a62:	4628      	mov	r0, r5
 8009a64:	f000 f9d8 	bl	8009e18 <_printf_common>
 8009a68:	3001      	adds	r0, #1
 8009a6a:	f040 8090 	bne.w	8009b8e <_printf_float+0x1e2>
 8009a6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009a72:	b00d      	add	sp, #52	; 0x34
 8009a74:	ecbd 8b02 	vpop	{d8}
 8009a78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a7c:	4642      	mov	r2, r8
 8009a7e:	464b      	mov	r3, r9
 8009a80:	4640      	mov	r0, r8
 8009a82:	4649      	mov	r1, r9
 8009a84:	f7f7 f872 	bl	8000b6c <__aeabi_dcmpun>
 8009a88:	b140      	cbz	r0, 8009a9c <_printf_float+0xf0>
 8009a8a:	464b      	mov	r3, r9
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	bfbc      	itt	lt
 8009a90:	232d      	movlt	r3, #45	; 0x2d
 8009a92:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009a96:	487f      	ldr	r0, [pc, #508]	; (8009c94 <_printf_float+0x2e8>)
 8009a98:	4b7f      	ldr	r3, [pc, #508]	; (8009c98 <_printf_float+0x2ec>)
 8009a9a:	e7d1      	b.n	8009a40 <_printf_float+0x94>
 8009a9c:	6863      	ldr	r3, [r4, #4]
 8009a9e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009aa2:	9206      	str	r2, [sp, #24]
 8009aa4:	1c5a      	adds	r2, r3, #1
 8009aa6:	d13f      	bne.n	8009b28 <_printf_float+0x17c>
 8009aa8:	2306      	movs	r3, #6
 8009aaa:	6063      	str	r3, [r4, #4]
 8009aac:	9b05      	ldr	r3, [sp, #20]
 8009aae:	6861      	ldr	r1, [r4, #4]
 8009ab0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	9303      	str	r3, [sp, #12]
 8009ab8:	ab0a      	add	r3, sp, #40	; 0x28
 8009aba:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009abe:	ab09      	add	r3, sp, #36	; 0x24
 8009ac0:	ec49 8b10 	vmov	d0, r8, r9
 8009ac4:	9300      	str	r3, [sp, #0]
 8009ac6:	6022      	str	r2, [r4, #0]
 8009ac8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009acc:	4628      	mov	r0, r5
 8009ace:	f7ff fecd 	bl	800986c <__cvt>
 8009ad2:	9b06      	ldr	r3, [sp, #24]
 8009ad4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009ad6:	2b47      	cmp	r3, #71	; 0x47
 8009ad8:	4680      	mov	r8, r0
 8009ada:	d108      	bne.n	8009aee <_printf_float+0x142>
 8009adc:	1cc8      	adds	r0, r1, #3
 8009ade:	db02      	blt.n	8009ae6 <_printf_float+0x13a>
 8009ae0:	6863      	ldr	r3, [r4, #4]
 8009ae2:	4299      	cmp	r1, r3
 8009ae4:	dd41      	ble.n	8009b6a <_printf_float+0x1be>
 8009ae6:	f1ab 0b02 	sub.w	fp, fp, #2
 8009aea:	fa5f fb8b 	uxtb.w	fp, fp
 8009aee:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009af2:	d820      	bhi.n	8009b36 <_printf_float+0x18a>
 8009af4:	3901      	subs	r1, #1
 8009af6:	465a      	mov	r2, fp
 8009af8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009afc:	9109      	str	r1, [sp, #36]	; 0x24
 8009afe:	f7ff ff17 	bl	8009930 <__exponent>
 8009b02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b04:	1813      	adds	r3, r2, r0
 8009b06:	2a01      	cmp	r2, #1
 8009b08:	4681      	mov	r9, r0
 8009b0a:	6123      	str	r3, [r4, #16]
 8009b0c:	dc02      	bgt.n	8009b14 <_printf_float+0x168>
 8009b0e:	6822      	ldr	r2, [r4, #0]
 8009b10:	07d2      	lsls	r2, r2, #31
 8009b12:	d501      	bpl.n	8009b18 <_printf_float+0x16c>
 8009b14:	3301      	adds	r3, #1
 8009b16:	6123      	str	r3, [r4, #16]
 8009b18:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d09c      	beq.n	8009a5a <_printf_float+0xae>
 8009b20:	232d      	movs	r3, #45	; 0x2d
 8009b22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b26:	e798      	b.n	8009a5a <_printf_float+0xae>
 8009b28:	9a06      	ldr	r2, [sp, #24]
 8009b2a:	2a47      	cmp	r2, #71	; 0x47
 8009b2c:	d1be      	bne.n	8009aac <_printf_float+0x100>
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d1bc      	bne.n	8009aac <_printf_float+0x100>
 8009b32:	2301      	movs	r3, #1
 8009b34:	e7b9      	b.n	8009aaa <_printf_float+0xfe>
 8009b36:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009b3a:	d118      	bne.n	8009b6e <_printf_float+0x1c2>
 8009b3c:	2900      	cmp	r1, #0
 8009b3e:	6863      	ldr	r3, [r4, #4]
 8009b40:	dd0b      	ble.n	8009b5a <_printf_float+0x1ae>
 8009b42:	6121      	str	r1, [r4, #16]
 8009b44:	b913      	cbnz	r3, 8009b4c <_printf_float+0x1a0>
 8009b46:	6822      	ldr	r2, [r4, #0]
 8009b48:	07d0      	lsls	r0, r2, #31
 8009b4a:	d502      	bpl.n	8009b52 <_printf_float+0x1a6>
 8009b4c:	3301      	adds	r3, #1
 8009b4e:	440b      	add	r3, r1
 8009b50:	6123      	str	r3, [r4, #16]
 8009b52:	65a1      	str	r1, [r4, #88]	; 0x58
 8009b54:	f04f 0900 	mov.w	r9, #0
 8009b58:	e7de      	b.n	8009b18 <_printf_float+0x16c>
 8009b5a:	b913      	cbnz	r3, 8009b62 <_printf_float+0x1b6>
 8009b5c:	6822      	ldr	r2, [r4, #0]
 8009b5e:	07d2      	lsls	r2, r2, #31
 8009b60:	d501      	bpl.n	8009b66 <_printf_float+0x1ba>
 8009b62:	3302      	adds	r3, #2
 8009b64:	e7f4      	b.n	8009b50 <_printf_float+0x1a4>
 8009b66:	2301      	movs	r3, #1
 8009b68:	e7f2      	b.n	8009b50 <_printf_float+0x1a4>
 8009b6a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009b6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b70:	4299      	cmp	r1, r3
 8009b72:	db05      	blt.n	8009b80 <_printf_float+0x1d4>
 8009b74:	6823      	ldr	r3, [r4, #0]
 8009b76:	6121      	str	r1, [r4, #16]
 8009b78:	07d8      	lsls	r0, r3, #31
 8009b7a:	d5ea      	bpl.n	8009b52 <_printf_float+0x1a6>
 8009b7c:	1c4b      	adds	r3, r1, #1
 8009b7e:	e7e7      	b.n	8009b50 <_printf_float+0x1a4>
 8009b80:	2900      	cmp	r1, #0
 8009b82:	bfd4      	ite	le
 8009b84:	f1c1 0202 	rsble	r2, r1, #2
 8009b88:	2201      	movgt	r2, #1
 8009b8a:	4413      	add	r3, r2
 8009b8c:	e7e0      	b.n	8009b50 <_printf_float+0x1a4>
 8009b8e:	6823      	ldr	r3, [r4, #0]
 8009b90:	055a      	lsls	r2, r3, #21
 8009b92:	d407      	bmi.n	8009ba4 <_printf_float+0x1f8>
 8009b94:	6923      	ldr	r3, [r4, #16]
 8009b96:	4642      	mov	r2, r8
 8009b98:	4631      	mov	r1, r6
 8009b9a:	4628      	mov	r0, r5
 8009b9c:	47b8      	blx	r7
 8009b9e:	3001      	adds	r0, #1
 8009ba0:	d12c      	bne.n	8009bfc <_printf_float+0x250>
 8009ba2:	e764      	b.n	8009a6e <_printf_float+0xc2>
 8009ba4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009ba8:	f240 80e0 	bls.w	8009d6c <_printf_float+0x3c0>
 8009bac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	f7f6 ffa8 	bl	8000b08 <__aeabi_dcmpeq>
 8009bb8:	2800      	cmp	r0, #0
 8009bba:	d034      	beq.n	8009c26 <_printf_float+0x27a>
 8009bbc:	4a37      	ldr	r2, [pc, #220]	; (8009c9c <_printf_float+0x2f0>)
 8009bbe:	2301      	movs	r3, #1
 8009bc0:	4631      	mov	r1, r6
 8009bc2:	4628      	mov	r0, r5
 8009bc4:	47b8      	blx	r7
 8009bc6:	3001      	adds	r0, #1
 8009bc8:	f43f af51 	beq.w	8009a6e <_printf_float+0xc2>
 8009bcc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009bd0:	429a      	cmp	r2, r3
 8009bd2:	db02      	blt.n	8009bda <_printf_float+0x22e>
 8009bd4:	6823      	ldr	r3, [r4, #0]
 8009bd6:	07d8      	lsls	r0, r3, #31
 8009bd8:	d510      	bpl.n	8009bfc <_printf_float+0x250>
 8009bda:	ee18 3a10 	vmov	r3, s16
 8009bde:	4652      	mov	r2, sl
 8009be0:	4631      	mov	r1, r6
 8009be2:	4628      	mov	r0, r5
 8009be4:	47b8      	blx	r7
 8009be6:	3001      	adds	r0, #1
 8009be8:	f43f af41 	beq.w	8009a6e <_printf_float+0xc2>
 8009bec:	f04f 0800 	mov.w	r8, #0
 8009bf0:	f104 091a 	add.w	r9, r4, #26
 8009bf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bf6:	3b01      	subs	r3, #1
 8009bf8:	4543      	cmp	r3, r8
 8009bfa:	dc09      	bgt.n	8009c10 <_printf_float+0x264>
 8009bfc:	6823      	ldr	r3, [r4, #0]
 8009bfe:	079b      	lsls	r3, r3, #30
 8009c00:	f100 8105 	bmi.w	8009e0e <_printf_float+0x462>
 8009c04:	68e0      	ldr	r0, [r4, #12]
 8009c06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c08:	4298      	cmp	r0, r3
 8009c0a:	bfb8      	it	lt
 8009c0c:	4618      	movlt	r0, r3
 8009c0e:	e730      	b.n	8009a72 <_printf_float+0xc6>
 8009c10:	2301      	movs	r3, #1
 8009c12:	464a      	mov	r2, r9
 8009c14:	4631      	mov	r1, r6
 8009c16:	4628      	mov	r0, r5
 8009c18:	47b8      	blx	r7
 8009c1a:	3001      	adds	r0, #1
 8009c1c:	f43f af27 	beq.w	8009a6e <_printf_float+0xc2>
 8009c20:	f108 0801 	add.w	r8, r8, #1
 8009c24:	e7e6      	b.n	8009bf4 <_printf_float+0x248>
 8009c26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	dc39      	bgt.n	8009ca0 <_printf_float+0x2f4>
 8009c2c:	4a1b      	ldr	r2, [pc, #108]	; (8009c9c <_printf_float+0x2f0>)
 8009c2e:	2301      	movs	r3, #1
 8009c30:	4631      	mov	r1, r6
 8009c32:	4628      	mov	r0, r5
 8009c34:	47b8      	blx	r7
 8009c36:	3001      	adds	r0, #1
 8009c38:	f43f af19 	beq.w	8009a6e <_printf_float+0xc2>
 8009c3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c40:	4313      	orrs	r3, r2
 8009c42:	d102      	bne.n	8009c4a <_printf_float+0x29e>
 8009c44:	6823      	ldr	r3, [r4, #0]
 8009c46:	07d9      	lsls	r1, r3, #31
 8009c48:	d5d8      	bpl.n	8009bfc <_printf_float+0x250>
 8009c4a:	ee18 3a10 	vmov	r3, s16
 8009c4e:	4652      	mov	r2, sl
 8009c50:	4631      	mov	r1, r6
 8009c52:	4628      	mov	r0, r5
 8009c54:	47b8      	blx	r7
 8009c56:	3001      	adds	r0, #1
 8009c58:	f43f af09 	beq.w	8009a6e <_printf_float+0xc2>
 8009c5c:	f04f 0900 	mov.w	r9, #0
 8009c60:	f104 0a1a 	add.w	sl, r4, #26
 8009c64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c66:	425b      	negs	r3, r3
 8009c68:	454b      	cmp	r3, r9
 8009c6a:	dc01      	bgt.n	8009c70 <_printf_float+0x2c4>
 8009c6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c6e:	e792      	b.n	8009b96 <_printf_float+0x1ea>
 8009c70:	2301      	movs	r3, #1
 8009c72:	4652      	mov	r2, sl
 8009c74:	4631      	mov	r1, r6
 8009c76:	4628      	mov	r0, r5
 8009c78:	47b8      	blx	r7
 8009c7a:	3001      	adds	r0, #1
 8009c7c:	f43f aef7 	beq.w	8009a6e <_printf_float+0xc2>
 8009c80:	f109 0901 	add.w	r9, r9, #1
 8009c84:	e7ee      	b.n	8009c64 <_printf_float+0x2b8>
 8009c86:	bf00      	nop
 8009c88:	7fefffff 	.word	0x7fefffff
 8009c8c:	0800c768 	.word	0x0800c768
 8009c90:	0800c76c 	.word	0x0800c76c
 8009c94:	0800c774 	.word	0x0800c774
 8009c98:	0800c770 	.word	0x0800c770
 8009c9c:	0800c778 	.word	0x0800c778
 8009ca0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009ca2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009ca4:	429a      	cmp	r2, r3
 8009ca6:	bfa8      	it	ge
 8009ca8:	461a      	movge	r2, r3
 8009caa:	2a00      	cmp	r2, #0
 8009cac:	4691      	mov	r9, r2
 8009cae:	dc37      	bgt.n	8009d20 <_printf_float+0x374>
 8009cb0:	f04f 0b00 	mov.w	fp, #0
 8009cb4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009cb8:	f104 021a 	add.w	r2, r4, #26
 8009cbc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009cbe:	9305      	str	r3, [sp, #20]
 8009cc0:	eba3 0309 	sub.w	r3, r3, r9
 8009cc4:	455b      	cmp	r3, fp
 8009cc6:	dc33      	bgt.n	8009d30 <_printf_float+0x384>
 8009cc8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009ccc:	429a      	cmp	r2, r3
 8009cce:	db3b      	blt.n	8009d48 <_printf_float+0x39c>
 8009cd0:	6823      	ldr	r3, [r4, #0]
 8009cd2:	07da      	lsls	r2, r3, #31
 8009cd4:	d438      	bmi.n	8009d48 <_printf_float+0x39c>
 8009cd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cd8:	9a05      	ldr	r2, [sp, #20]
 8009cda:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009cdc:	1a9a      	subs	r2, r3, r2
 8009cde:	eba3 0901 	sub.w	r9, r3, r1
 8009ce2:	4591      	cmp	r9, r2
 8009ce4:	bfa8      	it	ge
 8009ce6:	4691      	movge	r9, r2
 8009ce8:	f1b9 0f00 	cmp.w	r9, #0
 8009cec:	dc35      	bgt.n	8009d5a <_printf_float+0x3ae>
 8009cee:	f04f 0800 	mov.w	r8, #0
 8009cf2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009cf6:	f104 0a1a 	add.w	sl, r4, #26
 8009cfa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009cfe:	1a9b      	subs	r3, r3, r2
 8009d00:	eba3 0309 	sub.w	r3, r3, r9
 8009d04:	4543      	cmp	r3, r8
 8009d06:	f77f af79 	ble.w	8009bfc <_printf_float+0x250>
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	4652      	mov	r2, sl
 8009d0e:	4631      	mov	r1, r6
 8009d10:	4628      	mov	r0, r5
 8009d12:	47b8      	blx	r7
 8009d14:	3001      	adds	r0, #1
 8009d16:	f43f aeaa 	beq.w	8009a6e <_printf_float+0xc2>
 8009d1a:	f108 0801 	add.w	r8, r8, #1
 8009d1e:	e7ec      	b.n	8009cfa <_printf_float+0x34e>
 8009d20:	4613      	mov	r3, r2
 8009d22:	4631      	mov	r1, r6
 8009d24:	4642      	mov	r2, r8
 8009d26:	4628      	mov	r0, r5
 8009d28:	47b8      	blx	r7
 8009d2a:	3001      	adds	r0, #1
 8009d2c:	d1c0      	bne.n	8009cb0 <_printf_float+0x304>
 8009d2e:	e69e      	b.n	8009a6e <_printf_float+0xc2>
 8009d30:	2301      	movs	r3, #1
 8009d32:	4631      	mov	r1, r6
 8009d34:	4628      	mov	r0, r5
 8009d36:	9205      	str	r2, [sp, #20]
 8009d38:	47b8      	blx	r7
 8009d3a:	3001      	adds	r0, #1
 8009d3c:	f43f ae97 	beq.w	8009a6e <_printf_float+0xc2>
 8009d40:	9a05      	ldr	r2, [sp, #20]
 8009d42:	f10b 0b01 	add.w	fp, fp, #1
 8009d46:	e7b9      	b.n	8009cbc <_printf_float+0x310>
 8009d48:	ee18 3a10 	vmov	r3, s16
 8009d4c:	4652      	mov	r2, sl
 8009d4e:	4631      	mov	r1, r6
 8009d50:	4628      	mov	r0, r5
 8009d52:	47b8      	blx	r7
 8009d54:	3001      	adds	r0, #1
 8009d56:	d1be      	bne.n	8009cd6 <_printf_float+0x32a>
 8009d58:	e689      	b.n	8009a6e <_printf_float+0xc2>
 8009d5a:	9a05      	ldr	r2, [sp, #20]
 8009d5c:	464b      	mov	r3, r9
 8009d5e:	4442      	add	r2, r8
 8009d60:	4631      	mov	r1, r6
 8009d62:	4628      	mov	r0, r5
 8009d64:	47b8      	blx	r7
 8009d66:	3001      	adds	r0, #1
 8009d68:	d1c1      	bne.n	8009cee <_printf_float+0x342>
 8009d6a:	e680      	b.n	8009a6e <_printf_float+0xc2>
 8009d6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d6e:	2a01      	cmp	r2, #1
 8009d70:	dc01      	bgt.n	8009d76 <_printf_float+0x3ca>
 8009d72:	07db      	lsls	r3, r3, #31
 8009d74:	d538      	bpl.n	8009de8 <_printf_float+0x43c>
 8009d76:	2301      	movs	r3, #1
 8009d78:	4642      	mov	r2, r8
 8009d7a:	4631      	mov	r1, r6
 8009d7c:	4628      	mov	r0, r5
 8009d7e:	47b8      	blx	r7
 8009d80:	3001      	adds	r0, #1
 8009d82:	f43f ae74 	beq.w	8009a6e <_printf_float+0xc2>
 8009d86:	ee18 3a10 	vmov	r3, s16
 8009d8a:	4652      	mov	r2, sl
 8009d8c:	4631      	mov	r1, r6
 8009d8e:	4628      	mov	r0, r5
 8009d90:	47b8      	blx	r7
 8009d92:	3001      	adds	r0, #1
 8009d94:	f43f ae6b 	beq.w	8009a6e <_printf_float+0xc2>
 8009d98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	2300      	movs	r3, #0
 8009da0:	f7f6 feb2 	bl	8000b08 <__aeabi_dcmpeq>
 8009da4:	b9d8      	cbnz	r0, 8009dde <_printf_float+0x432>
 8009da6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009da8:	f108 0201 	add.w	r2, r8, #1
 8009dac:	3b01      	subs	r3, #1
 8009dae:	4631      	mov	r1, r6
 8009db0:	4628      	mov	r0, r5
 8009db2:	47b8      	blx	r7
 8009db4:	3001      	adds	r0, #1
 8009db6:	d10e      	bne.n	8009dd6 <_printf_float+0x42a>
 8009db8:	e659      	b.n	8009a6e <_printf_float+0xc2>
 8009dba:	2301      	movs	r3, #1
 8009dbc:	4652      	mov	r2, sl
 8009dbe:	4631      	mov	r1, r6
 8009dc0:	4628      	mov	r0, r5
 8009dc2:	47b8      	blx	r7
 8009dc4:	3001      	adds	r0, #1
 8009dc6:	f43f ae52 	beq.w	8009a6e <_printf_float+0xc2>
 8009dca:	f108 0801 	add.w	r8, r8, #1
 8009dce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009dd0:	3b01      	subs	r3, #1
 8009dd2:	4543      	cmp	r3, r8
 8009dd4:	dcf1      	bgt.n	8009dba <_printf_float+0x40e>
 8009dd6:	464b      	mov	r3, r9
 8009dd8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009ddc:	e6dc      	b.n	8009b98 <_printf_float+0x1ec>
 8009dde:	f04f 0800 	mov.w	r8, #0
 8009de2:	f104 0a1a 	add.w	sl, r4, #26
 8009de6:	e7f2      	b.n	8009dce <_printf_float+0x422>
 8009de8:	2301      	movs	r3, #1
 8009dea:	4642      	mov	r2, r8
 8009dec:	e7df      	b.n	8009dae <_printf_float+0x402>
 8009dee:	2301      	movs	r3, #1
 8009df0:	464a      	mov	r2, r9
 8009df2:	4631      	mov	r1, r6
 8009df4:	4628      	mov	r0, r5
 8009df6:	47b8      	blx	r7
 8009df8:	3001      	adds	r0, #1
 8009dfa:	f43f ae38 	beq.w	8009a6e <_printf_float+0xc2>
 8009dfe:	f108 0801 	add.w	r8, r8, #1
 8009e02:	68e3      	ldr	r3, [r4, #12]
 8009e04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009e06:	1a5b      	subs	r3, r3, r1
 8009e08:	4543      	cmp	r3, r8
 8009e0a:	dcf0      	bgt.n	8009dee <_printf_float+0x442>
 8009e0c:	e6fa      	b.n	8009c04 <_printf_float+0x258>
 8009e0e:	f04f 0800 	mov.w	r8, #0
 8009e12:	f104 0919 	add.w	r9, r4, #25
 8009e16:	e7f4      	b.n	8009e02 <_printf_float+0x456>

08009e18 <_printf_common>:
 8009e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e1c:	4616      	mov	r6, r2
 8009e1e:	4699      	mov	r9, r3
 8009e20:	688a      	ldr	r2, [r1, #8]
 8009e22:	690b      	ldr	r3, [r1, #16]
 8009e24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009e28:	4293      	cmp	r3, r2
 8009e2a:	bfb8      	it	lt
 8009e2c:	4613      	movlt	r3, r2
 8009e2e:	6033      	str	r3, [r6, #0]
 8009e30:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009e34:	4607      	mov	r7, r0
 8009e36:	460c      	mov	r4, r1
 8009e38:	b10a      	cbz	r2, 8009e3e <_printf_common+0x26>
 8009e3a:	3301      	adds	r3, #1
 8009e3c:	6033      	str	r3, [r6, #0]
 8009e3e:	6823      	ldr	r3, [r4, #0]
 8009e40:	0699      	lsls	r1, r3, #26
 8009e42:	bf42      	ittt	mi
 8009e44:	6833      	ldrmi	r3, [r6, #0]
 8009e46:	3302      	addmi	r3, #2
 8009e48:	6033      	strmi	r3, [r6, #0]
 8009e4a:	6825      	ldr	r5, [r4, #0]
 8009e4c:	f015 0506 	ands.w	r5, r5, #6
 8009e50:	d106      	bne.n	8009e60 <_printf_common+0x48>
 8009e52:	f104 0a19 	add.w	sl, r4, #25
 8009e56:	68e3      	ldr	r3, [r4, #12]
 8009e58:	6832      	ldr	r2, [r6, #0]
 8009e5a:	1a9b      	subs	r3, r3, r2
 8009e5c:	42ab      	cmp	r3, r5
 8009e5e:	dc26      	bgt.n	8009eae <_printf_common+0x96>
 8009e60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009e64:	1e13      	subs	r3, r2, #0
 8009e66:	6822      	ldr	r2, [r4, #0]
 8009e68:	bf18      	it	ne
 8009e6a:	2301      	movne	r3, #1
 8009e6c:	0692      	lsls	r2, r2, #26
 8009e6e:	d42b      	bmi.n	8009ec8 <_printf_common+0xb0>
 8009e70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009e74:	4649      	mov	r1, r9
 8009e76:	4638      	mov	r0, r7
 8009e78:	47c0      	blx	r8
 8009e7a:	3001      	adds	r0, #1
 8009e7c:	d01e      	beq.n	8009ebc <_printf_common+0xa4>
 8009e7e:	6823      	ldr	r3, [r4, #0]
 8009e80:	68e5      	ldr	r5, [r4, #12]
 8009e82:	6832      	ldr	r2, [r6, #0]
 8009e84:	f003 0306 	and.w	r3, r3, #6
 8009e88:	2b04      	cmp	r3, #4
 8009e8a:	bf08      	it	eq
 8009e8c:	1aad      	subeq	r5, r5, r2
 8009e8e:	68a3      	ldr	r3, [r4, #8]
 8009e90:	6922      	ldr	r2, [r4, #16]
 8009e92:	bf0c      	ite	eq
 8009e94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e98:	2500      	movne	r5, #0
 8009e9a:	4293      	cmp	r3, r2
 8009e9c:	bfc4      	itt	gt
 8009e9e:	1a9b      	subgt	r3, r3, r2
 8009ea0:	18ed      	addgt	r5, r5, r3
 8009ea2:	2600      	movs	r6, #0
 8009ea4:	341a      	adds	r4, #26
 8009ea6:	42b5      	cmp	r5, r6
 8009ea8:	d11a      	bne.n	8009ee0 <_printf_common+0xc8>
 8009eaa:	2000      	movs	r0, #0
 8009eac:	e008      	b.n	8009ec0 <_printf_common+0xa8>
 8009eae:	2301      	movs	r3, #1
 8009eb0:	4652      	mov	r2, sl
 8009eb2:	4649      	mov	r1, r9
 8009eb4:	4638      	mov	r0, r7
 8009eb6:	47c0      	blx	r8
 8009eb8:	3001      	adds	r0, #1
 8009eba:	d103      	bne.n	8009ec4 <_printf_common+0xac>
 8009ebc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ec4:	3501      	adds	r5, #1
 8009ec6:	e7c6      	b.n	8009e56 <_printf_common+0x3e>
 8009ec8:	18e1      	adds	r1, r4, r3
 8009eca:	1c5a      	adds	r2, r3, #1
 8009ecc:	2030      	movs	r0, #48	; 0x30
 8009ece:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009ed2:	4422      	add	r2, r4
 8009ed4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ed8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009edc:	3302      	adds	r3, #2
 8009ede:	e7c7      	b.n	8009e70 <_printf_common+0x58>
 8009ee0:	2301      	movs	r3, #1
 8009ee2:	4622      	mov	r2, r4
 8009ee4:	4649      	mov	r1, r9
 8009ee6:	4638      	mov	r0, r7
 8009ee8:	47c0      	blx	r8
 8009eea:	3001      	adds	r0, #1
 8009eec:	d0e6      	beq.n	8009ebc <_printf_common+0xa4>
 8009eee:	3601      	adds	r6, #1
 8009ef0:	e7d9      	b.n	8009ea6 <_printf_common+0x8e>
	...

08009ef4 <_printf_i>:
 8009ef4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ef8:	7e0f      	ldrb	r7, [r1, #24]
 8009efa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009efc:	2f78      	cmp	r7, #120	; 0x78
 8009efe:	4691      	mov	r9, r2
 8009f00:	4680      	mov	r8, r0
 8009f02:	460c      	mov	r4, r1
 8009f04:	469a      	mov	sl, r3
 8009f06:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009f0a:	d807      	bhi.n	8009f1c <_printf_i+0x28>
 8009f0c:	2f62      	cmp	r7, #98	; 0x62
 8009f0e:	d80a      	bhi.n	8009f26 <_printf_i+0x32>
 8009f10:	2f00      	cmp	r7, #0
 8009f12:	f000 80d8 	beq.w	800a0c6 <_printf_i+0x1d2>
 8009f16:	2f58      	cmp	r7, #88	; 0x58
 8009f18:	f000 80a3 	beq.w	800a062 <_printf_i+0x16e>
 8009f1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009f24:	e03a      	b.n	8009f9c <_printf_i+0xa8>
 8009f26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009f2a:	2b15      	cmp	r3, #21
 8009f2c:	d8f6      	bhi.n	8009f1c <_printf_i+0x28>
 8009f2e:	a101      	add	r1, pc, #4	; (adr r1, 8009f34 <_printf_i+0x40>)
 8009f30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f34:	08009f8d 	.word	0x08009f8d
 8009f38:	08009fa1 	.word	0x08009fa1
 8009f3c:	08009f1d 	.word	0x08009f1d
 8009f40:	08009f1d 	.word	0x08009f1d
 8009f44:	08009f1d 	.word	0x08009f1d
 8009f48:	08009f1d 	.word	0x08009f1d
 8009f4c:	08009fa1 	.word	0x08009fa1
 8009f50:	08009f1d 	.word	0x08009f1d
 8009f54:	08009f1d 	.word	0x08009f1d
 8009f58:	08009f1d 	.word	0x08009f1d
 8009f5c:	08009f1d 	.word	0x08009f1d
 8009f60:	0800a0ad 	.word	0x0800a0ad
 8009f64:	08009fd1 	.word	0x08009fd1
 8009f68:	0800a08f 	.word	0x0800a08f
 8009f6c:	08009f1d 	.word	0x08009f1d
 8009f70:	08009f1d 	.word	0x08009f1d
 8009f74:	0800a0cf 	.word	0x0800a0cf
 8009f78:	08009f1d 	.word	0x08009f1d
 8009f7c:	08009fd1 	.word	0x08009fd1
 8009f80:	08009f1d 	.word	0x08009f1d
 8009f84:	08009f1d 	.word	0x08009f1d
 8009f88:	0800a097 	.word	0x0800a097
 8009f8c:	682b      	ldr	r3, [r5, #0]
 8009f8e:	1d1a      	adds	r2, r3, #4
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	602a      	str	r2, [r5, #0]
 8009f94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	e0a3      	b.n	800a0e8 <_printf_i+0x1f4>
 8009fa0:	6820      	ldr	r0, [r4, #0]
 8009fa2:	6829      	ldr	r1, [r5, #0]
 8009fa4:	0606      	lsls	r6, r0, #24
 8009fa6:	f101 0304 	add.w	r3, r1, #4
 8009faa:	d50a      	bpl.n	8009fc2 <_printf_i+0xce>
 8009fac:	680e      	ldr	r6, [r1, #0]
 8009fae:	602b      	str	r3, [r5, #0]
 8009fb0:	2e00      	cmp	r6, #0
 8009fb2:	da03      	bge.n	8009fbc <_printf_i+0xc8>
 8009fb4:	232d      	movs	r3, #45	; 0x2d
 8009fb6:	4276      	negs	r6, r6
 8009fb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009fbc:	485e      	ldr	r0, [pc, #376]	; (800a138 <_printf_i+0x244>)
 8009fbe:	230a      	movs	r3, #10
 8009fc0:	e019      	b.n	8009ff6 <_printf_i+0x102>
 8009fc2:	680e      	ldr	r6, [r1, #0]
 8009fc4:	602b      	str	r3, [r5, #0]
 8009fc6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009fca:	bf18      	it	ne
 8009fcc:	b236      	sxthne	r6, r6
 8009fce:	e7ef      	b.n	8009fb0 <_printf_i+0xbc>
 8009fd0:	682b      	ldr	r3, [r5, #0]
 8009fd2:	6820      	ldr	r0, [r4, #0]
 8009fd4:	1d19      	adds	r1, r3, #4
 8009fd6:	6029      	str	r1, [r5, #0]
 8009fd8:	0601      	lsls	r1, r0, #24
 8009fda:	d501      	bpl.n	8009fe0 <_printf_i+0xec>
 8009fdc:	681e      	ldr	r6, [r3, #0]
 8009fde:	e002      	b.n	8009fe6 <_printf_i+0xf2>
 8009fe0:	0646      	lsls	r6, r0, #25
 8009fe2:	d5fb      	bpl.n	8009fdc <_printf_i+0xe8>
 8009fe4:	881e      	ldrh	r6, [r3, #0]
 8009fe6:	4854      	ldr	r0, [pc, #336]	; (800a138 <_printf_i+0x244>)
 8009fe8:	2f6f      	cmp	r7, #111	; 0x6f
 8009fea:	bf0c      	ite	eq
 8009fec:	2308      	moveq	r3, #8
 8009fee:	230a      	movne	r3, #10
 8009ff0:	2100      	movs	r1, #0
 8009ff2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009ff6:	6865      	ldr	r5, [r4, #4]
 8009ff8:	60a5      	str	r5, [r4, #8]
 8009ffa:	2d00      	cmp	r5, #0
 8009ffc:	bfa2      	ittt	ge
 8009ffe:	6821      	ldrge	r1, [r4, #0]
 800a000:	f021 0104 	bicge.w	r1, r1, #4
 800a004:	6021      	strge	r1, [r4, #0]
 800a006:	b90e      	cbnz	r6, 800a00c <_printf_i+0x118>
 800a008:	2d00      	cmp	r5, #0
 800a00a:	d04d      	beq.n	800a0a8 <_printf_i+0x1b4>
 800a00c:	4615      	mov	r5, r2
 800a00e:	fbb6 f1f3 	udiv	r1, r6, r3
 800a012:	fb03 6711 	mls	r7, r3, r1, r6
 800a016:	5dc7      	ldrb	r7, [r0, r7]
 800a018:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a01c:	4637      	mov	r7, r6
 800a01e:	42bb      	cmp	r3, r7
 800a020:	460e      	mov	r6, r1
 800a022:	d9f4      	bls.n	800a00e <_printf_i+0x11a>
 800a024:	2b08      	cmp	r3, #8
 800a026:	d10b      	bne.n	800a040 <_printf_i+0x14c>
 800a028:	6823      	ldr	r3, [r4, #0]
 800a02a:	07de      	lsls	r6, r3, #31
 800a02c:	d508      	bpl.n	800a040 <_printf_i+0x14c>
 800a02e:	6923      	ldr	r3, [r4, #16]
 800a030:	6861      	ldr	r1, [r4, #4]
 800a032:	4299      	cmp	r1, r3
 800a034:	bfde      	ittt	le
 800a036:	2330      	movle	r3, #48	; 0x30
 800a038:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a03c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a040:	1b52      	subs	r2, r2, r5
 800a042:	6122      	str	r2, [r4, #16]
 800a044:	f8cd a000 	str.w	sl, [sp]
 800a048:	464b      	mov	r3, r9
 800a04a:	aa03      	add	r2, sp, #12
 800a04c:	4621      	mov	r1, r4
 800a04e:	4640      	mov	r0, r8
 800a050:	f7ff fee2 	bl	8009e18 <_printf_common>
 800a054:	3001      	adds	r0, #1
 800a056:	d14c      	bne.n	800a0f2 <_printf_i+0x1fe>
 800a058:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a05c:	b004      	add	sp, #16
 800a05e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a062:	4835      	ldr	r0, [pc, #212]	; (800a138 <_printf_i+0x244>)
 800a064:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a068:	6829      	ldr	r1, [r5, #0]
 800a06a:	6823      	ldr	r3, [r4, #0]
 800a06c:	f851 6b04 	ldr.w	r6, [r1], #4
 800a070:	6029      	str	r1, [r5, #0]
 800a072:	061d      	lsls	r5, r3, #24
 800a074:	d514      	bpl.n	800a0a0 <_printf_i+0x1ac>
 800a076:	07df      	lsls	r7, r3, #31
 800a078:	bf44      	itt	mi
 800a07a:	f043 0320 	orrmi.w	r3, r3, #32
 800a07e:	6023      	strmi	r3, [r4, #0]
 800a080:	b91e      	cbnz	r6, 800a08a <_printf_i+0x196>
 800a082:	6823      	ldr	r3, [r4, #0]
 800a084:	f023 0320 	bic.w	r3, r3, #32
 800a088:	6023      	str	r3, [r4, #0]
 800a08a:	2310      	movs	r3, #16
 800a08c:	e7b0      	b.n	8009ff0 <_printf_i+0xfc>
 800a08e:	6823      	ldr	r3, [r4, #0]
 800a090:	f043 0320 	orr.w	r3, r3, #32
 800a094:	6023      	str	r3, [r4, #0]
 800a096:	2378      	movs	r3, #120	; 0x78
 800a098:	4828      	ldr	r0, [pc, #160]	; (800a13c <_printf_i+0x248>)
 800a09a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a09e:	e7e3      	b.n	800a068 <_printf_i+0x174>
 800a0a0:	0659      	lsls	r1, r3, #25
 800a0a2:	bf48      	it	mi
 800a0a4:	b2b6      	uxthmi	r6, r6
 800a0a6:	e7e6      	b.n	800a076 <_printf_i+0x182>
 800a0a8:	4615      	mov	r5, r2
 800a0aa:	e7bb      	b.n	800a024 <_printf_i+0x130>
 800a0ac:	682b      	ldr	r3, [r5, #0]
 800a0ae:	6826      	ldr	r6, [r4, #0]
 800a0b0:	6961      	ldr	r1, [r4, #20]
 800a0b2:	1d18      	adds	r0, r3, #4
 800a0b4:	6028      	str	r0, [r5, #0]
 800a0b6:	0635      	lsls	r5, r6, #24
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	d501      	bpl.n	800a0c0 <_printf_i+0x1cc>
 800a0bc:	6019      	str	r1, [r3, #0]
 800a0be:	e002      	b.n	800a0c6 <_printf_i+0x1d2>
 800a0c0:	0670      	lsls	r0, r6, #25
 800a0c2:	d5fb      	bpl.n	800a0bc <_printf_i+0x1c8>
 800a0c4:	8019      	strh	r1, [r3, #0]
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	6123      	str	r3, [r4, #16]
 800a0ca:	4615      	mov	r5, r2
 800a0cc:	e7ba      	b.n	800a044 <_printf_i+0x150>
 800a0ce:	682b      	ldr	r3, [r5, #0]
 800a0d0:	1d1a      	adds	r2, r3, #4
 800a0d2:	602a      	str	r2, [r5, #0]
 800a0d4:	681d      	ldr	r5, [r3, #0]
 800a0d6:	6862      	ldr	r2, [r4, #4]
 800a0d8:	2100      	movs	r1, #0
 800a0da:	4628      	mov	r0, r5
 800a0dc:	f7f6 f8a0 	bl	8000220 <memchr>
 800a0e0:	b108      	cbz	r0, 800a0e6 <_printf_i+0x1f2>
 800a0e2:	1b40      	subs	r0, r0, r5
 800a0e4:	6060      	str	r0, [r4, #4]
 800a0e6:	6863      	ldr	r3, [r4, #4]
 800a0e8:	6123      	str	r3, [r4, #16]
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a0f0:	e7a8      	b.n	800a044 <_printf_i+0x150>
 800a0f2:	6923      	ldr	r3, [r4, #16]
 800a0f4:	462a      	mov	r2, r5
 800a0f6:	4649      	mov	r1, r9
 800a0f8:	4640      	mov	r0, r8
 800a0fa:	47d0      	blx	sl
 800a0fc:	3001      	adds	r0, #1
 800a0fe:	d0ab      	beq.n	800a058 <_printf_i+0x164>
 800a100:	6823      	ldr	r3, [r4, #0]
 800a102:	079b      	lsls	r3, r3, #30
 800a104:	d413      	bmi.n	800a12e <_printf_i+0x23a>
 800a106:	68e0      	ldr	r0, [r4, #12]
 800a108:	9b03      	ldr	r3, [sp, #12]
 800a10a:	4298      	cmp	r0, r3
 800a10c:	bfb8      	it	lt
 800a10e:	4618      	movlt	r0, r3
 800a110:	e7a4      	b.n	800a05c <_printf_i+0x168>
 800a112:	2301      	movs	r3, #1
 800a114:	4632      	mov	r2, r6
 800a116:	4649      	mov	r1, r9
 800a118:	4640      	mov	r0, r8
 800a11a:	47d0      	blx	sl
 800a11c:	3001      	adds	r0, #1
 800a11e:	d09b      	beq.n	800a058 <_printf_i+0x164>
 800a120:	3501      	adds	r5, #1
 800a122:	68e3      	ldr	r3, [r4, #12]
 800a124:	9903      	ldr	r1, [sp, #12]
 800a126:	1a5b      	subs	r3, r3, r1
 800a128:	42ab      	cmp	r3, r5
 800a12a:	dcf2      	bgt.n	800a112 <_printf_i+0x21e>
 800a12c:	e7eb      	b.n	800a106 <_printf_i+0x212>
 800a12e:	2500      	movs	r5, #0
 800a130:	f104 0619 	add.w	r6, r4, #25
 800a134:	e7f5      	b.n	800a122 <_printf_i+0x22e>
 800a136:	bf00      	nop
 800a138:	0800c77a 	.word	0x0800c77a
 800a13c:	0800c78b 	.word	0x0800c78b

0800a140 <_sbrk_r>:
 800a140:	b538      	push	{r3, r4, r5, lr}
 800a142:	4d06      	ldr	r5, [pc, #24]	; (800a15c <_sbrk_r+0x1c>)
 800a144:	2300      	movs	r3, #0
 800a146:	4604      	mov	r4, r0
 800a148:	4608      	mov	r0, r1
 800a14a:	602b      	str	r3, [r5, #0]
 800a14c:	f7fa feac 	bl	8004ea8 <_sbrk>
 800a150:	1c43      	adds	r3, r0, #1
 800a152:	d102      	bne.n	800a15a <_sbrk_r+0x1a>
 800a154:	682b      	ldr	r3, [r5, #0]
 800a156:	b103      	cbz	r3, 800a15a <_sbrk_r+0x1a>
 800a158:	6023      	str	r3, [r4, #0]
 800a15a:	bd38      	pop	{r3, r4, r5, pc}
 800a15c:	20002b00 	.word	0x20002b00

0800a160 <siprintf>:
 800a160:	b40e      	push	{r1, r2, r3}
 800a162:	b500      	push	{lr}
 800a164:	b09c      	sub	sp, #112	; 0x70
 800a166:	ab1d      	add	r3, sp, #116	; 0x74
 800a168:	9002      	str	r0, [sp, #8]
 800a16a:	9006      	str	r0, [sp, #24]
 800a16c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a170:	4809      	ldr	r0, [pc, #36]	; (800a198 <siprintf+0x38>)
 800a172:	9107      	str	r1, [sp, #28]
 800a174:	9104      	str	r1, [sp, #16]
 800a176:	4909      	ldr	r1, [pc, #36]	; (800a19c <siprintf+0x3c>)
 800a178:	f853 2b04 	ldr.w	r2, [r3], #4
 800a17c:	9105      	str	r1, [sp, #20]
 800a17e:	6800      	ldr	r0, [r0, #0]
 800a180:	9301      	str	r3, [sp, #4]
 800a182:	a902      	add	r1, sp, #8
 800a184:	f001 faae 	bl	800b6e4 <_svfiprintf_r>
 800a188:	9b02      	ldr	r3, [sp, #8]
 800a18a:	2200      	movs	r2, #0
 800a18c:	701a      	strb	r2, [r3, #0]
 800a18e:	b01c      	add	sp, #112	; 0x70
 800a190:	f85d eb04 	ldr.w	lr, [sp], #4
 800a194:	b003      	add	sp, #12
 800a196:	4770      	bx	lr
 800a198:	200023e4 	.word	0x200023e4
 800a19c:	ffff0208 	.word	0xffff0208

0800a1a0 <strncat>:
 800a1a0:	b530      	push	{r4, r5, lr}
 800a1a2:	4604      	mov	r4, r0
 800a1a4:	7825      	ldrb	r5, [r4, #0]
 800a1a6:	4623      	mov	r3, r4
 800a1a8:	3401      	adds	r4, #1
 800a1aa:	2d00      	cmp	r5, #0
 800a1ac:	d1fa      	bne.n	800a1a4 <strncat+0x4>
 800a1ae:	3a01      	subs	r2, #1
 800a1b0:	d304      	bcc.n	800a1bc <strncat+0x1c>
 800a1b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1b6:	f803 4b01 	strb.w	r4, [r3], #1
 800a1ba:	b904      	cbnz	r4, 800a1be <strncat+0x1e>
 800a1bc:	bd30      	pop	{r4, r5, pc}
 800a1be:	2a00      	cmp	r2, #0
 800a1c0:	d1f5      	bne.n	800a1ae <strncat+0xe>
 800a1c2:	701a      	strb	r2, [r3, #0]
 800a1c4:	e7f3      	b.n	800a1ae <strncat+0xe>

0800a1c6 <quorem>:
 800a1c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1ca:	6903      	ldr	r3, [r0, #16]
 800a1cc:	690c      	ldr	r4, [r1, #16]
 800a1ce:	42a3      	cmp	r3, r4
 800a1d0:	4607      	mov	r7, r0
 800a1d2:	f2c0 8081 	blt.w	800a2d8 <quorem+0x112>
 800a1d6:	3c01      	subs	r4, #1
 800a1d8:	f101 0814 	add.w	r8, r1, #20
 800a1dc:	f100 0514 	add.w	r5, r0, #20
 800a1e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a1e4:	9301      	str	r3, [sp, #4]
 800a1e6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a1ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a1ee:	3301      	adds	r3, #1
 800a1f0:	429a      	cmp	r2, r3
 800a1f2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a1f6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a1fa:	fbb2 f6f3 	udiv	r6, r2, r3
 800a1fe:	d331      	bcc.n	800a264 <quorem+0x9e>
 800a200:	f04f 0e00 	mov.w	lr, #0
 800a204:	4640      	mov	r0, r8
 800a206:	46ac      	mov	ip, r5
 800a208:	46f2      	mov	sl, lr
 800a20a:	f850 2b04 	ldr.w	r2, [r0], #4
 800a20e:	b293      	uxth	r3, r2
 800a210:	fb06 e303 	mla	r3, r6, r3, lr
 800a214:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a218:	b29b      	uxth	r3, r3
 800a21a:	ebaa 0303 	sub.w	r3, sl, r3
 800a21e:	f8dc a000 	ldr.w	sl, [ip]
 800a222:	0c12      	lsrs	r2, r2, #16
 800a224:	fa13 f38a 	uxtah	r3, r3, sl
 800a228:	fb06 e202 	mla	r2, r6, r2, lr
 800a22c:	9300      	str	r3, [sp, #0]
 800a22e:	9b00      	ldr	r3, [sp, #0]
 800a230:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a234:	b292      	uxth	r2, r2
 800a236:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a23a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a23e:	f8bd 3000 	ldrh.w	r3, [sp]
 800a242:	4581      	cmp	r9, r0
 800a244:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a248:	f84c 3b04 	str.w	r3, [ip], #4
 800a24c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a250:	d2db      	bcs.n	800a20a <quorem+0x44>
 800a252:	f855 300b 	ldr.w	r3, [r5, fp]
 800a256:	b92b      	cbnz	r3, 800a264 <quorem+0x9e>
 800a258:	9b01      	ldr	r3, [sp, #4]
 800a25a:	3b04      	subs	r3, #4
 800a25c:	429d      	cmp	r5, r3
 800a25e:	461a      	mov	r2, r3
 800a260:	d32e      	bcc.n	800a2c0 <quorem+0xfa>
 800a262:	613c      	str	r4, [r7, #16]
 800a264:	4638      	mov	r0, r7
 800a266:	f001 f8c9 	bl	800b3fc <__mcmp>
 800a26a:	2800      	cmp	r0, #0
 800a26c:	db24      	blt.n	800a2b8 <quorem+0xf2>
 800a26e:	3601      	adds	r6, #1
 800a270:	4628      	mov	r0, r5
 800a272:	f04f 0c00 	mov.w	ip, #0
 800a276:	f858 2b04 	ldr.w	r2, [r8], #4
 800a27a:	f8d0 e000 	ldr.w	lr, [r0]
 800a27e:	b293      	uxth	r3, r2
 800a280:	ebac 0303 	sub.w	r3, ip, r3
 800a284:	0c12      	lsrs	r2, r2, #16
 800a286:	fa13 f38e 	uxtah	r3, r3, lr
 800a28a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a28e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a292:	b29b      	uxth	r3, r3
 800a294:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a298:	45c1      	cmp	r9, r8
 800a29a:	f840 3b04 	str.w	r3, [r0], #4
 800a29e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a2a2:	d2e8      	bcs.n	800a276 <quorem+0xb0>
 800a2a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a2a8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a2ac:	b922      	cbnz	r2, 800a2b8 <quorem+0xf2>
 800a2ae:	3b04      	subs	r3, #4
 800a2b0:	429d      	cmp	r5, r3
 800a2b2:	461a      	mov	r2, r3
 800a2b4:	d30a      	bcc.n	800a2cc <quorem+0x106>
 800a2b6:	613c      	str	r4, [r7, #16]
 800a2b8:	4630      	mov	r0, r6
 800a2ba:	b003      	add	sp, #12
 800a2bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2c0:	6812      	ldr	r2, [r2, #0]
 800a2c2:	3b04      	subs	r3, #4
 800a2c4:	2a00      	cmp	r2, #0
 800a2c6:	d1cc      	bne.n	800a262 <quorem+0x9c>
 800a2c8:	3c01      	subs	r4, #1
 800a2ca:	e7c7      	b.n	800a25c <quorem+0x96>
 800a2cc:	6812      	ldr	r2, [r2, #0]
 800a2ce:	3b04      	subs	r3, #4
 800a2d0:	2a00      	cmp	r2, #0
 800a2d2:	d1f0      	bne.n	800a2b6 <quorem+0xf0>
 800a2d4:	3c01      	subs	r4, #1
 800a2d6:	e7eb      	b.n	800a2b0 <quorem+0xea>
 800a2d8:	2000      	movs	r0, #0
 800a2da:	e7ee      	b.n	800a2ba <quorem+0xf4>
 800a2dc:	0000      	movs	r0, r0
	...

0800a2e0 <_dtoa_r>:
 800a2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2e4:	ed2d 8b04 	vpush	{d8-d9}
 800a2e8:	ec57 6b10 	vmov	r6, r7, d0
 800a2ec:	b093      	sub	sp, #76	; 0x4c
 800a2ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a2f0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a2f4:	9106      	str	r1, [sp, #24]
 800a2f6:	ee10 aa10 	vmov	sl, s0
 800a2fa:	4604      	mov	r4, r0
 800a2fc:	9209      	str	r2, [sp, #36]	; 0x24
 800a2fe:	930c      	str	r3, [sp, #48]	; 0x30
 800a300:	46bb      	mov	fp, r7
 800a302:	b975      	cbnz	r5, 800a322 <_dtoa_r+0x42>
 800a304:	2010      	movs	r0, #16
 800a306:	f7ff f9b9 	bl	800967c <malloc>
 800a30a:	4602      	mov	r2, r0
 800a30c:	6260      	str	r0, [r4, #36]	; 0x24
 800a30e:	b920      	cbnz	r0, 800a31a <_dtoa_r+0x3a>
 800a310:	4ba7      	ldr	r3, [pc, #668]	; (800a5b0 <_dtoa_r+0x2d0>)
 800a312:	21ea      	movs	r1, #234	; 0xea
 800a314:	48a7      	ldr	r0, [pc, #668]	; (800a5b4 <_dtoa_r+0x2d4>)
 800a316:	f001 fae5 	bl	800b8e4 <__assert_func>
 800a31a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a31e:	6005      	str	r5, [r0, #0]
 800a320:	60c5      	str	r5, [r0, #12]
 800a322:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a324:	6819      	ldr	r1, [r3, #0]
 800a326:	b151      	cbz	r1, 800a33e <_dtoa_r+0x5e>
 800a328:	685a      	ldr	r2, [r3, #4]
 800a32a:	604a      	str	r2, [r1, #4]
 800a32c:	2301      	movs	r3, #1
 800a32e:	4093      	lsls	r3, r2
 800a330:	608b      	str	r3, [r1, #8]
 800a332:	4620      	mov	r0, r4
 800a334:	f000 fe20 	bl	800af78 <_Bfree>
 800a338:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a33a:	2200      	movs	r2, #0
 800a33c:	601a      	str	r2, [r3, #0]
 800a33e:	1e3b      	subs	r3, r7, #0
 800a340:	bfaa      	itet	ge
 800a342:	2300      	movge	r3, #0
 800a344:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a348:	f8c8 3000 	strge.w	r3, [r8]
 800a34c:	4b9a      	ldr	r3, [pc, #616]	; (800a5b8 <_dtoa_r+0x2d8>)
 800a34e:	bfbc      	itt	lt
 800a350:	2201      	movlt	r2, #1
 800a352:	f8c8 2000 	strlt.w	r2, [r8]
 800a356:	ea33 030b 	bics.w	r3, r3, fp
 800a35a:	d11b      	bne.n	800a394 <_dtoa_r+0xb4>
 800a35c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a35e:	f242 730f 	movw	r3, #9999	; 0x270f
 800a362:	6013      	str	r3, [r2, #0]
 800a364:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a368:	4333      	orrs	r3, r6
 800a36a:	f000 8592 	beq.w	800ae92 <_dtoa_r+0xbb2>
 800a36e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a370:	b963      	cbnz	r3, 800a38c <_dtoa_r+0xac>
 800a372:	4b92      	ldr	r3, [pc, #584]	; (800a5bc <_dtoa_r+0x2dc>)
 800a374:	e022      	b.n	800a3bc <_dtoa_r+0xdc>
 800a376:	4b92      	ldr	r3, [pc, #584]	; (800a5c0 <_dtoa_r+0x2e0>)
 800a378:	9301      	str	r3, [sp, #4]
 800a37a:	3308      	adds	r3, #8
 800a37c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a37e:	6013      	str	r3, [r2, #0]
 800a380:	9801      	ldr	r0, [sp, #4]
 800a382:	b013      	add	sp, #76	; 0x4c
 800a384:	ecbd 8b04 	vpop	{d8-d9}
 800a388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a38c:	4b8b      	ldr	r3, [pc, #556]	; (800a5bc <_dtoa_r+0x2dc>)
 800a38e:	9301      	str	r3, [sp, #4]
 800a390:	3303      	adds	r3, #3
 800a392:	e7f3      	b.n	800a37c <_dtoa_r+0x9c>
 800a394:	2200      	movs	r2, #0
 800a396:	2300      	movs	r3, #0
 800a398:	4650      	mov	r0, sl
 800a39a:	4659      	mov	r1, fp
 800a39c:	f7f6 fbb4 	bl	8000b08 <__aeabi_dcmpeq>
 800a3a0:	ec4b ab19 	vmov	d9, sl, fp
 800a3a4:	4680      	mov	r8, r0
 800a3a6:	b158      	cbz	r0, 800a3c0 <_dtoa_r+0xe0>
 800a3a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	6013      	str	r3, [r2, #0]
 800a3ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	f000 856b 	beq.w	800ae8c <_dtoa_r+0xbac>
 800a3b6:	4883      	ldr	r0, [pc, #524]	; (800a5c4 <_dtoa_r+0x2e4>)
 800a3b8:	6018      	str	r0, [r3, #0]
 800a3ba:	1e43      	subs	r3, r0, #1
 800a3bc:	9301      	str	r3, [sp, #4]
 800a3be:	e7df      	b.n	800a380 <_dtoa_r+0xa0>
 800a3c0:	ec4b ab10 	vmov	d0, sl, fp
 800a3c4:	aa10      	add	r2, sp, #64	; 0x40
 800a3c6:	a911      	add	r1, sp, #68	; 0x44
 800a3c8:	4620      	mov	r0, r4
 800a3ca:	f001 f8bd 	bl	800b548 <__d2b>
 800a3ce:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a3d2:	ee08 0a10 	vmov	s16, r0
 800a3d6:	2d00      	cmp	r5, #0
 800a3d8:	f000 8084 	beq.w	800a4e4 <_dtoa_r+0x204>
 800a3dc:	ee19 3a90 	vmov	r3, s19
 800a3e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a3e4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a3e8:	4656      	mov	r6, sl
 800a3ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a3ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a3f2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a3f6:	4b74      	ldr	r3, [pc, #464]	; (800a5c8 <_dtoa_r+0x2e8>)
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	4630      	mov	r0, r6
 800a3fc:	4639      	mov	r1, r7
 800a3fe:	f7f5 ff63 	bl	80002c8 <__aeabi_dsub>
 800a402:	a365      	add	r3, pc, #404	; (adr r3, 800a598 <_dtoa_r+0x2b8>)
 800a404:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a408:	f7f6 f916 	bl	8000638 <__aeabi_dmul>
 800a40c:	a364      	add	r3, pc, #400	; (adr r3, 800a5a0 <_dtoa_r+0x2c0>)
 800a40e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a412:	f7f5 ff5b 	bl	80002cc <__adddf3>
 800a416:	4606      	mov	r6, r0
 800a418:	4628      	mov	r0, r5
 800a41a:	460f      	mov	r7, r1
 800a41c:	f7f6 f8a2 	bl	8000564 <__aeabi_i2d>
 800a420:	a361      	add	r3, pc, #388	; (adr r3, 800a5a8 <_dtoa_r+0x2c8>)
 800a422:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a426:	f7f6 f907 	bl	8000638 <__aeabi_dmul>
 800a42a:	4602      	mov	r2, r0
 800a42c:	460b      	mov	r3, r1
 800a42e:	4630      	mov	r0, r6
 800a430:	4639      	mov	r1, r7
 800a432:	f7f5 ff4b 	bl	80002cc <__adddf3>
 800a436:	4606      	mov	r6, r0
 800a438:	460f      	mov	r7, r1
 800a43a:	f7f6 fbad 	bl	8000b98 <__aeabi_d2iz>
 800a43e:	2200      	movs	r2, #0
 800a440:	9000      	str	r0, [sp, #0]
 800a442:	2300      	movs	r3, #0
 800a444:	4630      	mov	r0, r6
 800a446:	4639      	mov	r1, r7
 800a448:	f7f6 fb68 	bl	8000b1c <__aeabi_dcmplt>
 800a44c:	b150      	cbz	r0, 800a464 <_dtoa_r+0x184>
 800a44e:	9800      	ldr	r0, [sp, #0]
 800a450:	f7f6 f888 	bl	8000564 <__aeabi_i2d>
 800a454:	4632      	mov	r2, r6
 800a456:	463b      	mov	r3, r7
 800a458:	f7f6 fb56 	bl	8000b08 <__aeabi_dcmpeq>
 800a45c:	b910      	cbnz	r0, 800a464 <_dtoa_r+0x184>
 800a45e:	9b00      	ldr	r3, [sp, #0]
 800a460:	3b01      	subs	r3, #1
 800a462:	9300      	str	r3, [sp, #0]
 800a464:	9b00      	ldr	r3, [sp, #0]
 800a466:	2b16      	cmp	r3, #22
 800a468:	d85a      	bhi.n	800a520 <_dtoa_r+0x240>
 800a46a:	9a00      	ldr	r2, [sp, #0]
 800a46c:	4b57      	ldr	r3, [pc, #348]	; (800a5cc <_dtoa_r+0x2ec>)
 800a46e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a472:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a476:	ec51 0b19 	vmov	r0, r1, d9
 800a47a:	f7f6 fb4f 	bl	8000b1c <__aeabi_dcmplt>
 800a47e:	2800      	cmp	r0, #0
 800a480:	d050      	beq.n	800a524 <_dtoa_r+0x244>
 800a482:	9b00      	ldr	r3, [sp, #0]
 800a484:	3b01      	subs	r3, #1
 800a486:	9300      	str	r3, [sp, #0]
 800a488:	2300      	movs	r3, #0
 800a48a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a48c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a48e:	1b5d      	subs	r5, r3, r5
 800a490:	1e6b      	subs	r3, r5, #1
 800a492:	9305      	str	r3, [sp, #20]
 800a494:	bf45      	ittet	mi
 800a496:	f1c5 0301 	rsbmi	r3, r5, #1
 800a49a:	9304      	strmi	r3, [sp, #16]
 800a49c:	2300      	movpl	r3, #0
 800a49e:	2300      	movmi	r3, #0
 800a4a0:	bf4c      	ite	mi
 800a4a2:	9305      	strmi	r3, [sp, #20]
 800a4a4:	9304      	strpl	r3, [sp, #16]
 800a4a6:	9b00      	ldr	r3, [sp, #0]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	db3d      	blt.n	800a528 <_dtoa_r+0x248>
 800a4ac:	9b05      	ldr	r3, [sp, #20]
 800a4ae:	9a00      	ldr	r2, [sp, #0]
 800a4b0:	920a      	str	r2, [sp, #40]	; 0x28
 800a4b2:	4413      	add	r3, r2
 800a4b4:	9305      	str	r3, [sp, #20]
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	9307      	str	r3, [sp, #28]
 800a4ba:	9b06      	ldr	r3, [sp, #24]
 800a4bc:	2b09      	cmp	r3, #9
 800a4be:	f200 8089 	bhi.w	800a5d4 <_dtoa_r+0x2f4>
 800a4c2:	2b05      	cmp	r3, #5
 800a4c4:	bfc4      	itt	gt
 800a4c6:	3b04      	subgt	r3, #4
 800a4c8:	9306      	strgt	r3, [sp, #24]
 800a4ca:	9b06      	ldr	r3, [sp, #24]
 800a4cc:	f1a3 0302 	sub.w	r3, r3, #2
 800a4d0:	bfcc      	ite	gt
 800a4d2:	2500      	movgt	r5, #0
 800a4d4:	2501      	movle	r5, #1
 800a4d6:	2b03      	cmp	r3, #3
 800a4d8:	f200 8087 	bhi.w	800a5ea <_dtoa_r+0x30a>
 800a4dc:	e8df f003 	tbb	[pc, r3]
 800a4e0:	59383a2d 	.word	0x59383a2d
 800a4e4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a4e8:	441d      	add	r5, r3
 800a4ea:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a4ee:	2b20      	cmp	r3, #32
 800a4f0:	bfc1      	itttt	gt
 800a4f2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a4f6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a4fa:	fa0b f303 	lslgt.w	r3, fp, r3
 800a4fe:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a502:	bfda      	itte	le
 800a504:	f1c3 0320 	rsble	r3, r3, #32
 800a508:	fa06 f003 	lslle.w	r0, r6, r3
 800a50c:	4318      	orrgt	r0, r3
 800a50e:	f7f6 f819 	bl	8000544 <__aeabi_ui2d>
 800a512:	2301      	movs	r3, #1
 800a514:	4606      	mov	r6, r0
 800a516:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a51a:	3d01      	subs	r5, #1
 800a51c:	930e      	str	r3, [sp, #56]	; 0x38
 800a51e:	e76a      	b.n	800a3f6 <_dtoa_r+0x116>
 800a520:	2301      	movs	r3, #1
 800a522:	e7b2      	b.n	800a48a <_dtoa_r+0x1aa>
 800a524:	900b      	str	r0, [sp, #44]	; 0x2c
 800a526:	e7b1      	b.n	800a48c <_dtoa_r+0x1ac>
 800a528:	9b04      	ldr	r3, [sp, #16]
 800a52a:	9a00      	ldr	r2, [sp, #0]
 800a52c:	1a9b      	subs	r3, r3, r2
 800a52e:	9304      	str	r3, [sp, #16]
 800a530:	4253      	negs	r3, r2
 800a532:	9307      	str	r3, [sp, #28]
 800a534:	2300      	movs	r3, #0
 800a536:	930a      	str	r3, [sp, #40]	; 0x28
 800a538:	e7bf      	b.n	800a4ba <_dtoa_r+0x1da>
 800a53a:	2300      	movs	r3, #0
 800a53c:	9308      	str	r3, [sp, #32]
 800a53e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a540:	2b00      	cmp	r3, #0
 800a542:	dc55      	bgt.n	800a5f0 <_dtoa_r+0x310>
 800a544:	2301      	movs	r3, #1
 800a546:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a54a:	461a      	mov	r2, r3
 800a54c:	9209      	str	r2, [sp, #36]	; 0x24
 800a54e:	e00c      	b.n	800a56a <_dtoa_r+0x28a>
 800a550:	2301      	movs	r3, #1
 800a552:	e7f3      	b.n	800a53c <_dtoa_r+0x25c>
 800a554:	2300      	movs	r3, #0
 800a556:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a558:	9308      	str	r3, [sp, #32]
 800a55a:	9b00      	ldr	r3, [sp, #0]
 800a55c:	4413      	add	r3, r2
 800a55e:	9302      	str	r3, [sp, #8]
 800a560:	3301      	adds	r3, #1
 800a562:	2b01      	cmp	r3, #1
 800a564:	9303      	str	r3, [sp, #12]
 800a566:	bfb8      	it	lt
 800a568:	2301      	movlt	r3, #1
 800a56a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a56c:	2200      	movs	r2, #0
 800a56e:	6042      	str	r2, [r0, #4]
 800a570:	2204      	movs	r2, #4
 800a572:	f102 0614 	add.w	r6, r2, #20
 800a576:	429e      	cmp	r6, r3
 800a578:	6841      	ldr	r1, [r0, #4]
 800a57a:	d93d      	bls.n	800a5f8 <_dtoa_r+0x318>
 800a57c:	4620      	mov	r0, r4
 800a57e:	f000 fcbb 	bl	800aef8 <_Balloc>
 800a582:	9001      	str	r0, [sp, #4]
 800a584:	2800      	cmp	r0, #0
 800a586:	d13b      	bne.n	800a600 <_dtoa_r+0x320>
 800a588:	4b11      	ldr	r3, [pc, #68]	; (800a5d0 <_dtoa_r+0x2f0>)
 800a58a:	4602      	mov	r2, r0
 800a58c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a590:	e6c0      	b.n	800a314 <_dtoa_r+0x34>
 800a592:	2301      	movs	r3, #1
 800a594:	e7df      	b.n	800a556 <_dtoa_r+0x276>
 800a596:	bf00      	nop
 800a598:	636f4361 	.word	0x636f4361
 800a59c:	3fd287a7 	.word	0x3fd287a7
 800a5a0:	8b60c8b3 	.word	0x8b60c8b3
 800a5a4:	3fc68a28 	.word	0x3fc68a28
 800a5a8:	509f79fb 	.word	0x509f79fb
 800a5ac:	3fd34413 	.word	0x3fd34413
 800a5b0:	0800c7a9 	.word	0x0800c7a9
 800a5b4:	0800c7c0 	.word	0x0800c7c0
 800a5b8:	7ff00000 	.word	0x7ff00000
 800a5bc:	0800c7a5 	.word	0x0800c7a5
 800a5c0:	0800c79c 	.word	0x0800c79c
 800a5c4:	0800c779 	.word	0x0800c779
 800a5c8:	3ff80000 	.word	0x3ff80000
 800a5cc:	0800c8b0 	.word	0x0800c8b0
 800a5d0:	0800c81b 	.word	0x0800c81b
 800a5d4:	2501      	movs	r5, #1
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	9306      	str	r3, [sp, #24]
 800a5da:	9508      	str	r5, [sp, #32]
 800a5dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a5e0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	2312      	movs	r3, #18
 800a5e8:	e7b0      	b.n	800a54c <_dtoa_r+0x26c>
 800a5ea:	2301      	movs	r3, #1
 800a5ec:	9308      	str	r3, [sp, #32]
 800a5ee:	e7f5      	b.n	800a5dc <_dtoa_r+0x2fc>
 800a5f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5f2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a5f6:	e7b8      	b.n	800a56a <_dtoa_r+0x28a>
 800a5f8:	3101      	adds	r1, #1
 800a5fa:	6041      	str	r1, [r0, #4]
 800a5fc:	0052      	lsls	r2, r2, #1
 800a5fe:	e7b8      	b.n	800a572 <_dtoa_r+0x292>
 800a600:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a602:	9a01      	ldr	r2, [sp, #4]
 800a604:	601a      	str	r2, [r3, #0]
 800a606:	9b03      	ldr	r3, [sp, #12]
 800a608:	2b0e      	cmp	r3, #14
 800a60a:	f200 809d 	bhi.w	800a748 <_dtoa_r+0x468>
 800a60e:	2d00      	cmp	r5, #0
 800a610:	f000 809a 	beq.w	800a748 <_dtoa_r+0x468>
 800a614:	9b00      	ldr	r3, [sp, #0]
 800a616:	2b00      	cmp	r3, #0
 800a618:	dd32      	ble.n	800a680 <_dtoa_r+0x3a0>
 800a61a:	4ab7      	ldr	r2, [pc, #732]	; (800a8f8 <_dtoa_r+0x618>)
 800a61c:	f003 030f 	and.w	r3, r3, #15
 800a620:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a624:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a628:	9b00      	ldr	r3, [sp, #0]
 800a62a:	05d8      	lsls	r0, r3, #23
 800a62c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a630:	d516      	bpl.n	800a660 <_dtoa_r+0x380>
 800a632:	4bb2      	ldr	r3, [pc, #712]	; (800a8fc <_dtoa_r+0x61c>)
 800a634:	ec51 0b19 	vmov	r0, r1, d9
 800a638:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a63c:	f7f6 f926 	bl	800088c <__aeabi_ddiv>
 800a640:	f007 070f 	and.w	r7, r7, #15
 800a644:	4682      	mov	sl, r0
 800a646:	468b      	mov	fp, r1
 800a648:	2503      	movs	r5, #3
 800a64a:	4eac      	ldr	r6, [pc, #688]	; (800a8fc <_dtoa_r+0x61c>)
 800a64c:	b957      	cbnz	r7, 800a664 <_dtoa_r+0x384>
 800a64e:	4642      	mov	r2, r8
 800a650:	464b      	mov	r3, r9
 800a652:	4650      	mov	r0, sl
 800a654:	4659      	mov	r1, fp
 800a656:	f7f6 f919 	bl	800088c <__aeabi_ddiv>
 800a65a:	4682      	mov	sl, r0
 800a65c:	468b      	mov	fp, r1
 800a65e:	e028      	b.n	800a6b2 <_dtoa_r+0x3d2>
 800a660:	2502      	movs	r5, #2
 800a662:	e7f2      	b.n	800a64a <_dtoa_r+0x36a>
 800a664:	07f9      	lsls	r1, r7, #31
 800a666:	d508      	bpl.n	800a67a <_dtoa_r+0x39a>
 800a668:	4640      	mov	r0, r8
 800a66a:	4649      	mov	r1, r9
 800a66c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a670:	f7f5 ffe2 	bl	8000638 <__aeabi_dmul>
 800a674:	3501      	adds	r5, #1
 800a676:	4680      	mov	r8, r0
 800a678:	4689      	mov	r9, r1
 800a67a:	107f      	asrs	r7, r7, #1
 800a67c:	3608      	adds	r6, #8
 800a67e:	e7e5      	b.n	800a64c <_dtoa_r+0x36c>
 800a680:	f000 809b 	beq.w	800a7ba <_dtoa_r+0x4da>
 800a684:	9b00      	ldr	r3, [sp, #0]
 800a686:	4f9d      	ldr	r7, [pc, #628]	; (800a8fc <_dtoa_r+0x61c>)
 800a688:	425e      	negs	r6, r3
 800a68a:	4b9b      	ldr	r3, [pc, #620]	; (800a8f8 <_dtoa_r+0x618>)
 800a68c:	f006 020f 	and.w	r2, r6, #15
 800a690:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a694:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a698:	ec51 0b19 	vmov	r0, r1, d9
 800a69c:	f7f5 ffcc 	bl	8000638 <__aeabi_dmul>
 800a6a0:	1136      	asrs	r6, r6, #4
 800a6a2:	4682      	mov	sl, r0
 800a6a4:	468b      	mov	fp, r1
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	2502      	movs	r5, #2
 800a6aa:	2e00      	cmp	r6, #0
 800a6ac:	d17a      	bne.n	800a7a4 <_dtoa_r+0x4c4>
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d1d3      	bne.n	800a65a <_dtoa_r+0x37a>
 800a6b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	f000 8082 	beq.w	800a7be <_dtoa_r+0x4de>
 800a6ba:	4b91      	ldr	r3, [pc, #580]	; (800a900 <_dtoa_r+0x620>)
 800a6bc:	2200      	movs	r2, #0
 800a6be:	4650      	mov	r0, sl
 800a6c0:	4659      	mov	r1, fp
 800a6c2:	f7f6 fa2b 	bl	8000b1c <__aeabi_dcmplt>
 800a6c6:	2800      	cmp	r0, #0
 800a6c8:	d079      	beq.n	800a7be <_dtoa_r+0x4de>
 800a6ca:	9b03      	ldr	r3, [sp, #12]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d076      	beq.n	800a7be <_dtoa_r+0x4de>
 800a6d0:	9b02      	ldr	r3, [sp, #8]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	dd36      	ble.n	800a744 <_dtoa_r+0x464>
 800a6d6:	9b00      	ldr	r3, [sp, #0]
 800a6d8:	4650      	mov	r0, sl
 800a6da:	4659      	mov	r1, fp
 800a6dc:	1e5f      	subs	r7, r3, #1
 800a6de:	2200      	movs	r2, #0
 800a6e0:	4b88      	ldr	r3, [pc, #544]	; (800a904 <_dtoa_r+0x624>)
 800a6e2:	f7f5 ffa9 	bl	8000638 <__aeabi_dmul>
 800a6e6:	9e02      	ldr	r6, [sp, #8]
 800a6e8:	4682      	mov	sl, r0
 800a6ea:	468b      	mov	fp, r1
 800a6ec:	3501      	adds	r5, #1
 800a6ee:	4628      	mov	r0, r5
 800a6f0:	f7f5 ff38 	bl	8000564 <__aeabi_i2d>
 800a6f4:	4652      	mov	r2, sl
 800a6f6:	465b      	mov	r3, fp
 800a6f8:	f7f5 ff9e 	bl	8000638 <__aeabi_dmul>
 800a6fc:	4b82      	ldr	r3, [pc, #520]	; (800a908 <_dtoa_r+0x628>)
 800a6fe:	2200      	movs	r2, #0
 800a700:	f7f5 fde4 	bl	80002cc <__adddf3>
 800a704:	46d0      	mov	r8, sl
 800a706:	46d9      	mov	r9, fp
 800a708:	4682      	mov	sl, r0
 800a70a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a70e:	2e00      	cmp	r6, #0
 800a710:	d158      	bne.n	800a7c4 <_dtoa_r+0x4e4>
 800a712:	4b7e      	ldr	r3, [pc, #504]	; (800a90c <_dtoa_r+0x62c>)
 800a714:	2200      	movs	r2, #0
 800a716:	4640      	mov	r0, r8
 800a718:	4649      	mov	r1, r9
 800a71a:	f7f5 fdd5 	bl	80002c8 <__aeabi_dsub>
 800a71e:	4652      	mov	r2, sl
 800a720:	465b      	mov	r3, fp
 800a722:	4680      	mov	r8, r0
 800a724:	4689      	mov	r9, r1
 800a726:	f7f6 fa17 	bl	8000b58 <__aeabi_dcmpgt>
 800a72a:	2800      	cmp	r0, #0
 800a72c:	f040 8295 	bne.w	800ac5a <_dtoa_r+0x97a>
 800a730:	4652      	mov	r2, sl
 800a732:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a736:	4640      	mov	r0, r8
 800a738:	4649      	mov	r1, r9
 800a73a:	f7f6 f9ef 	bl	8000b1c <__aeabi_dcmplt>
 800a73e:	2800      	cmp	r0, #0
 800a740:	f040 8289 	bne.w	800ac56 <_dtoa_r+0x976>
 800a744:	ec5b ab19 	vmov	sl, fp, d9
 800a748:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	f2c0 8148 	blt.w	800a9e0 <_dtoa_r+0x700>
 800a750:	9a00      	ldr	r2, [sp, #0]
 800a752:	2a0e      	cmp	r2, #14
 800a754:	f300 8144 	bgt.w	800a9e0 <_dtoa_r+0x700>
 800a758:	4b67      	ldr	r3, [pc, #412]	; (800a8f8 <_dtoa_r+0x618>)
 800a75a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a75e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a762:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a764:	2b00      	cmp	r3, #0
 800a766:	f280 80d5 	bge.w	800a914 <_dtoa_r+0x634>
 800a76a:	9b03      	ldr	r3, [sp, #12]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	f300 80d1 	bgt.w	800a914 <_dtoa_r+0x634>
 800a772:	f040 826f 	bne.w	800ac54 <_dtoa_r+0x974>
 800a776:	4b65      	ldr	r3, [pc, #404]	; (800a90c <_dtoa_r+0x62c>)
 800a778:	2200      	movs	r2, #0
 800a77a:	4640      	mov	r0, r8
 800a77c:	4649      	mov	r1, r9
 800a77e:	f7f5 ff5b 	bl	8000638 <__aeabi_dmul>
 800a782:	4652      	mov	r2, sl
 800a784:	465b      	mov	r3, fp
 800a786:	f7f6 f9dd 	bl	8000b44 <__aeabi_dcmpge>
 800a78a:	9e03      	ldr	r6, [sp, #12]
 800a78c:	4637      	mov	r7, r6
 800a78e:	2800      	cmp	r0, #0
 800a790:	f040 8245 	bne.w	800ac1e <_dtoa_r+0x93e>
 800a794:	9d01      	ldr	r5, [sp, #4]
 800a796:	2331      	movs	r3, #49	; 0x31
 800a798:	f805 3b01 	strb.w	r3, [r5], #1
 800a79c:	9b00      	ldr	r3, [sp, #0]
 800a79e:	3301      	adds	r3, #1
 800a7a0:	9300      	str	r3, [sp, #0]
 800a7a2:	e240      	b.n	800ac26 <_dtoa_r+0x946>
 800a7a4:	07f2      	lsls	r2, r6, #31
 800a7a6:	d505      	bpl.n	800a7b4 <_dtoa_r+0x4d4>
 800a7a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7ac:	f7f5 ff44 	bl	8000638 <__aeabi_dmul>
 800a7b0:	3501      	adds	r5, #1
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	1076      	asrs	r6, r6, #1
 800a7b6:	3708      	adds	r7, #8
 800a7b8:	e777      	b.n	800a6aa <_dtoa_r+0x3ca>
 800a7ba:	2502      	movs	r5, #2
 800a7bc:	e779      	b.n	800a6b2 <_dtoa_r+0x3d2>
 800a7be:	9f00      	ldr	r7, [sp, #0]
 800a7c0:	9e03      	ldr	r6, [sp, #12]
 800a7c2:	e794      	b.n	800a6ee <_dtoa_r+0x40e>
 800a7c4:	9901      	ldr	r1, [sp, #4]
 800a7c6:	4b4c      	ldr	r3, [pc, #304]	; (800a8f8 <_dtoa_r+0x618>)
 800a7c8:	4431      	add	r1, r6
 800a7ca:	910d      	str	r1, [sp, #52]	; 0x34
 800a7cc:	9908      	ldr	r1, [sp, #32]
 800a7ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a7d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a7d6:	2900      	cmp	r1, #0
 800a7d8:	d043      	beq.n	800a862 <_dtoa_r+0x582>
 800a7da:	494d      	ldr	r1, [pc, #308]	; (800a910 <_dtoa_r+0x630>)
 800a7dc:	2000      	movs	r0, #0
 800a7de:	f7f6 f855 	bl	800088c <__aeabi_ddiv>
 800a7e2:	4652      	mov	r2, sl
 800a7e4:	465b      	mov	r3, fp
 800a7e6:	f7f5 fd6f 	bl	80002c8 <__aeabi_dsub>
 800a7ea:	9d01      	ldr	r5, [sp, #4]
 800a7ec:	4682      	mov	sl, r0
 800a7ee:	468b      	mov	fp, r1
 800a7f0:	4649      	mov	r1, r9
 800a7f2:	4640      	mov	r0, r8
 800a7f4:	f7f6 f9d0 	bl	8000b98 <__aeabi_d2iz>
 800a7f8:	4606      	mov	r6, r0
 800a7fa:	f7f5 feb3 	bl	8000564 <__aeabi_i2d>
 800a7fe:	4602      	mov	r2, r0
 800a800:	460b      	mov	r3, r1
 800a802:	4640      	mov	r0, r8
 800a804:	4649      	mov	r1, r9
 800a806:	f7f5 fd5f 	bl	80002c8 <__aeabi_dsub>
 800a80a:	3630      	adds	r6, #48	; 0x30
 800a80c:	f805 6b01 	strb.w	r6, [r5], #1
 800a810:	4652      	mov	r2, sl
 800a812:	465b      	mov	r3, fp
 800a814:	4680      	mov	r8, r0
 800a816:	4689      	mov	r9, r1
 800a818:	f7f6 f980 	bl	8000b1c <__aeabi_dcmplt>
 800a81c:	2800      	cmp	r0, #0
 800a81e:	d163      	bne.n	800a8e8 <_dtoa_r+0x608>
 800a820:	4642      	mov	r2, r8
 800a822:	464b      	mov	r3, r9
 800a824:	4936      	ldr	r1, [pc, #216]	; (800a900 <_dtoa_r+0x620>)
 800a826:	2000      	movs	r0, #0
 800a828:	f7f5 fd4e 	bl	80002c8 <__aeabi_dsub>
 800a82c:	4652      	mov	r2, sl
 800a82e:	465b      	mov	r3, fp
 800a830:	f7f6 f974 	bl	8000b1c <__aeabi_dcmplt>
 800a834:	2800      	cmp	r0, #0
 800a836:	f040 80b5 	bne.w	800a9a4 <_dtoa_r+0x6c4>
 800a83a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a83c:	429d      	cmp	r5, r3
 800a83e:	d081      	beq.n	800a744 <_dtoa_r+0x464>
 800a840:	4b30      	ldr	r3, [pc, #192]	; (800a904 <_dtoa_r+0x624>)
 800a842:	2200      	movs	r2, #0
 800a844:	4650      	mov	r0, sl
 800a846:	4659      	mov	r1, fp
 800a848:	f7f5 fef6 	bl	8000638 <__aeabi_dmul>
 800a84c:	4b2d      	ldr	r3, [pc, #180]	; (800a904 <_dtoa_r+0x624>)
 800a84e:	4682      	mov	sl, r0
 800a850:	468b      	mov	fp, r1
 800a852:	4640      	mov	r0, r8
 800a854:	4649      	mov	r1, r9
 800a856:	2200      	movs	r2, #0
 800a858:	f7f5 feee 	bl	8000638 <__aeabi_dmul>
 800a85c:	4680      	mov	r8, r0
 800a85e:	4689      	mov	r9, r1
 800a860:	e7c6      	b.n	800a7f0 <_dtoa_r+0x510>
 800a862:	4650      	mov	r0, sl
 800a864:	4659      	mov	r1, fp
 800a866:	f7f5 fee7 	bl	8000638 <__aeabi_dmul>
 800a86a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a86c:	9d01      	ldr	r5, [sp, #4]
 800a86e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a870:	4682      	mov	sl, r0
 800a872:	468b      	mov	fp, r1
 800a874:	4649      	mov	r1, r9
 800a876:	4640      	mov	r0, r8
 800a878:	f7f6 f98e 	bl	8000b98 <__aeabi_d2iz>
 800a87c:	4606      	mov	r6, r0
 800a87e:	f7f5 fe71 	bl	8000564 <__aeabi_i2d>
 800a882:	3630      	adds	r6, #48	; 0x30
 800a884:	4602      	mov	r2, r0
 800a886:	460b      	mov	r3, r1
 800a888:	4640      	mov	r0, r8
 800a88a:	4649      	mov	r1, r9
 800a88c:	f7f5 fd1c 	bl	80002c8 <__aeabi_dsub>
 800a890:	f805 6b01 	strb.w	r6, [r5], #1
 800a894:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a896:	429d      	cmp	r5, r3
 800a898:	4680      	mov	r8, r0
 800a89a:	4689      	mov	r9, r1
 800a89c:	f04f 0200 	mov.w	r2, #0
 800a8a0:	d124      	bne.n	800a8ec <_dtoa_r+0x60c>
 800a8a2:	4b1b      	ldr	r3, [pc, #108]	; (800a910 <_dtoa_r+0x630>)
 800a8a4:	4650      	mov	r0, sl
 800a8a6:	4659      	mov	r1, fp
 800a8a8:	f7f5 fd10 	bl	80002cc <__adddf3>
 800a8ac:	4602      	mov	r2, r0
 800a8ae:	460b      	mov	r3, r1
 800a8b0:	4640      	mov	r0, r8
 800a8b2:	4649      	mov	r1, r9
 800a8b4:	f7f6 f950 	bl	8000b58 <__aeabi_dcmpgt>
 800a8b8:	2800      	cmp	r0, #0
 800a8ba:	d173      	bne.n	800a9a4 <_dtoa_r+0x6c4>
 800a8bc:	4652      	mov	r2, sl
 800a8be:	465b      	mov	r3, fp
 800a8c0:	4913      	ldr	r1, [pc, #76]	; (800a910 <_dtoa_r+0x630>)
 800a8c2:	2000      	movs	r0, #0
 800a8c4:	f7f5 fd00 	bl	80002c8 <__aeabi_dsub>
 800a8c8:	4602      	mov	r2, r0
 800a8ca:	460b      	mov	r3, r1
 800a8cc:	4640      	mov	r0, r8
 800a8ce:	4649      	mov	r1, r9
 800a8d0:	f7f6 f924 	bl	8000b1c <__aeabi_dcmplt>
 800a8d4:	2800      	cmp	r0, #0
 800a8d6:	f43f af35 	beq.w	800a744 <_dtoa_r+0x464>
 800a8da:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a8dc:	1e6b      	subs	r3, r5, #1
 800a8de:	930f      	str	r3, [sp, #60]	; 0x3c
 800a8e0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a8e4:	2b30      	cmp	r3, #48	; 0x30
 800a8e6:	d0f8      	beq.n	800a8da <_dtoa_r+0x5fa>
 800a8e8:	9700      	str	r7, [sp, #0]
 800a8ea:	e049      	b.n	800a980 <_dtoa_r+0x6a0>
 800a8ec:	4b05      	ldr	r3, [pc, #20]	; (800a904 <_dtoa_r+0x624>)
 800a8ee:	f7f5 fea3 	bl	8000638 <__aeabi_dmul>
 800a8f2:	4680      	mov	r8, r0
 800a8f4:	4689      	mov	r9, r1
 800a8f6:	e7bd      	b.n	800a874 <_dtoa_r+0x594>
 800a8f8:	0800c8b0 	.word	0x0800c8b0
 800a8fc:	0800c888 	.word	0x0800c888
 800a900:	3ff00000 	.word	0x3ff00000
 800a904:	40240000 	.word	0x40240000
 800a908:	401c0000 	.word	0x401c0000
 800a90c:	40140000 	.word	0x40140000
 800a910:	3fe00000 	.word	0x3fe00000
 800a914:	9d01      	ldr	r5, [sp, #4]
 800a916:	4656      	mov	r6, sl
 800a918:	465f      	mov	r7, fp
 800a91a:	4642      	mov	r2, r8
 800a91c:	464b      	mov	r3, r9
 800a91e:	4630      	mov	r0, r6
 800a920:	4639      	mov	r1, r7
 800a922:	f7f5 ffb3 	bl	800088c <__aeabi_ddiv>
 800a926:	f7f6 f937 	bl	8000b98 <__aeabi_d2iz>
 800a92a:	4682      	mov	sl, r0
 800a92c:	f7f5 fe1a 	bl	8000564 <__aeabi_i2d>
 800a930:	4642      	mov	r2, r8
 800a932:	464b      	mov	r3, r9
 800a934:	f7f5 fe80 	bl	8000638 <__aeabi_dmul>
 800a938:	4602      	mov	r2, r0
 800a93a:	460b      	mov	r3, r1
 800a93c:	4630      	mov	r0, r6
 800a93e:	4639      	mov	r1, r7
 800a940:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a944:	f7f5 fcc0 	bl	80002c8 <__aeabi_dsub>
 800a948:	f805 6b01 	strb.w	r6, [r5], #1
 800a94c:	9e01      	ldr	r6, [sp, #4]
 800a94e:	9f03      	ldr	r7, [sp, #12]
 800a950:	1bae      	subs	r6, r5, r6
 800a952:	42b7      	cmp	r7, r6
 800a954:	4602      	mov	r2, r0
 800a956:	460b      	mov	r3, r1
 800a958:	d135      	bne.n	800a9c6 <_dtoa_r+0x6e6>
 800a95a:	f7f5 fcb7 	bl	80002cc <__adddf3>
 800a95e:	4642      	mov	r2, r8
 800a960:	464b      	mov	r3, r9
 800a962:	4606      	mov	r6, r0
 800a964:	460f      	mov	r7, r1
 800a966:	f7f6 f8f7 	bl	8000b58 <__aeabi_dcmpgt>
 800a96a:	b9d0      	cbnz	r0, 800a9a2 <_dtoa_r+0x6c2>
 800a96c:	4642      	mov	r2, r8
 800a96e:	464b      	mov	r3, r9
 800a970:	4630      	mov	r0, r6
 800a972:	4639      	mov	r1, r7
 800a974:	f7f6 f8c8 	bl	8000b08 <__aeabi_dcmpeq>
 800a978:	b110      	cbz	r0, 800a980 <_dtoa_r+0x6a0>
 800a97a:	f01a 0f01 	tst.w	sl, #1
 800a97e:	d110      	bne.n	800a9a2 <_dtoa_r+0x6c2>
 800a980:	4620      	mov	r0, r4
 800a982:	ee18 1a10 	vmov	r1, s16
 800a986:	f000 faf7 	bl	800af78 <_Bfree>
 800a98a:	2300      	movs	r3, #0
 800a98c:	9800      	ldr	r0, [sp, #0]
 800a98e:	702b      	strb	r3, [r5, #0]
 800a990:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a992:	3001      	adds	r0, #1
 800a994:	6018      	str	r0, [r3, #0]
 800a996:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a998:	2b00      	cmp	r3, #0
 800a99a:	f43f acf1 	beq.w	800a380 <_dtoa_r+0xa0>
 800a99e:	601d      	str	r5, [r3, #0]
 800a9a0:	e4ee      	b.n	800a380 <_dtoa_r+0xa0>
 800a9a2:	9f00      	ldr	r7, [sp, #0]
 800a9a4:	462b      	mov	r3, r5
 800a9a6:	461d      	mov	r5, r3
 800a9a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a9ac:	2a39      	cmp	r2, #57	; 0x39
 800a9ae:	d106      	bne.n	800a9be <_dtoa_r+0x6de>
 800a9b0:	9a01      	ldr	r2, [sp, #4]
 800a9b2:	429a      	cmp	r2, r3
 800a9b4:	d1f7      	bne.n	800a9a6 <_dtoa_r+0x6c6>
 800a9b6:	9901      	ldr	r1, [sp, #4]
 800a9b8:	2230      	movs	r2, #48	; 0x30
 800a9ba:	3701      	adds	r7, #1
 800a9bc:	700a      	strb	r2, [r1, #0]
 800a9be:	781a      	ldrb	r2, [r3, #0]
 800a9c0:	3201      	adds	r2, #1
 800a9c2:	701a      	strb	r2, [r3, #0]
 800a9c4:	e790      	b.n	800a8e8 <_dtoa_r+0x608>
 800a9c6:	4ba6      	ldr	r3, [pc, #664]	; (800ac60 <_dtoa_r+0x980>)
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	f7f5 fe35 	bl	8000638 <__aeabi_dmul>
 800a9ce:	2200      	movs	r2, #0
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	4606      	mov	r6, r0
 800a9d4:	460f      	mov	r7, r1
 800a9d6:	f7f6 f897 	bl	8000b08 <__aeabi_dcmpeq>
 800a9da:	2800      	cmp	r0, #0
 800a9dc:	d09d      	beq.n	800a91a <_dtoa_r+0x63a>
 800a9de:	e7cf      	b.n	800a980 <_dtoa_r+0x6a0>
 800a9e0:	9a08      	ldr	r2, [sp, #32]
 800a9e2:	2a00      	cmp	r2, #0
 800a9e4:	f000 80d7 	beq.w	800ab96 <_dtoa_r+0x8b6>
 800a9e8:	9a06      	ldr	r2, [sp, #24]
 800a9ea:	2a01      	cmp	r2, #1
 800a9ec:	f300 80ba 	bgt.w	800ab64 <_dtoa_r+0x884>
 800a9f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a9f2:	2a00      	cmp	r2, #0
 800a9f4:	f000 80b2 	beq.w	800ab5c <_dtoa_r+0x87c>
 800a9f8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a9fc:	9e07      	ldr	r6, [sp, #28]
 800a9fe:	9d04      	ldr	r5, [sp, #16]
 800aa00:	9a04      	ldr	r2, [sp, #16]
 800aa02:	441a      	add	r2, r3
 800aa04:	9204      	str	r2, [sp, #16]
 800aa06:	9a05      	ldr	r2, [sp, #20]
 800aa08:	2101      	movs	r1, #1
 800aa0a:	441a      	add	r2, r3
 800aa0c:	4620      	mov	r0, r4
 800aa0e:	9205      	str	r2, [sp, #20]
 800aa10:	f000 fb6a 	bl	800b0e8 <__i2b>
 800aa14:	4607      	mov	r7, r0
 800aa16:	2d00      	cmp	r5, #0
 800aa18:	dd0c      	ble.n	800aa34 <_dtoa_r+0x754>
 800aa1a:	9b05      	ldr	r3, [sp, #20]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	dd09      	ble.n	800aa34 <_dtoa_r+0x754>
 800aa20:	42ab      	cmp	r3, r5
 800aa22:	9a04      	ldr	r2, [sp, #16]
 800aa24:	bfa8      	it	ge
 800aa26:	462b      	movge	r3, r5
 800aa28:	1ad2      	subs	r2, r2, r3
 800aa2a:	9204      	str	r2, [sp, #16]
 800aa2c:	9a05      	ldr	r2, [sp, #20]
 800aa2e:	1aed      	subs	r5, r5, r3
 800aa30:	1ad3      	subs	r3, r2, r3
 800aa32:	9305      	str	r3, [sp, #20]
 800aa34:	9b07      	ldr	r3, [sp, #28]
 800aa36:	b31b      	cbz	r3, 800aa80 <_dtoa_r+0x7a0>
 800aa38:	9b08      	ldr	r3, [sp, #32]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	f000 80af 	beq.w	800ab9e <_dtoa_r+0x8be>
 800aa40:	2e00      	cmp	r6, #0
 800aa42:	dd13      	ble.n	800aa6c <_dtoa_r+0x78c>
 800aa44:	4639      	mov	r1, r7
 800aa46:	4632      	mov	r2, r6
 800aa48:	4620      	mov	r0, r4
 800aa4a:	f000 fc0d 	bl	800b268 <__pow5mult>
 800aa4e:	ee18 2a10 	vmov	r2, s16
 800aa52:	4601      	mov	r1, r0
 800aa54:	4607      	mov	r7, r0
 800aa56:	4620      	mov	r0, r4
 800aa58:	f000 fb5c 	bl	800b114 <__multiply>
 800aa5c:	ee18 1a10 	vmov	r1, s16
 800aa60:	4680      	mov	r8, r0
 800aa62:	4620      	mov	r0, r4
 800aa64:	f000 fa88 	bl	800af78 <_Bfree>
 800aa68:	ee08 8a10 	vmov	s16, r8
 800aa6c:	9b07      	ldr	r3, [sp, #28]
 800aa6e:	1b9a      	subs	r2, r3, r6
 800aa70:	d006      	beq.n	800aa80 <_dtoa_r+0x7a0>
 800aa72:	ee18 1a10 	vmov	r1, s16
 800aa76:	4620      	mov	r0, r4
 800aa78:	f000 fbf6 	bl	800b268 <__pow5mult>
 800aa7c:	ee08 0a10 	vmov	s16, r0
 800aa80:	2101      	movs	r1, #1
 800aa82:	4620      	mov	r0, r4
 800aa84:	f000 fb30 	bl	800b0e8 <__i2b>
 800aa88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	4606      	mov	r6, r0
 800aa8e:	f340 8088 	ble.w	800aba2 <_dtoa_r+0x8c2>
 800aa92:	461a      	mov	r2, r3
 800aa94:	4601      	mov	r1, r0
 800aa96:	4620      	mov	r0, r4
 800aa98:	f000 fbe6 	bl	800b268 <__pow5mult>
 800aa9c:	9b06      	ldr	r3, [sp, #24]
 800aa9e:	2b01      	cmp	r3, #1
 800aaa0:	4606      	mov	r6, r0
 800aaa2:	f340 8081 	ble.w	800aba8 <_dtoa_r+0x8c8>
 800aaa6:	f04f 0800 	mov.w	r8, #0
 800aaaa:	6933      	ldr	r3, [r6, #16]
 800aaac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800aab0:	6918      	ldr	r0, [r3, #16]
 800aab2:	f000 fac9 	bl	800b048 <__hi0bits>
 800aab6:	f1c0 0020 	rsb	r0, r0, #32
 800aaba:	9b05      	ldr	r3, [sp, #20]
 800aabc:	4418      	add	r0, r3
 800aabe:	f010 001f 	ands.w	r0, r0, #31
 800aac2:	f000 8092 	beq.w	800abea <_dtoa_r+0x90a>
 800aac6:	f1c0 0320 	rsb	r3, r0, #32
 800aaca:	2b04      	cmp	r3, #4
 800aacc:	f340 808a 	ble.w	800abe4 <_dtoa_r+0x904>
 800aad0:	f1c0 001c 	rsb	r0, r0, #28
 800aad4:	9b04      	ldr	r3, [sp, #16]
 800aad6:	4403      	add	r3, r0
 800aad8:	9304      	str	r3, [sp, #16]
 800aada:	9b05      	ldr	r3, [sp, #20]
 800aadc:	4403      	add	r3, r0
 800aade:	4405      	add	r5, r0
 800aae0:	9305      	str	r3, [sp, #20]
 800aae2:	9b04      	ldr	r3, [sp, #16]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	dd07      	ble.n	800aaf8 <_dtoa_r+0x818>
 800aae8:	ee18 1a10 	vmov	r1, s16
 800aaec:	461a      	mov	r2, r3
 800aaee:	4620      	mov	r0, r4
 800aaf0:	f000 fc14 	bl	800b31c <__lshift>
 800aaf4:	ee08 0a10 	vmov	s16, r0
 800aaf8:	9b05      	ldr	r3, [sp, #20]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	dd05      	ble.n	800ab0a <_dtoa_r+0x82a>
 800aafe:	4631      	mov	r1, r6
 800ab00:	461a      	mov	r2, r3
 800ab02:	4620      	mov	r0, r4
 800ab04:	f000 fc0a 	bl	800b31c <__lshift>
 800ab08:	4606      	mov	r6, r0
 800ab0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d06e      	beq.n	800abee <_dtoa_r+0x90e>
 800ab10:	ee18 0a10 	vmov	r0, s16
 800ab14:	4631      	mov	r1, r6
 800ab16:	f000 fc71 	bl	800b3fc <__mcmp>
 800ab1a:	2800      	cmp	r0, #0
 800ab1c:	da67      	bge.n	800abee <_dtoa_r+0x90e>
 800ab1e:	9b00      	ldr	r3, [sp, #0]
 800ab20:	3b01      	subs	r3, #1
 800ab22:	ee18 1a10 	vmov	r1, s16
 800ab26:	9300      	str	r3, [sp, #0]
 800ab28:	220a      	movs	r2, #10
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	4620      	mov	r0, r4
 800ab2e:	f000 fa45 	bl	800afbc <__multadd>
 800ab32:	9b08      	ldr	r3, [sp, #32]
 800ab34:	ee08 0a10 	vmov	s16, r0
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	f000 81b1 	beq.w	800aea0 <_dtoa_r+0xbc0>
 800ab3e:	2300      	movs	r3, #0
 800ab40:	4639      	mov	r1, r7
 800ab42:	220a      	movs	r2, #10
 800ab44:	4620      	mov	r0, r4
 800ab46:	f000 fa39 	bl	800afbc <__multadd>
 800ab4a:	9b02      	ldr	r3, [sp, #8]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	4607      	mov	r7, r0
 800ab50:	f300 808e 	bgt.w	800ac70 <_dtoa_r+0x990>
 800ab54:	9b06      	ldr	r3, [sp, #24]
 800ab56:	2b02      	cmp	r3, #2
 800ab58:	dc51      	bgt.n	800abfe <_dtoa_r+0x91e>
 800ab5a:	e089      	b.n	800ac70 <_dtoa_r+0x990>
 800ab5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ab5e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ab62:	e74b      	b.n	800a9fc <_dtoa_r+0x71c>
 800ab64:	9b03      	ldr	r3, [sp, #12]
 800ab66:	1e5e      	subs	r6, r3, #1
 800ab68:	9b07      	ldr	r3, [sp, #28]
 800ab6a:	42b3      	cmp	r3, r6
 800ab6c:	bfbf      	itttt	lt
 800ab6e:	9b07      	ldrlt	r3, [sp, #28]
 800ab70:	9607      	strlt	r6, [sp, #28]
 800ab72:	1af2      	sublt	r2, r6, r3
 800ab74:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ab76:	bfb6      	itet	lt
 800ab78:	189b      	addlt	r3, r3, r2
 800ab7a:	1b9e      	subge	r6, r3, r6
 800ab7c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800ab7e:	9b03      	ldr	r3, [sp, #12]
 800ab80:	bfb8      	it	lt
 800ab82:	2600      	movlt	r6, #0
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	bfb7      	itett	lt
 800ab88:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800ab8c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800ab90:	1a9d      	sublt	r5, r3, r2
 800ab92:	2300      	movlt	r3, #0
 800ab94:	e734      	b.n	800aa00 <_dtoa_r+0x720>
 800ab96:	9e07      	ldr	r6, [sp, #28]
 800ab98:	9d04      	ldr	r5, [sp, #16]
 800ab9a:	9f08      	ldr	r7, [sp, #32]
 800ab9c:	e73b      	b.n	800aa16 <_dtoa_r+0x736>
 800ab9e:	9a07      	ldr	r2, [sp, #28]
 800aba0:	e767      	b.n	800aa72 <_dtoa_r+0x792>
 800aba2:	9b06      	ldr	r3, [sp, #24]
 800aba4:	2b01      	cmp	r3, #1
 800aba6:	dc18      	bgt.n	800abda <_dtoa_r+0x8fa>
 800aba8:	f1ba 0f00 	cmp.w	sl, #0
 800abac:	d115      	bne.n	800abda <_dtoa_r+0x8fa>
 800abae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800abb2:	b993      	cbnz	r3, 800abda <_dtoa_r+0x8fa>
 800abb4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800abb8:	0d1b      	lsrs	r3, r3, #20
 800abba:	051b      	lsls	r3, r3, #20
 800abbc:	b183      	cbz	r3, 800abe0 <_dtoa_r+0x900>
 800abbe:	9b04      	ldr	r3, [sp, #16]
 800abc0:	3301      	adds	r3, #1
 800abc2:	9304      	str	r3, [sp, #16]
 800abc4:	9b05      	ldr	r3, [sp, #20]
 800abc6:	3301      	adds	r3, #1
 800abc8:	9305      	str	r3, [sp, #20]
 800abca:	f04f 0801 	mov.w	r8, #1
 800abce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	f47f af6a 	bne.w	800aaaa <_dtoa_r+0x7ca>
 800abd6:	2001      	movs	r0, #1
 800abd8:	e76f      	b.n	800aaba <_dtoa_r+0x7da>
 800abda:	f04f 0800 	mov.w	r8, #0
 800abde:	e7f6      	b.n	800abce <_dtoa_r+0x8ee>
 800abe0:	4698      	mov	r8, r3
 800abe2:	e7f4      	b.n	800abce <_dtoa_r+0x8ee>
 800abe4:	f43f af7d 	beq.w	800aae2 <_dtoa_r+0x802>
 800abe8:	4618      	mov	r0, r3
 800abea:	301c      	adds	r0, #28
 800abec:	e772      	b.n	800aad4 <_dtoa_r+0x7f4>
 800abee:	9b03      	ldr	r3, [sp, #12]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	dc37      	bgt.n	800ac64 <_dtoa_r+0x984>
 800abf4:	9b06      	ldr	r3, [sp, #24]
 800abf6:	2b02      	cmp	r3, #2
 800abf8:	dd34      	ble.n	800ac64 <_dtoa_r+0x984>
 800abfa:	9b03      	ldr	r3, [sp, #12]
 800abfc:	9302      	str	r3, [sp, #8]
 800abfe:	9b02      	ldr	r3, [sp, #8]
 800ac00:	b96b      	cbnz	r3, 800ac1e <_dtoa_r+0x93e>
 800ac02:	4631      	mov	r1, r6
 800ac04:	2205      	movs	r2, #5
 800ac06:	4620      	mov	r0, r4
 800ac08:	f000 f9d8 	bl	800afbc <__multadd>
 800ac0c:	4601      	mov	r1, r0
 800ac0e:	4606      	mov	r6, r0
 800ac10:	ee18 0a10 	vmov	r0, s16
 800ac14:	f000 fbf2 	bl	800b3fc <__mcmp>
 800ac18:	2800      	cmp	r0, #0
 800ac1a:	f73f adbb 	bgt.w	800a794 <_dtoa_r+0x4b4>
 800ac1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac20:	9d01      	ldr	r5, [sp, #4]
 800ac22:	43db      	mvns	r3, r3
 800ac24:	9300      	str	r3, [sp, #0]
 800ac26:	f04f 0800 	mov.w	r8, #0
 800ac2a:	4631      	mov	r1, r6
 800ac2c:	4620      	mov	r0, r4
 800ac2e:	f000 f9a3 	bl	800af78 <_Bfree>
 800ac32:	2f00      	cmp	r7, #0
 800ac34:	f43f aea4 	beq.w	800a980 <_dtoa_r+0x6a0>
 800ac38:	f1b8 0f00 	cmp.w	r8, #0
 800ac3c:	d005      	beq.n	800ac4a <_dtoa_r+0x96a>
 800ac3e:	45b8      	cmp	r8, r7
 800ac40:	d003      	beq.n	800ac4a <_dtoa_r+0x96a>
 800ac42:	4641      	mov	r1, r8
 800ac44:	4620      	mov	r0, r4
 800ac46:	f000 f997 	bl	800af78 <_Bfree>
 800ac4a:	4639      	mov	r1, r7
 800ac4c:	4620      	mov	r0, r4
 800ac4e:	f000 f993 	bl	800af78 <_Bfree>
 800ac52:	e695      	b.n	800a980 <_dtoa_r+0x6a0>
 800ac54:	2600      	movs	r6, #0
 800ac56:	4637      	mov	r7, r6
 800ac58:	e7e1      	b.n	800ac1e <_dtoa_r+0x93e>
 800ac5a:	9700      	str	r7, [sp, #0]
 800ac5c:	4637      	mov	r7, r6
 800ac5e:	e599      	b.n	800a794 <_dtoa_r+0x4b4>
 800ac60:	40240000 	.word	0x40240000
 800ac64:	9b08      	ldr	r3, [sp, #32]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	f000 80ca 	beq.w	800ae00 <_dtoa_r+0xb20>
 800ac6c:	9b03      	ldr	r3, [sp, #12]
 800ac6e:	9302      	str	r3, [sp, #8]
 800ac70:	2d00      	cmp	r5, #0
 800ac72:	dd05      	ble.n	800ac80 <_dtoa_r+0x9a0>
 800ac74:	4639      	mov	r1, r7
 800ac76:	462a      	mov	r2, r5
 800ac78:	4620      	mov	r0, r4
 800ac7a:	f000 fb4f 	bl	800b31c <__lshift>
 800ac7e:	4607      	mov	r7, r0
 800ac80:	f1b8 0f00 	cmp.w	r8, #0
 800ac84:	d05b      	beq.n	800ad3e <_dtoa_r+0xa5e>
 800ac86:	6879      	ldr	r1, [r7, #4]
 800ac88:	4620      	mov	r0, r4
 800ac8a:	f000 f935 	bl	800aef8 <_Balloc>
 800ac8e:	4605      	mov	r5, r0
 800ac90:	b928      	cbnz	r0, 800ac9e <_dtoa_r+0x9be>
 800ac92:	4b87      	ldr	r3, [pc, #540]	; (800aeb0 <_dtoa_r+0xbd0>)
 800ac94:	4602      	mov	r2, r0
 800ac96:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ac9a:	f7ff bb3b 	b.w	800a314 <_dtoa_r+0x34>
 800ac9e:	693a      	ldr	r2, [r7, #16]
 800aca0:	3202      	adds	r2, #2
 800aca2:	0092      	lsls	r2, r2, #2
 800aca4:	f107 010c 	add.w	r1, r7, #12
 800aca8:	300c      	adds	r0, #12
 800acaa:	f000 f90b 	bl	800aec4 <memcpy>
 800acae:	2201      	movs	r2, #1
 800acb0:	4629      	mov	r1, r5
 800acb2:	4620      	mov	r0, r4
 800acb4:	f000 fb32 	bl	800b31c <__lshift>
 800acb8:	9b01      	ldr	r3, [sp, #4]
 800acba:	f103 0901 	add.w	r9, r3, #1
 800acbe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800acc2:	4413      	add	r3, r2
 800acc4:	9305      	str	r3, [sp, #20]
 800acc6:	f00a 0301 	and.w	r3, sl, #1
 800acca:	46b8      	mov	r8, r7
 800accc:	9304      	str	r3, [sp, #16]
 800acce:	4607      	mov	r7, r0
 800acd0:	4631      	mov	r1, r6
 800acd2:	ee18 0a10 	vmov	r0, s16
 800acd6:	f7ff fa76 	bl	800a1c6 <quorem>
 800acda:	4641      	mov	r1, r8
 800acdc:	9002      	str	r0, [sp, #8]
 800acde:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ace2:	ee18 0a10 	vmov	r0, s16
 800ace6:	f000 fb89 	bl	800b3fc <__mcmp>
 800acea:	463a      	mov	r2, r7
 800acec:	9003      	str	r0, [sp, #12]
 800acee:	4631      	mov	r1, r6
 800acf0:	4620      	mov	r0, r4
 800acf2:	f000 fb9f 	bl	800b434 <__mdiff>
 800acf6:	68c2      	ldr	r2, [r0, #12]
 800acf8:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800acfc:	4605      	mov	r5, r0
 800acfe:	bb02      	cbnz	r2, 800ad42 <_dtoa_r+0xa62>
 800ad00:	4601      	mov	r1, r0
 800ad02:	ee18 0a10 	vmov	r0, s16
 800ad06:	f000 fb79 	bl	800b3fc <__mcmp>
 800ad0a:	4602      	mov	r2, r0
 800ad0c:	4629      	mov	r1, r5
 800ad0e:	4620      	mov	r0, r4
 800ad10:	9207      	str	r2, [sp, #28]
 800ad12:	f000 f931 	bl	800af78 <_Bfree>
 800ad16:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800ad1a:	ea43 0102 	orr.w	r1, r3, r2
 800ad1e:	9b04      	ldr	r3, [sp, #16]
 800ad20:	430b      	orrs	r3, r1
 800ad22:	464d      	mov	r5, r9
 800ad24:	d10f      	bne.n	800ad46 <_dtoa_r+0xa66>
 800ad26:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ad2a:	d02a      	beq.n	800ad82 <_dtoa_r+0xaa2>
 800ad2c:	9b03      	ldr	r3, [sp, #12]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	dd02      	ble.n	800ad38 <_dtoa_r+0xa58>
 800ad32:	9b02      	ldr	r3, [sp, #8]
 800ad34:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800ad38:	f88b a000 	strb.w	sl, [fp]
 800ad3c:	e775      	b.n	800ac2a <_dtoa_r+0x94a>
 800ad3e:	4638      	mov	r0, r7
 800ad40:	e7ba      	b.n	800acb8 <_dtoa_r+0x9d8>
 800ad42:	2201      	movs	r2, #1
 800ad44:	e7e2      	b.n	800ad0c <_dtoa_r+0xa2c>
 800ad46:	9b03      	ldr	r3, [sp, #12]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	db04      	blt.n	800ad56 <_dtoa_r+0xa76>
 800ad4c:	9906      	ldr	r1, [sp, #24]
 800ad4e:	430b      	orrs	r3, r1
 800ad50:	9904      	ldr	r1, [sp, #16]
 800ad52:	430b      	orrs	r3, r1
 800ad54:	d122      	bne.n	800ad9c <_dtoa_r+0xabc>
 800ad56:	2a00      	cmp	r2, #0
 800ad58:	ddee      	ble.n	800ad38 <_dtoa_r+0xa58>
 800ad5a:	ee18 1a10 	vmov	r1, s16
 800ad5e:	2201      	movs	r2, #1
 800ad60:	4620      	mov	r0, r4
 800ad62:	f000 fadb 	bl	800b31c <__lshift>
 800ad66:	4631      	mov	r1, r6
 800ad68:	ee08 0a10 	vmov	s16, r0
 800ad6c:	f000 fb46 	bl	800b3fc <__mcmp>
 800ad70:	2800      	cmp	r0, #0
 800ad72:	dc03      	bgt.n	800ad7c <_dtoa_r+0xa9c>
 800ad74:	d1e0      	bne.n	800ad38 <_dtoa_r+0xa58>
 800ad76:	f01a 0f01 	tst.w	sl, #1
 800ad7a:	d0dd      	beq.n	800ad38 <_dtoa_r+0xa58>
 800ad7c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ad80:	d1d7      	bne.n	800ad32 <_dtoa_r+0xa52>
 800ad82:	2339      	movs	r3, #57	; 0x39
 800ad84:	f88b 3000 	strb.w	r3, [fp]
 800ad88:	462b      	mov	r3, r5
 800ad8a:	461d      	mov	r5, r3
 800ad8c:	3b01      	subs	r3, #1
 800ad8e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ad92:	2a39      	cmp	r2, #57	; 0x39
 800ad94:	d071      	beq.n	800ae7a <_dtoa_r+0xb9a>
 800ad96:	3201      	adds	r2, #1
 800ad98:	701a      	strb	r2, [r3, #0]
 800ad9a:	e746      	b.n	800ac2a <_dtoa_r+0x94a>
 800ad9c:	2a00      	cmp	r2, #0
 800ad9e:	dd07      	ble.n	800adb0 <_dtoa_r+0xad0>
 800ada0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ada4:	d0ed      	beq.n	800ad82 <_dtoa_r+0xaa2>
 800ada6:	f10a 0301 	add.w	r3, sl, #1
 800adaa:	f88b 3000 	strb.w	r3, [fp]
 800adae:	e73c      	b.n	800ac2a <_dtoa_r+0x94a>
 800adb0:	9b05      	ldr	r3, [sp, #20]
 800adb2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800adb6:	4599      	cmp	r9, r3
 800adb8:	d047      	beq.n	800ae4a <_dtoa_r+0xb6a>
 800adba:	ee18 1a10 	vmov	r1, s16
 800adbe:	2300      	movs	r3, #0
 800adc0:	220a      	movs	r2, #10
 800adc2:	4620      	mov	r0, r4
 800adc4:	f000 f8fa 	bl	800afbc <__multadd>
 800adc8:	45b8      	cmp	r8, r7
 800adca:	ee08 0a10 	vmov	s16, r0
 800adce:	f04f 0300 	mov.w	r3, #0
 800add2:	f04f 020a 	mov.w	r2, #10
 800add6:	4641      	mov	r1, r8
 800add8:	4620      	mov	r0, r4
 800adda:	d106      	bne.n	800adea <_dtoa_r+0xb0a>
 800addc:	f000 f8ee 	bl	800afbc <__multadd>
 800ade0:	4680      	mov	r8, r0
 800ade2:	4607      	mov	r7, r0
 800ade4:	f109 0901 	add.w	r9, r9, #1
 800ade8:	e772      	b.n	800acd0 <_dtoa_r+0x9f0>
 800adea:	f000 f8e7 	bl	800afbc <__multadd>
 800adee:	4639      	mov	r1, r7
 800adf0:	4680      	mov	r8, r0
 800adf2:	2300      	movs	r3, #0
 800adf4:	220a      	movs	r2, #10
 800adf6:	4620      	mov	r0, r4
 800adf8:	f000 f8e0 	bl	800afbc <__multadd>
 800adfc:	4607      	mov	r7, r0
 800adfe:	e7f1      	b.n	800ade4 <_dtoa_r+0xb04>
 800ae00:	9b03      	ldr	r3, [sp, #12]
 800ae02:	9302      	str	r3, [sp, #8]
 800ae04:	9d01      	ldr	r5, [sp, #4]
 800ae06:	ee18 0a10 	vmov	r0, s16
 800ae0a:	4631      	mov	r1, r6
 800ae0c:	f7ff f9db 	bl	800a1c6 <quorem>
 800ae10:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ae14:	9b01      	ldr	r3, [sp, #4]
 800ae16:	f805 ab01 	strb.w	sl, [r5], #1
 800ae1a:	1aea      	subs	r2, r5, r3
 800ae1c:	9b02      	ldr	r3, [sp, #8]
 800ae1e:	4293      	cmp	r3, r2
 800ae20:	dd09      	ble.n	800ae36 <_dtoa_r+0xb56>
 800ae22:	ee18 1a10 	vmov	r1, s16
 800ae26:	2300      	movs	r3, #0
 800ae28:	220a      	movs	r2, #10
 800ae2a:	4620      	mov	r0, r4
 800ae2c:	f000 f8c6 	bl	800afbc <__multadd>
 800ae30:	ee08 0a10 	vmov	s16, r0
 800ae34:	e7e7      	b.n	800ae06 <_dtoa_r+0xb26>
 800ae36:	9b02      	ldr	r3, [sp, #8]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	bfc8      	it	gt
 800ae3c:	461d      	movgt	r5, r3
 800ae3e:	9b01      	ldr	r3, [sp, #4]
 800ae40:	bfd8      	it	le
 800ae42:	2501      	movle	r5, #1
 800ae44:	441d      	add	r5, r3
 800ae46:	f04f 0800 	mov.w	r8, #0
 800ae4a:	ee18 1a10 	vmov	r1, s16
 800ae4e:	2201      	movs	r2, #1
 800ae50:	4620      	mov	r0, r4
 800ae52:	f000 fa63 	bl	800b31c <__lshift>
 800ae56:	4631      	mov	r1, r6
 800ae58:	ee08 0a10 	vmov	s16, r0
 800ae5c:	f000 face 	bl	800b3fc <__mcmp>
 800ae60:	2800      	cmp	r0, #0
 800ae62:	dc91      	bgt.n	800ad88 <_dtoa_r+0xaa8>
 800ae64:	d102      	bne.n	800ae6c <_dtoa_r+0xb8c>
 800ae66:	f01a 0f01 	tst.w	sl, #1
 800ae6a:	d18d      	bne.n	800ad88 <_dtoa_r+0xaa8>
 800ae6c:	462b      	mov	r3, r5
 800ae6e:	461d      	mov	r5, r3
 800ae70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae74:	2a30      	cmp	r2, #48	; 0x30
 800ae76:	d0fa      	beq.n	800ae6e <_dtoa_r+0xb8e>
 800ae78:	e6d7      	b.n	800ac2a <_dtoa_r+0x94a>
 800ae7a:	9a01      	ldr	r2, [sp, #4]
 800ae7c:	429a      	cmp	r2, r3
 800ae7e:	d184      	bne.n	800ad8a <_dtoa_r+0xaaa>
 800ae80:	9b00      	ldr	r3, [sp, #0]
 800ae82:	3301      	adds	r3, #1
 800ae84:	9300      	str	r3, [sp, #0]
 800ae86:	2331      	movs	r3, #49	; 0x31
 800ae88:	7013      	strb	r3, [r2, #0]
 800ae8a:	e6ce      	b.n	800ac2a <_dtoa_r+0x94a>
 800ae8c:	4b09      	ldr	r3, [pc, #36]	; (800aeb4 <_dtoa_r+0xbd4>)
 800ae8e:	f7ff ba95 	b.w	800a3bc <_dtoa_r+0xdc>
 800ae92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	f47f aa6e 	bne.w	800a376 <_dtoa_r+0x96>
 800ae9a:	4b07      	ldr	r3, [pc, #28]	; (800aeb8 <_dtoa_r+0xbd8>)
 800ae9c:	f7ff ba8e 	b.w	800a3bc <_dtoa_r+0xdc>
 800aea0:	9b02      	ldr	r3, [sp, #8]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	dcae      	bgt.n	800ae04 <_dtoa_r+0xb24>
 800aea6:	9b06      	ldr	r3, [sp, #24]
 800aea8:	2b02      	cmp	r3, #2
 800aeaa:	f73f aea8 	bgt.w	800abfe <_dtoa_r+0x91e>
 800aeae:	e7a9      	b.n	800ae04 <_dtoa_r+0xb24>
 800aeb0:	0800c81b 	.word	0x0800c81b
 800aeb4:	0800c778 	.word	0x0800c778
 800aeb8:	0800c79c 	.word	0x0800c79c

0800aebc <_localeconv_r>:
 800aebc:	4800      	ldr	r0, [pc, #0]	; (800aec0 <_localeconv_r+0x4>)
 800aebe:	4770      	bx	lr
 800aec0:	20002538 	.word	0x20002538

0800aec4 <memcpy>:
 800aec4:	440a      	add	r2, r1
 800aec6:	4291      	cmp	r1, r2
 800aec8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800aecc:	d100      	bne.n	800aed0 <memcpy+0xc>
 800aece:	4770      	bx	lr
 800aed0:	b510      	push	{r4, lr}
 800aed2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aed6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aeda:	4291      	cmp	r1, r2
 800aedc:	d1f9      	bne.n	800aed2 <memcpy+0xe>
 800aede:	bd10      	pop	{r4, pc}

0800aee0 <__malloc_lock>:
 800aee0:	4801      	ldr	r0, [pc, #4]	; (800aee8 <__malloc_lock+0x8>)
 800aee2:	f000 bd30 	b.w	800b946 <__retarget_lock_acquire_recursive>
 800aee6:	bf00      	nop
 800aee8:	20002b04 	.word	0x20002b04

0800aeec <__malloc_unlock>:
 800aeec:	4801      	ldr	r0, [pc, #4]	; (800aef4 <__malloc_unlock+0x8>)
 800aeee:	f000 bd2b 	b.w	800b948 <__retarget_lock_release_recursive>
 800aef2:	bf00      	nop
 800aef4:	20002b04 	.word	0x20002b04

0800aef8 <_Balloc>:
 800aef8:	b570      	push	{r4, r5, r6, lr}
 800aefa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800aefc:	4604      	mov	r4, r0
 800aefe:	460d      	mov	r5, r1
 800af00:	b976      	cbnz	r6, 800af20 <_Balloc+0x28>
 800af02:	2010      	movs	r0, #16
 800af04:	f7fe fbba 	bl	800967c <malloc>
 800af08:	4602      	mov	r2, r0
 800af0a:	6260      	str	r0, [r4, #36]	; 0x24
 800af0c:	b920      	cbnz	r0, 800af18 <_Balloc+0x20>
 800af0e:	4b18      	ldr	r3, [pc, #96]	; (800af70 <_Balloc+0x78>)
 800af10:	4818      	ldr	r0, [pc, #96]	; (800af74 <_Balloc+0x7c>)
 800af12:	2166      	movs	r1, #102	; 0x66
 800af14:	f000 fce6 	bl	800b8e4 <__assert_func>
 800af18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af1c:	6006      	str	r6, [r0, #0]
 800af1e:	60c6      	str	r6, [r0, #12]
 800af20:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800af22:	68f3      	ldr	r3, [r6, #12]
 800af24:	b183      	cbz	r3, 800af48 <_Balloc+0x50>
 800af26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af28:	68db      	ldr	r3, [r3, #12]
 800af2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800af2e:	b9b8      	cbnz	r0, 800af60 <_Balloc+0x68>
 800af30:	2101      	movs	r1, #1
 800af32:	fa01 f605 	lsl.w	r6, r1, r5
 800af36:	1d72      	adds	r2, r6, #5
 800af38:	0092      	lsls	r2, r2, #2
 800af3a:	4620      	mov	r0, r4
 800af3c:	f000 fb60 	bl	800b600 <_calloc_r>
 800af40:	b160      	cbz	r0, 800af5c <_Balloc+0x64>
 800af42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800af46:	e00e      	b.n	800af66 <_Balloc+0x6e>
 800af48:	2221      	movs	r2, #33	; 0x21
 800af4a:	2104      	movs	r1, #4
 800af4c:	4620      	mov	r0, r4
 800af4e:	f000 fb57 	bl	800b600 <_calloc_r>
 800af52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af54:	60f0      	str	r0, [r6, #12]
 800af56:	68db      	ldr	r3, [r3, #12]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d1e4      	bne.n	800af26 <_Balloc+0x2e>
 800af5c:	2000      	movs	r0, #0
 800af5e:	bd70      	pop	{r4, r5, r6, pc}
 800af60:	6802      	ldr	r2, [r0, #0]
 800af62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800af66:	2300      	movs	r3, #0
 800af68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800af6c:	e7f7      	b.n	800af5e <_Balloc+0x66>
 800af6e:	bf00      	nop
 800af70:	0800c7a9 	.word	0x0800c7a9
 800af74:	0800c82c 	.word	0x0800c82c

0800af78 <_Bfree>:
 800af78:	b570      	push	{r4, r5, r6, lr}
 800af7a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800af7c:	4605      	mov	r5, r0
 800af7e:	460c      	mov	r4, r1
 800af80:	b976      	cbnz	r6, 800afa0 <_Bfree+0x28>
 800af82:	2010      	movs	r0, #16
 800af84:	f7fe fb7a 	bl	800967c <malloc>
 800af88:	4602      	mov	r2, r0
 800af8a:	6268      	str	r0, [r5, #36]	; 0x24
 800af8c:	b920      	cbnz	r0, 800af98 <_Bfree+0x20>
 800af8e:	4b09      	ldr	r3, [pc, #36]	; (800afb4 <_Bfree+0x3c>)
 800af90:	4809      	ldr	r0, [pc, #36]	; (800afb8 <_Bfree+0x40>)
 800af92:	218a      	movs	r1, #138	; 0x8a
 800af94:	f000 fca6 	bl	800b8e4 <__assert_func>
 800af98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af9c:	6006      	str	r6, [r0, #0]
 800af9e:	60c6      	str	r6, [r0, #12]
 800afa0:	b13c      	cbz	r4, 800afb2 <_Bfree+0x3a>
 800afa2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800afa4:	6862      	ldr	r2, [r4, #4]
 800afa6:	68db      	ldr	r3, [r3, #12]
 800afa8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800afac:	6021      	str	r1, [r4, #0]
 800afae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800afb2:	bd70      	pop	{r4, r5, r6, pc}
 800afb4:	0800c7a9 	.word	0x0800c7a9
 800afb8:	0800c82c 	.word	0x0800c82c

0800afbc <__multadd>:
 800afbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afc0:	690d      	ldr	r5, [r1, #16]
 800afc2:	4607      	mov	r7, r0
 800afc4:	460c      	mov	r4, r1
 800afc6:	461e      	mov	r6, r3
 800afc8:	f101 0c14 	add.w	ip, r1, #20
 800afcc:	2000      	movs	r0, #0
 800afce:	f8dc 3000 	ldr.w	r3, [ip]
 800afd2:	b299      	uxth	r1, r3
 800afd4:	fb02 6101 	mla	r1, r2, r1, r6
 800afd8:	0c1e      	lsrs	r6, r3, #16
 800afda:	0c0b      	lsrs	r3, r1, #16
 800afdc:	fb02 3306 	mla	r3, r2, r6, r3
 800afe0:	b289      	uxth	r1, r1
 800afe2:	3001      	adds	r0, #1
 800afe4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800afe8:	4285      	cmp	r5, r0
 800afea:	f84c 1b04 	str.w	r1, [ip], #4
 800afee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800aff2:	dcec      	bgt.n	800afce <__multadd+0x12>
 800aff4:	b30e      	cbz	r6, 800b03a <__multadd+0x7e>
 800aff6:	68a3      	ldr	r3, [r4, #8]
 800aff8:	42ab      	cmp	r3, r5
 800affa:	dc19      	bgt.n	800b030 <__multadd+0x74>
 800affc:	6861      	ldr	r1, [r4, #4]
 800affe:	4638      	mov	r0, r7
 800b000:	3101      	adds	r1, #1
 800b002:	f7ff ff79 	bl	800aef8 <_Balloc>
 800b006:	4680      	mov	r8, r0
 800b008:	b928      	cbnz	r0, 800b016 <__multadd+0x5a>
 800b00a:	4602      	mov	r2, r0
 800b00c:	4b0c      	ldr	r3, [pc, #48]	; (800b040 <__multadd+0x84>)
 800b00e:	480d      	ldr	r0, [pc, #52]	; (800b044 <__multadd+0x88>)
 800b010:	21b5      	movs	r1, #181	; 0xb5
 800b012:	f000 fc67 	bl	800b8e4 <__assert_func>
 800b016:	6922      	ldr	r2, [r4, #16]
 800b018:	3202      	adds	r2, #2
 800b01a:	f104 010c 	add.w	r1, r4, #12
 800b01e:	0092      	lsls	r2, r2, #2
 800b020:	300c      	adds	r0, #12
 800b022:	f7ff ff4f 	bl	800aec4 <memcpy>
 800b026:	4621      	mov	r1, r4
 800b028:	4638      	mov	r0, r7
 800b02a:	f7ff ffa5 	bl	800af78 <_Bfree>
 800b02e:	4644      	mov	r4, r8
 800b030:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b034:	3501      	adds	r5, #1
 800b036:	615e      	str	r6, [r3, #20]
 800b038:	6125      	str	r5, [r4, #16]
 800b03a:	4620      	mov	r0, r4
 800b03c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b040:	0800c81b 	.word	0x0800c81b
 800b044:	0800c82c 	.word	0x0800c82c

0800b048 <__hi0bits>:
 800b048:	0c03      	lsrs	r3, r0, #16
 800b04a:	041b      	lsls	r3, r3, #16
 800b04c:	b9d3      	cbnz	r3, 800b084 <__hi0bits+0x3c>
 800b04e:	0400      	lsls	r0, r0, #16
 800b050:	2310      	movs	r3, #16
 800b052:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b056:	bf04      	itt	eq
 800b058:	0200      	lsleq	r0, r0, #8
 800b05a:	3308      	addeq	r3, #8
 800b05c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b060:	bf04      	itt	eq
 800b062:	0100      	lsleq	r0, r0, #4
 800b064:	3304      	addeq	r3, #4
 800b066:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b06a:	bf04      	itt	eq
 800b06c:	0080      	lsleq	r0, r0, #2
 800b06e:	3302      	addeq	r3, #2
 800b070:	2800      	cmp	r0, #0
 800b072:	db05      	blt.n	800b080 <__hi0bits+0x38>
 800b074:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b078:	f103 0301 	add.w	r3, r3, #1
 800b07c:	bf08      	it	eq
 800b07e:	2320      	moveq	r3, #32
 800b080:	4618      	mov	r0, r3
 800b082:	4770      	bx	lr
 800b084:	2300      	movs	r3, #0
 800b086:	e7e4      	b.n	800b052 <__hi0bits+0xa>

0800b088 <__lo0bits>:
 800b088:	6803      	ldr	r3, [r0, #0]
 800b08a:	f013 0207 	ands.w	r2, r3, #7
 800b08e:	4601      	mov	r1, r0
 800b090:	d00b      	beq.n	800b0aa <__lo0bits+0x22>
 800b092:	07da      	lsls	r2, r3, #31
 800b094:	d423      	bmi.n	800b0de <__lo0bits+0x56>
 800b096:	0798      	lsls	r0, r3, #30
 800b098:	bf49      	itett	mi
 800b09a:	085b      	lsrmi	r3, r3, #1
 800b09c:	089b      	lsrpl	r3, r3, #2
 800b09e:	2001      	movmi	r0, #1
 800b0a0:	600b      	strmi	r3, [r1, #0]
 800b0a2:	bf5c      	itt	pl
 800b0a4:	600b      	strpl	r3, [r1, #0]
 800b0a6:	2002      	movpl	r0, #2
 800b0a8:	4770      	bx	lr
 800b0aa:	b298      	uxth	r0, r3
 800b0ac:	b9a8      	cbnz	r0, 800b0da <__lo0bits+0x52>
 800b0ae:	0c1b      	lsrs	r3, r3, #16
 800b0b0:	2010      	movs	r0, #16
 800b0b2:	b2da      	uxtb	r2, r3
 800b0b4:	b90a      	cbnz	r2, 800b0ba <__lo0bits+0x32>
 800b0b6:	3008      	adds	r0, #8
 800b0b8:	0a1b      	lsrs	r3, r3, #8
 800b0ba:	071a      	lsls	r2, r3, #28
 800b0bc:	bf04      	itt	eq
 800b0be:	091b      	lsreq	r3, r3, #4
 800b0c0:	3004      	addeq	r0, #4
 800b0c2:	079a      	lsls	r2, r3, #30
 800b0c4:	bf04      	itt	eq
 800b0c6:	089b      	lsreq	r3, r3, #2
 800b0c8:	3002      	addeq	r0, #2
 800b0ca:	07da      	lsls	r2, r3, #31
 800b0cc:	d403      	bmi.n	800b0d6 <__lo0bits+0x4e>
 800b0ce:	085b      	lsrs	r3, r3, #1
 800b0d0:	f100 0001 	add.w	r0, r0, #1
 800b0d4:	d005      	beq.n	800b0e2 <__lo0bits+0x5a>
 800b0d6:	600b      	str	r3, [r1, #0]
 800b0d8:	4770      	bx	lr
 800b0da:	4610      	mov	r0, r2
 800b0dc:	e7e9      	b.n	800b0b2 <__lo0bits+0x2a>
 800b0de:	2000      	movs	r0, #0
 800b0e0:	4770      	bx	lr
 800b0e2:	2020      	movs	r0, #32
 800b0e4:	4770      	bx	lr
	...

0800b0e8 <__i2b>:
 800b0e8:	b510      	push	{r4, lr}
 800b0ea:	460c      	mov	r4, r1
 800b0ec:	2101      	movs	r1, #1
 800b0ee:	f7ff ff03 	bl	800aef8 <_Balloc>
 800b0f2:	4602      	mov	r2, r0
 800b0f4:	b928      	cbnz	r0, 800b102 <__i2b+0x1a>
 800b0f6:	4b05      	ldr	r3, [pc, #20]	; (800b10c <__i2b+0x24>)
 800b0f8:	4805      	ldr	r0, [pc, #20]	; (800b110 <__i2b+0x28>)
 800b0fa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b0fe:	f000 fbf1 	bl	800b8e4 <__assert_func>
 800b102:	2301      	movs	r3, #1
 800b104:	6144      	str	r4, [r0, #20]
 800b106:	6103      	str	r3, [r0, #16]
 800b108:	bd10      	pop	{r4, pc}
 800b10a:	bf00      	nop
 800b10c:	0800c81b 	.word	0x0800c81b
 800b110:	0800c82c 	.word	0x0800c82c

0800b114 <__multiply>:
 800b114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b118:	4691      	mov	r9, r2
 800b11a:	690a      	ldr	r2, [r1, #16]
 800b11c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b120:	429a      	cmp	r2, r3
 800b122:	bfb8      	it	lt
 800b124:	460b      	movlt	r3, r1
 800b126:	460c      	mov	r4, r1
 800b128:	bfbc      	itt	lt
 800b12a:	464c      	movlt	r4, r9
 800b12c:	4699      	movlt	r9, r3
 800b12e:	6927      	ldr	r7, [r4, #16]
 800b130:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b134:	68a3      	ldr	r3, [r4, #8]
 800b136:	6861      	ldr	r1, [r4, #4]
 800b138:	eb07 060a 	add.w	r6, r7, sl
 800b13c:	42b3      	cmp	r3, r6
 800b13e:	b085      	sub	sp, #20
 800b140:	bfb8      	it	lt
 800b142:	3101      	addlt	r1, #1
 800b144:	f7ff fed8 	bl	800aef8 <_Balloc>
 800b148:	b930      	cbnz	r0, 800b158 <__multiply+0x44>
 800b14a:	4602      	mov	r2, r0
 800b14c:	4b44      	ldr	r3, [pc, #272]	; (800b260 <__multiply+0x14c>)
 800b14e:	4845      	ldr	r0, [pc, #276]	; (800b264 <__multiply+0x150>)
 800b150:	f240 115d 	movw	r1, #349	; 0x15d
 800b154:	f000 fbc6 	bl	800b8e4 <__assert_func>
 800b158:	f100 0514 	add.w	r5, r0, #20
 800b15c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b160:	462b      	mov	r3, r5
 800b162:	2200      	movs	r2, #0
 800b164:	4543      	cmp	r3, r8
 800b166:	d321      	bcc.n	800b1ac <__multiply+0x98>
 800b168:	f104 0314 	add.w	r3, r4, #20
 800b16c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b170:	f109 0314 	add.w	r3, r9, #20
 800b174:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b178:	9202      	str	r2, [sp, #8]
 800b17a:	1b3a      	subs	r2, r7, r4
 800b17c:	3a15      	subs	r2, #21
 800b17e:	f022 0203 	bic.w	r2, r2, #3
 800b182:	3204      	adds	r2, #4
 800b184:	f104 0115 	add.w	r1, r4, #21
 800b188:	428f      	cmp	r7, r1
 800b18a:	bf38      	it	cc
 800b18c:	2204      	movcc	r2, #4
 800b18e:	9201      	str	r2, [sp, #4]
 800b190:	9a02      	ldr	r2, [sp, #8]
 800b192:	9303      	str	r3, [sp, #12]
 800b194:	429a      	cmp	r2, r3
 800b196:	d80c      	bhi.n	800b1b2 <__multiply+0x9e>
 800b198:	2e00      	cmp	r6, #0
 800b19a:	dd03      	ble.n	800b1a4 <__multiply+0x90>
 800b19c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d05a      	beq.n	800b25a <__multiply+0x146>
 800b1a4:	6106      	str	r6, [r0, #16]
 800b1a6:	b005      	add	sp, #20
 800b1a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1ac:	f843 2b04 	str.w	r2, [r3], #4
 800b1b0:	e7d8      	b.n	800b164 <__multiply+0x50>
 800b1b2:	f8b3 a000 	ldrh.w	sl, [r3]
 800b1b6:	f1ba 0f00 	cmp.w	sl, #0
 800b1ba:	d024      	beq.n	800b206 <__multiply+0xf2>
 800b1bc:	f104 0e14 	add.w	lr, r4, #20
 800b1c0:	46a9      	mov	r9, r5
 800b1c2:	f04f 0c00 	mov.w	ip, #0
 800b1c6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b1ca:	f8d9 1000 	ldr.w	r1, [r9]
 800b1ce:	fa1f fb82 	uxth.w	fp, r2
 800b1d2:	b289      	uxth	r1, r1
 800b1d4:	fb0a 110b 	mla	r1, sl, fp, r1
 800b1d8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b1dc:	f8d9 2000 	ldr.w	r2, [r9]
 800b1e0:	4461      	add	r1, ip
 800b1e2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b1e6:	fb0a c20b 	mla	r2, sl, fp, ip
 800b1ea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b1ee:	b289      	uxth	r1, r1
 800b1f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b1f4:	4577      	cmp	r7, lr
 800b1f6:	f849 1b04 	str.w	r1, [r9], #4
 800b1fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b1fe:	d8e2      	bhi.n	800b1c6 <__multiply+0xb2>
 800b200:	9a01      	ldr	r2, [sp, #4]
 800b202:	f845 c002 	str.w	ip, [r5, r2]
 800b206:	9a03      	ldr	r2, [sp, #12]
 800b208:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b20c:	3304      	adds	r3, #4
 800b20e:	f1b9 0f00 	cmp.w	r9, #0
 800b212:	d020      	beq.n	800b256 <__multiply+0x142>
 800b214:	6829      	ldr	r1, [r5, #0]
 800b216:	f104 0c14 	add.w	ip, r4, #20
 800b21a:	46ae      	mov	lr, r5
 800b21c:	f04f 0a00 	mov.w	sl, #0
 800b220:	f8bc b000 	ldrh.w	fp, [ip]
 800b224:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b228:	fb09 220b 	mla	r2, r9, fp, r2
 800b22c:	4492      	add	sl, r2
 800b22e:	b289      	uxth	r1, r1
 800b230:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b234:	f84e 1b04 	str.w	r1, [lr], #4
 800b238:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b23c:	f8be 1000 	ldrh.w	r1, [lr]
 800b240:	0c12      	lsrs	r2, r2, #16
 800b242:	fb09 1102 	mla	r1, r9, r2, r1
 800b246:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b24a:	4567      	cmp	r7, ip
 800b24c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b250:	d8e6      	bhi.n	800b220 <__multiply+0x10c>
 800b252:	9a01      	ldr	r2, [sp, #4]
 800b254:	50a9      	str	r1, [r5, r2]
 800b256:	3504      	adds	r5, #4
 800b258:	e79a      	b.n	800b190 <__multiply+0x7c>
 800b25a:	3e01      	subs	r6, #1
 800b25c:	e79c      	b.n	800b198 <__multiply+0x84>
 800b25e:	bf00      	nop
 800b260:	0800c81b 	.word	0x0800c81b
 800b264:	0800c82c 	.word	0x0800c82c

0800b268 <__pow5mult>:
 800b268:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b26c:	4615      	mov	r5, r2
 800b26e:	f012 0203 	ands.w	r2, r2, #3
 800b272:	4606      	mov	r6, r0
 800b274:	460f      	mov	r7, r1
 800b276:	d007      	beq.n	800b288 <__pow5mult+0x20>
 800b278:	4c25      	ldr	r4, [pc, #148]	; (800b310 <__pow5mult+0xa8>)
 800b27a:	3a01      	subs	r2, #1
 800b27c:	2300      	movs	r3, #0
 800b27e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b282:	f7ff fe9b 	bl	800afbc <__multadd>
 800b286:	4607      	mov	r7, r0
 800b288:	10ad      	asrs	r5, r5, #2
 800b28a:	d03d      	beq.n	800b308 <__pow5mult+0xa0>
 800b28c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b28e:	b97c      	cbnz	r4, 800b2b0 <__pow5mult+0x48>
 800b290:	2010      	movs	r0, #16
 800b292:	f7fe f9f3 	bl	800967c <malloc>
 800b296:	4602      	mov	r2, r0
 800b298:	6270      	str	r0, [r6, #36]	; 0x24
 800b29a:	b928      	cbnz	r0, 800b2a8 <__pow5mult+0x40>
 800b29c:	4b1d      	ldr	r3, [pc, #116]	; (800b314 <__pow5mult+0xac>)
 800b29e:	481e      	ldr	r0, [pc, #120]	; (800b318 <__pow5mult+0xb0>)
 800b2a0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b2a4:	f000 fb1e 	bl	800b8e4 <__assert_func>
 800b2a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b2ac:	6004      	str	r4, [r0, #0]
 800b2ae:	60c4      	str	r4, [r0, #12]
 800b2b0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b2b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b2b8:	b94c      	cbnz	r4, 800b2ce <__pow5mult+0x66>
 800b2ba:	f240 2171 	movw	r1, #625	; 0x271
 800b2be:	4630      	mov	r0, r6
 800b2c0:	f7ff ff12 	bl	800b0e8 <__i2b>
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	f8c8 0008 	str.w	r0, [r8, #8]
 800b2ca:	4604      	mov	r4, r0
 800b2cc:	6003      	str	r3, [r0, #0]
 800b2ce:	f04f 0900 	mov.w	r9, #0
 800b2d2:	07eb      	lsls	r3, r5, #31
 800b2d4:	d50a      	bpl.n	800b2ec <__pow5mult+0x84>
 800b2d6:	4639      	mov	r1, r7
 800b2d8:	4622      	mov	r2, r4
 800b2da:	4630      	mov	r0, r6
 800b2dc:	f7ff ff1a 	bl	800b114 <__multiply>
 800b2e0:	4639      	mov	r1, r7
 800b2e2:	4680      	mov	r8, r0
 800b2e4:	4630      	mov	r0, r6
 800b2e6:	f7ff fe47 	bl	800af78 <_Bfree>
 800b2ea:	4647      	mov	r7, r8
 800b2ec:	106d      	asrs	r5, r5, #1
 800b2ee:	d00b      	beq.n	800b308 <__pow5mult+0xa0>
 800b2f0:	6820      	ldr	r0, [r4, #0]
 800b2f2:	b938      	cbnz	r0, 800b304 <__pow5mult+0x9c>
 800b2f4:	4622      	mov	r2, r4
 800b2f6:	4621      	mov	r1, r4
 800b2f8:	4630      	mov	r0, r6
 800b2fa:	f7ff ff0b 	bl	800b114 <__multiply>
 800b2fe:	6020      	str	r0, [r4, #0]
 800b300:	f8c0 9000 	str.w	r9, [r0]
 800b304:	4604      	mov	r4, r0
 800b306:	e7e4      	b.n	800b2d2 <__pow5mult+0x6a>
 800b308:	4638      	mov	r0, r7
 800b30a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b30e:	bf00      	nop
 800b310:	0800c978 	.word	0x0800c978
 800b314:	0800c7a9 	.word	0x0800c7a9
 800b318:	0800c82c 	.word	0x0800c82c

0800b31c <__lshift>:
 800b31c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b320:	460c      	mov	r4, r1
 800b322:	6849      	ldr	r1, [r1, #4]
 800b324:	6923      	ldr	r3, [r4, #16]
 800b326:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b32a:	68a3      	ldr	r3, [r4, #8]
 800b32c:	4607      	mov	r7, r0
 800b32e:	4691      	mov	r9, r2
 800b330:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b334:	f108 0601 	add.w	r6, r8, #1
 800b338:	42b3      	cmp	r3, r6
 800b33a:	db0b      	blt.n	800b354 <__lshift+0x38>
 800b33c:	4638      	mov	r0, r7
 800b33e:	f7ff fddb 	bl	800aef8 <_Balloc>
 800b342:	4605      	mov	r5, r0
 800b344:	b948      	cbnz	r0, 800b35a <__lshift+0x3e>
 800b346:	4602      	mov	r2, r0
 800b348:	4b2a      	ldr	r3, [pc, #168]	; (800b3f4 <__lshift+0xd8>)
 800b34a:	482b      	ldr	r0, [pc, #172]	; (800b3f8 <__lshift+0xdc>)
 800b34c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b350:	f000 fac8 	bl	800b8e4 <__assert_func>
 800b354:	3101      	adds	r1, #1
 800b356:	005b      	lsls	r3, r3, #1
 800b358:	e7ee      	b.n	800b338 <__lshift+0x1c>
 800b35a:	2300      	movs	r3, #0
 800b35c:	f100 0114 	add.w	r1, r0, #20
 800b360:	f100 0210 	add.w	r2, r0, #16
 800b364:	4618      	mov	r0, r3
 800b366:	4553      	cmp	r3, sl
 800b368:	db37      	blt.n	800b3da <__lshift+0xbe>
 800b36a:	6920      	ldr	r0, [r4, #16]
 800b36c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b370:	f104 0314 	add.w	r3, r4, #20
 800b374:	f019 091f 	ands.w	r9, r9, #31
 800b378:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b37c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b380:	d02f      	beq.n	800b3e2 <__lshift+0xc6>
 800b382:	f1c9 0e20 	rsb	lr, r9, #32
 800b386:	468a      	mov	sl, r1
 800b388:	f04f 0c00 	mov.w	ip, #0
 800b38c:	681a      	ldr	r2, [r3, #0]
 800b38e:	fa02 f209 	lsl.w	r2, r2, r9
 800b392:	ea42 020c 	orr.w	r2, r2, ip
 800b396:	f84a 2b04 	str.w	r2, [sl], #4
 800b39a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b39e:	4298      	cmp	r0, r3
 800b3a0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b3a4:	d8f2      	bhi.n	800b38c <__lshift+0x70>
 800b3a6:	1b03      	subs	r3, r0, r4
 800b3a8:	3b15      	subs	r3, #21
 800b3aa:	f023 0303 	bic.w	r3, r3, #3
 800b3ae:	3304      	adds	r3, #4
 800b3b0:	f104 0215 	add.w	r2, r4, #21
 800b3b4:	4290      	cmp	r0, r2
 800b3b6:	bf38      	it	cc
 800b3b8:	2304      	movcc	r3, #4
 800b3ba:	f841 c003 	str.w	ip, [r1, r3]
 800b3be:	f1bc 0f00 	cmp.w	ip, #0
 800b3c2:	d001      	beq.n	800b3c8 <__lshift+0xac>
 800b3c4:	f108 0602 	add.w	r6, r8, #2
 800b3c8:	3e01      	subs	r6, #1
 800b3ca:	4638      	mov	r0, r7
 800b3cc:	612e      	str	r6, [r5, #16]
 800b3ce:	4621      	mov	r1, r4
 800b3d0:	f7ff fdd2 	bl	800af78 <_Bfree>
 800b3d4:	4628      	mov	r0, r5
 800b3d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3da:	f842 0f04 	str.w	r0, [r2, #4]!
 800b3de:	3301      	adds	r3, #1
 800b3e0:	e7c1      	b.n	800b366 <__lshift+0x4a>
 800b3e2:	3904      	subs	r1, #4
 800b3e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3e8:	f841 2f04 	str.w	r2, [r1, #4]!
 800b3ec:	4298      	cmp	r0, r3
 800b3ee:	d8f9      	bhi.n	800b3e4 <__lshift+0xc8>
 800b3f0:	e7ea      	b.n	800b3c8 <__lshift+0xac>
 800b3f2:	bf00      	nop
 800b3f4:	0800c81b 	.word	0x0800c81b
 800b3f8:	0800c82c 	.word	0x0800c82c

0800b3fc <__mcmp>:
 800b3fc:	b530      	push	{r4, r5, lr}
 800b3fe:	6902      	ldr	r2, [r0, #16]
 800b400:	690c      	ldr	r4, [r1, #16]
 800b402:	1b12      	subs	r2, r2, r4
 800b404:	d10e      	bne.n	800b424 <__mcmp+0x28>
 800b406:	f100 0314 	add.w	r3, r0, #20
 800b40a:	3114      	adds	r1, #20
 800b40c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b410:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b414:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b418:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b41c:	42a5      	cmp	r5, r4
 800b41e:	d003      	beq.n	800b428 <__mcmp+0x2c>
 800b420:	d305      	bcc.n	800b42e <__mcmp+0x32>
 800b422:	2201      	movs	r2, #1
 800b424:	4610      	mov	r0, r2
 800b426:	bd30      	pop	{r4, r5, pc}
 800b428:	4283      	cmp	r3, r0
 800b42a:	d3f3      	bcc.n	800b414 <__mcmp+0x18>
 800b42c:	e7fa      	b.n	800b424 <__mcmp+0x28>
 800b42e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b432:	e7f7      	b.n	800b424 <__mcmp+0x28>

0800b434 <__mdiff>:
 800b434:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b438:	460c      	mov	r4, r1
 800b43a:	4606      	mov	r6, r0
 800b43c:	4611      	mov	r1, r2
 800b43e:	4620      	mov	r0, r4
 800b440:	4690      	mov	r8, r2
 800b442:	f7ff ffdb 	bl	800b3fc <__mcmp>
 800b446:	1e05      	subs	r5, r0, #0
 800b448:	d110      	bne.n	800b46c <__mdiff+0x38>
 800b44a:	4629      	mov	r1, r5
 800b44c:	4630      	mov	r0, r6
 800b44e:	f7ff fd53 	bl	800aef8 <_Balloc>
 800b452:	b930      	cbnz	r0, 800b462 <__mdiff+0x2e>
 800b454:	4b3a      	ldr	r3, [pc, #232]	; (800b540 <__mdiff+0x10c>)
 800b456:	4602      	mov	r2, r0
 800b458:	f240 2132 	movw	r1, #562	; 0x232
 800b45c:	4839      	ldr	r0, [pc, #228]	; (800b544 <__mdiff+0x110>)
 800b45e:	f000 fa41 	bl	800b8e4 <__assert_func>
 800b462:	2301      	movs	r3, #1
 800b464:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b468:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b46c:	bfa4      	itt	ge
 800b46e:	4643      	movge	r3, r8
 800b470:	46a0      	movge	r8, r4
 800b472:	4630      	mov	r0, r6
 800b474:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b478:	bfa6      	itte	ge
 800b47a:	461c      	movge	r4, r3
 800b47c:	2500      	movge	r5, #0
 800b47e:	2501      	movlt	r5, #1
 800b480:	f7ff fd3a 	bl	800aef8 <_Balloc>
 800b484:	b920      	cbnz	r0, 800b490 <__mdiff+0x5c>
 800b486:	4b2e      	ldr	r3, [pc, #184]	; (800b540 <__mdiff+0x10c>)
 800b488:	4602      	mov	r2, r0
 800b48a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b48e:	e7e5      	b.n	800b45c <__mdiff+0x28>
 800b490:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b494:	6926      	ldr	r6, [r4, #16]
 800b496:	60c5      	str	r5, [r0, #12]
 800b498:	f104 0914 	add.w	r9, r4, #20
 800b49c:	f108 0514 	add.w	r5, r8, #20
 800b4a0:	f100 0e14 	add.w	lr, r0, #20
 800b4a4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b4a8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b4ac:	f108 0210 	add.w	r2, r8, #16
 800b4b0:	46f2      	mov	sl, lr
 800b4b2:	2100      	movs	r1, #0
 800b4b4:	f859 3b04 	ldr.w	r3, [r9], #4
 800b4b8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b4bc:	fa1f f883 	uxth.w	r8, r3
 800b4c0:	fa11 f18b 	uxtah	r1, r1, fp
 800b4c4:	0c1b      	lsrs	r3, r3, #16
 800b4c6:	eba1 0808 	sub.w	r8, r1, r8
 800b4ca:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b4ce:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b4d2:	fa1f f888 	uxth.w	r8, r8
 800b4d6:	1419      	asrs	r1, r3, #16
 800b4d8:	454e      	cmp	r6, r9
 800b4da:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b4de:	f84a 3b04 	str.w	r3, [sl], #4
 800b4e2:	d8e7      	bhi.n	800b4b4 <__mdiff+0x80>
 800b4e4:	1b33      	subs	r3, r6, r4
 800b4e6:	3b15      	subs	r3, #21
 800b4e8:	f023 0303 	bic.w	r3, r3, #3
 800b4ec:	3304      	adds	r3, #4
 800b4ee:	3415      	adds	r4, #21
 800b4f0:	42a6      	cmp	r6, r4
 800b4f2:	bf38      	it	cc
 800b4f4:	2304      	movcc	r3, #4
 800b4f6:	441d      	add	r5, r3
 800b4f8:	4473      	add	r3, lr
 800b4fa:	469e      	mov	lr, r3
 800b4fc:	462e      	mov	r6, r5
 800b4fe:	4566      	cmp	r6, ip
 800b500:	d30e      	bcc.n	800b520 <__mdiff+0xec>
 800b502:	f10c 0203 	add.w	r2, ip, #3
 800b506:	1b52      	subs	r2, r2, r5
 800b508:	f022 0203 	bic.w	r2, r2, #3
 800b50c:	3d03      	subs	r5, #3
 800b50e:	45ac      	cmp	ip, r5
 800b510:	bf38      	it	cc
 800b512:	2200      	movcc	r2, #0
 800b514:	441a      	add	r2, r3
 800b516:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b51a:	b17b      	cbz	r3, 800b53c <__mdiff+0x108>
 800b51c:	6107      	str	r7, [r0, #16]
 800b51e:	e7a3      	b.n	800b468 <__mdiff+0x34>
 800b520:	f856 8b04 	ldr.w	r8, [r6], #4
 800b524:	fa11 f288 	uxtah	r2, r1, r8
 800b528:	1414      	asrs	r4, r2, #16
 800b52a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b52e:	b292      	uxth	r2, r2
 800b530:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b534:	f84e 2b04 	str.w	r2, [lr], #4
 800b538:	1421      	asrs	r1, r4, #16
 800b53a:	e7e0      	b.n	800b4fe <__mdiff+0xca>
 800b53c:	3f01      	subs	r7, #1
 800b53e:	e7ea      	b.n	800b516 <__mdiff+0xe2>
 800b540:	0800c81b 	.word	0x0800c81b
 800b544:	0800c82c 	.word	0x0800c82c

0800b548 <__d2b>:
 800b548:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b54c:	4689      	mov	r9, r1
 800b54e:	2101      	movs	r1, #1
 800b550:	ec57 6b10 	vmov	r6, r7, d0
 800b554:	4690      	mov	r8, r2
 800b556:	f7ff fccf 	bl	800aef8 <_Balloc>
 800b55a:	4604      	mov	r4, r0
 800b55c:	b930      	cbnz	r0, 800b56c <__d2b+0x24>
 800b55e:	4602      	mov	r2, r0
 800b560:	4b25      	ldr	r3, [pc, #148]	; (800b5f8 <__d2b+0xb0>)
 800b562:	4826      	ldr	r0, [pc, #152]	; (800b5fc <__d2b+0xb4>)
 800b564:	f240 310a 	movw	r1, #778	; 0x30a
 800b568:	f000 f9bc 	bl	800b8e4 <__assert_func>
 800b56c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b570:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b574:	bb35      	cbnz	r5, 800b5c4 <__d2b+0x7c>
 800b576:	2e00      	cmp	r6, #0
 800b578:	9301      	str	r3, [sp, #4]
 800b57a:	d028      	beq.n	800b5ce <__d2b+0x86>
 800b57c:	4668      	mov	r0, sp
 800b57e:	9600      	str	r6, [sp, #0]
 800b580:	f7ff fd82 	bl	800b088 <__lo0bits>
 800b584:	9900      	ldr	r1, [sp, #0]
 800b586:	b300      	cbz	r0, 800b5ca <__d2b+0x82>
 800b588:	9a01      	ldr	r2, [sp, #4]
 800b58a:	f1c0 0320 	rsb	r3, r0, #32
 800b58e:	fa02 f303 	lsl.w	r3, r2, r3
 800b592:	430b      	orrs	r3, r1
 800b594:	40c2      	lsrs	r2, r0
 800b596:	6163      	str	r3, [r4, #20]
 800b598:	9201      	str	r2, [sp, #4]
 800b59a:	9b01      	ldr	r3, [sp, #4]
 800b59c:	61a3      	str	r3, [r4, #24]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	bf14      	ite	ne
 800b5a2:	2202      	movne	r2, #2
 800b5a4:	2201      	moveq	r2, #1
 800b5a6:	6122      	str	r2, [r4, #16]
 800b5a8:	b1d5      	cbz	r5, 800b5e0 <__d2b+0x98>
 800b5aa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b5ae:	4405      	add	r5, r0
 800b5b0:	f8c9 5000 	str.w	r5, [r9]
 800b5b4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b5b8:	f8c8 0000 	str.w	r0, [r8]
 800b5bc:	4620      	mov	r0, r4
 800b5be:	b003      	add	sp, #12
 800b5c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b5c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b5c8:	e7d5      	b.n	800b576 <__d2b+0x2e>
 800b5ca:	6161      	str	r1, [r4, #20]
 800b5cc:	e7e5      	b.n	800b59a <__d2b+0x52>
 800b5ce:	a801      	add	r0, sp, #4
 800b5d0:	f7ff fd5a 	bl	800b088 <__lo0bits>
 800b5d4:	9b01      	ldr	r3, [sp, #4]
 800b5d6:	6163      	str	r3, [r4, #20]
 800b5d8:	2201      	movs	r2, #1
 800b5da:	6122      	str	r2, [r4, #16]
 800b5dc:	3020      	adds	r0, #32
 800b5de:	e7e3      	b.n	800b5a8 <__d2b+0x60>
 800b5e0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b5e4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b5e8:	f8c9 0000 	str.w	r0, [r9]
 800b5ec:	6918      	ldr	r0, [r3, #16]
 800b5ee:	f7ff fd2b 	bl	800b048 <__hi0bits>
 800b5f2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b5f6:	e7df      	b.n	800b5b8 <__d2b+0x70>
 800b5f8:	0800c81b 	.word	0x0800c81b
 800b5fc:	0800c82c 	.word	0x0800c82c

0800b600 <_calloc_r>:
 800b600:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b602:	fba1 2402 	umull	r2, r4, r1, r2
 800b606:	b94c      	cbnz	r4, 800b61c <_calloc_r+0x1c>
 800b608:	4611      	mov	r1, r2
 800b60a:	9201      	str	r2, [sp, #4]
 800b60c:	f7fe f8ba 	bl	8009784 <_malloc_r>
 800b610:	9a01      	ldr	r2, [sp, #4]
 800b612:	4605      	mov	r5, r0
 800b614:	b930      	cbnz	r0, 800b624 <_calloc_r+0x24>
 800b616:	4628      	mov	r0, r5
 800b618:	b003      	add	sp, #12
 800b61a:	bd30      	pop	{r4, r5, pc}
 800b61c:	220c      	movs	r2, #12
 800b61e:	6002      	str	r2, [r0, #0]
 800b620:	2500      	movs	r5, #0
 800b622:	e7f8      	b.n	800b616 <_calloc_r+0x16>
 800b624:	4621      	mov	r1, r4
 800b626:	f7fe f839 	bl	800969c <memset>
 800b62a:	e7f4      	b.n	800b616 <_calloc_r+0x16>

0800b62c <__ssputs_r>:
 800b62c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b630:	688e      	ldr	r6, [r1, #8]
 800b632:	429e      	cmp	r6, r3
 800b634:	4682      	mov	sl, r0
 800b636:	460c      	mov	r4, r1
 800b638:	4690      	mov	r8, r2
 800b63a:	461f      	mov	r7, r3
 800b63c:	d838      	bhi.n	800b6b0 <__ssputs_r+0x84>
 800b63e:	898a      	ldrh	r2, [r1, #12]
 800b640:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b644:	d032      	beq.n	800b6ac <__ssputs_r+0x80>
 800b646:	6825      	ldr	r5, [r4, #0]
 800b648:	6909      	ldr	r1, [r1, #16]
 800b64a:	eba5 0901 	sub.w	r9, r5, r1
 800b64e:	6965      	ldr	r5, [r4, #20]
 800b650:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b654:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b658:	3301      	adds	r3, #1
 800b65a:	444b      	add	r3, r9
 800b65c:	106d      	asrs	r5, r5, #1
 800b65e:	429d      	cmp	r5, r3
 800b660:	bf38      	it	cc
 800b662:	461d      	movcc	r5, r3
 800b664:	0553      	lsls	r3, r2, #21
 800b666:	d531      	bpl.n	800b6cc <__ssputs_r+0xa0>
 800b668:	4629      	mov	r1, r5
 800b66a:	f7fe f88b 	bl	8009784 <_malloc_r>
 800b66e:	4606      	mov	r6, r0
 800b670:	b950      	cbnz	r0, 800b688 <__ssputs_r+0x5c>
 800b672:	230c      	movs	r3, #12
 800b674:	f8ca 3000 	str.w	r3, [sl]
 800b678:	89a3      	ldrh	r3, [r4, #12]
 800b67a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b67e:	81a3      	strh	r3, [r4, #12]
 800b680:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b688:	6921      	ldr	r1, [r4, #16]
 800b68a:	464a      	mov	r2, r9
 800b68c:	f7ff fc1a 	bl	800aec4 <memcpy>
 800b690:	89a3      	ldrh	r3, [r4, #12]
 800b692:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b696:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b69a:	81a3      	strh	r3, [r4, #12]
 800b69c:	6126      	str	r6, [r4, #16]
 800b69e:	6165      	str	r5, [r4, #20]
 800b6a0:	444e      	add	r6, r9
 800b6a2:	eba5 0509 	sub.w	r5, r5, r9
 800b6a6:	6026      	str	r6, [r4, #0]
 800b6a8:	60a5      	str	r5, [r4, #8]
 800b6aa:	463e      	mov	r6, r7
 800b6ac:	42be      	cmp	r6, r7
 800b6ae:	d900      	bls.n	800b6b2 <__ssputs_r+0x86>
 800b6b0:	463e      	mov	r6, r7
 800b6b2:	6820      	ldr	r0, [r4, #0]
 800b6b4:	4632      	mov	r2, r6
 800b6b6:	4641      	mov	r1, r8
 800b6b8:	f000 f959 	bl	800b96e <memmove>
 800b6bc:	68a3      	ldr	r3, [r4, #8]
 800b6be:	1b9b      	subs	r3, r3, r6
 800b6c0:	60a3      	str	r3, [r4, #8]
 800b6c2:	6823      	ldr	r3, [r4, #0]
 800b6c4:	4433      	add	r3, r6
 800b6c6:	6023      	str	r3, [r4, #0]
 800b6c8:	2000      	movs	r0, #0
 800b6ca:	e7db      	b.n	800b684 <__ssputs_r+0x58>
 800b6cc:	462a      	mov	r2, r5
 800b6ce:	f000 f968 	bl	800b9a2 <_realloc_r>
 800b6d2:	4606      	mov	r6, r0
 800b6d4:	2800      	cmp	r0, #0
 800b6d6:	d1e1      	bne.n	800b69c <__ssputs_r+0x70>
 800b6d8:	6921      	ldr	r1, [r4, #16]
 800b6da:	4650      	mov	r0, sl
 800b6dc:	f7fd ffe6 	bl	80096ac <_free_r>
 800b6e0:	e7c7      	b.n	800b672 <__ssputs_r+0x46>
	...

0800b6e4 <_svfiprintf_r>:
 800b6e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6e8:	4698      	mov	r8, r3
 800b6ea:	898b      	ldrh	r3, [r1, #12]
 800b6ec:	061b      	lsls	r3, r3, #24
 800b6ee:	b09d      	sub	sp, #116	; 0x74
 800b6f0:	4607      	mov	r7, r0
 800b6f2:	460d      	mov	r5, r1
 800b6f4:	4614      	mov	r4, r2
 800b6f6:	d50e      	bpl.n	800b716 <_svfiprintf_r+0x32>
 800b6f8:	690b      	ldr	r3, [r1, #16]
 800b6fa:	b963      	cbnz	r3, 800b716 <_svfiprintf_r+0x32>
 800b6fc:	2140      	movs	r1, #64	; 0x40
 800b6fe:	f7fe f841 	bl	8009784 <_malloc_r>
 800b702:	6028      	str	r0, [r5, #0]
 800b704:	6128      	str	r0, [r5, #16]
 800b706:	b920      	cbnz	r0, 800b712 <_svfiprintf_r+0x2e>
 800b708:	230c      	movs	r3, #12
 800b70a:	603b      	str	r3, [r7, #0]
 800b70c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b710:	e0d1      	b.n	800b8b6 <_svfiprintf_r+0x1d2>
 800b712:	2340      	movs	r3, #64	; 0x40
 800b714:	616b      	str	r3, [r5, #20]
 800b716:	2300      	movs	r3, #0
 800b718:	9309      	str	r3, [sp, #36]	; 0x24
 800b71a:	2320      	movs	r3, #32
 800b71c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b720:	f8cd 800c 	str.w	r8, [sp, #12]
 800b724:	2330      	movs	r3, #48	; 0x30
 800b726:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b8d0 <_svfiprintf_r+0x1ec>
 800b72a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b72e:	f04f 0901 	mov.w	r9, #1
 800b732:	4623      	mov	r3, r4
 800b734:	469a      	mov	sl, r3
 800b736:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b73a:	b10a      	cbz	r2, 800b740 <_svfiprintf_r+0x5c>
 800b73c:	2a25      	cmp	r2, #37	; 0x25
 800b73e:	d1f9      	bne.n	800b734 <_svfiprintf_r+0x50>
 800b740:	ebba 0b04 	subs.w	fp, sl, r4
 800b744:	d00b      	beq.n	800b75e <_svfiprintf_r+0x7a>
 800b746:	465b      	mov	r3, fp
 800b748:	4622      	mov	r2, r4
 800b74a:	4629      	mov	r1, r5
 800b74c:	4638      	mov	r0, r7
 800b74e:	f7ff ff6d 	bl	800b62c <__ssputs_r>
 800b752:	3001      	adds	r0, #1
 800b754:	f000 80aa 	beq.w	800b8ac <_svfiprintf_r+0x1c8>
 800b758:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b75a:	445a      	add	r2, fp
 800b75c:	9209      	str	r2, [sp, #36]	; 0x24
 800b75e:	f89a 3000 	ldrb.w	r3, [sl]
 800b762:	2b00      	cmp	r3, #0
 800b764:	f000 80a2 	beq.w	800b8ac <_svfiprintf_r+0x1c8>
 800b768:	2300      	movs	r3, #0
 800b76a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b76e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b772:	f10a 0a01 	add.w	sl, sl, #1
 800b776:	9304      	str	r3, [sp, #16]
 800b778:	9307      	str	r3, [sp, #28]
 800b77a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b77e:	931a      	str	r3, [sp, #104]	; 0x68
 800b780:	4654      	mov	r4, sl
 800b782:	2205      	movs	r2, #5
 800b784:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b788:	4851      	ldr	r0, [pc, #324]	; (800b8d0 <_svfiprintf_r+0x1ec>)
 800b78a:	f7f4 fd49 	bl	8000220 <memchr>
 800b78e:	9a04      	ldr	r2, [sp, #16]
 800b790:	b9d8      	cbnz	r0, 800b7ca <_svfiprintf_r+0xe6>
 800b792:	06d0      	lsls	r0, r2, #27
 800b794:	bf44      	itt	mi
 800b796:	2320      	movmi	r3, #32
 800b798:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b79c:	0711      	lsls	r1, r2, #28
 800b79e:	bf44      	itt	mi
 800b7a0:	232b      	movmi	r3, #43	; 0x2b
 800b7a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b7a6:	f89a 3000 	ldrb.w	r3, [sl]
 800b7aa:	2b2a      	cmp	r3, #42	; 0x2a
 800b7ac:	d015      	beq.n	800b7da <_svfiprintf_r+0xf6>
 800b7ae:	9a07      	ldr	r2, [sp, #28]
 800b7b0:	4654      	mov	r4, sl
 800b7b2:	2000      	movs	r0, #0
 800b7b4:	f04f 0c0a 	mov.w	ip, #10
 800b7b8:	4621      	mov	r1, r4
 800b7ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7be:	3b30      	subs	r3, #48	; 0x30
 800b7c0:	2b09      	cmp	r3, #9
 800b7c2:	d94e      	bls.n	800b862 <_svfiprintf_r+0x17e>
 800b7c4:	b1b0      	cbz	r0, 800b7f4 <_svfiprintf_r+0x110>
 800b7c6:	9207      	str	r2, [sp, #28]
 800b7c8:	e014      	b.n	800b7f4 <_svfiprintf_r+0x110>
 800b7ca:	eba0 0308 	sub.w	r3, r0, r8
 800b7ce:	fa09 f303 	lsl.w	r3, r9, r3
 800b7d2:	4313      	orrs	r3, r2
 800b7d4:	9304      	str	r3, [sp, #16]
 800b7d6:	46a2      	mov	sl, r4
 800b7d8:	e7d2      	b.n	800b780 <_svfiprintf_r+0x9c>
 800b7da:	9b03      	ldr	r3, [sp, #12]
 800b7dc:	1d19      	adds	r1, r3, #4
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	9103      	str	r1, [sp, #12]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	bfbb      	ittet	lt
 800b7e6:	425b      	neglt	r3, r3
 800b7e8:	f042 0202 	orrlt.w	r2, r2, #2
 800b7ec:	9307      	strge	r3, [sp, #28]
 800b7ee:	9307      	strlt	r3, [sp, #28]
 800b7f0:	bfb8      	it	lt
 800b7f2:	9204      	strlt	r2, [sp, #16]
 800b7f4:	7823      	ldrb	r3, [r4, #0]
 800b7f6:	2b2e      	cmp	r3, #46	; 0x2e
 800b7f8:	d10c      	bne.n	800b814 <_svfiprintf_r+0x130>
 800b7fa:	7863      	ldrb	r3, [r4, #1]
 800b7fc:	2b2a      	cmp	r3, #42	; 0x2a
 800b7fe:	d135      	bne.n	800b86c <_svfiprintf_r+0x188>
 800b800:	9b03      	ldr	r3, [sp, #12]
 800b802:	1d1a      	adds	r2, r3, #4
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	9203      	str	r2, [sp, #12]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	bfb8      	it	lt
 800b80c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b810:	3402      	adds	r4, #2
 800b812:	9305      	str	r3, [sp, #20]
 800b814:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b8e0 <_svfiprintf_r+0x1fc>
 800b818:	7821      	ldrb	r1, [r4, #0]
 800b81a:	2203      	movs	r2, #3
 800b81c:	4650      	mov	r0, sl
 800b81e:	f7f4 fcff 	bl	8000220 <memchr>
 800b822:	b140      	cbz	r0, 800b836 <_svfiprintf_r+0x152>
 800b824:	2340      	movs	r3, #64	; 0x40
 800b826:	eba0 000a 	sub.w	r0, r0, sl
 800b82a:	fa03 f000 	lsl.w	r0, r3, r0
 800b82e:	9b04      	ldr	r3, [sp, #16]
 800b830:	4303      	orrs	r3, r0
 800b832:	3401      	adds	r4, #1
 800b834:	9304      	str	r3, [sp, #16]
 800b836:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b83a:	4826      	ldr	r0, [pc, #152]	; (800b8d4 <_svfiprintf_r+0x1f0>)
 800b83c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b840:	2206      	movs	r2, #6
 800b842:	f7f4 fced 	bl	8000220 <memchr>
 800b846:	2800      	cmp	r0, #0
 800b848:	d038      	beq.n	800b8bc <_svfiprintf_r+0x1d8>
 800b84a:	4b23      	ldr	r3, [pc, #140]	; (800b8d8 <_svfiprintf_r+0x1f4>)
 800b84c:	bb1b      	cbnz	r3, 800b896 <_svfiprintf_r+0x1b2>
 800b84e:	9b03      	ldr	r3, [sp, #12]
 800b850:	3307      	adds	r3, #7
 800b852:	f023 0307 	bic.w	r3, r3, #7
 800b856:	3308      	adds	r3, #8
 800b858:	9303      	str	r3, [sp, #12]
 800b85a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b85c:	4433      	add	r3, r6
 800b85e:	9309      	str	r3, [sp, #36]	; 0x24
 800b860:	e767      	b.n	800b732 <_svfiprintf_r+0x4e>
 800b862:	fb0c 3202 	mla	r2, ip, r2, r3
 800b866:	460c      	mov	r4, r1
 800b868:	2001      	movs	r0, #1
 800b86a:	e7a5      	b.n	800b7b8 <_svfiprintf_r+0xd4>
 800b86c:	2300      	movs	r3, #0
 800b86e:	3401      	adds	r4, #1
 800b870:	9305      	str	r3, [sp, #20]
 800b872:	4619      	mov	r1, r3
 800b874:	f04f 0c0a 	mov.w	ip, #10
 800b878:	4620      	mov	r0, r4
 800b87a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b87e:	3a30      	subs	r2, #48	; 0x30
 800b880:	2a09      	cmp	r2, #9
 800b882:	d903      	bls.n	800b88c <_svfiprintf_r+0x1a8>
 800b884:	2b00      	cmp	r3, #0
 800b886:	d0c5      	beq.n	800b814 <_svfiprintf_r+0x130>
 800b888:	9105      	str	r1, [sp, #20]
 800b88a:	e7c3      	b.n	800b814 <_svfiprintf_r+0x130>
 800b88c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b890:	4604      	mov	r4, r0
 800b892:	2301      	movs	r3, #1
 800b894:	e7f0      	b.n	800b878 <_svfiprintf_r+0x194>
 800b896:	ab03      	add	r3, sp, #12
 800b898:	9300      	str	r3, [sp, #0]
 800b89a:	462a      	mov	r2, r5
 800b89c:	4b0f      	ldr	r3, [pc, #60]	; (800b8dc <_svfiprintf_r+0x1f8>)
 800b89e:	a904      	add	r1, sp, #16
 800b8a0:	4638      	mov	r0, r7
 800b8a2:	f7fe f883 	bl	80099ac <_printf_float>
 800b8a6:	1c42      	adds	r2, r0, #1
 800b8a8:	4606      	mov	r6, r0
 800b8aa:	d1d6      	bne.n	800b85a <_svfiprintf_r+0x176>
 800b8ac:	89ab      	ldrh	r3, [r5, #12]
 800b8ae:	065b      	lsls	r3, r3, #25
 800b8b0:	f53f af2c 	bmi.w	800b70c <_svfiprintf_r+0x28>
 800b8b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b8b6:	b01d      	add	sp, #116	; 0x74
 800b8b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8bc:	ab03      	add	r3, sp, #12
 800b8be:	9300      	str	r3, [sp, #0]
 800b8c0:	462a      	mov	r2, r5
 800b8c2:	4b06      	ldr	r3, [pc, #24]	; (800b8dc <_svfiprintf_r+0x1f8>)
 800b8c4:	a904      	add	r1, sp, #16
 800b8c6:	4638      	mov	r0, r7
 800b8c8:	f7fe fb14 	bl	8009ef4 <_printf_i>
 800b8cc:	e7eb      	b.n	800b8a6 <_svfiprintf_r+0x1c2>
 800b8ce:	bf00      	nop
 800b8d0:	0800c984 	.word	0x0800c984
 800b8d4:	0800c98e 	.word	0x0800c98e
 800b8d8:	080099ad 	.word	0x080099ad
 800b8dc:	0800b62d 	.word	0x0800b62d
 800b8e0:	0800c98a 	.word	0x0800c98a

0800b8e4 <__assert_func>:
 800b8e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b8e6:	4614      	mov	r4, r2
 800b8e8:	461a      	mov	r2, r3
 800b8ea:	4b09      	ldr	r3, [pc, #36]	; (800b910 <__assert_func+0x2c>)
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	4605      	mov	r5, r0
 800b8f0:	68d8      	ldr	r0, [r3, #12]
 800b8f2:	b14c      	cbz	r4, 800b908 <__assert_func+0x24>
 800b8f4:	4b07      	ldr	r3, [pc, #28]	; (800b914 <__assert_func+0x30>)
 800b8f6:	9100      	str	r1, [sp, #0]
 800b8f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b8fc:	4906      	ldr	r1, [pc, #24]	; (800b918 <__assert_func+0x34>)
 800b8fe:	462b      	mov	r3, r5
 800b900:	f000 f80e 	bl	800b920 <fiprintf>
 800b904:	f000 faa4 	bl	800be50 <abort>
 800b908:	4b04      	ldr	r3, [pc, #16]	; (800b91c <__assert_func+0x38>)
 800b90a:	461c      	mov	r4, r3
 800b90c:	e7f3      	b.n	800b8f6 <__assert_func+0x12>
 800b90e:	bf00      	nop
 800b910:	200023e4 	.word	0x200023e4
 800b914:	0800c995 	.word	0x0800c995
 800b918:	0800c9a2 	.word	0x0800c9a2
 800b91c:	0800c9d0 	.word	0x0800c9d0

0800b920 <fiprintf>:
 800b920:	b40e      	push	{r1, r2, r3}
 800b922:	b503      	push	{r0, r1, lr}
 800b924:	4601      	mov	r1, r0
 800b926:	ab03      	add	r3, sp, #12
 800b928:	4805      	ldr	r0, [pc, #20]	; (800b940 <fiprintf+0x20>)
 800b92a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b92e:	6800      	ldr	r0, [r0, #0]
 800b930:	9301      	str	r3, [sp, #4]
 800b932:	f000 f88f 	bl	800ba54 <_vfiprintf_r>
 800b936:	b002      	add	sp, #8
 800b938:	f85d eb04 	ldr.w	lr, [sp], #4
 800b93c:	b003      	add	sp, #12
 800b93e:	4770      	bx	lr
 800b940:	200023e4 	.word	0x200023e4

0800b944 <__retarget_lock_init_recursive>:
 800b944:	4770      	bx	lr

0800b946 <__retarget_lock_acquire_recursive>:
 800b946:	4770      	bx	lr

0800b948 <__retarget_lock_release_recursive>:
 800b948:	4770      	bx	lr

0800b94a <__ascii_mbtowc>:
 800b94a:	b082      	sub	sp, #8
 800b94c:	b901      	cbnz	r1, 800b950 <__ascii_mbtowc+0x6>
 800b94e:	a901      	add	r1, sp, #4
 800b950:	b142      	cbz	r2, 800b964 <__ascii_mbtowc+0x1a>
 800b952:	b14b      	cbz	r3, 800b968 <__ascii_mbtowc+0x1e>
 800b954:	7813      	ldrb	r3, [r2, #0]
 800b956:	600b      	str	r3, [r1, #0]
 800b958:	7812      	ldrb	r2, [r2, #0]
 800b95a:	1e10      	subs	r0, r2, #0
 800b95c:	bf18      	it	ne
 800b95e:	2001      	movne	r0, #1
 800b960:	b002      	add	sp, #8
 800b962:	4770      	bx	lr
 800b964:	4610      	mov	r0, r2
 800b966:	e7fb      	b.n	800b960 <__ascii_mbtowc+0x16>
 800b968:	f06f 0001 	mvn.w	r0, #1
 800b96c:	e7f8      	b.n	800b960 <__ascii_mbtowc+0x16>

0800b96e <memmove>:
 800b96e:	4288      	cmp	r0, r1
 800b970:	b510      	push	{r4, lr}
 800b972:	eb01 0402 	add.w	r4, r1, r2
 800b976:	d902      	bls.n	800b97e <memmove+0x10>
 800b978:	4284      	cmp	r4, r0
 800b97a:	4623      	mov	r3, r4
 800b97c:	d807      	bhi.n	800b98e <memmove+0x20>
 800b97e:	1e43      	subs	r3, r0, #1
 800b980:	42a1      	cmp	r1, r4
 800b982:	d008      	beq.n	800b996 <memmove+0x28>
 800b984:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b988:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b98c:	e7f8      	b.n	800b980 <memmove+0x12>
 800b98e:	4402      	add	r2, r0
 800b990:	4601      	mov	r1, r0
 800b992:	428a      	cmp	r2, r1
 800b994:	d100      	bne.n	800b998 <memmove+0x2a>
 800b996:	bd10      	pop	{r4, pc}
 800b998:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b99c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b9a0:	e7f7      	b.n	800b992 <memmove+0x24>

0800b9a2 <_realloc_r>:
 800b9a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9a6:	4680      	mov	r8, r0
 800b9a8:	4614      	mov	r4, r2
 800b9aa:	460e      	mov	r6, r1
 800b9ac:	b921      	cbnz	r1, 800b9b8 <_realloc_r+0x16>
 800b9ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b9b2:	4611      	mov	r1, r2
 800b9b4:	f7fd bee6 	b.w	8009784 <_malloc_r>
 800b9b8:	b92a      	cbnz	r2, 800b9c6 <_realloc_r+0x24>
 800b9ba:	f7fd fe77 	bl	80096ac <_free_r>
 800b9be:	4625      	mov	r5, r4
 800b9c0:	4628      	mov	r0, r5
 800b9c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9c6:	f000 fc67 	bl	800c298 <_malloc_usable_size_r>
 800b9ca:	4284      	cmp	r4, r0
 800b9cc:	4607      	mov	r7, r0
 800b9ce:	d802      	bhi.n	800b9d6 <_realloc_r+0x34>
 800b9d0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b9d4:	d812      	bhi.n	800b9fc <_realloc_r+0x5a>
 800b9d6:	4621      	mov	r1, r4
 800b9d8:	4640      	mov	r0, r8
 800b9da:	f7fd fed3 	bl	8009784 <_malloc_r>
 800b9de:	4605      	mov	r5, r0
 800b9e0:	2800      	cmp	r0, #0
 800b9e2:	d0ed      	beq.n	800b9c0 <_realloc_r+0x1e>
 800b9e4:	42bc      	cmp	r4, r7
 800b9e6:	4622      	mov	r2, r4
 800b9e8:	4631      	mov	r1, r6
 800b9ea:	bf28      	it	cs
 800b9ec:	463a      	movcs	r2, r7
 800b9ee:	f7ff fa69 	bl	800aec4 <memcpy>
 800b9f2:	4631      	mov	r1, r6
 800b9f4:	4640      	mov	r0, r8
 800b9f6:	f7fd fe59 	bl	80096ac <_free_r>
 800b9fa:	e7e1      	b.n	800b9c0 <_realloc_r+0x1e>
 800b9fc:	4635      	mov	r5, r6
 800b9fe:	e7df      	b.n	800b9c0 <_realloc_r+0x1e>

0800ba00 <__sfputc_r>:
 800ba00:	6893      	ldr	r3, [r2, #8]
 800ba02:	3b01      	subs	r3, #1
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	b410      	push	{r4}
 800ba08:	6093      	str	r3, [r2, #8]
 800ba0a:	da08      	bge.n	800ba1e <__sfputc_r+0x1e>
 800ba0c:	6994      	ldr	r4, [r2, #24]
 800ba0e:	42a3      	cmp	r3, r4
 800ba10:	db01      	blt.n	800ba16 <__sfputc_r+0x16>
 800ba12:	290a      	cmp	r1, #10
 800ba14:	d103      	bne.n	800ba1e <__sfputc_r+0x1e>
 800ba16:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba1a:	f000 b94b 	b.w	800bcb4 <__swbuf_r>
 800ba1e:	6813      	ldr	r3, [r2, #0]
 800ba20:	1c58      	adds	r0, r3, #1
 800ba22:	6010      	str	r0, [r2, #0]
 800ba24:	7019      	strb	r1, [r3, #0]
 800ba26:	4608      	mov	r0, r1
 800ba28:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba2c:	4770      	bx	lr

0800ba2e <__sfputs_r>:
 800ba2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba30:	4606      	mov	r6, r0
 800ba32:	460f      	mov	r7, r1
 800ba34:	4614      	mov	r4, r2
 800ba36:	18d5      	adds	r5, r2, r3
 800ba38:	42ac      	cmp	r4, r5
 800ba3a:	d101      	bne.n	800ba40 <__sfputs_r+0x12>
 800ba3c:	2000      	movs	r0, #0
 800ba3e:	e007      	b.n	800ba50 <__sfputs_r+0x22>
 800ba40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba44:	463a      	mov	r2, r7
 800ba46:	4630      	mov	r0, r6
 800ba48:	f7ff ffda 	bl	800ba00 <__sfputc_r>
 800ba4c:	1c43      	adds	r3, r0, #1
 800ba4e:	d1f3      	bne.n	800ba38 <__sfputs_r+0xa>
 800ba50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ba54 <_vfiprintf_r>:
 800ba54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba58:	460d      	mov	r5, r1
 800ba5a:	b09d      	sub	sp, #116	; 0x74
 800ba5c:	4614      	mov	r4, r2
 800ba5e:	4698      	mov	r8, r3
 800ba60:	4606      	mov	r6, r0
 800ba62:	b118      	cbz	r0, 800ba6c <_vfiprintf_r+0x18>
 800ba64:	6983      	ldr	r3, [r0, #24]
 800ba66:	b90b      	cbnz	r3, 800ba6c <_vfiprintf_r+0x18>
 800ba68:	f000 fb14 	bl	800c094 <__sinit>
 800ba6c:	4b89      	ldr	r3, [pc, #548]	; (800bc94 <_vfiprintf_r+0x240>)
 800ba6e:	429d      	cmp	r5, r3
 800ba70:	d11b      	bne.n	800baaa <_vfiprintf_r+0x56>
 800ba72:	6875      	ldr	r5, [r6, #4]
 800ba74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba76:	07d9      	lsls	r1, r3, #31
 800ba78:	d405      	bmi.n	800ba86 <_vfiprintf_r+0x32>
 800ba7a:	89ab      	ldrh	r3, [r5, #12]
 800ba7c:	059a      	lsls	r2, r3, #22
 800ba7e:	d402      	bmi.n	800ba86 <_vfiprintf_r+0x32>
 800ba80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba82:	f7ff ff60 	bl	800b946 <__retarget_lock_acquire_recursive>
 800ba86:	89ab      	ldrh	r3, [r5, #12]
 800ba88:	071b      	lsls	r3, r3, #28
 800ba8a:	d501      	bpl.n	800ba90 <_vfiprintf_r+0x3c>
 800ba8c:	692b      	ldr	r3, [r5, #16]
 800ba8e:	b9eb      	cbnz	r3, 800bacc <_vfiprintf_r+0x78>
 800ba90:	4629      	mov	r1, r5
 800ba92:	4630      	mov	r0, r6
 800ba94:	f000 f96e 	bl	800bd74 <__swsetup_r>
 800ba98:	b1c0      	cbz	r0, 800bacc <_vfiprintf_r+0x78>
 800ba9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba9c:	07dc      	lsls	r4, r3, #31
 800ba9e:	d50e      	bpl.n	800babe <_vfiprintf_r+0x6a>
 800baa0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800baa4:	b01d      	add	sp, #116	; 0x74
 800baa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baaa:	4b7b      	ldr	r3, [pc, #492]	; (800bc98 <_vfiprintf_r+0x244>)
 800baac:	429d      	cmp	r5, r3
 800baae:	d101      	bne.n	800bab4 <_vfiprintf_r+0x60>
 800bab0:	68b5      	ldr	r5, [r6, #8]
 800bab2:	e7df      	b.n	800ba74 <_vfiprintf_r+0x20>
 800bab4:	4b79      	ldr	r3, [pc, #484]	; (800bc9c <_vfiprintf_r+0x248>)
 800bab6:	429d      	cmp	r5, r3
 800bab8:	bf08      	it	eq
 800baba:	68f5      	ldreq	r5, [r6, #12]
 800babc:	e7da      	b.n	800ba74 <_vfiprintf_r+0x20>
 800babe:	89ab      	ldrh	r3, [r5, #12]
 800bac0:	0598      	lsls	r0, r3, #22
 800bac2:	d4ed      	bmi.n	800baa0 <_vfiprintf_r+0x4c>
 800bac4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bac6:	f7ff ff3f 	bl	800b948 <__retarget_lock_release_recursive>
 800baca:	e7e9      	b.n	800baa0 <_vfiprintf_r+0x4c>
 800bacc:	2300      	movs	r3, #0
 800bace:	9309      	str	r3, [sp, #36]	; 0x24
 800bad0:	2320      	movs	r3, #32
 800bad2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bad6:	f8cd 800c 	str.w	r8, [sp, #12]
 800bada:	2330      	movs	r3, #48	; 0x30
 800badc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bca0 <_vfiprintf_r+0x24c>
 800bae0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bae4:	f04f 0901 	mov.w	r9, #1
 800bae8:	4623      	mov	r3, r4
 800baea:	469a      	mov	sl, r3
 800baec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800baf0:	b10a      	cbz	r2, 800baf6 <_vfiprintf_r+0xa2>
 800baf2:	2a25      	cmp	r2, #37	; 0x25
 800baf4:	d1f9      	bne.n	800baea <_vfiprintf_r+0x96>
 800baf6:	ebba 0b04 	subs.w	fp, sl, r4
 800bafa:	d00b      	beq.n	800bb14 <_vfiprintf_r+0xc0>
 800bafc:	465b      	mov	r3, fp
 800bafe:	4622      	mov	r2, r4
 800bb00:	4629      	mov	r1, r5
 800bb02:	4630      	mov	r0, r6
 800bb04:	f7ff ff93 	bl	800ba2e <__sfputs_r>
 800bb08:	3001      	adds	r0, #1
 800bb0a:	f000 80aa 	beq.w	800bc62 <_vfiprintf_r+0x20e>
 800bb0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb10:	445a      	add	r2, fp
 800bb12:	9209      	str	r2, [sp, #36]	; 0x24
 800bb14:	f89a 3000 	ldrb.w	r3, [sl]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	f000 80a2 	beq.w	800bc62 <_vfiprintf_r+0x20e>
 800bb1e:	2300      	movs	r3, #0
 800bb20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bb24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb28:	f10a 0a01 	add.w	sl, sl, #1
 800bb2c:	9304      	str	r3, [sp, #16]
 800bb2e:	9307      	str	r3, [sp, #28]
 800bb30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bb34:	931a      	str	r3, [sp, #104]	; 0x68
 800bb36:	4654      	mov	r4, sl
 800bb38:	2205      	movs	r2, #5
 800bb3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb3e:	4858      	ldr	r0, [pc, #352]	; (800bca0 <_vfiprintf_r+0x24c>)
 800bb40:	f7f4 fb6e 	bl	8000220 <memchr>
 800bb44:	9a04      	ldr	r2, [sp, #16]
 800bb46:	b9d8      	cbnz	r0, 800bb80 <_vfiprintf_r+0x12c>
 800bb48:	06d1      	lsls	r1, r2, #27
 800bb4a:	bf44      	itt	mi
 800bb4c:	2320      	movmi	r3, #32
 800bb4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb52:	0713      	lsls	r3, r2, #28
 800bb54:	bf44      	itt	mi
 800bb56:	232b      	movmi	r3, #43	; 0x2b
 800bb58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb5c:	f89a 3000 	ldrb.w	r3, [sl]
 800bb60:	2b2a      	cmp	r3, #42	; 0x2a
 800bb62:	d015      	beq.n	800bb90 <_vfiprintf_r+0x13c>
 800bb64:	9a07      	ldr	r2, [sp, #28]
 800bb66:	4654      	mov	r4, sl
 800bb68:	2000      	movs	r0, #0
 800bb6a:	f04f 0c0a 	mov.w	ip, #10
 800bb6e:	4621      	mov	r1, r4
 800bb70:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb74:	3b30      	subs	r3, #48	; 0x30
 800bb76:	2b09      	cmp	r3, #9
 800bb78:	d94e      	bls.n	800bc18 <_vfiprintf_r+0x1c4>
 800bb7a:	b1b0      	cbz	r0, 800bbaa <_vfiprintf_r+0x156>
 800bb7c:	9207      	str	r2, [sp, #28]
 800bb7e:	e014      	b.n	800bbaa <_vfiprintf_r+0x156>
 800bb80:	eba0 0308 	sub.w	r3, r0, r8
 800bb84:	fa09 f303 	lsl.w	r3, r9, r3
 800bb88:	4313      	orrs	r3, r2
 800bb8a:	9304      	str	r3, [sp, #16]
 800bb8c:	46a2      	mov	sl, r4
 800bb8e:	e7d2      	b.n	800bb36 <_vfiprintf_r+0xe2>
 800bb90:	9b03      	ldr	r3, [sp, #12]
 800bb92:	1d19      	adds	r1, r3, #4
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	9103      	str	r1, [sp, #12]
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	bfbb      	ittet	lt
 800bb9c:	425b      	neglt	r3, r3
 800bb9e:	f042 0202 	orrlt.w	r2, r2, #2
 800bba2:	9307      	strge	r3, [sp, #28]
 800bba4:	9307      	strlt	r3, [sp, #28]
 800bba6:	bfb8      	it	lt
 800bba8:	9204      	strlt	r2, [sp, #16]
 800bbaa:	7823      	ldrb	r3, [r4, #0]
 800bbac:	2b2e      	cmp	r3, #46	; 0x2e
 800bbae:	d10c      	bne.n	800bbca <_vfiprintf_r+0x176>
 800bbb0:	7863      	ldrb	r3, [r4, #1]
 800bbb2:	2b2a      	cmp	r3, #42	; 0x2a
 800bbb4:	d135      	bne.n	800bc22 <_vfiprintf_r+0x1ce>
 800bbb6:	9b03      	ldr	r3, [sp, #12]
 800bbb8:	1d1a      	adds	r2, r3, #4
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	9203      	str	r2, [sp, #12]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	bfb8      	it	lt
 800bbc2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800bbc6:	3402      	adds	r4, #2
 800bbc8:	9305      	str	r3, [sp, #20]
 800bbca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bcb0 <_vfiprintf_r+0x25c>
 800bbce:	7821      	ldrb	r1, [r4, #0]
 800bbd0:	2203      	movs	r2, #3
 800bbd2:	4650      	mov	r0, sl
 800bbd4:	f7f4 fb24 	bl	8000220 <memchr>
 800bbd8:	b140      	cbz	r0, 800bbec <_vfiprintf_r+0x198>
 800bbda:	2340      	movs	r3, #64	; 0x40
 800bbdc:	eba0 000a 	sub.w	r0, r0, sl
 800bbe0:	fa03 f000 	lsl.w	r0, r3, r0
 800bbe4:	9b04      	ldr	r3, [sp, #16]
 800bbe6:	4303      	orrs	r3, r0
 800bbe8:	3401      	adds	r4, #1
 800bbea:	9304      	str	r3, [sp, #16]
 800bbec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbf0:	482c      	ldr	r0, [pc, #176]	; (800bca4 <_vfiprintf_r+0x250>)
 800bbf2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bbf6:	2206      	movs	r2, #6
 800bbf8:	f7f4 fb12 	bl	8000220 <memchr>
 800bbfc:	2800      	cmp	r0, #0
 800bbfe:	d03f      	beq.n	800bc80 <_vfiprintf_r+0x22c>
 800bc00:	4b29      	ldr	r3, [pc, #164]	; (800bca8 <_vfiprintf_r+0x254>)
 800bc02:	bb1b      	cbnz	r3, 800bc4c <_vfiprintf_r+0x1f8>
 800bc04:	9b03      	ldr	r3, [sp, #12]
 800bc06:	3307      	adds	r3, #7
 800bc08:	f023 0307 	bic.w	r3, r3, #7
 800bc0c:	3308      	adds	r3, #8
 800bc0e:	9303      	str	r3, [sp, #12]
 800bc10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc12:	443b      	add	r3, r7
 800bc14:	9309      	str	r3, [sp, #36]	; 0x24
 800bc16:	e767      	b.n	800bae8 <_vfiprintf_r+0x94>
 800bc18:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc1c:	460c      	mov	r4, r1
 800bc1e:	2001      	movs	r0, #1
 800bc20:	e7a5      	b.n	800bb6e <_vfiprintf_r+0x11a>
 800bc22:	2300      	movs	r3, #0
 800bc24:	3401      	adds	r4, #1
 800bc26:	9305      	str	r3, [sp, #20]
 800bc28:	4619      	mov	r1, r3
 800bc2a:	f04f 0c0a 	mov.w	ip, #10
 800bc2e:	4620      	mov	r0, r4
 800bc30:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc34:	3a30      	subs	r2, #48	; 0x30
 800bc36:	2a09      	cmp	r2, #9
 800bc38:	d903      	bls.n	800bc42 <_vfiprintf_r+0x1ee>
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d0c5      	beq.n	800bbca <_vfiprintf_r+0x176>
 800bc3e:	9105      	str	r1, [sp, #20]
 800bc40:	e7c3      	b.n	800bbca <_vfiprintf_r+0x176>
 800bc42:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc46:	4604      	mov	r4, r0
 800bc48:	2301      	movs	r3, #1
 800bc4a:	e7f0      	b.n	800bc2e <_vfiprintf_r+0x1da>
 800bc4c:	ab03      	add	r3, sp, #12
 800bc4e:	9300      	str	r3, [sp, #0]
 800bc50:	462a      	mov	r2, r5
 800bc52:	4b16      	ldr	r3, [pc, #88]	; (800bcac <_vfiprintf_r+0x258>)
 800bc54:	a904      	add	r1, sp, #16
 800bc56:	4630      	mov	r0, r6
 800bc58:	f7fd fea8 	bl	80099ac <_printf_float>
 800bc5c:	4607      	mov	r7, r0
 800bc5e:	1c78      	adds	r0, r7, #1
 800bc60:	d1d6      	bne.n	800bc10 <_vfiprintf_r+0x1bc>
 800bc62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bc64:	07d9      	lsls	r1, r3, #31
 800bc66:	d405      	bmi.n	800bc74 <_vfiprintf_r+0x220>
 800bc68:	89ab      	ldrh	r3, [r5, #12]
 800bc6a:	059a      	lsls	r2, r3, #22
 800bc6c:	d402      	bmi.n	800bc74 <_vfiprintf_r+0x220>
 800bc6e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bc70:	f7ff fe6a 	bl	800b948 <__retarget_lock_release_recursive>
 800bc74:	89ab      	ldrh	r3, [r5, #12]
 800bc76:	065b      	lsls	r3, r3, #25
 800bc78:	f53f af12 	bmi.w	800baa0 <_vfiprintf_r+0x4c>
 800bc7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc7e:	e711      	b.n	800baa4 <_vfiprintf_r+0x50>
 800bc80:	ab03      	add	r3, sp, #12
 800bc82:	9300      	str	r3, [sp, #0]
 800bc84:	462a      	mov	r2, r5
 800bc86:	4b09      	ldr	r3, [pc, #36]	; (800bcac <_vfiprintf_r+0x258>)
 800bc88:	a904      	add	r1, sp, #16
 800bc8a:	4630      	mov	r0, r6
 800bc8c:	f7fe f932 	bl	8009ef4 <_printf_i>
 800bc90:	e7e4      	b.n	800bc5c <_vfiprintf_r+0x208>
 800bc92:	bf00      	nop
 800bc94:	0800cafc 	.word	0x0800cafc
 800bc98:	0800cb1c 	.word	0x0800cb1c
 800bc9c:	0800cadc 	.word	0x0800cadc
 800bca0:	0800c984 	.word	0x0800c984
 800bca4:	0800c98e 	.word	0x0800c98e
 800bca8:	080099ad 	.word	0x080099ad
 800bcac:	0800ba2f 	.word	0x0800ba2f
 800bcb0:	0800c98a 	.word	0x0800c98a

0800bcb4 <__swbuf_r>:
 800bcb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcb6:	460e      	mov	r6, r1
 800bcb8:	4614      	mov	r4, r2
 800bcba:	4605      	mov	r5, r0
 800bcbc:	b118      	cbz	r0, 800bcc6 <__swbuf_r+0x12>
 800bcbe:	6983      	ldr	r3, [r0, #24]
 800bcc0:	b90b      	cbnz	r3, 800bcc6 <__swbuf_r+0x12>
 800bcc2:	f000 f9e7 	bl	800c094 <__sinit>
 800bcc6:	4b21      	ldr	r3, [pc, #132]	; (800bd4c <__swbuf_r+0x98>)
 800bcc8:	429c      	cmp	r4, r3
 800bcca:	d12b      	bne.n	800bd24 <__swbuf_r+0x70>
 800bccc:	686c      	ldr	r4, [r5, #4]
 800bcce:	69a3      	ldr	r3, [r4, #24]
 800bcd0:	60a3      	str	r3, [r4, #8]
 800bcd2:	89a3      	ldrh	r3, [r4, #12]
 800bcd4:	071a      	lsls	r2, r3, #28
 800bcd6:	d52f      	bpl.n	800bd38 <__swbuf_r+0x84>
 800bcd8:	6923      	ldr	r3, [r4, #16]
 800bcda:	b36b      	cbz	r3, 800bd38 <__swbuf_r+0x84>
 800bcdc:	6923      	ldr	r3, [r4, #16]
 800bcde:	6820      	ldr	r0, [r4, #0]
 800bce0:	1ac0      	subs	r0, r0, r3
 800bce2:	6963      	ldr	r3, [r4, #20]
 800bce4:	b2f6      	uxtb	r6, r6
 800bce6:	4283      	cmp	r3, r0
 800bce8:	4637      	mov	r7, r6
 800bcea:	dc04      	bgt.n	800bcf6 <__swbuf_r+0x42>
 800bcec:	4621      	mov	r1, r4
 800bcee:	4628      	mov	r0, r5
 800bcf0:	f000 f93c 	bl	800bf6c <_fflush_r>
 800bcf4:	bb30      	cbnz	r0, 800bd44 <__swbuf_r+0x90>
 800bcf6:	68a3      	ldr	r3, [r4, #8]
 800bcf8:	3b01      	subs	r3, #1
 800bcfa:	60a3      	str	r3, [r4, #8]
 800bcfc:	6823      	ldr	r3, [r4, #0]
 800bcfe:	1c5a      	adds	r2, r3, #1
 800bd00:	6022      	str	r2, [r4, #0]
 800bd02:	701e      	strb	r6, [r3, #0]
 800bd04:	6963      	ldr	r3, [r4, #20]
 800bd06:	3001      	adds	r0, #1
 800bd08:	4283      	cmp	r3, r0
 800bd0a:	d004      	beq.n	800bd16 <__swbuf_r+0x62>
 800bd0c:	89a3      	ldrh	r3, [r4, #12]
 800bd0e:	07db      	lsls	r3, r3, #31
 800bd10:	d506      	bpl.n	800bd20 <__swbuf_r+0x6c>
 800bd12:	2e0a      	cmp	r6, #10
 800bd14:	d104      	bne.n	800bd20 <__swbuf_r+0x6c>
 800bd16:	4621      	mov	r1, r4
 800bd18:	4628      	mov	r0, r5
 800bd1a:	f000 f927 	bl	800bf6c <_fflush_r>
 800bd1e:	b988      	cbnz	r0, 800bd44 <__swbuf_r+0x90>
 800bd20:	4638      	mov	r0, r7
 800bd22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd24:	4b0a      	ldr	r3, [pc, #40]	; (800bd50 <__swbuf_r+0x9c>)
 800bd26:	429c      	cmp	r4, r3
 800bd28:	d101      	bne.n	800bd2e <__swbuf_r+0x7a>
 800bd2a:	68ac      	ldr	r4, [r5, #8]
 800bd2c:	e7cf      	b.n	800bcce <__swbuf_r+0x1a>
 800bd2e:	4b09      	ldr	r3, [pc, #36]	; (800bd54 <__swbuf_r+0xa0>)
 800bd30:	429c      	cmp	r4, r3
 800bd32:	bf08      	it	eq
 800bd34:	68ec      	ldreq	r4, [r5, #12]
 800bd36:	e7ca      	b.n	800bcce <__swbuf_r+0x1a>
 800bd38:	4621      	mov	r1, r4
 800bd3a:	4628      	mov	r0, r5
 800bd3c:	f000 f81a 	bl	800bd74 <__swsetup_r>
 800bd40:	2800      	cmp	r0, #0
 800bd42:	d0cb      	beq.n	800bcdc <__swbuf_r+0x28>
 800bd44:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800bd48:	e7ea      	b.n	800bd20 <__swbuf_r+0x6c>
 800bd4a:	bf00      	nop
 800bd4c:	0800cafc 	.word	0x0800cafc
 800bd50:	0800cb1c 	.word	0x0800cb1c
 800bd54:	0800cadc 	.word	0x0800cadc

0800bd58 <__ascii_wctomb>:
 800bd58:	b149      	cbz	r1, 800bd6e <__ascii_wctomb+0x16>
 800bd5a:	2aff      	cmp	r2, #255	; 0xff
 800bd5c:	bf85      	ittet	hi
 800bd5e:	238a      	movhi	r3, #138	; 0x8a
 800bd60:	6003      	strhi	r3, [r0, #0]
 800bd62:	700a      	strbls	r2, [r1, #0]
 800bd64:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800bd68:	bf98      	it	ls
 800bd6a:	2001      	movls	r0, #1
 800bd6c:	4770      	bx	lr
 800bd6e:	4608      	mov	r0, r1
 800bd70:	4770      	bx	lr
	...

0800bd74 <__swsetup_r>:
 800bd74:	4b32      	ldr	r3, [pc, #200]	; (800be40 <__swsetup_r+0xcc>)
 800bd76:	b570      	push	{r4, r5, r6, lr}
 800bd78:	681d      	ldr	r5, [r3, #0]
 800bd7a:	4606      	mov	r6, r0
 800bd7c:	460c      	mov	r4, r1
 800bd7e:	b125      	cbz	r5, 800bd8a <__swsetup_r+0x16>
 800bd80:	69ab      	ldr	r3, [r5, #24]
 800bd82:	b913      	cbnz	r3, 800bd8a <__swsetup_r+0x16>
 800bd84:	4628      	mov	r0, r5
 800bd86:	f000 f985 	bl	800c094 <__sinit>
 800bd8a:	4b2e      	ldr	r3, [pc, #184]	; (800be44 <__swsetup_r+0xd0>)
 800bd8c:	429c      	cmp	r4, r3
 800bd8e:	d10f      	bne.n	800bdb0 <__swsetup_r+0x3c>
 800bd90:	686c      	ldr	r4, [r5, #4]
 800bd92:	89a3      	ldrh	r3, [r4, #12]
 800bd94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bd98:	0719      	lsls	r1, r3, #28
 800bd9a:	d42c      	bmi.n	800bdf6 <__swsetup_r+0x82>
 800bd9c:	06dd      	lsls	r5, r3, #27
 800bd9e:	d411      	bmi.n	800bdc4 <__swsetup_r+0x50>
 800bda0:	2309      	movs	r3, #9
 800bda2:	6033      	str	r3, [r6, #0]
 800bda4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bda8:	81a3      	strh	r3, [r4, #12]
 800bdaa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bdae:	e03e      	b.n	800be2e <__swsetup_r+0xba>
 800bdb0:	4b25      	ldr	r3, [pc, #148]	; (800be48 <__swsetup_r+0xd4>)
 800bdb2:	429c      	cmp	r4, r3
 800bdb4:	d101      	bne.n	800bdba <__swsetup_r+0x46>
 800bdb6:	68ac      	ldr	r4, [r5, #8]
 800bdb8:	e7eb      	b.n	800bd92 <__swsetup_r+0x1e>
 800bdba:	4b24      	ldr	r3, [pc, #144]	; (800be4c <__swsetup_r+0xd8>)
 800bdbc:	429c      	cmp	r4, r3
 800bdbe:	bf08      	it	eq
 800bdc0:	68ec      	ldreq	r4, [r5, #12]
 800bdc2:	e7e6      	b.n	800bd92 <__swsetup_r+0x1e>
 800bdc4:	0758      	lsls	r0, r3, #29
 800bdc6:	d512      	bpl.n	800bdee <__swsetup_r+0x7a>
 800bdc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bdca:	b141      	cbz	r1, 800bdde <__swsetup_r+0x6a>
 800bdcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bdd0:	4299      	cmp	r1, r3
 800bdd2:	d002      	beq.n	800bdda <__swsetup_r+0x66>
 800bdd4:	4630      	mov	r0, r6
 800bdd6:	f7fd fc69 	bl	80096ac <_free_r>
 800bdda:	2300      	movs	r3, #0
 800bddc:	6363      	str	r3, [r4, #52]	; 0x34
 800bdde:	89a3      	ldrh	r3, [r4, #12]
 800bde0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bde4:	81a3      	strh	r3, [r4, #12]
 800bde6:	2300      	movs	r3, #0
 800bde8:	6063      	str	r3, [r4, #4]
 800bdea:	6923      	ldr	r3, [r4, #16]
 800bdec:	6023      	str	r3, [r4, #0]
 800bdee:	89a3      	ldrh	r3, [r4, #12]
 800bdf0:	f043 0308 	orr.w	r3, r3, #8
 800bdf4:	81a3      	strh	r3, [r4, #12]
 800bdf6:	6923      	ldr	r3, [r4, #16]
 800bdf8:	b94b      	cbnz	r3, 800be0e <__swsetup_r+0x9a>
 800bdfa:	89a3      	ldrh	r3, [r4, #12]
 800bdfc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800be00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800be04:	d003      	beq.n	800be0e <__swsetup_r+0x9a>
 800be06:	4621      	mov	r1, r4
 800be08:	4630      	mov	r0, r6
 800be0a:	f000 fa05 	bl	800c218 <__smakebuf_r>
 800be0e:	89a0      	ldrh	r0, [r4, #12]
 800be10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800be14:	f010 0301 	ands.w	r3, r0, #1
 800be18:	d00a      	beq.n	800be30 <__swsetup_r+0xbc>
 800be1a:	2300      	movs	r3, #0
 800be1c:	60a3      	str	r3, [r4, #8]
 800be1e:	6963      	ldr	r3, [r4, #20]
 800be20:	425b      	negs	r3, r3
 800be22:	61a3      	str	r3, [r4, #24]
 800be24:	6923      	ldr	r3, [r4, #16]
 800be26:	b943      	cbnz	r3, 800be3a <__swsetup_r+0xc6>
 800be28:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800be2c:	d1ba      	bne.n	800bda4 <__swsetup_r+0x30>
 800be2e:	bd70      	pop	{r4, r5, r6, pc}
 800be30:	0781      	lsls	r1, r0, #30
 800be32:	bf58      	it	pl
 800be34:	6963      	ldrpl	r3, [r4, #20]
 800be36:	60a3      	str	r3, [r4, #8]
 800be38:	e7f4      	b.n	800be24 <__swsetup_r+0xb0>
 800be3a:	2000      	movs	r0, #0
 800be3c:	e7f7      	b.n	800be2e <__swsetup_r+0xba>
 800be3e:	bf00      	nop
 800be40:	200023e4 	.word	0x200023e4
 800be44:	0800cafc 	.word	0x0800cafc
 800be48:	0800cb1c 	.word	0x0800cb1c
 800be4c:	0800cadc 	.word	0x0800cadc

0800be50 <abort>:
 800be50:	b508      	push	{r3, lr}
 800be52:	2006      	movs	r0, #6
 800be54:	f000 fa50 	bl	800c2f8 <raise>
 800be58:	2001      	movs	r0, #1
 800be5a:	f7f8 ffad 	bl	8004db8 <_exit>
	...

0800be60 <__sflush_r>:
 800be60:	898a      	ldrh	r2, [r1, #12]
 800be62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be66:	4605      	mov	r5, r0
 800be68:	0710      	lsls	r0, r2, #28
 800be6a:	460c      	mov	r4, r1
 800be6c:	d458      	bmi.n	800bf20 <__sflush_r+0xc0>
 800be6e:	684b      	ldr	r3, [r1, #4]
 800be70:	2b00      	cmp	r3, #0
 800be72:	dc05      	bgt.n	800be80 <__sflush_r+0x20>
 800be74:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800be76:	2b00      	cmp	r3, #0
 800be78:	dc02      	bgt.n	800be80 <__sflush_r+0x20>
 800be7a:	2000      	movs	r0, #0
 800be7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800be82:	2e00      	cmp	r6, #0
 800be84:	d0f9      	beq.n	800be7a <__sflush_r+0x1a>
 800be86:	2300      	movs	r3, #0
 800be88:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800be8c:	682f      	ldr	r7, [r5, #0]
 800be8e:	602b      	str	r3, [r5, #0]
 800be90:	d032      	beq.n	800bef8 <__sflush_r+0x98>
 800be92:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800be94:	89a3      	ldrh	r3, [r4, #12]
 800be96:	075a      	lsls	r2, r3, #29
 800be98:	d505      	bpl.n	800bea6 <__sflush_r+0x46>
 800be9a:	6863      	ldr	r3, [r4, #4]
 800be9c:	1ac0      	subs	r0, r0, r3
 800be9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bea0:	b10b      	cbz	r3, 800bea6 <__sflush_r+0x46>
 800bea2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bea4:	1ac0      	subs	r0, r0, r3
 800bea6:	2300      	movs	r3, #0
 800bea8:	4602      	mov	r2, r0
 800beaa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800beac:	6a21      	ldr	r1, [r4, #32]
 800beae:	4628      	mov	r0, r5
 800beb0:	47b0      	blx	r6
 800beb2:	1c43      	adds	r3, r0, #1
 800beb4:	89a3      	ldrh	r3, [r4, #12]
 800beb6:	d106      	bne.n	800bec6 <__sflush_r+0x66>
 800beb8:	6829      	ldr	r1, [r5, #0]
 800beba:	291d      	cmp	r1, #29
 800bebc:	d82c      	bhi.n	800bf18 <__sflush_r+0xb8>
 800bebe:	4a2a      	ldr	r2, [pc, #168]	; (800bf68 <__sflush_r+0x108>)
 800bec0:	40ca      	lsrs	r2, r1
 800bec2:	07d6      	lsls	r6, r2, #31
 800bec4:	d528      	bpl.n	800bf18 <__sflush_r+0xb8>
 800bec6:	2200      	movs	r2, #0
 800bec8:	6062      	str	r2, [r4, #4]
 800beca:	04d9      	lsls	r1, r3, #19
 800becc:	6922      	ldr	r2, [r4, #16]
 800bece:	6022      	str	r2, [r4, #0]
 800bed0:	d504      	bpl.n	800bedc <__sflush_r+0x7c>
 800bed2:	1c42      	adds	r2, r0, #1
 800bed4:	d101      	bne.n	800beda <__sflush_r+0x7a>
 800bed6:	682b      	ldr	r3, [r5, #0]
 800bed8:	b903      	cbnz	r3, 800bedc <__sflush_r+0x7c>
 800beda:	6560      	str	r0, [r4, #84]	; 0x54
 800bedc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bede:	602f      	str	r7, [r5, #0]
 800bee0:	2900      	cmp	r1, #0
 800bee2:	d0ca      	beq.n	800be7a <__sflush_r+0x1a>
 800bee4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bee8:	4299      	cmp	r1, r3
 800beea:	d002      	beq.n	800bef2 <__sflush_r+0x92>
 800beec:	4628      	mov	r0, r5
 800beee:	f7fd fbdd 	bl	80096ac <_free_r>
 800bef2:	2000      	movs	r0, #0
 800bef4:	6360      	str	r0, [r4, #52]	; 0x34
 800bef6:	e7c1      	b.n	800be7c <__sflush_r+0x1c>
 800bef8:	6a21      	ldr	r1, [r4, #32]
 800befa:	2301      	movs	r3, #1
 800befc:	4628      	mov	r0, r5
 800befe:	47b0      	blx	r6
 800bf00:	1c41      	adds	r1, r0, #1
 800bf02:	d1c7      	bne.n	800be94 <__sflush_r+0x34>
 800bf04:	682b      	ldr	r3, [r5, #0]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d0c4      	beq.n	800be94 <__sflush_r+0x34>
 800bf0a:	2b1d      	cmp	r3, #29
 800bf0c:	d001      	beq.n	800bf12 <__sflush_r+0xb2>
 800bf0e:	2b16      	cmp	r3, #22
 800bf10:	d101      	bne.n	800bf16 <__sflush_r+0xb6>
 800bf12:	602f      	str	r7, [r5, #0]
 800bf14:	e7b1      	b.n	800be7a <__sflush_r+0x1a>
 800bf16:	89a3      	ldrh	r3, [r4, #12]
 800bf18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bf1c:	81a3      	strh	r3, [r4, #12]
 800bf1e:	e7ad      	b.n	800be7c <__sflush_r+0x1c>
 800bf20:	690f      	ldr	r7, [r1, #16]
 800bf22:	2f00      	cmp	r7, #0
 800bf24:	d0a9      	beq.n	800be7a <__sflush_r+0x1a>
 800bf26:	0793      	lsls	r3, r2, #30
 800bf28:	680e      	ldr	r6, [r1, #0]
 800bf2a:	bf08      	it	eq
 800bf2c:	694b      	ldreq	r3, [r1, #20]
 800bf2e:	600f      	str	r7, [r1, #0]
 800bf30:	bf18      	it	ne
 800bf32:	2300      	movne	r3, #0
 800bf34:	eba6 0807 	sub.w	r8, r6, r7
 800bf38:	608b      	str	r3, [r1, #8]
 800bf3a:	f1b8 0f00 	cmp.w	r8, #0
 800bf3e:	dd9c      	ble.n	800be7a <__sflush_r+0x1a>
 800bf40:	6a21      	ldr	r1, [r4, #32]
 800bf42:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bf44:	4643      	mov	r3, r8
 800bf46:	463a      	mov	r2, r7
 800bf48:	4628      	mov	r0, r5
 800bf4a:	47b0      	blx	r6
 800bf4c:	2800      	cmp	r0, #0
 800bf4e:	dc06      	bgt.n	800bf5e <__sflush_r+0xfe>
 800bf50:	89a3      	ldrh	r3, [r4, #12]
 800bf52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bf56:	81a3      	strh	r3, [r4, #12]
 800bf58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bf5c:	e78e      	b.n	800be7c <__sflush_r+0x1c>
 800bf5e:	4407      	add	r7, r0
 800bf60:	eba8 0800 	sub.w	r8, r8, r0
 800bf64:	e7e9      	b.n	800bf3a <__sflush_r+0xda>
 800bf66:	bf00      	nop
 800bf68:	20400001 	.word	0x20400001

0800bf6c <_fflush_r>:
 800bf6c:	b538      	push	{r3, r4, r5, lr}
 800bf6e:	690b      	ldr	r3, [r1, #16]
 800bf70:	4605      	mov	r5, r0
 800bf72:	460c      	mov	r4, r1
 800bf74:	b913      	cbnz	r3, 800bf7c <_fflush_r+0x10>
 800bf76:	2500      	movs	r5, #0
 800bf78:	4628      	mov	r0, r5
 800bf7a:	bd38      	pop	{r3, r4, r5, pc}
 800bf7c:	b118      	cbz	r0, 800bf86 <_fflush_r+0x1a>
 800bf7e:	6983      	ldr	r3, [r0, #24]
 800bf80:	b90b      	cbnz	r3, 800bf86 <_fflush_r+0x1a>
 800bf82:	f000 f887 	bl	800c094 <__sinit>
 800bf86:	4b14      	ldr	r3, [pc, #80]	; (800bfd8 <_fflush_r+0x6c>)
 800bf88:	429c      	cmp	r4, r3
 800bf8a:	d11b      	bne.n	800bfc4 <_fflush_r+0x58>
 800bf8c:	686c      	ldr	r4, [r5, #4]
 800bf8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d0ef      	beq.n	800bf76 <_fflush_r+0xa>
 800bf96:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bf98:	07d0      	lsls	r0, r2, #31
 800bf9a:	d404      	bmi.n	800bfa6 <_fflush_r+0x3a>
 800bf9c:	0599      	lsls	r1, r3, #22
 800bf9e:	d402      	bmi.n	800bfa6 <_fflush_r+0x3a>
 800bfa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bfa2:	f7ff fcd0 	bl	800b946 <__retarget_lock_acquire_recursive>
 800bfa6:	4628      	mov	r0, r5
 800bfa8:	4621      	mov	r1, r4
 800bfaa:	f7ff ff59 	bl	800be60 <__sflush_r>
 800bfae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bfb0:	07da      	lsls	r2, r3, #31
 800bfb2:	4605      	mov	r5, r0
 800bfb4:	d4e0      	bmi.n	800bf78 <_fflush_r+0xc>
 800bfb6:	89a3      	ldrh	r3, [r4, #12]
 800bfb8:	059b      	lsls	r3, r3, #22
 800bfba:	d4dd      	bmi.n	800bf78 <_fflush_r+0xc>
 800bfbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bfbe:	f7ff fcc3 	bl	800b948 <__retarget_lock_release_recursive>
 800bfc2:	e7d9      	b.n	800bf78 <_fflush_r+0xc>
 800bfc4:	4b05      	ldr	r3, [pc, #20]	; (800bfdc <_fflush_r+0x70>)
 800bfc6:	429c      	cmp	r4, r3
 800bfc8:	d101      	bne.n	800bfce <_fflush_r+0x62>
 800bfca:	68ac      	ldr	r4, [r5, #8]
 800bfcc:	e7df      	b.n	800bf8e <_fflush_r+0x22>
 800bfce:	4b04      	ldr	r3, [pc, #16]	; (800bfe0 <_fflush_r+0x74>)
 800bfd0:	429c      	cmp	r4, r3
 800bfd2:	bf08      	it	eq
 800bfd4:	68ec      	ldreq	r4, [r5, #12]
 800bfd6:	e7da      	b.n	800bf8e <_fflush_r+0x22>
 800bfd8:	0800cafc 	.word	0x0800cafc
 800bfdc:	0800cb1c 	.word	0x0800cb1c
 800bfe0:	0800cadc 	.word	0x0800cadc

0800bfe4 <std>:
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	b510      	push	{r4, lr}
 800bfe8:	4604      	mov	r4, r0
 800bfea:	e9c0 3300 	strd	r3, r3, [r0]
 800bfee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bff2:	6083      	str	r3, [r0, #8]
 800bff4:	8181      	strh	r1, [r0, #12]
 800bff6:	6643      	str	r3, [r0, #100]	; 0x64
 800bff8:	81c2      	strh	r2, [r0, #14]
 800bffa:	6183      	str	r3, [r0, #24]
 800bffc:	4619      	mov	r1, r3
 800bffe:	2208      	movs	r2, #8
 800c000:	305c      	adds	r0, #92	; 0x5c
 800c002:	f7fd fb4b 	bl	800969c <memset>
 800c006:	4b05      	ldr	r3, [pc, #20]	; (800c01c <std+0x38>)
 800c008:	6263      	str	r3, [r4, #36]	; 0x24
 800c00a:	4b05      	ldr	r3, [pc, #20]	; (800c020 <std+0x3c>)
 800c00c:	62a3      	str	r3, [r4, #40]	; 0x28
 800c00e:	4b05      	ldr	r3, [pc, #20]	; (800c024 <std+0x40>)
 800c010:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c012:	4b05      	ldr	r3, [pc, #20]	; (800c028 <std+0x44>)
 800c014:	6224      	str	r4, [r4, #32]
 800c016:	6323      	str	r3, [r4, #48]	; 0x30
 800c018:	bd10      	pop	{r4, pc}
 800c01a:	bf00      	nop
 800c01c:	0800c331 	.word	0x0800c331
 800c020:	0800c353 	.word	0x0800c353
 800c024:	0800c38b 	.word	0x0800c38b
 800c028:	0800c3af 	.word	0x0800c3af

0800c02c <_cleanup_r>:
 800c02c:	4901      	ldr	r1, [pc, #4]	; (800c034 <_cleanup_r+0x8>)
 800c02e:	f000 b8af 	b.w	800c190 <_fwalk_reent>
 800c032:	bf00      	nop
 800c034:	0800bf6d 	.word	0x0800bf6d

0800c038 <__sfmoreglue>:
 800c038:	b570      	push	{r4, r5, r6, lr}
 800c03a:	2268      	movs	r2, #104	; 0x68
 800c03c:	1e4d      	subs	r5, r1, #1
 800c03e:	4355      	muls	r5, r2
 800c040:	460e      	mov	r6, r1
 800c042:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c046:	f7fd fb9d 	bl	8009784 <_malloc_r>
 800c04a:	4604      	mov	r4, r0
 800c04c:	b140      	cbz	r0, 800c060 <__sfmoreglue+0x28>
 800c04e:	2100      	movs	r1, #0
 800c050:	e9c0 1600 	strd	r1, r6, [r0]
 800c054:	300c      	adds	r0, #12
 800c056:	60a0      	str	r0, [r4, #8]
 800c058:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c05c:	f7fd fb1e 	bl	800969c <memset>
 800c060:	4620      	mov	r0, r4
 800c062:	bd70      	pop	{r4, r5, r6, pc}

0800c064 <__sfp_lock_acquire>:
 800c064:	4801      	ldr	r0, [pc, #4]	; (800c06c <__sfp_lock_acquire+0x8>)
 800c066:	f7ff bc6e 	b.w	800b946 <__retarget_lock_acquire_recursive>
 800c06a:	bf00      	nop
 800c06c:	20002b05 	.word	0x20002b05

0800c070 <__sfp_lock_release>:
 800c070:	4801      	ldr	r0, [pc, #4]	; (800c078 <__sfp_lock_release+0x8>)
 800c072:	f7ff bc69 	b.w	800b948 <__retarget_lock_release_recursive>
 800c076:	bf00      	nop
 800c078:	20002b05 	.word	0x20002b05

0800c07c <__sinit_lock_acquire>:
 800c07c:	4801      	ldr	r0, [pc, #4]	; (800c084 <__sinit_lock_acquire+0x8>)
 800c07e:	f7ff bc62 	b.w	800b946 <__retarget_lock_acquire_recursive>
 800c082:	bf00      	nop
 800c084:	20002b06 	.word	0x20002b06

0800c088 <__sinit_lock_release>:
 800c088:	4801      	ldr	r0, [pc, #4]	; (800c090 <__sinit_lock_release+0x8>)
 800c08a:	f7ff bc5d 	b.w	800b948 <__retarget_lock_release_recursive>
 800c08e:	bf00      	nop
 800c090:	20002b06 	.word	0x20002b06

0800c094 <__sinit>:
 800c094:	b510      	push	{r4, lr}
 800c096:	4604      	mov	r4, r0
 800c098:	f7ff fff0 	bl	800c07c <__sinit_lock_acquire>
 800c09c:	69a3      	ldr	r3, [r4, #24]
 800c09e:	b11b      	cbz	r3, 800c0a8 <__sinit+0x14>
 800c0a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0a4:	f7ff bff0 	b.w	800c088 <__sinit_lock_release>
 800c0a8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c0ac:	6523      	str	r3, [r4, #80]	; 0x50
 800c0ae:	4b13      	ldr	r3, [pc, #76]	; (800c0fc <__sinit+0x68>)
 800c0b0:	4a13      	ldr	r2, [pc, #76]	; (800c100 <__sinit+0x6c>)
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	62a2      	str	r2, [r4, #40]	; 0x28
 800c0b6:	42a3      	cmp	r3, r4
 800c0b8:	bf04      	itt	eq
 800c0ba:	2301      	moveq	r3, #1
 800c0bc:	61a3      	streq	r3, [r4, #24]
 800c0be:	4620      	mov	r0, r4
 800c0c0:	f000 f820 	bl	800c104 <__sfp>
 800c0c4:	6060      	str	r0, [r4, #4]
 800c0c6:	4620      	mov	r0, r4
 800c0c8:	f000 f81c 	bl	800c104 <__sfp>
 800c0cc:	60a0      	str	r0, [r4, #8]
 800c0ce:	4620      	mov	r0, r4
 800c0d0:	f000 f818 	bl	800c104 <__sfp>
 800c0d4:	2200      	movs	r2, #0
 800c0d6:	60e0      	str	r0, [r4, #12]
 800c0d8:	2104      	movs	r1, #4
 800c0da:	6860      	ldr	r0, [r4, #4]
 800c0dc:	f7ff ff82 	bl	800bfe4 <std>
 800c0e0:	68a0      	ldr	r0, [r4, #8]
 800c0e2:	2201      	movs	r2, #1
 800c0e4:	2109      	movs	r1, #9
 800c0e6:	f7ff ff7d 	bl	800bfe4 <std>
 800c0ea:	68e0      	ldr	r0, [r4, #12]
 800c0ec:	2202      	movs	r2, #2
 800c0ee:	2112      	movs	r1, #18
 800c0f0:	f7ff ff78 	bl	800bfe4 <std>
 800c0f4:	2301      	movs	r3, #1
 800c0f6:	61a3      	str	r3, [r4, #24]
 800c0f8:	e7d2      	b.n	800c0a0 <__sinit+0xc>
 800c0fa:	bf00      	nop
 800c0fc:	0800c764 	.word	0x0800c764
 800c100:	0800c02d 	.word	0x0800c02d

0800c104 <__sfp>:
 800c104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c106:	4607      	mov	r7, r0
 800c108:	f7ff ffac 	bl	800c064 <__sfp_lock_acquire>
 800c10c:	4b1e      	ldr	r3, [pc, #120]	; (800c188 <__sfp+0x84>)
 800c10e:	681e      	ldr	r6, [r3, #0]
 800c110:	69b3      	ldr	r3, [r6, #24]
 800c112:	b913      	cbnz	r3, 800c11a <__sfp+0x16>
 800c114:	4630      	mov	r0, r6
 800c116:	f7ff ffbd 	bl	800c094 <__sinit>
 800c11a:	3648      	adds	r6, #72	; 0x48
 800c11c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c120:	3b01      	subs	r3, #1
 800c122:	d503      	bpl.n	800c12c <__sfp+0x28>
 800c124:	6833      	ldr	r3, [r6, #0]
 800c126:	b30b      	cbz	r3, 800c16c <__sfp+0x68>
 800c128:	6836      	ldr	r6, [r6, #0]
 800c12a:	e7f7      	b.n	800c11c <__sfp+0x18>
 800c12c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c130:	b9d5      	cbnz	r5, 800c168 <__sfp+0x64>
 800c132:	4b16      	ldr	r3, [pc, #88]	; (800c18c <__sfp+0x88>)
 800c134:	60e3      	str	r3, [r4, #12]
 800c136:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c13a:	6665      	str	r5, [r4, #100]	; 0x64
 800c13c:	f7ff fc02 	bl	800b944 <__retarget_lock_init_recursive>
 800c140:	f7ff ff96 	bl	800c070 <__sfp_lock_release>
 800c144:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c148:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c14c:	6025      	str	r5, [r4, #0]
 800c14e:	61a5      	str	r5, [r4, #24]
 800c150:	2208      	movs	r2, #8
 800c152:	4629      	mov	r1, r5
 800c154:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c158:	f7fd faa0 	bl	800969c <memset>
 800c15c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c160:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c164:	4620      	mov	r0, r4
 800c166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c168:	3468      	adds	r4, #104	; 0x68
 800c16a:	e7d9      	b.n	800c120 <__sfp+0x1c>
 800c16c:	2104      	movs	r1, #4
 800c16e:	4638      	mov	r0, r7
 800c170:	f7ff ff62 	bl	800c038 <__sfmoreglue>
 800c174:	4604      	mov	r4, r0
 800c176:	6030      	str	r0, [r6, #0]
 800c178:	2800      	cmp	r0, #0
 800c17a:	d1d5      	bne.n	800c128 <__sfp+0x24>
 800c17c:	f7ff ff78 	bl	800c070 <__sfp_lock_release>
 800c180:	230c      	movs	r3, #12
 800c182:	603b      	str	r3, [r7, #0]
 800c184:	e7ee      	b.n	800c164 <__sfp+0x60>
 800c186:	bf00      	nop
 800c188:	0800c764 	.word	0x0800c764
 800c18c:	ffff0001 	.word	0xffff0001

0800c190 <_fwalk_reent>:
 800c190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c194:	4606      	mov	r6, r0
 800c196:	4688      	mov	r8, r1
 800c198:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c19c:	2700      	movs	r7, #0
 800c19e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c1a2:	f1b9 0901 	subs.w	r9, r9, #1
 800c1a6:	d505      	bpl.n	800c1b4 <_fwalk_reent+0x24>
 800c1a8:	6824      	ldr	r4, [r4, #0]
 800c1aa:	2c00      	cmp	r4, #0
 800c1ac:	d1f7      	bne.n	800c19e <_fwalk_reent+0xe>
 800c1ae:	4638      	mov	r0, r7
 800c1b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c1b4:	89ab      	ldrh	r3, [r5, #12]
 800c1b6:	2b01      	cmp	r3, #1
 800c1b8:	d907      	bls.n	800c1ca <_fwalk_reent+0x3a>
 800c1ba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c1be:	3301      	adds	r3, #1
 800c1c0:	d003      	beq.n	800c1ca <_fwalk_reent+0x3a>
 800c1c2:	4629      	mov	r1, r5
 800c1c4:	4630      	mov	r0, r6
 800c1c6:	47c0      	blx	r8
 800c1c8:	4307      	orrs	r7, r0
 800c1ca:	3568      	adds	r5, #104	; 0x68
 800c1cc:	e7e9      	b.n	800c1a2 <_fwalk_reent+0x12>

0800c1ce <__swhatbuf_r>:
 800c1ce:	b570      	push	{r4, r5, r6, lr}
 800c1d0:	460e      	mov	r6, r1
 800c1d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1d6:	2900      	cmp	r1, #0
 800c1d8:	b096      	sub	sp, #88	; 0x58
 800c1da:	4614      	mov	r4, r2
 800c1dc:	461d      	mov	r5, r3
 800c1de:	da08      	bge.n	800c1f2 <__swhatbuf_r+0x24>
 800c1e0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	602a      	str	r2, [r5, #0]
 800c1e8:	061a      	lsls	r2, r3, #24
 800c1ea:	d410      	bmi.n	800c20e <__swhatbuf_r+0x40>
 800c1ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c1f0:	e00e      	b.n	800c210 <__swhatbuf_r+0x42>
 800c1f2:	466a      	mov	r2, sp
 800c1f4:	f000 f902 	bl	800c3fc <_fstat_r>
 800c1f8:	2800      	cmp	r0, #0
 800c1fa:	dbf1      	blt.n	800c1e0 <__swhatbuf_r+0x12>
 800c1fc:	9a01      	ldr	r2, [sp, #4]
 800c1fe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c202:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c206:	425a      	negs	r2, r3
 800c208:	415a      	adcs	r2, r3
 800c20a:	602a      	str	r2, [r5, #0]
 800c20c:	e7ee      	b.n	800c1ec <__swhatbuf_r+0x1e>
 800c20e:	2340      	movs	r3, #64	; 0x40
 800c210:	2000      	movs	r0, #0
 800c212:	6023      	str	r3, [r4, #0]
 800c214:	b016      	add	sp, #88	; 0x58
 800c216:	bd70      	pop	{r4, r5, r6, pc}

0800c218 <__smakebuf_r>:
 800c218:	898b      	ldrh	r3, [r1, #12]
 800c21a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c21c:	079d      	lsls	r5, r3, #30
 800c21e:	4606      	mov	r6, r0
 800c220:	460c      	mov	r4, r1
 800c222:	d507      	bpl.n	800c234 <__smakebuf_r+0x1c>
 800c224:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c228:	6023      	str	r3, [r4, #0]
 800c22a:	6123      	str	r3, [r4, #16]
 800c22c:	2301      	movs	r3, #1
 800c22e:	6163      	str	r3, [r4, #20]
 800c230:	b002      	add	sp, #8
 800c232:	bd70      	pop	{r4, r5, r6, pc}
 800c234:	ab01      	add	r3, sp, #4
 800c236:	466a      	mov	r2, sp
 800c238:	f7ff ffc9 	bl	800c1ce <__swhatbuf_r>
 800c23c:	9900      	ldr	r1, [sp, #0]
 800c23e:	4605      	mov	r5, r0
 800c240:	4630      	mov	r0, r6
 800c242:	f7fd fa9f 	bl	8009784 <_malloc_r>
 800c246:	b948      	cbnz	r0, 800c25c <__smakebuf_r+0x44>
 800c248:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c24c:	059a      	lsls	r2, r3, #22
 800c24e:	d4ef      	bmi.n	800c230 <__smakebuf_r+0x18>
 800c250:	f023 0303 	bic.w	r3, r3, #3
 800c254:	f043 0302 	orr.w	r3, r3, #2
 800c258:	81a3      	strh	r3, [r4, #12]
 800c25a:	e7e3      	b.n	800c224 <__smakebuf_r+0xc>
 800c25c:	4b0d      	ldr	r3, [pc, #52]	; (800c294 <__smakebuf_r+0x7c>)
 800c25e:	62b3      	str	r3, [r6, #40]	; 0x28
 800c260:	89a3      	ldrh	r3, [r4, #12]
 800c262:	6020      	str	r0, [r4, #0]
 800c264:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c268:	81a3      	strh	r3, [r4, #12]
 800c26a:	9b00      	ldr	r3, [sp, #0]
 800c26c:	6163      	str	r3, [r4, #20]
 800c26e:	9b01      	ldr	r3, [sp, #4]
 800c270:	6120      	str	r0, [r4, #16]
 800c272:	b15b      	cbz	r3, 800c28c <__smakebuf_r+0x74>
 800c274:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c278:	4630      	mov	r0, r6
 800c27a:	f000 f8d1 	bl	800c420 <_isatty_r>
 800c27e:	b128      	cbz	r0, 800c28c <__smakebuf_r+0x74>
 800c280:	89a3      	ldrh	r3, [r4, #12]
 800c282:	f023 0303 	bic.w	r3, r3, #3
 800c286:	f043 0301 	orr.w	r3, r3, #1
 800c28a:	81a3      	strh	r3, [r4, #12]
 800c28c:	89a0      	ldrh	r0, [r4, #12]
 800c28e:	4305      	orrs	r5, r0
 800c290:	81a5      	strh	r5, [r4, #12]
 800c292:	e7cd      	b.n	800c230 <__smakebuf_r+0x18>
 800c294:	0800c02d 	.word	0x0800c02d

0800c298 <_malloc_usable_size_r>:
 800c298:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c29c:	1f18      	subs	r0, r3, #4
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	bfbc      	itt	lt
 800c2a2:	580b      	ldrlt	r3, [r1, r0]
 800c2a4:	18c0      	addlt	r0, r0, r3
 800c2a6:	4770      	bx	lr

0800c2a8 <_raise_r>:
 800c2a8:	291f      	cmp	r1, #31
 800c2aa:	b538      	push	{r3, r4, r5, lr}
 800c2ac:	4604      	mov	r4, r0
 800c2ae:	460d      	mov	r5, r1
 800c2b0:	d904      	bls.n	800c2bc <_raise_r+0x14>
 800c2b2:	2316      	movs	r3, #22
 800c2b4:	6003      	str	r3, [r0, #0]
 800c2b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c2ba:	bd38      	pop	{r3, r4, r5, pc}
 800c2bc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c2be:	b112      	cbz	r2, 800c2c6 <_raise_r+0x1e>
 800c2c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c2c4:	b94b      	cbnz	r3, 800c2da <_raise_r+0x32>
 800c2c6:	4620      	mov	r0, r4
 800c2c8:	f000 f830 	bl	800c32c <_getpid_r>
 800c2cc:	462a      	mov	r2, r5
 800c2ce:	4601      	mov	r1, r0
 800c2d0:	4620      	mov	r0, r4
 800c2d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c2d6:	f000 b817 	b.w	800c308 <_kill_r>
 800c2da:	2b01      	cmp	r3, #1
 800c2dc:	d00a      	beq.n	800c2f4 <_raise_r+0x4c>
 800c2de:	1c59      	adds	r1, r3, #1
 800c2e0:	d103      	bne.n	800c2ea <_raise_r+0x42>
 800c2e2:	2316      	movs	r3, #22
 800c2e4:	6003      	str	r3, [r0, #0]
 800c2e6:	2001      	movs	r0, #1
 800c2e8:	e7e7      	b.n	800c2ba <_raise_r+0x12>
 800c2ea:	2400      	movs	r4, #0
 800c2ec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c2f0:	4628      	mov	r0, r5
 800c2f2:	4798      	blx	r3
 800c2f4:	2000      	movs	r0, #0
 800c2f6:	e7e0      	b.n	800c2ba <_raise_r+0x12>

0800c2f8 <raise>:
 800c2f8:	4b02      	ldr	r3, [pc, #8]	; (800c304 <raise+0xc>)
 800c2fa:	4601      	mov	r1, r0
 800c2fc:	6818      	ldr	r0, [r3, #0]
 800c2fe:	f7ff bfd3 	b.w	800c2a8 <_raise_r>
 800c302:	bf00      	nop
 800c304:	200023e4 	.word	0x200023e4

0800c308 <_kill_r>:
 800c308:	b538      	push	{r3, r4, r5, lr}
 800c30a:	4d07      	ldr	r5, [pc, #28]	; (800c328 <_kill_r+0x20>)
 800c30c:	2300      	movs	r3, #0
 800c30e:	4604      	mov	r4, r0
 800c310:	4608      	mov	r0, r1
 800c312:	4611      	mov	r1, r2
 800c314:	602b      	str	r3, [r5, #0]
 800c316:	f7f8 fd3f 	bl	8004d98 <_kill>
 800c31a:	1c43      	adds	r3, r0, #1
 800c31c:	d102      	bne.n	800c324 <_kill_r+0x1c>
 800c31e:	682b      	ldr	r3, [r5, #0]
 800c320:	b103      	cbz	r3, 800c324 <_kill_r+0x1c>
 800c322:	6023      	str	r3, [r4, #0]
 800c324:	bd38      	pop	{r3, r4, r5, pc}
 800c326:	bf00      	nop
 800c328:	20002b00 	.word	0x20002b00

0800c32c <_getpid_r>:
 800c32c:	f7f8 bd2c 	b.w	8004d88 <_getpid>

0800c330 <__sread>:
 800c330:	b510      	push	{r4, lr}
 800c332:	460c      	mov	r4, r1
 800c334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c338:	f000 f894 	bl	800c464 <_read_r>
 800c33c:	2800      	cmp	r0, #0
 800c33e:	bfab      	itete	ge
 800c340:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c342:	89a3      	ldrhlt	r3, [r4, #12]
 800c344:	181b      	addge	r3, r3, r0
 800c346:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c34a:	bfac      	ite	ge
 800c34c:	6563      	strge	r3, [r4, #84]	; 0x54
 800c34e:	81a3      	strhlt	r3, [r4, #12]
 800c350:	bd10      	pop	{r4, pc}

0800c352 <__swrite>:
 800c352:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c356:	461f      	mov	r7, r3
 800c358:	898b      	ldrh	r3, [r1, #12]
 800c35a:	05db      	lsls	r3, r3, #23
 800c35c:	4605      	mov	r5, r0
 800c35e:	460c      	mov	r4, r1
 800c360:	4616      	mov	r6, r2
 800c362:	d505      	bpl.n	800c370 <__swrite+0x1e>
 800c364:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c368:	2302      	movs	r3, #2
 800c36a:	2200      	movs	r2, #0
 800c36c:	f000 f868 	bl	800c440 <_lseek_r>
 800c370:	89a3      	ldrh	r3, [r4, #12]
 800c372:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c376:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c37a:	81a3      	strh	r3, [r4, #12]
 800c37c:	4632      	mov	r2, r6
 800c37e:	463b      	mov	r3, r7
 800c380:	4628      	mov	r0, r5
 800c382:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c386:	f000 b817 	b.w	800c3b8 <_write_r>

0800c38a <__sseek>:
 800c38a:	b510      	push	{r4, lr}
 800c38c:	460c      	mov	r4, r1
 800c38e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c392:	f000 f855 	bl	800c440 <_lseek_r>
 800c396:	1c43      	adds	r3, r0, #1
 800c398:	89a3      	ldrh	r3, [r4, #12]
 800c39a:	bf15      	itete	ne
 800c39c:	6560      	strne	r0, [r4, #84]	; 0x54
 800c39e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c3a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c3a6:	81a3      	strheq	r3, [r4, #12]
 800c3a8:	bf18      	it	ne
 800c3aa:	81a3      	strhne	r3, [r4, #12]
 800c3ac:	bd10      	pop	{r4, pc}

0800c3ae <__sclose>:
 800c3ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3b2:	f000 b813 	b.w	800c3dc <_close_r>
	...

0800c3b8 <_write_r>:
 800c3b8:	b538      	push	{r3, r4, r5, lr}
 800c3ba:	4d07      	ldr	r5, [pc, #28]	; (800c3d8 <_write_r+0x20>)
 800c3bc:	4604      	mov	r4, r0
 800c3be:	4608      	mov	r0, r1
 800c3c0:	4611      	mov	r1, r2
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	602a      	str	r2, [r5, #0]
 800c3c6:	461a      	mov	r2, r3
 800c3c8:	f7f8 fd1d 	bl	8004e06 <_write>
 800c3cc:	1c43      	adds	r3, r0, #1
 800c3ce:	d102      	bne.n	800c3d6 <_write_r+0x1e>
 800c3d0:	682b      	ldr	r3, [r5, #0]
 800c3d2:	b103      	cbz	r3, 800c3d6 <_write_r+0x1e>
 800c3d4:	6023      	str	r3, [r4, #0]
 800c3d6:	bd38      	pop	{r3, r4, r5, pc}
 800c3d8:	20002b00 	.word	0x20002b00

0800c3dc <_close_r>:
 800c3dc:	b538      	push	{r3, r4, r5, lr}
 800c3de:	4d06      	ldr	r5, [pc, #24]	; (800c3f8 <_close_r+0x1c>)
 800c3e0:	2300      	movs	r3, #0
 800c3e2:	4604      	mov	r4, r0
 800c3e4:	4608      	mov	r0, r1
 800c3e6:	602b      	str	r3, [r5, #0]
 800c3e8:	f7f8 fd29 	bl	8004e3e <_close>
 800c3ec:	1c43      	adds	r3, r0, #1
 800c3ee:	d102      	bne.n	800c3f6 <_close_r+0x1a>
 800c3f0:	682b      	ldr	r3, [r5, #0]
 800c3f2:	b103      	cbz	r3, 800c3f6 <_close_r+0x1a>
 800c3f4:	6023      	str	r3, [r4, #0]
 800c3f6:	bd38      	pop	{r3, r4, r5, pc}
 800c3f8:	20002b00 	.word	0x20002b00

0800c3fc <_fstat_r>:
 800c3fc:	b538      	push	{r3, r4, r5, lr}
 800c3fe:	4d07      	ldr	r5, [pc, #28]	; (800c41c <_fstat_r+0x20>)
 800c400:	2300      	movs	r3, #0
 800c402:	4604      	mov	r4, r0
 800c404:	4608      	mov	r0, r1
 800c406:	4611      	mov	r1, r2
 800c408:	602b      	str	r3, [r5, #0]
 800c40a:	f7f8 fd24 	bl	8004e56 <_fstat>
 800c40e:	1c43      	adds	r3, r0, #1
 800c410:	d102      	bne.n	800c418 <_fstat_r+0x1c>
 800c412:	682b      	ldr	r3, [r5, #0]
 800c414:	b103      	cbz	r3, 800c418 <_fstat_r+0x1c>
 800c416:	6023      	str	r3, [r4, #0]
 800c418:	bd38      	pop	{r3, r4, r5, pc}
 800c41a:	bf00      	nop
 800c41c:	20002b00 	.word	0x20002b00

0800c420 <_isatty_r>:
 800c420:	b538      	push	{r3, r4, r5, lr}
 800c422:	4d06      	ldr	r5, [pc, #24]	; (800c43c <_isatty_r+0x1c>)
 800c424:	2300      	movs	r3, #0
 800c426:	4604      	mov	r4, r0
 800c428:	4608      	mov	r0, r1
 800c42a:	602b      	str	r3, [r5, #0]
 800c42c:	f7f8 fd23 	bl	8004e76 <_isatty>
 800c430:	1c43      	adds	r3, r0, #1
 800c432:	d102      	bne.n	800c43a <_isatty_r+0x1a>
 800c434:	682b      	ldr	r3, [r5, #0]
 800c436:	b103      	cbz	r3, 800c43a <_isatty_r+0x1a>
 800c438:	6023      	str	r3, [r4, #0]
 800c43a:	bd38      	pop	{r3, r4, r5, pc}
 800c43c:	20002b00 	.word	0x20002b00

0800c440 <_lseek_r>:
 800c440:	b538      	push	{r3, r4, r5, lr}
 800c442:	4d07      	ldr	r5, [pc, #28]	; (800c460 <_lseek_r+0x20>)
 800c444:	4604      	mov	r4, r0
 800c446:	4608      	mov	r0, r1
 800c448:	4611      	mov	r1, r2
 800c44a:	2200      	movs	r2, #0
 800c44c:	602a      	str	r2, [r5, #0]
 800c44e:	461a      	mov	r2, r3
 800c450:	f7f8 fd1c 	bl	8004e8c <_lseek>
 800c454:	1c43      	adds	r3, r0, #1
 800c456:	d102      	bne.n	800c45e <_lseek_r+0x1e>
 800c458:	682b      	ldr	r3, [r5, #0]
 800c45a:	b103      	cbz	r3, 800c45e <_lseek_r+0x1e>
 800c45c:	6023      	str	r3, [r4, #0]
 800c45e:	bd38      	pop	{r3, r4, r5, pc}
 800c460:	20002b00 	.word	0x20002b00

0800c464 <_read_r>:
 800c464:	b538      	push	{r3, r4, r5, lr}
 800c466:	4d07      	ldr	r5, [pc, #28]	; (800c484 <_read_r+0x20>)
 800c468:	4604      	mov	r4, r0
 800c46a:	4608      	mov	r0, r1
 800c46c:	4611      	mov	r1, r2
 800c46e:	2200      	movs	r2, #0
 800c470:	602a      	str	r2, [r5, #0]
 800c472:	461a      	mov	r2, r3
 800c474:	f7f8 fcaa 	bl	8004dcc <_read>
 800c478:	1c43      	adds	r3, r0, #1
 800c47a:	d102      	bne.n	800c482 <_read_r+0x1e>
 800c47c:	682b      	ldr	r3, [r5, #0]
 800c47e:	b103      	cbz	r3, 800c482 <_read_r+0x1e>
 800c480:	6023      	str	r3, [r4, #0]
 800c482:	bd38      	pop	{r3, r4, r5, pc}
 800c484:	20002b00 	.word	0x20002b00

0800c488 <round>:
 800c488:	ec51 0b10 	vmov	r0, r1, d0
 800c48c:	b570      	push	{r4, r5, r6, lr}
 800c48e:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800c492:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800c496:	2c13      	cmp	r4, #19
 800c498:	ee10 2a10 	vmov	r2, s0
 800c49c:	460b      	mov	r3, r1
 800c49e:	dc19      	bgt.n	800c4d4 <round+0x4c>
 800c4a0:	2c00      	cmp	r4, #0
 800c4a2:	da09      	bge.n	800c4b8 <round+0x30>
 800c4a4:	3401      	adds	r4, #1
 800c4a6:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800c4aa:	d103      	bne.n	800c4b4 <round+0x2c>
 800c4ac:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c4b0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c4b4:	2200      	movs	r2, #0
 800c4b6:	e028      	b.n	800c50a <round+0x82>
 800c4b8:	4d15      	ldr	r5, [pc, #84]	; (800c510 <round+0x88>)
 800c4ba:	4125      	asrs	r5, r4
 800c4bc:	ea01 0605 	and.w	r6, r1, r5
 800c4c0:	4332      	orrs	r2, r6
 800c4c2:	d00e      	beq.n	800c4e2 <round+0x5a>
 800c4c4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800c4c8:	fa42 f404 	asr.w	r4, r2, r4
 800c4cc:	4423      	add	r3, r4
 800c4ce:	ea23 0305 	bic.w	r3, r3, r5
 800c4d2:	e7ef      	b.n	800c4b4 <round+0x2c>
 800c4d4:	2c33      	cmp	r4, #51	; 0x33
 800c4d6:	dd07      	ble.n	800c4e8 <round+0x60>
 800c4d8:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800c4dc:	d101      	bne.n	800c4e2 <round+0x5a>
 800c4de:	f7f3 fef5 	bl	80002cc <__adddf3>
 800c4e2:	ec41 0b10 	vmov	d0, r0, r1
 800c4e6:	bd70      	pop	{r4, r5, r6, pc}
 800c4e8:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800c4ec:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800c4f0:	40f5      	lsrs	r5, r6
 800c4f2:	4228      	tst	r0, r5
 800c4f4:	d0f5      	beq.n	800c4e2 <round+0x5a>
 800c4f6:	2101      	movs	r1, #1
 800c4f8:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800c4fc:	fa01 f404 	lsl.w	r4, r1, r4
 800c500:	1912      	adds	r2, r2, r4
 800c502:	bf28      	it	cs
 800c504:	185b      	addcs	r3, r3, r1
 800c506:	ea22 0205 	bic.w	r2, r2, r5
 800c50a:	4619      	mov	r1, r3
 800c50c:	4610      	mov	r0, r2
 800c50e:	e7e8      	b.n	800c4e2 <round+0x5a>
 800c510:	000fffff 	.word	0x000fffff

0800c514 <_init>:
 800c514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c516:	bf00      	nop
 800c518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c51a:	bc08      	pop	{r3}
 800c51c:	469e      	mov	lr, r3
 800c51e:	4770      	bx	lr

0800c520 <_fini>:
 800c520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c522:	bf00      	nop
 800c524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c526:	bc08      	pop	{r3}
 800c528:	469e      	mov	lr, r3
 800c52a:	4770      	bx	lr
