// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dram_data_caching,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.997000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=12348,HLS_SYN_LUT=1338}" *)

module dram_data_caching (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        dramA_read_resp_V_last_dout,
        dramA_read_resp_V_last_empty_n,
        dramA_read_resp_V_last_read,
        dramA_read_resp_V_data_V_dout,
        dramA_read_resp_V_data_V_empty_n,
        dramA_read_resp_V_data_V_read,
        dramB_read_resp_V_last_dout,
        dramB_read_resp_V_last_empty_n,
        dramB_read_resp_V_last_read,
        dramB_read_resp_V_data_V_dout,
        dramB_read_resp_V_data_V_empty_n,
        dramB_read_resp_V_data_V_read,
        dramC_read_resp_V_last_dout,
        dramC_read_resp_V_last_empty_n,
        dramC_read_resp_V_last_read,
        dramC_read_resp_V_data_V_dout,
        dramC_read_resp_V_data_V_empty_n,
        dramC_read_resp_V_data_V_read,
        dramD_read_resp_V_last_dout,
        dramD_read_resp_V_last_empty_n,
        dramD_read_resp_V_last_read,
        dramD_read_resp_V_data_V_dout,
        dramD_read_resp_V_data_V_empty_n,
        dramD_read_resp_V_data_V_read,
        cached_dramA_read_resp_V_last_din,
        cached_dramA_read_resp_V_last_full_n,
        cached_dramA_read_resp_V_last_write,
        cached_dramA_read_resp_V_data_V_din,
        cached_dramA_read_resp_V_data_V_full_n,
        cached_dramA_read_resp_V_data_V_write,
        cached_dramB_read_resp_V_last_din,
        cached_dramB_read_resp_V_last_full_n,
        cached_dramB_read_resp_V_last_write,
        cached_dramB_read_resp_V_data_V_din,
        cached_dramB_read_resp_V_data_V_full_n,
        cached_dramB_read_resp_V_data_V_write,
        cached_dramC_read_resp_V_last_din,
        cached_dramC_read_resp_V_last_full_n,
        cached_dramC_read_resp_V_last_write,
        cached_dramC_read_resp_V_data_V_din,
        cached_dramC_read_resp_V_data_V_full_n,
        cached_dramC_read_resp_V_data_V_write,
        cached_dramD_read_resp_V_last_din,
        cached_dramD_read_resp_V_last_full_n,
        cached_dramD_read_resp_V_last_write,
        cached_dramD_read_resp_V_data_V_din,
        cached_dramD_read_resp_V_data_V_full_n,
        cached_dramD_read_resp_V_data_V_write,
        dramA_write_req_data_V_last_din,
        dramA_write_req_data_V_last_full_n,
        dramA_write_req_data_V_last_write,
        dramA_write_req_data_V_data_V_din,
        dramA_write_req_data_V_data_V_full_n,
        dramA_write_req_data_V_data_V_write,
        dramB_write_req_data_V_last_din,
        dramB_write_req_data_V_last_full_n,
        dramB_write_req_data_V_last_write,
        dramB_write_req_data_V_data_V_din,
        dramB_write_req_data_V_data_V_full_n,
        dramB_write_req_data_V_data_V_write,
        dramC_write_req_data_V_last_din,
        dramC_write_req_data_V_last_full_n,
        dramC_write_req_data_V_last_write,
        dramC_write_req_data_V_data_V_din,
        dramC_write_req_data_V_data_V_full_n,
        dramC_write_req_data_V_data_V_write,
        dramD_write_req_data_V_last_din,
        dramD_write_req_data_V_last_full_n,
        dramD_write_req_data_V_last_write,
        dramD_write_req_data_V_data_V_din,
        dramD_write_req_data_V_data_V_full_n,
        dramD_write_req_data_V_data_V_write,
        cached_dramA_write_req_data_V_last_dout,
        cached_dramA_write_req_data_V_last_empty_n,
        cached_dramA_write_req_data_V_last_read,
        cached_dramA_write_req_data_V_data_V_dout,
        cached_dramA_write_req_data_V_data_V_empty_n,
        cached_dramA_write_req_data_V_data_V_read,
        cached_dramB_write_req_data_V_last_dout,
        cached_dramB_write_req_data_V_last_empty_n,
        cached_dramB_write_req_data_V_last_read,
        cached_dramB_write_req_data_V_data_V_dout,
        cached_dramB_write_req_data_V_data_V_empty_n,
        cached_dramB_write_req_data_V_data_V_read,
        cached_dramC_write_req_data_V_last_dout,
        cached_dramC_write_req_data_V_last_empty_n,
        cached_dramC_write_req_data_V_last_read,
        cached_dramC_write_req_data_V_data_V_dout,
        cached_dramC_write_req_data_V_data_V_empty_n,
        cached_dramC_write_req_data_V_data_V_read,
        cached_dramD_write_req_data_V_last_dout,
        cached_dramD_write_req_data_V_last_empty_n,
        cached_dramD_write_req_data_V_last_read,
        cached_dramD_write_req_data_V_data_V_dout,
        cached_dramD_write_req_data_V_data_V_empty_n,
        cached_dramD_write_req_data_V_data_V_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input   dramA_read_resp_V_last_dout;
input   dramA_read_resp_V_last_empty_n;
output   dramA_read_resp_V_last_read;
input  [511:0] dramA_read_resp_V_data_V_dout;
input   dramA_read_resp_V_data_V_empty_n;
output   dramA_read_resp_V_data_V_read;
input   dramB_read_resp_V_last_dout;
input   dramB_read_resp_V_last_empty_n;
output   dramB_read_resp_V_last_read;
input  [511:0] dramB_read_resp_V_data_V_dout;
input   dramB_read_resp_V_data_V_empty_n;
output   dramB_read_resp_V_data_V_read;
input   dramC_read_resp_V_last_dout;
input   dramC_read_resp_V_last_empty_n;
output   dramC_read_resp_V_last_read;
input  [511:0] dramC_read_resp_V_data_V_dout;
input   dramC_read_resp_V_data_V_empty_n;
output   dramC_read_resp_V_data_V_read;
input   dramD_read_resp_V_last_dout;
input   dramD_read_resp_V_last_empty_n;
output   dramD_read_resp_V_last_read;
input  [511:0] dramD_read_resp_V_data_V_dout;
input   dramD_read_resp_V_data_V_empty_n;
output   dramD_read_resp_V_data_V_read;
output   cached_dramA_read_resp_V_last_din;
input   cached_dramA_read_resp_V_last_full_n;
output   cached_dramA_read_resp_V_last_write;
output  [511:0] cached_dramA_read_resp_V_data_V_din;
input   cached_dramA_read_resp_V_data_V_full_n;
output   cached_dramA_read_resp_V_data_V_write;
output   cached_dramB_read_resp_V_last_din;
input   cached_dramB_read_resp_V_last_full_n;
output   cached_dramB_read_resp_V_last_write;
output  [511:0] cached_dramB_read_resp_V_data_V_din;
input   cached_dramB_read_resp_V_data_V_full_n;
output   cached_dramB_read_resp_V_data_V_write;
output   cached_dramC_read_resp_V_last_din;
input   cached_dramC_read_resp_V_last_full_n;
output   cached_dramC_read_resp_V_last_write;
output  [511:0] cached_dramC_read_resp_V_data_V_din;
input   cached_dramC_read_resp_V_data_V_full_n;
output   cached_dramC_read_resp_V_data_V_write;
output   cached_dramD_read_resp_V_last_din;
input   cached_dramD_read_resp_V_last_full_n;
output   cached_dramD_read_resp_V_last_write;
output  [511:0] cached_dramD_read_resp_V_data_V_din;
input   cached_dramD_read_resp_V_data_V_full_n;
output   cached_dramD_read_resp_V_data_V_write;
output   dramA_write_req_data_V_last_din;
input   dramA_write_req_data_V_last_full_n;
output   dramA_write_req_data_V_last_write;
output  [511:0] dramA_write_req_data_V_data_V_din;
input   dramA_write_req_data_V_data_V_full_n;
output   dramA_write_req_data_V_data_V_write;
output   dramB_write_req_data_V_last_din;
input   dramB_write_req_data_V_last_full_n;
output   dramB_write_req_data_V_last_write;
output  [511:0] dramB_write_req_data_V_data_V_din;
input   dramB_write_req_data_V_data_V_full_n;
output   dramB_write_req_data_V_data_V_write;
output   dramC_write_req_data_V_last_din;
input   dramC_write_req_data_V_last_full_n;
output   dramC_write_req_data_V_last_write;
output  [511:0] dramC_write_req_data_V_data_V_din;
input   dramC_write_req_data_V_data_V_full_n;
output   dramC_write_req_data_V_data_V_write;
output   dramD_write_req_data_V_last_din;
input   dramD_write_req_data_V_last_full_n;
output   dramD_write_req_data_V_last_write;
output  [511:0] dramD_write_req_data_V_data_V_din;
input   dramD_write_req_data_V_data_V_full_n;
output   dramD_write_req_data_V_data_V_write;
input   cached_dramA_write_req_data_V_last_dout;
input   cached_dramA_write_req_data_V_last_empty_n;
output   cached_dramA_write_req_data_V_last_read;
input  [511:0] cached_dramA_write_req_data_V_data_V_dout;
input   cached_dramA_write_req_data_V_data_V_empty_n;
output   cached_dramA_write_req_data_V_data_V_read;
input   cached_dramB_write_req_data_V_last_dout;
input   cached_dramB_write_req_data_V_last_empty_n;
output   cached_dramB_write_req_data_V_last_read;
input  [511:0] cached_dramB_write_req_data_V_data_V_dout;
input   cached_dramB_write_req_data_V_data_V_empty_n;
output   cached_dramB_write_req_data_V_data_V_read;
input   cached_dramC_write_req_data_V_last_dout;
input   cached_dramC_write_req_data_V_last_empty_n;
output   cached_dramC_write_req_data_V_last_read;
input  [511:0] cached_dramC_write_req_data_V_data_V_dout;
input   cached_dramC_write_req_data_V_data_V_empty_n;
output   cached_dramC_write_req_data_V_data_V_read;
input   cached_dramD_write_req_data_V_last_dout;
input   cached_dramD_write_req_data_V_last_empty_n;
output   cached_dramD_write_req_data_V_last_read;
input  [511:0] cached_dramD_write_req_data_V_data_V_dout;
input   cached_dramD_write_req_data_V_data_V_empty_n;
output   cached_dramD_write_req_data_V_data_V_read;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] has_dramA_read_resp_reg_634;
reg   [0:0] has_dramB_read_resp_reg_646;
reg   [0:0] has_dramC_read_resp_reg_658;
reg   [0:0] has_dramD_read_resp_reg_670;
reg   [0:0] has_cached_dramA_write_req_data_reg_682;
reg   [0:0] has_cached_dramB_write_req_data_reg_694;
reg   [0:0] has_cached_dramC_write_req_data_reg_706;
reg   [0:0] has_cached_dramD_write_req_data_reg_718;
reg   [511:0] data_cached_dramD_write_req_data_1_s_reg_730;
reg   [0:0] data_cached_dramD_write_req_data_0_s_reg_741;
reg   [511:0] data_cached_dramC_write_req_data_1_s_reg_752;
reg   [0:0] data_cached_dramC_write_req_data_0_s_reg_763;
reg   [511:0] data_cached_dramB_write_req_data_1_s_reg_774;
reg   [0:0] data_cached_dramB_write_req_data_0_s_reg_785;
reg   [511:0] data_cached_dramA_write_req_data_1_s_reg_796;
reg   [0:0] data_cached_dramA_write_req_data_0_s_reg_807;
reg   [511:0] data_dramD_read_resp_1_s_reg_818;
reg   [0:0] data_dramD_read_resp_0_s_reg_829;
reg   [511:0] data_dramC_read_resp_1_s_reg_840;
reg   [0:0] data_dramC_read_resp_0_s_reg_851;
reg   [511:0] data_dramB_read_resp_1_s_reg_862;
reg   [0:0] data_dramB_read_resp_0_s_reg_873;
reg   [511:0] data_dramA_read_resp_1_s_reg_884;
reg   [0:0] data_dramA_read_resp_0_s_reg_895;
wire   [0:0] empty_n_16_fu_1442_p1;
reg   [0:0] empty_n_16_reg_1642;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] ap_phi_mux_has_dramA_read_resp_phi_fu_638_p4;
wire   [0:0] empty_n_17_fu_1454_p1;
reg   [0:0] empty_n_17_reg_1660;
reg   [0:0] ap_phi_mux_has_dramB_read_resp_phi_fu_650_p4;
wire   [0:0] empty_n_18_fu_1466_p1;
reg   [0:0] empty_n_18_reg_1678;
reg   [0:0] ap_phi_mux_has_dramC_read_resp_phi_fu_662_p4;
wire   [0:0] empty_n_19_fu_1478_p1;
reg   [0:0] empty_n_19_reg_1696;
reg   [0:0] ap_phi_mux_has_dramD_read_resp_phi_fu_674_p4;
wire   [0:0] empty_n_20_fu_1490_p1;
reg   [0:0] empty_n_20_reg_1714;
reg   [0:0] ap_phi_mux_has_cached_dramA_write_req_data_phi_fu_686_p4;
wire   [0:0] empty_n_21_fu_1502_p1;
reg   [0:0] empty_n_21_reg_1732;
reg   [0:0] ap_phi_mux_has_cached_dramB_write_req_data_phi_fu_698_p4;
wire   [0:0] empty_n_22_fu_1514_p1;
reg   [0:0] empty_n_22_reg_1750;
reg   [0:0] ap_phi_mux_has_cached_dramC_write_req_data_phi_fu_710_p4;
wire   [0:0] empty_n_23_fu_1526_p1;
reg   [0:0] empty_n_23_reg_1768;
reg   [0:0] ap_phi_mux_has_cached_dramD_write_req_data_phi_fu_722_p4;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_has_dramA_read_resp_3_phi_fu_966_p4;
wire    ap_block_pp0_stage0;
reg   [0:0] ap_phi_mux_has_dramB_read_resp_3_phi_fu_1033_p4;
reg   [0:0] ap_phi_mux_has_dramC_read_resp_3_phi_fu_1100_p4;
reg   [0:0] ap_phi_mux_has_dramD_read_resp_3_phi_fu_1167_p4;
reg   [0:0] ap_phi_mux_has_cached_dramA_write_req_data_3_phi_fu_1234_p4;
reg   [0:0] ap_phi_mux_has_cached_dramB_write_req_data_3_phi_fu_1301_p4;
reg   [0:0] ap_phi_mux_has_cached_dramC_write_req_data_3_phi_fu_1368_p4;
reg   [0:0] ap_phi_mux_has_cached_dramD_write_req_data_3_phi_fu_1435_p4;
reg   [511:0] ap_phi_mux_data_cached_dramD_write_req_data_1_2_phi_fu_1411_p4;
reg   [0:0] ap_phi_mux_data_cached_dramD_write_req_data_0_2_phi_fu_1423_p4;
reg   [511:0] ap_phi_mux_data_cached_dramC_write_req_data_1_2_phi_fu_1344_p4;
reg   [0:0] ap_phi_mux_data_cached_dramC_write_req_data_0_2_phi_fu_1356_p4;
reg   [511:0] ap_phi_mux_data_cached_dramB_write_req_data_1_2_phi_fu_1277_p4;
reg   [0:0] ap_phi_mux_data_cached_dramB_write_req_data_0_2_phi_fu_1289_p4;
reg   [511:0] ap_phi_mux_data_cached_dramA_write_req_data_1_2_phi_fu_1210_p4;
reg   [0:0] ap_phi_mux_data_cached_dramA_write_req_data_0_2_phi_fu_1222_p4;
reg   [511:0] ap_phi_mux_data_dramD_read_resp_1_2_phi_fu_1143_p4;
reg   [0:0] ap_phi_mux_data_dramD_read_resp_0_2_phi_fu_1155_p4;
reg   [511:0] ap_phi_mux_data_dramC_read_resp_1_2_phi_fu_1076_p4;
reg   [0:0] ap_phi_mux_data_dramC_read_resp_0_2_phi_fu_1088_p4;
reg   [511:0] ap_phi_mux_data_dramB_read_resp_1_2_phi_fu_1009_p4;
reg   [0:0] ap_phi_mux_data_dramB_read_resp_0_2_phi_fu_1021_p4;
reg   [511:0] ap_phi_mux_data_dramA_read_resp_1_2_phi_fu_942_p4;
reg   [0:0] ap_phi_mux_data_dramA_read_resp_0_2_phi_fu_954_p4;
reg   [511:0] ap_phi_mux_tmp_data_V_phi_fu_909_p4;
reg   [511:0] ap_phi_reg_pp0_iter1_tmp_data_V_reg_906;
wire   [511:0] ap_phi_reg_pp0_iter0_tmp_data_V_reg_906;
reg   [0:0] ap_phi_mux_tmp_last_phi_fu_920_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_last_reg_917;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_last_reg_917;
reg   [0:0] ap_phi_mux_has_dramA_read_resp_1_phi_fu_931_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_has_dramA_read_resp_1_reg_928;
wire   [0:0] ap_phi_reg_pp0_iter0_has_dramA_read_resp_1_reg_928;
reg   [511:0] ap_phi_reg_pp0_iter1_data_dramA_read_resp_1_2_reg_938;
wire   [511:0] ap_phi_reg_pp0_iter0_data_dramA_read_resp_1_2_reg_938;
reg   [0:0] ap_phi_reg_pp0_iter1_data_dramA_read_resp_0_2_reg_950;
wire   [0:0] ap_phi_reg_pp0_iter0_data_dramA_read_resp_0_2_reg_950;
wire   [0:0] p_has_dramA_read_resp_1_fu_1544_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_has_dramA_read_resp_3_reg_962;
wire   [0:0] ap_phi_reg_pp0_iter0_has_dramA_read_resp_3_reg_962;
reg   [511:0] ap_phi_mux_tmp_data_V_2_phi_fu_976_p4;
reg   [511:0] ap_phi_reg_pp0_iter1_tmp_data_V_2_reg_973;
wire   [511:0] ap_phi_reg_pp0_iter0_tmp_data_V_2_reg_973;
reg   [0:0] ap_phi_mux_tmp_last_2_phi_fu_987_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_last_2_reg_984;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_last_2_reg_984;
reg   [0:0] ap_phi_mux_has_dramB_read_resp_1_phi_fu_998_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_has_dramB_read_resp_1_reg_995;
wire   [0:0] ap_phi_reg_pp0_iter0_has_dramB_read_resp_1_reg_995;
reg   [511:0] ap_phi_reg_pp0_iter1_data_dramB_read_resp_1_2_reg_1005;
wire   [511:0] ap_phi_reg_pp0_iter0_data_dramB_read_resp_1_2_reg_1005;
reg   [0:0] ap_phi_reg_pp0_iter1_data_dramB_read_resp_0_2_reg_1017;
wire   [0:0] ap_phi_reg_pp0_iter0_data_dramB_read_resp_0_2_reg_1017;
wire   [0:0] p_has_dramB_read_resp_1_fu_1557_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_has_dramB_read_resp_3_reg_1029;
wire   [0:0] ap_phi_reg_pp0_iter0_has_dramB_read_resp_3_reg_1029;
reg   [511:0] ap_phi_mux_tmp_data_V_4_phi_fu_1043_p4;
reg   [511:0] ap_phi_reg_pp0_iter1_tmp_data_V_4_reg_1040;
wire   [511:0] ap_phi_reg_pp0_iter0_tmp_data_V_4_reg_1040;
reg   [0:0] ap_phi_mux_tmp_last_4_phi_fu_1054_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_last_4_reg_1051;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_last_4_reg_1051;
reg   [0:0] ap_phi_mux_has_dramC_read_resp_1_phi_fu_1065_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_has_dramC_read_resp_1_reg_1062;
wire   [0:0] ap_phi_reg_pp0_iter0_has_dramC_read_resp_1_reg_1062;
reg   [511:0] ap_phi_reg_pp0_iter1_data_dramC_read_resp_1_2_reg_1072;
wire   [511:0] ap_phi_reg_pp0_iter0_data_dramC_read_resp_1_2_reg_1072;
reg   [0:0] ap_phi_reg_pp0_iter1_data_dramC_read_resp_0_2_reg_1084;
wire   [0:0] ap_phi_reg_pp0_iter0_data_dramC_read_resp_0_2_reg_1084;
wire   [0:0] p_has_dramC_read_resp_1_fu_1570_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_has_dramC_read_resp_3_reg_1096;
wire   [0:0] ap_phi_reg_pp0_iter0_has_dramC_read_resp_3_reg_1096;
reg   [511:0] ap_phi_mux_tmp_data_V_6_phi_fu_1110_p4;
reg   [511:0] ap_phi_reg_pp0_iter1_tmp_data_V_6_reg_1107;
wire   [511:0] ap_phi_reg_pp0_iter0_tmp_data_V_6_reg_1107;
reg   [0:0] ap_phi_mux_tmp_last_6_phi_fu_1121_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_last_6_reg_1118;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_last_6_reg_1118;
reg   [0:0] ap_phi_mux_has_dramD_read_resp_1_phi_fu_1132_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_has_dramD_read_resp_1_reg_1129;
wire   [0:0] ap_phi_reg_pp0_iter0_has_dramD_read_resp_1_reg_1129;
reg   [511:0] ap_phi_reg_pp0_iter1_data_dramD_read_resp_1_2_reg_1139;
wire   [511:0] ap_phi_reg_pp0_iter0_data_dramD_read_resp_1_2_reg_1139;
reg   [0:0] ap_phi_reg_pp0_iter1_data_dramD_read_resp_0_2_reg_1151;
wire   [0:0] ap_phi_reg_pp0_iter0_data_dramD_read_resp_0_2_reg_1151;
wire   [0:0] p_has_dramD_read_resp_1_fu_1583_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_has_dramD_read_resp_3_reg_1163;
wire   [0:0] ap_phi_reg_pp0_iter0_has_dramD_read_resp_3_reg_1163;
reg   [511:0] ap_phi_mux_tmp_data_V_8_phi_fu_1177_p4;
reg   [511:0] ap_phi_reg_pp0_iter1_tmp_data_V_8_reg_1174;
wire   [511:0] ap_phi_reg_pp0_iter0_tmp_data_V_8_reg_1174;
reg   [0:0] ap_phi_mux_tmp_last_8_phi_fu_1188_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_last_8_reg_1185;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_last_8_reg_1185;
reg   [0:0] ap_phi_mux_has_cached_dramA_write_req_data_1_phi_fu_1199_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_has_cached_dramA_write_req_data_1_reg_1196;
wire   [0:0] ap_phi_reg_pp0_iter0_has_cached_dramA_write_req_data_1_reg_1196;
reg   [511:0] ap_phi_reg_pp0_iter1_data_cached_dramA_write_req_data_1_2_reg_1206;
wire   [511:0] ap_phi_reg_pp0_iter0_data_cached_dramA_write_req_data_1_2_reg_1206;
reg   [0:0] ap_phi_reg_pp0_iter1_data_cached_dramA_write_req_data_0_2_reg_1218;
wire   [0:0] ap_phi_reg_pp0_iter0_data_cached_dramA_write_req_data_0_2_reg_1218;
wire   [0:0] p_has_cached_dramA_write_req_data_1_fu_1596_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_has_cached_dramA_write_req_data_3_reg_1230;
wire   [0:0] ap_phi_reg_pp0_iter0_has_cached_dramA_write_req_data_3_reg_1230;
reg   [511:0] ap_phi_mux_tmp_data_V_10_phi_fu_1244_p4;
reg   [511:0] ap_phi_reg_pp0_iter1_tmp_data_V_10_reg_1241;
wire   [511:0] ap_phi_reg_pp0_iter0_tmp_data_V_10_reg_1241;
reg   [0:0] ap_phi_mux_tmp_last_10_phi_fu_1255_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_last_10_reg_1252;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_last_10_reg_1252;
reg   [0:0] ap_phi_mux_has_cached_dramB_write_req_data_1_phi_fu_1266_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_has_cached_dramB_write_req_data_1_reg_1263;
wire   [0:0] ap_phi_reg_pp0_iter0_has_cached_dramB_write_req_data_1_reg_1263;
reg   [511:0] ap_phi_reg_pp0_iter1_data_cached_dramB_write_req_data_1_2_reg_1273;
wire   [511:0] ap_phi_reg_pp0_iter0_data_cached_dramB_write_req_data_1_2_reg_1273;
reg   [0:0] ap_phi_reg_pp0_iter1_data_cached_dramB_write_req_data_0_2_reg_1285;
wire   [0:0] ap_phi_reg_pp0_iter0_data_cached_dramB_write_req_data_0_2_reg_1285;
wire   [0:0] p_has_cached_dramB_write_req_data_1_fu_1609_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_has_cached_dramB_write_req_data_3_reg_1297;
wire   [0:0] ap_phi_reg_pp0_iter0_has_cached_dramB_write_req_data_3_reg_1297;
reg   [511:0] ap_phi_mux_tmp_data_V_12_phi_fu_1311_p4;
reg   [511:0] ap_phi_reg_pp0_iter1_tmp_data_V_12_reg_1308;
wire   [511:0] ap_phi_reg_pp0_iter0_tmp_data_V_12_reg_1308;
reg   [0:0] ap_phi_mux_tmp_last_12_phi_fu_1322_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_last_12_reg_1319;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_last_12_reg_1319;
reg   [0:0] ap_phi_mux_has_cached_dramC_write_req_data_1_phi_fu_1333_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_has_cached_dramC_write_req_data_1_reg_1330;
wire   [0:0] ap_phi_reg_pp0_iter0_has_cached_dramC_write_req_data_1_reg_1330;
reg   [511:0] ap_phi_reg_pp0_iter1_data_cached_dramC_write_req_data_1_2_reg_1340;
wire   [511:0] ap_phi_reg_pp0_iter0_data_cached_dramC_write_req_data_1_2_reg_1340;
reg   [0:0] ap_phi_reg_pp0_iter1_data_cached_dramC_write_req_data_0_2_reg_1352;
wire   [0:0] ap_phi_reg_pp0_iter0_data_cached_dramC_write_req_data_0_2_reg_1352;
wire   [0:0] p_has_cached_dramC_write_req_data_1_fu_1622_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_has_cached_dramC_write_req_data_3_reg_1364;
wire   [0:0] ap_phi_reg_pp0_iter0_has_cached_dramC_write_req_data_3_reg_1364;
reg   [511:0] ap_phi_mux_tmp_data_V_14_phi_fu_1378_p4;
reg   [511:0] ap_phi_reg_pp0_iter1_tmp_data_V_14_reg_1375;
wire   [511:0] ap_phi_reg_pp0_iter0_tmp_data_V_14_reg_1375;
reg   [0:0] ap_phi_mux_tmp_last_14_phi_fu_1389_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_last_14_reg_1386;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_last_14_reg_1386;
reg   [0:0] ap_phi_mux_has_cached_dramD_write_req_data_1_phi_fu_1400_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_has_cached_dramD_write_req_data_1_reg_1397;
wire   [0:0] ap_phi_reg_pp0_iter0_has_cached_dramD_write_req_data_1_reg_1397;
reg   [511:0] ap_phi_reg_pp0_iter1_data_cached_dramD_write_req_data_1_2_reg_1407;
wire   [511:0] ap_phi_reg_pp0_iter0_data_cached_dramD_write_req_data_1_2_reg_1407;
reg   [0:0] ap_phi_reg_pp0_iter1_data_cached_dramD_write_req_data_0_2_reg_1419;
wire   [0:0] ap_phi_reg_pp0_iter0_data_cached_dramD_write_req_data_0_2_reg_1419;
wire   [0:0] p_has_cached_dramD_write_req_data_1_fu_1635_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_has_cached_dramD_write_req_data_3_reg_1431;
wire   [0:0] ap_phi_reg_pp0_iter0_has_cached_dramD_write_req_data_3_reg_1431;
reg    dramA_read_resp_V_last0_update;
wire   [0:0] empty_n_nbread_fu_490_p3_0;
reg    dramB_read_resp_V_last0_update;
wire   [0:0] empty_n_1_nbread_fu_498_p3_0;
reg    dramC_read_resp_V_last0_update;
wire   [0:0] empty_n_2_nbread_fu_506_p3_0;
reg    dramD_read_resp_V_last0_update;
wire   [0:0] empty_n_3_nbread_fu_514_p3_0;
reg    cached_dramA_write_req_data_V_last0_update;
wire   [0:0] empty_n_4_nbread_fu_522_p3_0;
reg    cached_dramB_write_req_data_V_last0_update;
wire   [0:0] empty_n_5_nbread_fu_530_p3_0;
reg    cached_dramC_write_req_data_V_last0_update;
wire   [0:0] empty_n_6_nbread_fu_538_p3_0;
reg    cached_dramD_write_req_data_V_last0_update;
wire   [0:0] empty_n_7_nbread_fu_546_p3_0;
reg    cached_dramA_read_resp_V_last1_update;
wire   [0:0] full_n_nbwrite_fu_554_p5;
wire    ap_block_pp0_stage0_01001;
reg    cached_dramB_read_resp_V_last1_update;
wire   [0:0] full_n_1_nbwrite_fu_564_p5;
reg    cached_dramC_read_resp_V_last1_update;
wire   [0:0] full_n_2_nbwrite_fu_574_p5;
reg    cached_dramD_read_resp_V_last1_update;
wire   [0:0] full_n_3_nbwrite_fu_584_p5;
reg    dramA_write_req_data_V_last1_update;
wire   [0:0] full_n_4_nbwrite_fu_594_p5;
reg    dramB_write_req_data_V_last1_update;
wire   [0:0] full_n_5_nbwrite_fu_604_p5;
reg    dramC_write_req_data_V_last1_update;
wire   [0:0] full_n_6_nbwrite_fu_614_p5;
reg    dramD_write_req_data_V_last1_update;
wire   [0:0] full_n_7_nbwrite_fu_624_p5;
wire   [0:0] not_full_n_i_fu_1538_p2;
wire   [0:0] not_full_n_i5_fu_1551_p2;
wire   [0:0] not_full_n_i9_fu_1564_p2;
wire   [0:0] not_full_n_i1_fu_1577_p2;
wire   [0:0] not_full_n_i2_fu_1590_p2;
wire   [0:0] not_full_n_i3_fu_1603_p2;
wire   [0:0] not_full_n_i4_fu_1616_p2;
wire   [0:0] not_full_n_i6_fu_1629_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_442;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_cached_dramA_write_req_data_phi_fu_686_p4 == 1'd0) & (empty_n_20_fu_1490_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_data_cached_dramA_write_req_data_0_2_reg_1218 <= cached_dramA_write_req_data_V_last_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_cached_dramA_write_req_data_0_2_reg_1218 <= ap_phi_reg_pp0_iter0_data_cached_dramA_write_req_data_0_2_reg_1218;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_cached_dramA_write_req_data_phi_fu_686_p4 == 1'd0) & (empty_n_20_fu_1490_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_data_cached_dramA_write_req_data_1_2_reg_1206 <= cached_dramA_write_req_data_V_data_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_cached_dramA_write_req_data_1_2_reg_1206 <= ap_phi_reg_pp0_iter0_data_cached_dramA_write_req_data_1_2_reg_1206;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_cached_dramB_write_req_data_phi_fu_698_p4 == 1'd0) & (empty_n_21_fu_1502_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_data_cached_dramB_write_req_data_0_2_reg_1285 <= cached_dramB_write_req_data_V_last_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_cached_dramB_write_req_data_0_2_reg_1285 <= ap_phi_reg_pp0_iter0_data_cached_dramB_write_req_data_0_2_reg_1285;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_cached_dramB_write_req_data_phi_fu_698_p4 == 1'd0) & (empty_n_21_fu_1502_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_data_cached_dramB_write_req_data_1_2_reg_1273 <= cached_dramB_write_req_data_V_data_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_cached_dramB_write_req_data_1_2_reg_1273 <= ap_phi_reg_pp0_iter0_data_cached_dramB_write_req_data_1_2_reg_1273;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_cached_dramC_write_req_data_phi_fu_710_p4 == 1'd0) & (empty_n_22_fu_1514_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_data_cached_dramC_write_req_data_0_2_reg_1352 <= cached_dramC_write_req_data_V_last_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_cached_dramC_write_req_data_0_2_reg_1352 <= ap_phi_reg_pp0_iter0_data_cached_dramC_write_req_data_0_2_reg_1352;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_cached_dramC_write_req_data_phi_fu_710_p4 == 1'd0) & (empty_n_22_fu_1514_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_data_cached_dramC_write_req_data_1_2_reg_1340 <= cached_dramC_write_req_data_V_data_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_cached_dramC_write_req_data_1_2_reg_1340 <= ap_phi_reg_pp0_iter0_data_cached_dramC_write_req_data_1_2_reg_1340;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_cached_dramD_write_req_data_phi_fu_722_p4 == 1'd0) & (empty_n_23_fu_1526_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_data_cached_dramD_write_req_data_0_2_reg_1419 <= cached_dramD_write_req_data_V_last_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_cached_dramD_write_req_data_0_2_reg_1419 <= ap_phi_reg_pp0_iter0_data_cached_dramD_write_req_data_0_2_reg_1419;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_cached_dramD_write_req_data_phi_fu_722_p4 == 1'd0) & (empty_n_23_fu_1526_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_data_cached_dramD_write_req_data_1_2_reg_1407 <= cached_dramD_write_req_data_V_data_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_cached_dramD_write_req_data_1_2_reg_1407 <= ap_phi_reg_pp0_iter0_data_cached_dramD_write_req_data_1_2_reg_1407;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_dramA_read_resp_phi_fu_638_p4 == 1'd0) & (empty_n_16_fu_1442_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_data_dramA_read_resp_0_2_reg_950 <= dramA_read_resp_V_last_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_dramA_read_resp_0_2_reg_950 <= ap_phi_reg_pp0_iter0_data_dramA_read_resp_0_2_reg_950;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_dramA_read_resp_phi_fu_638_p4 == 1'd0) & (empty_n_16_fu_1442_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_data_dramA_read_resp_1_2_reg_938 <= dramA_read_resp_V_data_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_dramA_read_resp_1_2_reg_938 <= ap_phi_reg_pp0_iter0_data_dramA_read_resp_1_2_reg_938;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_dramB_read_resp_phi_fu_650_p4 == 1'd0) & (empty_n_17_fu_1454_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_data_dramB_read_resp_0_2_reg_1017 <= dramB_read_resp_V_last_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_dramB_read_resp_0_2_reg_1017 <= ap_phi_reg_pp0_iter0_data_dramB_read_resp_0_2_reg_1017;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_dramB_read_resp_phi_fu_650_p4 == 1'd0) & (empty_n_17_fu_1454_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_data_dramB_read_resp_1_2_reg_1005 <= dramB_read_resp_V_data_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_dramB_read_resp_1_2_reg_1005 <= ap_phi_reg_pp0_iter0_data_dramB_read_resp_1_2_reg_1005;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_dramC_read_resp_phi_fu_662_p4 == 1'd0) & (empty_n_18_fu_1466_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_data_dramC_read_resp_0_2_reg_1084 <= dramC_read_resp_V_last_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_dramC_read_resp_0_2_reg_1084 <= ap_phi_reg_pp0_iter0_data_dramC_read_resp_0_2_reg_1084;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_dramC_read_resp_phi_fu_662_p4 == 1'd0) & (empty_n_18_fu_1466_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_data_dramC_read_resp_1_2_reg_1072 <= dramC_read_resp_V_data_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_dramC_read_resp_1_2_reg_1072 <= ap_phi_reg_pp0_iter0_data_dramC_read_resp_1_2_reg_1072;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_dramD_read_resp_phi_fu_674_p4 == 1'd0) & (empty_n_19_fu_1478_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_data_dramD_read_resp_0_2_reg_1151 <= dramD_read_resp_V_last_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_dramD_read_resp_0_2_reg_1151 <= ap_phi_reg_pp0_iter0_data_dramD_read_resp_0_2_reg_1151;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_dramD_read_resp_phi_fu_674_p4 == 1'd0) & (empty_n_19_fu_1478_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_data_dramD_read_resp_1_2_reg_1139 <= dramD_read_resp_V_data_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_dramD_read_resp_1_2_reg_1139 <= ap_phi_reg_pp0_iter0_data_dramD_read_resp_1_2_reg_1139;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_20_fu_1490_p1 == 1'd1) & (ap_phi_mux_has_cached_dramA_write_req_data_phi_fu_686_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_has_cached_dramA_write_req_data_1_reg_1196 <= empty_n_4_nbread_fu_522_p3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_cached_dramA_write_req_data_1_reg_1196 <= ap_phi_reg_pp0_iter0_has_cached_dramA_write_req_data_1_reg_1196;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_cached_dramA_write_req_data_phi_fu_686_p4 == 1'd0) & (empty_n_20_fu_1490_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_has_cached_dramA_write_req_data_3_reg_1230 <= empty_n_4_nbread_fu_522_p3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_cached_dramA_write_req_data_3_reg_1230 <= ap_phi_reg_pp0_iter0_has_cached_dramA_write_req_data_3_reg_1230;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_21_fu_1502_p1 == 1'd1) & (ap_phi_mux_has_cached_dramB_write_req_data_phi_fu_698_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_has_cached_dramB_write_req_data_1_reg_1263 <= empty_n_5_nbread_fu_530_p3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_cached_dramB_write_req_data_1_reg_1263 <= ap_phi_reg_pp0_iter0_has_cached_dramB_write_req_data_1_reg_1263;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_cached_dramB_write_req_data_phi_fu_698_p4 == 1'd0) & (empty_n_21_fu_1502_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_has_cached_dramB_write_req_data_3_reg_1297 <= empty_n_5_nbread_fu_530_p3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_cached_dramB_write_req_data_3_reg_1297 <= ap_phi_reg_pp0_iter0_has_cached_dramB_write_req_data_3_reg_1297;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_22_fu_1514_p1 == 1'd1) & (ap_phi_mux_has_cached_dramC_write_req_data_phi_fu_710_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_has_cached_dramC_write_req_data_1_reg_1330 <= empty_n_6_nbread_fu_538_p3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_cached_dramC_write_req_data_1_reg_1330 <= ap_phi_reg_pp0_iter0_has_cached_dramC_write_req_data_1_reg_1330;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_cached_dramC_write_req_data_phi_fu_710_p4 == 1'd0) & (empty_n_22_fu_1514_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_has_cached_dramC_write_req_data_3_reg_1364 <= empty_n_6_nbread_fu_538_p3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_cached_dramC_write_req_data_3_reg_1364 <= ap_phi_reg_pp0_iter0_has_cached_dramC_write_req_data_3_reg_1364;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_23_fu_1526_p1 == 1'd1) & (ap_phi_mux_has_cached_dramD_write_req_data_phi_fu_722_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_has_cached_dramD_write_req_data_1_reg_1397 <= empty_n_7_nbread_fu_546_p3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_cached_dramD_write_req_data_1_reg_1397 <= ap_phi_reg_pp0_iter0_has_cached_dramD_write_req_data_1_reg_1397;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_cached_dramD_write_req_data_phi_fu_722_p4 == 1'd0) & (empty_n_23_fu_1526_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_has_cached_dramD_write_req_data_3_reg_1431 <= empty_n_7_nbread_fu_546_p3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_cached_dramD_write_req_data_3_reg_1431 <= ap_phi_reg_pp0_iter0_has_cached_dramD_write_req_data_3_reg_1431;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_dramA_read_resp_phi_fu_638_p4 == 1'd0) & (empty_n_16_fu_1442_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_has_dramA_read_resp_1_reg_928 <= empty_n_nbread_fu_490_p3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_dramA_read_resp_1_reg_928 <= ap_phi_reg_pp0_iter0_has_dramA_read_resp_1_reg_928;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_dramA_read_resp_phi_fu_638_p4 == 1'd0) & (empty_n_16_fu_1442_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_has_dramA_read_resp_3_reg_962 <= empty_n_nbread_fu_490_p3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_dramA_read_resp_3_reg_962 <= ap_phi_reg_pp0_iter0_has_dramA_read_resp_3_reg_962;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_17_fu_1454_p1 == 1'd1) & (ap_phi_mux_has_dramB_read_resp_phi_fu_650_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_has_dramB_read_resp_1_reg_995 <= empty_n_1_nbread_fu_498_p3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_dramB_read_resp_1_reg_995 <= ap_phi_reg_pp0_iter0_has_dramB_read_resp_1_reg_995;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_dramB_read_resp_phi_fu_650_p4 == 1'd0) & (empty_n_17_fu_1454_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_has_dramB_read_resp_3_reg_1029 <= empty_n_1_nbread_fu_498_p3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_dramB_read_resp_3_reg_1029 <= ap_phi_reg_pp0_iter0_has_dramB_read_resp_3_reg_1029;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_18_fu_1466_p1 == 1'd1) & (ap_phi_mux_has_dramC_read_resp_phi_fu_662_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_has_dramC_read_resp_1_reg_1062 <= empty_n_2_nbread_fu_506_p3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_dramC_read_resp_1_reg_1062 <= ap_phi_reg_pp0_iter0_has_dramC_read_resp_1_reg_1062;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_dramC_read_resp_phi_fu_662_p4 == 1'd0) & (empty_n_18_fu_1466_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_has_dramC_read_resp_3_reg_1096 <= empty_n_2_nbread_fu_506_p3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_dramC_read_resp_3_reg_1096 <= ap_phi_reg_pp0_iter0_has_dramC_read_resp_3_reg_1096;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_19_fu_1478_p1 == 1'd1) & (ap_phi_mux_has_dramD_read_resp_phi_fu_674_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_has_dramD_read_resp_1_reg_1129 <= empty_n_3_nbread_fu_514_p3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_dramD_read_resp_1_reg_1129 <= ap_phi_reg_pp0_iter0_has_dramD_read_resp_1_reg_1129;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_dramD_read_resp_phi_fu_674_p4 == 1'd0) & (empty_n_19_fu_1478_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_has_dramD_read_resp_3_reg_1163 <= empty_n_3_nbread_fu_514_p3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_dramD_read_resp_3_reg_1163 <= ap_phi_reg_pp0_iter0_has_dramD_read_resp_3_reg_1163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_21_fu_1502_p1 == 1'd1) & (ap_phi_mux_has_cached_dramB_write_req_data_phi_fu_698_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_data_V_10_reg_1241 <= cached_dramB_write_req_data_V_data_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_data_V_10_reg_1241 <= ap_phi_reg_pp0_iter0_tmp_data_V_10_reg_1241;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_22_fu_1514_p1 == 1'd1) & (ap_phi_mux_has_cached_dramC_write_req_data_phi_fu_710_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_data_V_12_reg_1308 <= cached_dramC_write_req_data_V_data_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_data_V_12_reg_1308 <= ap_phi_reg_pp0_iter0_tmp_data_V_12_reg_1308;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_23_fu_1526_p1 == 1'd1) & (ap_phi_mux_has_cached_dramD_write_req_data_phi_fu_722_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_data_V_14_reg_1375 <= cached_dramD_write_req_data_V_data_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_data_V_14_reg_1375 <= ap_phi_reg_pp0_iter0_tmp_data_V_14_reg_1375;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_17_fu_1454_p1 == 1'd1) & (ap_phi_mux_has_dramB_read_resp_phi_fu_650_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_data_V_2_reg_973 <= dramB_read_resp_V_data_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_data_V_2_reg_973 <= ap_phi_reg_pp0_iter0_tmp_data_V_2_reg_973;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_18_fu_1466_p1 == 1'd1) & (ap_phi_mux_has_dramC_read_resp_phi_fu_662_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_data_V_4_reg_1040 <= dramC_read_resp_V_data_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_data_V_4_reg_1040 <= ap_phi_reg_pp0_iter0_tmp_data_V_4_reg_1040;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_19_fu_1478_p1 == 1'd1) & (ap_phi_mux_has_dramD_read_resp_phi_fu_674_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_data_V_6_reg_1107 <= dramD_read_resp_V_data_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_data_V_6_reg_1107 <= ap_phi_reg_pp0_iter0_tmp_data_V_6_reg_1107;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_20_fu_1490_p1 == 1'd1) & (ap_phi_mux_has_cached_dramA_write_req_data_phi_fu_686_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_data_V_8_reg_1174 <= cached_dramA_write_req_data_V_data_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_data_V_8_reg_1174 <= ap_phi_reg_pp0_iter0_tmp_data_V_8_reg_1174;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_dramA_read_resp_phi_fu_638_p4 == 1'd0) & (empty_n_16_fu_1442_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_tmp_data_V_reg_906 <= dramA_read_resp_V_data_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_data_V_reg_906 <= ap_phi_reg_pp0_iter0_tmp_data_V_reg_906;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_21_fu_1502_p1 == 1'd1) & (ap_phi_mux_has_cached_dramB_write_req_data_phi_fu_698_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_last_10_reg_1252 <= cached_dramB_write_req_data_V_last_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_last_10_reg_1252 <= ap_phi_reg_pp0_iter0_tmp_last_10_reg_1252;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_22_fu_1514_p1 == 1'd1) & (ap_phi_mux_has_cached_dramC_write_req_data_phi_fu_710_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_last_12_reg_1319 <= cached_dramC_write_req_data_V_last_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_last_12_reg_1319 <= ap_phi_reg_pp0_iter0_tmp_last_12_reg_1319;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_23_fu_1526_p1 == 1'd1) & (ap_phi_mux_has_cached_dramD_write_req_data_phi_fu_722_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_last_14_reg_1386 <= cached_dramD_write_req_data_V_last_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_last_14_reg_1386 <= ap_phi_reg_pp0_iter0_tmp_last_14_reg_1386;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_17_fu_1454_p1 == 1'd1) & (ap_phi_mux_has_dramB_read_resp_phi_fu_650_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_last_2_reg_984 <= dramB_read_resp_V_last_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_last_2_reg_984 <= ap_phi_reg_pp0_iter0_tmp_last_2_reg_984;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_18_fu_1466_p1 == 1'd1) & (ap_phi_mux_has_dramC_read_resp_phi_fu_662_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_last_4_reg_1051 <= dramC_read_resp_V_last_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_last_4_reg_1051 <= ap_phi_reg_pp0_iter0_tmp_last_4_reg_1051;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_19_fu_1478_p1 == 1'd1) & (ap_phi_mux_has_dramD_read_resp_phi_fu_674_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_last_6_reg_1118 <= dramD_read_resp_V_last_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_last_6_reg_1118 <= ap_phi_reg_pp0_iter0_tmp_last_6_reg_1118;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((empty_n_20_fu_1490_p1 == 1'd1) & (ap_phi_mux_has_cached_dramA_write_req_data_phi_fu_686_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_last_8_reg_1185 <= cached_dramA_write_req_data_V_last_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_last_8_reg_1185 <= ap_phi_reg_pp0_iter0_tmp_last_8_reg_1185;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_442)) begin
        if (((ap_phi_mux_has_dramA_read_resp_phi_fu_638_p4 == 1'd0) & (empty_n_16_fu_1442_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_tmp_last_reg_917 <= dramA_read_resp_V_last_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_last_reg_917 <= ap_phi_reg_pp0_iter0_tmp_last_reg_917;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        has_cached_dramA_write_req_data_reg_682 <= ap_phi_mux_has_cached_dramA_write_req_data_3_phi_fu_1234_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        has_cached_dramA_write_req_data_reg_682 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        has_cached_dramB_write_req_data_reg_694 <= ap_phi_mux_has_cached_dramB_write_req_data_3_phi_fu_1301_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        has_cached_dramB_write_req_data_reg_694 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        has_cached_dramC_write_req_data_reg_706 <= ap_phi_mux_has_cached_dramC_write_req_data_3_phi_fu_1368_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        has_cached_dramC_write_req_data_reg_706 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        has_cached_dramD_write_req_data_reg_718 <= ap_phi_mux_has_cached_dramD_write_req_data_3_phi_fu_1435_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        has_cached_dramD_write_req_data_reg_718 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        has_dramA_read_resp_reg_634 <= ap_phi_mux_has_dramA_read_resp_3_phi_fu_966_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        has_dramA_read_resp_reg_634 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        has_dramB_read_resp_reg_646 <= ap_phi_mux_has_dramB_read_resp_3_phi_fu_1033_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        has_dramB_read_resp_reg_646 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        has_dramC_read_resp_reg_658 <= ap_phi_mux_has_dramC_read_resp_3_phi_fu_1100_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        has_dramC_read_resp_reg_658 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        has_dramD_read_resp_reg_670 <= ap_phi_mux_has_dramD_read_resp_3_phi_fu_1167_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        has_dramD_read_resp_reg_670 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_cached_dramA_write_req_data_0_s_reg_807 <= ap_phi_mux_data_cached_dramA_write_req_data_0_2_phi_fu_1222_p4;
        data_cached_dramA_write_req_data_1_s_reg_796 <= ap_phi_mux_data_cached_dramA_write_req_data_1_2_phi_fu_1210_p4;
        data_cached_dramB_write_req_data_0_s_reg_785 <= ap_phi_mux_data_cached_dramB_write_req_data_0_2_phi_fu_1289_p4;
        data_cached_dramB_write_req_data_1_s_reg_774 <= ap_phi_mux_data_cached_dramB_write_req_data_1_2_phi_fu_1277_p4;
        data_cached_dramC_write_req_data_0_s_reg_763 <= ap_phi_mux_data_cached_dramC_write_req_data_0_2_phi_fu_1356_p4;
        data_cached_dramC_write_req_data_1_s_reg_752 <= ap_phi_mux_data_cached_dramC_write_req_data_1_2_phi_fu_1344_p4;
        data_cached_dramD_write_req_data_0_s_reg_741 <= ap_phi_mux_data_cached_dramD_write_req_data_0_2_phi_fu_1423_p4;
        data_cached_dramD_write_req_data_1_s_reg_730 <= ap_phi_mux_data_cached_dramD_write_req_data_1_2_phi_fu_1411_p4;
        data_dramA_read_resp_0_s_reg_895 <= ap_phi_mux_data_dramA_read_resp_0_2_phi_fu_954_p4;
        data_dramA_read_resp_1_s_reg_884 <= ap_phi_mux_data_dramA_read_resp_1_2_phi_fu_942_p4;
        data_dramB_read_resp_0_s_reg_873 <= ap_phi_mux_data_dramB_read_resp_0_2_phi_fu_1021_p4;
        data_dramB_read_resp_1_s_reg_862 <= ap_phi_mux_data_dramB_read_resp_1_2_phi_fu_1009_p4;
        data_dramC_read_resp_0_s_reg_851 <= ap_phi_mux_data_dramC_read_resp_0_2_phi_fu_1088_p4;
        data_dramC_read_resp_1_s_reg_840 <= ap_phi_mux_data_dramC_read_resp_1_2_phi_fu_1076_p4;
        data_dramD_read_resp_0_s_reg_829 <= ap_phi_mux_data_dramD_read_resp_0_2_phi_fu_1155_p4;
        data_dramD_read_resp_1_s_reg_818 <= ap_phi_mux_data_dramD_read_resp_1_2_phi_fu_1143_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_has_dramA_read_resp_phi_fu_638_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_16_reg_1642 <= empty_n_nbread_fu_490_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_has_dramB_read_resp_phi_fu_650_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_17_reg_1660 <= empty_n_1_nbread_fu_498_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_has_dramC_read_resp_phi_fu_662_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_18_reg_1678 <= empty_n_2_nbread_fu_506_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_has_dramD_read_resp_phi_fu_674_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_19_reg_1696 <= empty_n_3_nbread_fu_514_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_has_cached_dramA_write_req_data_phi_fu_686_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_20_reg_1714 <= empty_n_4_nbread_fu_522_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_has_cached_dramB_write_req_data_phi_fu_698_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_21_reg_1732 <= empty_n_5_nbread_fu_530_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_has_cached_dramC_write_req_data_phi_fu_710_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_22_reg_1750 <= empty_n_6_nbread_fu_538_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_has_cached_dramD_write_req_data_phi_fu_722_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_23_reg_1768 <= empty_n_7_nbread_fu_546_p3_0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_20_reg_1714 == 1'd1) | (has_cached_dramA_write_req_data_reg_682 == 1'd1)))) begin
        ap_phi_mux_data_cached_dramA_write_req_data_0_2_phi_fu_1222_p4 = ap_phi_mux_tmp_last_8_phi_fu_1188_p4;
    end else begin
        ap_phi_mux_data_cached_dramA_write_req_data_0_2_phi_fu_1222_p4 = ap_phi_reg_pp0_iter1_data_cached_dramA_write_req_data_0_2_reg_1218;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_20_reg_1714 == 1'd1) | (has_cached_dramA_write_req_data_reg_682 == 1'd1)))) begin
        ap_phi_mux_data_cached_dramA_write_req_data_1_2_phi_fu_1210_p4 = ap_phi_mux_tmp_data_V_8_phi_fu_1177_p4;
    end else begin
        ap_phi_mux_data_cached_dramA_write_req_data_1_2_phi_fu_1210_p4 = ap_phi_reg_pp0_iter1_data_cached_dramA_write_req_data_1_2_reg_1206;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_21_reg_1732 == 1'd1) | (has_cached_dramB_write_req_data_reg_694 == 1'd1)))) begin
        ap_phi_mux_data_cached_dramB_write_req_data_0_2_phi_fu_1289_p4 = ap_phi_mux_tmp_last_10_phi_fu_1255_p4;
    end else begin
        ap_phi_mux_data_cached_dramB_write_req_data_0_2_phi_fu_1289_p4 = ap_phi_reg_pp0_iter1_data_cached_dramB_write_req_data_0_2_reg_1285;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_21_reg_1732 == 1'd1) | (has_cached_dramB_write_req_data_reg_694 == 1'd1)))) begin
        ap_phi_mux_data_cached_dramB_write_req_data_1_2_phi_fu_1277_p4 = ap_phi_mux_tmp_data_V_10_phi_fu_1244_p4;
    end else begin
        ap_phi_mux_data_cached_dramB_write_req_data_1_2_phi_fu_1277_p4 = ap_phi_reg_pp0_iter1_data_cached_dramB_write_req_data_1_2_reg_1273;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_22_reg_1750 == 1'd1) | (has_cached_dramC_write_req_data_reg_706 == 1'd1)))) begin
        ap_phi_mux_data_cached_dramC_write_req_data_0_2_phi_fu_1356_p4 = ap_phi_mux_tmp_last_12_phi_fu_1322_p4;
    end else begin
        ap_phi_mux_data_cached_dramC_write_req_data_0_2_phi_fu_1356_p4 = ap_phi_reg_pp0_iter1_data_cached_dramC_write_req_data_0_2_reg_1352;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_22_reg_1750 == 1'd1) | (has_cached_dramC_write_req_data_reg_706 == 1'd1)))) begin
        ap_phi_mux_data_cached_dramC_write_req_data_1_2_phi_fu_1344_p4 = ap_phi_mux_tmp_data_V_12_phi_fu_1311_p4;
    end else begin
        ap_phi_mux_data_cached_dramC_write_req_data_1_2_phi_fu_1344_p4 = ap_phi_reg_pp0_iter1_data_cached_dramC_write_req_data_1_2_reg_1340;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_23_reg_1768 == 1'd1) | (has_cached_dramD_write_req_data_reg_718 == 1'd1)))) begin
        ap_phi_mux_data_cached_dramD_write_req_data_0_2_phi_fu_1423_p4 = ap_phi_mux_tmp_last_14_phi_fu_1389_p4;
    end else begin
        ap_phi_mux_data_cached_dramD_write_req_data_0_2_phi_fu_1423_p4 = ap_phi_reg_pp0_iter1_data_cached_dramD_write_req_data_0_2_reg_1419;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_23_reg_1768 == 1'd1) | (has_cached_dramD_write_req_data_reg_718 == 1'd1)))) begin
        ap_phi_mux_data_cached_dramD_write_req_data_1_2_phi_fu_1411_p4 = ap_phi_mux_tmp_data_V_14_phi_fu_1378_p4;
    end else begin
        ap_phi_mux_data_cached_dramD_write_req_data_1_2_phi_fu_1411_p4 = ap_phi_reg_pp0_iter1_data_cached_dramD_write_req_data_1_2_reg_1407;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_16_reg_1642 == 1'd1) | (has_dramA_read_resp_reg_634 == 1'd1)))) begin
        ap_phi_mux_data_dramA_read_resp_0_2_phi_fu_954_p4 = ap_phi_mux_tmp_last_phi_fu_920_p4;
    end else begin
        ap_phi_mux_data_dramA_read_resp_0_2_phi_fu_954_p4 = ap_phi_reg_pp0_iter1_data_dramA_read_resp_0_2_reg_950;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_16_reg_1642 == 1'd1) | (has_dramA_read_resp_reg_634 == 1'd1)))) begin
        ap_phi_mux_data_dramA_read_resp_1_2_phi_fu_942_p4 = ap_phi_mux_tmp_data_V_phi_fu_909_p4;
    end else begin
        ap_phi_mux_data_dramA_read_resp_1_2_phi_fu_942_p4 = ap_phi_reg_pp0_iter1_data_dramA_read_resp_1_2_reg_938;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_17_reg_1660 == 1'd1) | (has_dramB_read_resp_reg_646 == 1'd1)))) begin
        ap_phi_mux_data_dramB_read_resp_0_2_phi_fu_1021_p4 = ap_phi_mux_tmp_last_2_phi_fu_987_p4;
    end else begin
        ap_phi_mux_data_dramB_read_resp_0_2_phi_fu_1021_p4 = ap_phi_reg_pp0_iter1_data_dramB_read_resp_0_2_reg_1017;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_17_reg_1660 == 1'd1) | (has_dramB_read_resp_reg_646 == 1'd1)))) begin
        ap_phi_mux_data_dramB_read_resp_1_2_phi_fu_1009_p4 = ap_phi_mux_tmp_data_V_2_phi_fu_976_p4;
    end else begin
        ap_phi_mux_data_dramB_read_resp_1_2_phi_fu_1009_p4 = ap_phi_reg_pp0_iter1_data_dramB_read_resp_1_2_reg_1005;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_18_reg_1678 == 1'd1) | (has_dramC_read_resp_reg_658 == 1'd1)))) begin
        ap_phi_mux_data_dramC_read_resp_0_2_phi_fu_1088_p4 = ap_phi_mux_tmp_last_4_phi_fu_1054_p4;
    end else begin
        ap_phi_mux_data_dramC_read_resp_0_2_phi_fu_1088_p4 = ap_phi_reg_pp0_iter1_data_dramC_read_resp_0_2_reg_1084;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_18_reg_1678 == 1'd1) | (has_dramC_read_resp_reg_658 == 1'd1)))) begin
        ap_phi_mux_data_dramC_read_resp_1_2_phi_fu_1076_p4 = ap_phi_mux_tmp_data_V_4_phi_fu_1043_p4;
    end else begin
        ap_phi_mux_data_dramC_read_resp_1_2_phi_fu_1076_p4 = ap_phi_reg_pp0_iter1_data_dramC_read_resp_1_2_reg_1072;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_19_reg_1696 == 1'd1) | (has_dramD_read_resp_reg_670 == 1'd1)))) begin
        ap_phi_mux_data_dramD_read_resp_0_2_phi_fu_1155_p4 = ap_phi_mux_tmp_last_6_phi_fu_1121_p4;
    end else begin
        ap_phi_mux_data_dramD_read_resp_0_2_phi_fu_1155_p4 = ap_phi_reg_pp0_iter1_data_dramD_read_resp_0_2_reg_1151;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_19_reg_1696 == 1'd1) | (has_dramD_read_resp_reg_670 == 1'd1)))) begin
        ap_phi_mux_data_dramD_read_resp_1_2_phi_fu_1143_p4 = ap_phi_mux_tmp_data_V_6_phi_fu_1110_p4;
    end else begin
        ap_phi_mux_data_dramD_read_resp_1_2_phi_fu_1143_p4 = ap_phi_reg_pp0_iter1_data_dramD_read_resp_1_2_reg_1139;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_cached_dramA_write_req_data_reg_682 == 1'd1))) begin
        ap_phi_mux_has_cached_dramA_write_req_data_1_phi_fu_1199_p4 = has_cached_dramA_write_req_data_reg_682;
    end else begin
        ap_phi_mux_has_cached_dramA_write_req_data_1_phi_fu_1199_p4 = ap_phi_reg_pp0_iter1_has_cached_dramA_write_req_data_1_reg_1196;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_20_reg_1714 == 1'd1) | (has_cached_dramA_write_req_data_reg_682 == 1'd1)))) begin
        ap_phi_mux_has_cached_dramA_write_req_data_3_phi_fu_1234_p4 = p_has_cached_dramA_write_req_data_1_fu_1596_p2;
    end else begin
        ap_phi_mux_has_cached_dramA_write_req_data_3_phi_fu_1234_p4 = ap_phi_reg_pp0_iter1_has_cached_dramA_write_req_data_3_reg_1230;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_has_cached_dramA_write_req_data_phi_fu_686_p4 = ap_phi_mux_has_cached_dramA_write_req_data_3_phi_fu_1234_p4;
    end else begin
        ap_phi_mux_has_cached_dramA_write_req_data_phi_fu_686_p4 = has_cached_dramA_write_req_data_reg_682;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_cached_dramB_write_req_data_reg_694 == 1'd1))) begin
        ap_phi_mux_has_cached_dramB_write_req_data_1_phi_fu_1266_p4 = has_cached_dramB_write_req_data_reg_694;
    end else begin
        ap_phi_mux_has_cached_dramB_write_req_data_1_phi_fu_1266_p4 = ap_phi_reg_pp0_iter1_has_cached_dramB_write_req_data_1_reg_1263;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_21_reg_1732 == 1'd1) | (has_cached_dramB_write_req_data_reg_694 == 1'd1)))) begin
        ap_phi_mux_has_cached_dramB_write_req_data_3_phi_fu_1301_p4 = p_has_cached_dramB_write_req_data_1_fu_1609_p2;
    end else begin
        ap_phi_mux_has_cached_dramB_write_req_data_3_phi_fu_1301_p4 = ap_phi_reg_pp0_iter1_has_cached_dramB_write_req_data_3_reg_1297;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_has_cached_dramB_write_req_data_phi_fu_698_p4 = ap_phi_mux_has_cached_dramB_write_req_data_3_phi_fu_1301_p4;
    end else begin
        ap_phi_mux_has_cached_dramB_write_req_data_phi_fu_698_p4 = has_cached_dramB_write_req_data_reg_694;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_cached_dramC_write_req_data_reg_706 == 1'd1))) begin
        ap_phi_mux_has_cached_dramC_write_req_data_1_phi_fu_1333_p4 = has_cached_dramC_write_req_data_reg_706;
    end else begin
        ap_phi_mux_has_cached_dramC_write_req_data_1_phi_fu_1333_p4 = ap_phi_reg_pp0_iter1_has_cached_dramC_write_req_data_1_reg_1330;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_22_reg_1750 == 1'd1) | (has_cached_dramC_write_req_data_reg_706 == 1'd1)))) begin
        ap_phi_mux_has_cached_dramC_write_req_data_3_phi_fu_1368_p4 = p_has_cached_dramC_write_req_data_1_fu_1622_p2;
    end else begin
        ap_phi_mux_has_cached_dramC_write_req_data_3_phi_fu_1368_p4 = ap_phi_reg_pp0_iter1_has_cached_dramC_write_req_data_3_reg_1364;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_has_cached_dramC_write_req_data_phi_fu_710_p4 = ap_phi_mux_has_cached_dramC_write_req_data_3_phi_fu_1368_p4;
    end else begin
        ap_phi_mux_has_cached_dramC_write_req_data_phi_fu_710_p4 = has_cached_dramC_write_req_data_reg_706;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_cached_dramD_write_req_data_reg_718 == 1'd1))) begin
        ap_phi_mux_has_cached_dramD_write_req_data_1_phi_fu_1400_p4 = has_cached_dramD_write_req_data_reg_718;
    end else begin
        ap_phi_mux_has_cached_dramD_write_req_data_1_phi_fu_1400_p4 = ap_phi_reg_pp0_iter1_has_cached_dramD_write_req_data_1_reg_1397;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_23_reg_1768 == 1'd1) | (has_cached_dramD_write_req_data_reg_718 == 1'd1)))) begin
        ap_phi_mux_has_cached_dramD_write_req_data_3_phi_fu_1435_p4 = p_has_cached_dramD_write_req_data_1_fu_1635_p2;
    end else begin
        ap_phi_mux_has_cached_dramD_write_req_data_3_phi_fu_1435_p4 = ap_phi_reg_pp0_iter1_has_cached_dramD_write_req_data_3_reg_1431;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_has_cached_dramD_write_req_data_phi_fu_722_p4 = ap_phi_mux_has_cached_dramD_write_req_data_3_phi_fu_1435_p4;
    end else begin
        ap_phi_mux_has_cached_dramD_write_req_data_phi_fu_722_p4 = has_cached_dramD_write_req_data_reg_718;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_dramA_read_resp_reg_634 == 1'd1))) begin
        ap_phi_mux_has_dramA_read_resp_1_phi_fu_931_p4 = has_dramA_read_resp_reg_634;
    end else begin
        ap_phi_mux_has_dramA_read_resp_1_phi_fu_931_p4 = ap_phi_reg_pp0_iter1_has_dramA_read_resp_1_reg_928;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_16_reg_1642 == 1'd1) | (has_dramA_read_resp_reg_634 == 1'd1)))) begin
        ap_phi_mux_has_dramA_read_resp_3_phi_fu_966_p4 = p_has_dramA_read_resp_1_fu_1544_p2;
    end else begin
        ap_phi_mux_has_dramA_read_resp_3_phi_fu_966_p4 = ap_phi_reg_pp0_iter1_has_dramA_read_resp_3_reg_962;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_has_dramA_read_resp_phi_fu_638_p4 = ap_phi_mux_has_dramA_read_resp_3_phi_fu_966_p4;
    end else begin
        ap_phi_mux_has_dramA_read_resp_phi_fu_638_p4 = has_dramA_read_resp_reg_634;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_dramB_read_resp_reg_646 == 1'd1))) begin
        ap_phi_mux_has_dramB_read_resp_1_phi_fu_998_p4 = has_dramB_read_resp_reg_646;
    end else begin
        ap_phi_mux_has_dramB_read_resp_1_phi_fu_998_p4 = ap_phi_reg_pp0_iter1_has_dramB_read_resp_1_reg_995;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_17_reg_1660 == 1'd1) | (has_dramB_read_resp_reg_646 == 1'd1)))) begin
        ap_phi_mux_has_dramB_read_resp_3_phi_fu_1033_p4 = p_has_dramB_read_resp_1_fu_1557_p2;
    end else begin
        ap_phi_mux_has_dramB_read_resp_3_phi_fu_1033_p4 = ap_phi_reg_pp0_iter1_has_dramB_read_resp_3_reg_1029;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_has_dramB_read_resp_phi_fu_650_p4 = ap_phi_mux_has_dramB_read_resp_3_phi_fu_1033_p4;
    end else begin
        ap_phi_mux_has_dramB_read_resp_phi_fu_650_p4 = has_dramB_read_resp_reg_646;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_dramC_read_resp_reg_658 == 1'd1))) begin
        ap_phi_mux_has_dramC_read_resp_1_phi_fu_1065_p4 = has_dramC_read_resp_reg_658;
    end else begin
        ap_phi_mux_has_dramC_read_resp_1_phi_fu_1065_p4 = ap_phi_reg_pp0_iter1_has_dramC_read_resp_1_reg_1062;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_18_reg_1678 == 1'd1) | (has_dramC_read_resp_reg_658 == 1'd1)))) begin
        ap_phi_mux_has_dramC_read_resp_3_phi_fu_1100_p4 = p_has_dramC_read_resp_1_fu_1570_p2;
    end else begin
        ap_phi_mux_has_dramC_read_resp_3_phi_fu_1100_p4 = ap_phi_reg_pp0_iter1_has_dramC_read_resp_3_reg_1096;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_has_dramC_read_resp_phi_fu_662_p4 = ap_phi_mux_has_dramC_read_resp_3_phi_fu_1100_p4;
    end else begin
        ap_phi_mux_has_dramC_read_resp_phi_fu_662_p4 = has_dramC_read_resp_reg_658;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_dramD_read_resp_reg_670 == 1'd1))) begin
        ap_phi_mux_has_dramD_read_resp_1_phi_fu_1132_p4 = has_dramD_read_resp_reg_670;
    end else begin
        ap_phi_mux_has_dramD_read_resp_1_phi_fu_1132_p4 = ap_phi_reg_pp0_iter1_has_dramD_read_resp_1_reg_1129;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_19_reg_1696 == 1'd1) | (has_dramD_read_resp_reg_670 == 1'd1)))) begin
        ap_phi_mux_has_dramD_read_resp_3_phi_fu_1167_p4 = p_has_dramD_read_resp_1_fu_1583_p2;
    end else begin
        ap_phi_mux_has_dramD_read_resp_3_phi_fu_1167_p4 = ap_phi_reg_pp0_iter1_has_dramD_read_resp_3_reg_1163;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_has_dramD_read_resp_phi_fu_674_p4 = ap_phi_mux_has_dramD_read_resp_3_phi_fu_1167_p4;
    end else begin
        ap_phi_mux_has_dramD_read_resp_phi_fu_674_p4 = has_dramD_read_resp_reg_670;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_cached_dramB_write_req_data_reg_694 == 1'd1))) begin
        ap_phi_mux_tmp_data_V_10_phi_fu_1244_p4 = data_cached_dramB_write_req_data_1_s_reg_774;
    end else begin
        ap_phi_mux_tmp_data_V_10_phi_fu_1244_p4 = ap_phi_reg_pp0_iter1_tmp_data_V_10_reg_1241;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_cached_dramC_write_req_data_reg_706 == 1'd1))) begin
        ap_phi_mux_tmp_data_V_12_phi_fu_1311_p4 = data_cached_dramC_write_req_data_1_s_reg_752;
    end else begin
        ap_phi_mux_tmp_data_V_12_phi_fu_1311_p4 = ap_phi_reg_pp0_iter1_tmp_data_V_12_reg_1308;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_cached_dramD_write_req_data_reg_718 == 1'd1))) begin
        ap_phi_mux_tmp_data_V_14_phi_fu_1378_p4 = data_cached_dramD_write_req_data_1_s_reg_730;
    end else begin
        ap_phi_mux_tmp_data_V_14_phi_fu_1378_p4 = ap_phi_reg_pp0_iter1_tmp_data_V_14_reg_1375;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_dramB_read_resp_reg_646 == 1'd1))) begin
        ap_phi_mux_tmp_data_V_2_phi_fu_976_p4 = data_dramB_read_resp_1_s_reg_862;
    end else begin
        ap_phi_mux_tmp_data_V_2_phi_fu_976_p4 = ap_phi_reg_pp0_iter1_tmp_data_V_2_reg_973;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_dramC_read_resp_reg_658 == 1'd1))) begin
        ap_phi_mux_tmp_data_V_4_phi_fu_1043_p4 = data_dramC_read_resp_1_s_reg_840;
    end else begin
        ap_phi_mux_tmp_data_V_4_phi_fu_1043_p4 = ap_phi_reg_pp0_iter1_tmp_data_V_4_reg_1040;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_dramD_read_resp_reg_670 == 1'd1))) begin
        ap_phi_mux_tmp_data_V_6_phi_fu_1110_p4 = data_dramD_read_resp_1_s_reg_818;
    end else begin
        ap_phi_mux_tmp_data_V_6_phi_fu_1110_p4 = ap_phi_reg_pp0_iter1_tmp_data_V_6_reg_1107;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_cached_dramA_write_req_data_reg_682 == 1'd1))) begin
        ap_phi_mux_tmp_data_V_8_phi_fu_1177_p4 = data_cached_dramA_write_req_data_1_s_reg_796;
    end else begin
        ap_phi_mux_tmp_data_V_8_phi_fu_1177_p4 = ap_phi_reg_pp0_iter1_tmp_data_V_8_reg_1174;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_dramA_read_resp_reg_634 == 1'd1))) begin
        ap_phi_mux_tmp_data_V_phi_fu_909_p4 = data_dramA_read_resp_1_s_reg_884;
    end else begin
        ap_phi_mux_tmp_data_V_phi_fu_909_p4 = ap_phi_reg_pp0_iter1_tmp_data_V_reg_906;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_cached_dramB_write_req_data_reg_694 == 1'd1))) begin
        ap_phi_mux_tmp_last_10_phi_fu_1255_p4 = data_cached_dramB_write_req_data_0_s_reg_785;
    end else begin
        ap_phi_mux_tmp_last_10_phi_fu_1255_p4 = ap_phi_reg_pp0_iter1_tmp_last_10_reg_1252;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_cached_dramC_write_req_data_reg_706 == 1'd1))) begin
        ap_phi_mux_tmp_last_12_phi_fu_1322_p4 = data_cached_dramC_write_req_data_0_s_reg_763;
    end else begin
        ap_phi_mux_tmp_last_12_phi_fu_1322_p4 = ap_phi_reg_pp0_iter1_tmp_last_12_reg_1319;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_cached_dramD_write_req_data_reg_718 == 1'd1))) begin
        ap_phi_mux_tmp_last_14_phi_fu_1389_p4 = data_cached_dramD_write_req_data_0_s_reg_741;
    end else begin
        ap_phi_mux_tmp_last_14_phi_fu_1389_p4 = ap_phi_reg_pp0_iter1_tmp_last_14_reg_1386;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_dramB_read_resp_reg_646 == 1'd1))) begin
        ap_phi_mux_tmp_last_2_phi_fu_987_p4 = data_dramB_read_resp_0_s_reg_873;
    end else begin
        ap_phi_mux_tmp_last_2_phi_fu_987_p4 = ap_phi_reg_pp0_iter1_tmp_last_2_reg_984;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_dramC_read_resp_reg_658 == 1'd1))) begin
        ap_phi_mux_tmp_last_4_phi_fu_1054_p4 = data_dramC_read_resp_0_s_reg_851;
    end else begin
        ap_phi_mux_tmp_last_4_phi_fu_1054_p4 = ap_phi_reg_pp0_iter1_tmp_last_4_reg_1051;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_dramD_read_resp_reg_670 == 1'd1))) begin
        ap_phi_mux_tmp_last_6_phi_fu_1121_p4 = data_dramD_read_resp_0_s_reg_829;
    end else begin
        ap_phi_mux_tmp_last_6_phi_fu_1121_p4 = ap_phi_reg_pp0_iter1_tmp_last_6_reg_1118;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_cached_dramA_write_req_data_reg_682 == 1'd1))) begin
        ap_phi_mux_tmp_last_8_phi_fu_1188_p4 = data_cached_dramA_write_req_data_0_s_reg_807;
    end else begin
        ap_phi_mux_tmp_last_8_phi_fu_1188_p4 = ap_phi_reg_pp0_iter1_tmp_last_8_reg_1185;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_dramA_read_resp_reg_634 == 1'd1))) begin
        ap_phi_mux_tmp_last_phi_fu_920_p4 = data_dramA_read_resp_0_s_reg_895;
    end else begin
        ap_phi_mux_tmp_last_phi_fu_920_p4 = ap_phi_reg_pp0_iter1_tmp_last_reg_917;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((cached_dramA_read_resp_V_last_full_n & cached_dramA_read_resp_V_data_V_full_n) == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_16_reg_1642 == 1'd1) | (has_dramA_read_resp_reg_634 == 1'd1)))) begin
        cached_dramA_read_resp_V_last1_update = 1'b1;
    end else begin
        cached_dramA_read_resp_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_has_cached_dramA_write_req_data_phi_fu_686_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & ((cached_dramA_write_req_data_V_last_empty_n & cached_dramA_write_req_data_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cached_dramA_write_req_data_V_last0_update = 1'b1;
    end else begin
        cached_dramA_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((cached_dramB_read_resp_V_last_full_n & cached_dramB_read_resp_V_data_V_full_n) == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_17_reg_1660 == 1'd1) | (has_dramB_read_resp_reg_646 == 1'd1)))) begin
        cached_dramB_read_resp_V_last1_update = 1'b1;
    end else begin
        cached_dramB_read_resp_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_has_cached_dramB_write_req_data_phi_fu_698_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & ((cached_dramB_write_req_data_V_last_empty_n & cached_dramB_write_req_data_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cached_dramB_write_req_data_V_last0_update = 1'b1;
    end else begin
        cached_dramB_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((cached_dramC_read_resp_V_last_full_n & cached_dramC_read_resp_V_data_V_full_n) == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_18_reg_1678 == 1'd1) | (has_dramC_read_resp_reg_658 == 1'd1)))) begin
        cached_dramC_read_resp_V_last1_update = 1'b1;
    end else begin
        cached_dramC_read_resp_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_has_cached_dramC_write_req_data_phi_fu_710_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & ((cached_dramC_write_req_data_V_last_empty_n & cached_dramC_write_req_data_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cached_dramC_write_req_data_V_last0_update = 1'b1;
    end else begin
        cached_dramC_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((cached_dramD_read_resp_V_last_full_n & cached_dramD_read_resp_V_data_V_full_n) == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_19_reg_1696 == 1'd1) | (has_dramD_read_resp_reg_670 == 1'd1)))) begin
        cached_dramD_read_resp_V_last1_update = 1'b1;
    end else begin
        cached_dramD_read_resp_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_has_cached_dramD_write_req_data_phi_fu_722_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & ((cached_dramD_write_req_data_V_last_empty_n & cached_dramD_write_req_data_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cached_dramD_write_req_data_V_last0_update = 1'b1;
    end else begin
        cached_dramD_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_has_dramA_read_resp_phi_fu_638_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & ((dramA_read_resp_V_last_empty_n & dramA_read_resp_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dramA_read_resp_V_last0_update = 1'b1;
    end else begin
        dramA_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((dramA_write_req_data_V_last_full_n & dramA_write_req_data_V_data_V_full_n) == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_20_reg_1714 == 1'd1) | (has_cached_dramA_write_req_data_reg_682 == 1'd1)))) begin
        dramA_write_req_data_V_last1_update = 1'b1;
    end else begin
        dramA_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_has_dramB_read_resp_phi_fu_650_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & ((dramB_read_resp_V_last_empty_n & dramB_read_resp_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dramB_read_resp_V_last0_update = 1'b1;
    end else begin
        dramB_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((dramB_write_req_data_V_last_full_n & dramB_write_req_data_V_data_V_full_n) == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_21_reg_1732 == 1'd1) | (has_cached_dramB_write_req_data_reg_694 == 1'd1)))) begin
        dramB_write_req_data_V_last1_update = 1'b1;
    end else begin
        dramB_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_has_dramC_read_resp_phi_fu_662_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & ((dramC_read_resp_V_last_empty_n & dramC_read_resp_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dramC_read_resp_V_last0_update = 1'b1;
    end else begin
        dramC_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((dramC_write_req_data_V_last_full_n & dramC_write_req_data_V_data_V_full_n) == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_22_reg_1750 == 1'd1) | (has_cached_dramC_write_req_data_reg_706 == 1'd1)))) begin
        dramC_write_req_data_V_last1_update = 1'b1;
    end else begin
        dramC_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_has_dramD_read_resp_phi_fu_674_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & ((dramD_read_resp_V_last_empty_n & dramD_read_resp_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dramD_read_resp_V_last0_update = 1'b1;
    end else begin
        dramD_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((dramD_write_req_data_V_last_full_n & dramD_write_req_data_V_data_V_full_n) == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_23_reg_1768 == 1'd1) | (has_cached_dramD_write_req_data_reg_718 == 1'd1)))) begin
        dramD_write_req_data_V_last1_update = 1'b1;
    end else begin
        dramD_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_442 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_data_cached_dramA_write_req_data_0_2_reg_1218 = 'bx;

assign ap_phi_reg_pp0_iter0_data_cached_dramA_write_req_data_1_2_reg_1206 = 'bx;

assign ap_phi_reg_pp0_iter0_data_cached_dramB_write_req_data_0_2_reg_1285 = 'bx;

assign ap_phi_reg_pp0_iter0_data_cached_dramB_write_req_data_1_2_reg_1273 = 'bx;

assign ap_phi_reg_pp0_iter0_data_cached_dramC_write_req_data_0_2_reg_1352 = 'bx;

assign ap_phi_reg_pp0_iter0_data_cached_dramC_write_req_data_1_2_reg_1340 = 'bx;

assign ap_phi_reg_pp0_iter0_data_cached_dramD_write_req_data_0_2_reg_1419 = 'bx;

assign ap_phi_reg_pp0_iter0_data_cached_dramD_write_req_data_1_2_reg_1407 = 'bx;

assign ap_phi_reg_pp0_iter0_data_dramA_read_resp_0_2_reg_950 = 'bx;

assign ap_phi_reg_pp0_iter0_data_dramA_read_resp_1_2_reg_938 = 'bx;

assign ap_phi_reg_pp0_iter0_data_dramB_read_resp_0_2_reg_1017 = 'bx;

assign ap_phi_reg_pp0_iter0_data_dramB_read_resp_1_2_reg_1005 = 'bx;

assign ap_phi_reg_pp0_iter0_data_dramC_read_resp_0_2_reg_1084 = 'bx;

assign ap_phi_reg_pp0_iter0_data_dramC_read_resp_1_2_reg_1072 = 'bx;

assign ap_phi_reg_pp0_iter0_data_dramD_read_resp_0_2_reg_1151 = 'bx;

assign ap_phi_reg_pp0_iter0_data_dramD_read_resp_1_2_reg_1139 = 'bx;

assign ap_phi_reg_pp0_iter0_has_cached_dramA_write_req_data_1_reg_1196 = 'bx;

assign ap_phi_reg_pp0_iter0_has_cached_dramA_write_req_data_3_reg_1230 = 'bx;

assign ap_phi_reg_pp0_iter0_has_cached_dramB_write_req_data_1_reg_1263 = 'bx;

assign ap_phi_reg_pp0_iter0_has_cached_dramB_write_req_data_3_reg_1297 = 'bx;

assign ap_phi_reg_pp0_iter0_has_cached_dramC_write_req_data_1_reg_1330 = 'bx;

assign ap_phi_reg_pp0_iter0_has_cached_dramC_write_req_data_3_reg_1364 = 'bx;

assign ap_phi_reg_pp0_iter0_has_cached_dramD_write_req_data_1_reg_1397 = 'bx;

assign ap_phi_reg_pp0_iter0_has_cached_dramD_write_req_data_3_reg_1431 = 'bx;

assign ap_phi_reg_pp0_iter0_has_dramA_read_resp_1_reg_928 = 'bx;

assign ap_phi_reg_pp0_iter0_has_dramA_read_resp_3_reg_962 = 'bx;

assign ap_phi_reg_pp0_iter0_has_dramB_read_resp_1_reg_995 = 'bx;

assign ap_phi_reg_pp0_iter0_has_dramB_read_resp_3_reg_1029 = 'bx;

assign ap_phi_reg_pp0_iter0_has_dramC_read_resp_1_reg_1062 = 'bx;

assign ap_phi_reg_pp0_iter0_has_dramC_read_resp_3_reg_1096 = 'bx;

assign ap_phi_reg_pp0_iter0_has_dramD_read_resp_1_reg_1129 = 'bx;

assign ap_phi_reg_pp0_iter0_has_dramD_read_resp_3_reg_1163 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_data_V_10_reg_1241 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_data_V_12_reg_1308 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_data_V_14_reg_1375 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_data_V_2_reg_973 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_data_V_4_reg_1040 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_data_V_6_reg_1107 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_data_V_8_reg_1174 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_data_V_reg_906 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_last_10_reg_1252 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_last_12_reg_1319 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_last_14_reg_1386 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_last_2_reg_984 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_last_4_reg_1051 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_last_6_reg_1118 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_last_8_reg_1185 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_last_reg_917 = 'bx;

assign ap_ready = 1'b0;

assign cached_dramA_read_resp_V_data_V_din = ap_phi_mux_tmp_data_V_phi_fu_909_p4;

assign cached_dramA_read_resp_V_data_V_write = cached_dramA_read_resp_V_last1_update;

assign cached_dramA_read_resp_V_last_din = ap_phi_mux_tmp_last_phi_fu_920_p4;

assign cached_dramA_read_resp_V_last_write = cached_dramA_read_resp_V_last1_update;

assign cached_dramA_write_req_data_V_data_V_read = cached_dramA_write_req_data_V_last0_update;

assign cached_dramA_write_req_data_V_last_read = cached_dramA_write_req_data_V_last0_update;

assign cached_dramB_read_resp_V_data_V_din = ap_phi_mux_tmp_data_V_2_phi_fu_976_p4;

assign cached_dramB_read_resp_V_data_V_write = cached_dramB_read_resp_V_last1_update;

assign cached_dramB_read_resp_V_last_din = ap_phi_mux_tmp_last_2_phi_fu_987_p4;

assign cached_dramB_read_resp_V_last_write = cached_dramB_read_resp_V_last1_update;

assign cached_dramB_write_req_data_V_data_V_read = cached_dramB_write_req_data_V_last0_update;

assign cached_dramB_write_req_data_V_last_read = cached_dramB_write_req_data_V_last0_update;

assign cached_dramC_read_resp_V_data_V_din = ap_phi_mux_tmp_data_V_4_phi_fu_1043_p4;

assign cached_dramC_read_resp_V_data_V_write = cached_dramC_read_resp_V_last1_update;

assign cached_dramC_read_resp_V_last_din = ap_phi_mux_tmp_last_4_phi_fu_1054_p4;

assign cached_dramC_read_resp_V_last_write = cached_dramC_read_resp_V_last1_update;

assign cached_dramC_write_req_data_V_data_V_read = cached_dramC_write_req_data_V_last0_update;

assign cached_dramC_write_req_data_V_last_read = cached_dramC_write_req_data_V_last0_update;

assign cached_dramD_read_resp_V_data_V_din = ap_phi_mux_tmp_data_V_6_phi_fu_1110_p4;

assign cached_dramD_read_resp_V_data_V_write = cached_dramD_read_resp_V_last1_update;

assign cached_dramD_read_resp_V_last_din = ap_phi_mux_tmp_last_6_phi_fu_1121_p4;

assign cached_dramD_read_resp_V_last_write = cached_dramD_read_resp_V_last1_update;

assign cached_dramD_write_req_data_V_data_V_read = cached_dramD_write_req_data_V_last0_update;

assign cached_dramD_write_req_data_V_last_read = cached_dramD_write_req_data_V_last0_update;

assign dramA_read_resp_V_data_V_read = dramA_read_resp_V_last0_update;

assign dramA_read_resp_V_last_read = dramA_read_resp_V_last0_update;

assign dramA_write_req_data_V_data_V_din = ap_phi_mux_tmp_data_V_8_phi_fu_1177_p4;

assign dramA_write_req_data_V_data_V_write = dramA_write_req_data_V_last1_update;

assign dramA_write_req_data_V_last_din = ap_phi_mux_tmp_last_8_phi_fu_1188_p4;

assign dramA_write_req_data_V_last_write = dramA_write_req_data_V_last1_update;

assign dramB_read_resp_V_data_V_read = dramB_read_resp_V_last0_update;

assign dramB_read_resp_V_last_read = dramB_read_resp_V_last0_update;

assign dramB_write_req_data_V_data_V_din = ap_phi_mux_tmp_data_V_10_phi_fu_1244_p4;

assign dramB_write_req_data_V_data_V_write = dramB_write_req_data_V_last1_update;

assign dramB_write_req_data_V_last_din = ap_phi_mux_tmp_last_10_phi_fu_1255_p4;

assign dramB_write_req_data_V_last_write = dramB_write_req_data_V_last1_update;

assign dramC_read_resp_V_data_V_read = dramC_read_resp_V_last0_update;

assign dramC_read_resp_V_last_read = dramC_read_resp_V_last0_update;

assign dramC_write_req_data_V_data_V_din = ap_phi_mux_tmp_data_V_12_phi_fu_1311_p4;

assign dramC_write_req_data_V_data_V_write = dramC_write_req_data_V_last1_update;

assign dramC_write_req_data_V_last_din = ap_phi_mux_tmp_last_12_phi_fu_1322_p4;

assign dramC_write_req_data_V_last_write = dramC_write_req_data_V_last1_update;

assign dramD_read_resp_V_data_V_read = dramD_read_resp_V_last0_update;

assign dramD_read_resp_V_last_read = dramD_read_resp_V_last0_update;

assign dramD_write_req_data_V_data_V_din = ap_phi_mux_tmp_data_V_14_phi_fu_1378_p4;

assign dramD_write_req_data_V_data_V_write = dramD_write_req_data_V_last1_update;

assign dramD_write_req_data_V_last_din = ap_phi_mux_tmp_last_14_phi_fu_1389_p4;

assign dramD_write_req_data_V_last_write = dramD_write_req_data_V_last1_update;

assign empty_n_16_fu_1442_p1 = empty_n_nbread_fu_490_p3_0;

assign empty_n_17_fu_1454_p1 = empty_n_1_nbread_fu_498_p3_0;

assign empty_n_18_fu_1466_p1 = empty_n_2_nbread_fu_506_p3_0;

assign empty_n_19_fu_1478_p1 = empty_n_3_nbread_fu_514_p3_0;

assign empty_n_1_nbread_fu_498_p3_0 = (dramB_read_resp_V_last_empty_n & dramB_read_resp_V_data_V_empty_n);

assign empty_n_20_fu_1490_p1 = empty_n_4_nbread_fu_522_p3_0;

assign empty_n_21_fu_1502_p1 = empty_n_5_nbread_fu_530_p3_0;

assign empty_n_22_fu_1514_p1 = empty_n_6_nbread_fu_538_p3_0;

assign empty_n_23_fu_1526_p1 = empty_n_7_nbread_fu_546_p3_0;

assign empty_n_2_nbread_fu_506_p3_0 = (dramC_read_resp_V_last_empty_n & dramC_read_resp_V_data_V_empty_n);

assign empty_n_3_nbread_fu_514_p3_0 = (dramD_read_resp_V_last_empty_n & dramD_read_resp_V_data_V_empty_n);

assign empty_n_4_nbread_fu_522_p3_0 = (cached_dramA_write_req_data_V_last_empty_n & cached_dramA_write_req_data_V_data_V_empty_n);

assign empty_n_5_nbread_fu_530_p3_0 = (cached_dramB_write_req_data_V_last_empty_n & cached_dramB_write_req_data_V_data_V_empty_n);

assign empty_n_6_nbread_fu_538_p3_0 = (cached_dramC_write_req_data_V_last_empty_n & cached_dramC_write_req_data_V_data_V_empty_n);

assign empty_n_7_nbread_fu_546_p3_0 = (cached_dramD_write_req_data_V_last_empty_n & cached_dramD_write_req_data_V_data_V_empty_n);

assign empty_n_nbread_fu_490_p3_0 = (dramA_read_resp_V_last_empty_n & dramA_read_resp_V_data_V_empty_n);

assign full_n_1_nbwrite_fu_564_p5 = (cached_dramB_read_resp_V_last_full_n & cached_dramB_read_resp_V_data_V_full_n);

assign full_n_2_nbwrite_fu_574_p5 = (cached_dramC_read_resp_V_last_full_n & cached_dramC_read_resp_V_data_V_full_n);

assign full_n_3_nbwrite_fu_584_p5 = (cached_dramD_read_resp_V_last_full_n & cached_dramD_read_resp_V_data_V_full_n);

assign full_n_4_nbwrite_fu_594_p5 = (dramA_write_req_data_V_last_full_n & dramA_write_req_data_V_data_V_full_n);

assign full_n_5_nbwrite_fu_604_p5 = (dramB_write_req_data_V_last_full_n & dramB_write_req_data_V_data_V_full_n);

assign full_n_6_nbwrite_fu_614_p5 = (dramC_write_req_data_V_last_full_n & dramC_write_req_data_V_data_V_full_n);

assign full_n_7_nbwrite_fu_624_p5 = (dramD_write_req_data_V_last_full_n & dramD_write_req_data_V_data_V_full_n);

assign full_n_nbwrite_fu_554_p5 = (cached_dramA_read_resp_V_last_full_n & cached_dramA_read_resp_V_data_V_full_n);

assign not_full_n_i1_fu_1577_p2 = (full_n_3_nbwrite_fu_584_p5 ^ 1'd1);

assign not_full_n_i2_fu_1590_p2 = (full_n_4_nbwrite_fu_594_p5 ^ 1'd1);

assign not_full_n_i3_fu_1603_p2 = (full_n_5_nbwrite_fu_604_p5 ^ 1'd1);

assign not_full_n_i4_fu_1616_p2 = (full_n_6_nbwrite_fu_614_p5 ^ 1'd1);

assign not_full_n_i5_fu_1551_p2 = (full_n_1_nbwrite_fu_564_p5 ^ 1'd1);

assign not_full_n_i6_fu_1629_p2 = (full_n_7_nbwrite_fu_624_p5 ^ 1'd1);

assign not_full_n_i9_fu_1564_p2 = (full_n_2_nbwrite_fu_574_p5 ^ 1'd1);

assign not_full_n_i_fu_1538_p2 = (full_n_nbwrite_fu_554_p5 ^ 1'd1);

assign p_has_cached_dramA_write_req_data_1_fu_1596_p2 = (not_full_n_i2_fu_1590_p2 & ap_phi_mux_has_cached_dramA_write_req_data_1_phi_fu_1199_p4);

assign p_has_cached_dramB_write_req_data_1_fu_1609_p2 = (not_full_n_i3_fu_1603_p2 & ap_phi_mux_has_cached_dramB_write_req_data_1_phi_fu_1266_p4);

assign p_has_cached_dramC_write_req_data_1_fu_1622_p2 = (not_full_n_i4_fu_1616_p2 & ap_phi_mux_has_cached_dramC_write_req_data_1_phi_fu_1333_p4);

assign p_has_cached_dramD_write_req_data_1_fu_1635_p2 = (not_full_n_i6_fu_1629_p2 & ap_phi_mux_has_cached_dramD_write_req_data_1_phi_fu_1400_p4);

assign p_has_dramA_read_resp_1_fu_1544_p2 = (not_full_n_i_fu_1538_p2 & ap_phi_mux_has_dramA_read_resp_1_phi_fu_931_p4);

assign p_has_dramB_read_resp_1_fu_1557_p2 = (not_full_n_i5_fu_1551_p2 & ap_phi_mux_has_dramB_read_resp_1_phi_fu_998_p4);

assign p_has_dramC_read_resp_1_fu_1570_p2 = (not_full_n_i9_fu_1564_p2 & ap_phi_mux_has_dramC_read_resp_1_phi_fu_1065_p4);

assign p_has_dramD_read_resp_1_fu_1583_p2 = (not_full_n_i1_fu_1577_p2 & ap_phi_mux_has_dramD_read_resp_1_phi_fu_1132_p4);

endmodule //dram_data_caching
