#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr  7 19:08:53 2023
# Process ID: 2276
# Current directory: /home/yutong/RISC-V_SoC/vivado
# Command line: vivado
# Log file: /home/yutong/RISC-V_SoC/vivado/vivado.log
# Journal file: /home/yutong/RISC-V_SoC/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/yutong/RISC-V_SoC/vivado/cpu_wrap/cpu_wrap.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yutong/RISC-V_SoC'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/yutong/RISC-V_SoC' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/yutong/RISC-V_SoC/vivado/cpu_wrap'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 6356.293 ; gain = 129.391 ; free physical = 3316 ; free virtual = 8733
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Apr  7 19:11:54 2023] Launched synth_1...
Run output will be captured here: /home/yutong/RISC-V_SoC/vivado/cpu_wrap/cpu_wrap.runs/synth_1/runme.log
[Fri Apr  7 19:11:55 2023] Launched impl_1...
Run output will be captured here: /home/yutong/RISC-V_SoC/vivado/cpu_wrap/cpu_wrap.runs/impl_1/runme.log
ipx::open_ipxact_file /home/yutong/RISC-V_SoC/component.xml
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/yutong/RISC-V_SoC/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File '/home/yutong/RISC-V_SoC/src/cpu_wrap_nodef.all.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File '/home/yutong/RISC-V_SoC/src/cpu_wrap_nodef.all.sv' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/yutong/RISC-V_SoC/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3164] Bus Interface 'ddr_m': References existing address space 'ddr_m'.
INFO: [IP_Flow 19-3166] Bus Interface 'ext_s': References existing memory map 'ext_s'.
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/yutong/RISC-V_SoC
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/yutong/RISC-V_SoC'
ipx::infer_bus_interface clk_32k xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_32k' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_32k': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
ipx::infer_bus_interface sclk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'sclk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'sclk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
ipx::infer_bus_interface rmii_refclk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'rmii_refclk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'rmii_refclk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
ipx::add_bus_interface spi_m [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:spi_rtl:1.0 [ipx::get_bus_interfaces spi_m -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:spi:1.0 [ipx::get_bus_interfaces spi_m -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces spi_m -of_objects [ipx::current_core]]
ipx::remove_bus_interface spi_m [ipx::current_core]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk_32k -of_objects [ipx::current_core]]
ipx::remove_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk_32k -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces clk_32k -of_objects [ipx::current_core]]
ipx::remove_bus_parameter FREQ_HZ [ipx::get_bus_interfaces clk_32k -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk_32k -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces sclk -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces sclk -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces rmii_refclk -of_objects [ipx::current_core]]
ipx::remove_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk_32k -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk_32k -of_objects [ipx::current_core]]
ipx::infer_bus_interface sclk xilinx.com:signal:data_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'sclk' of definition 'xilinx.com:signal:data:1.0' (from TCL Argument).
ipx::remove_bus_interface sclk [ipx::current_core]
ipx::remove_bus_interface clk_32k [ipx::current_core]
ipx::remove_bus_interface rmii_refclk [ipx::current_core]
ipx::infer_bus_interface rmii_refclk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'rmii_refclk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'rmii_refclk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces rmii_refclk -of_objects [ipx::current_core]]
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/yutong/RISC-V_SoC
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/yutong/RISC-V_SoC'
ipx::remove_bus_interface rmii_refclk [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/yutong/RISC-V_SoC
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/yutong/RISC-V_SoC'
ipx::update_checksums [ipx::current_core]
ipx::update_checksums: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6501.160 ; gain = 0.000 ; free physical = 1070 ; free virtual = 4229
ipx::save_core [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/yutong/RISC-V_SoC/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3164] Bus Interface 'ddr_m': References existing address space 'ddr_m'.
INFO: [IP_Flow 19-3166] Bus Interface 'ext_s': References existing memory map 'ext_s'.
ipx::merge_project_changes: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6506.121 ; gain = 4.961 ; free physical = 972 ; free virtual = 4171
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/yutong/RISC-V_SoC
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/yutong/RISC-V_SoC'
