/*
 * Instance header file for PIC32CM5112GC00100
 *
 * Copyright (c) 2024 Microchip Technology Inc. and its subsidiaries.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2024-07-26T17:56:39Z */
#ifndef _PIC32CMGC00_TCC5_INSTANCE_
#define _PIC32CMGC00_TCC5_INSTANCE_


/* ========== Instance Parameter definitions for TCC5 peripheral ========== */
#define TCC5_BRIDGE_ID                           (1)        /* H2PB Bridge ID */
#define TCC5_CC_NUM                              (2)        /* Number of Compare/Capture units */
#define TCC5_DITHERING                           (0)        /* Dithering feature implemented */
#define TCC5_DMAC_ID_MC0                         (32)       
#define TCC5_DMAC_ID_MC1                         (33)       
#define TCC5_DMAC_ID_OVF                         (31)       
#define TCC5_DTI                                 (0)        /* Dead-Time-Insertion feature implemented */
#define TCC5_GCLK_ID                             (31)       
#define TCC5_INSTANCE_ID                         (37)       /* Instance index for TCC5 */
#define TCC5_MASTER_SLAVE_MODE                   (0)        /* TCC type 0 : NA, 1 : Master, 2 : Slave */
#define TCC5_MCLK_ID_APB                         (47)       /* Index for TCC5 APB clock */
#define TCC5_OTMX                                (0)        /* Output Matrix feature implemented */
#define TCC5_OW_NUM                              (2)        /* Number of Output Waveforms */
#define TCC5_PAC_ID                              (37)       /* Index for TCC5 registers write protection */
#define TCC5_PERIPH_ID                           (19)       /* H2PB Peripheral ID */
#define TCC5_PG                                  (0)        /* Pattern Generation feature implemented */
#define TCC5_SIZE                                (16)       
#define TCC5_SWAP                                (0)        /* DTI outputs swap feature implemented */

#endif /* _PIC32CMGC00_TCC5_INSTANCE_ */
