#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Jul 24 17:56:44 2015
# Process ID: 5384
# Log file: C:/Users/Ben Petroski/Documents/manifesto/planAhead.log
# Journal file: C:/Users/Ben Petroski/Documents/manifesto\planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {C:\Users\Ben Petroski\Documents\manifesto\manifesto.ppr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-816] Loaded Xilinx IP repository 'C:/Xilinx/14.7/ISE_DS/ISE/'
update_compile_order -fileset sources_1
launch_runs synth_1
Generating IP 'linebuffer'...
INFO:coreutil:838 - Index Map File set to 'C:\Users\Ben
   Petroski\Documents\manifesto\manifesto.srcs\sources_1\ip\cg_nt_index_map.xml'
   .
INFO:coreutil:879 - Reloading repositories because of a changed repository
   configuration.
INFO:coreutil:877 - Reloaded all repositories after a full directory search.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'linebuffer'...
WARNING:sim - A core named 'linebuffer' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'linebuffer'...
Delivering associated files for 'linebuffer'...
Delivering EJava files for 'linebuffer'...
Generating implementation netlist for 'linebuffer'...
INFO:sim - Pre-processing HDL files for 'linebuffer'...
Running synthesis for 'linebuffer'
Running ngcbuild...
Writing VEO instantiation template for 'linebuffer'...
Writing Verilog behavioral simulation model for 'linebuffer'...
WARNING:sim - Overwriting existing file C:/Users/Ben
   Petroski/Documents/manifesto/manifesto.srcs/sources_1/ip/linebuffer/tmp/_cg/l
   inebuffer/doc/blk_mem_gen_v7_3_vinfo.html with file from view
   xilinx_documentation
Delivered 1 file into directory C:/Users/Ben
Petroski/Documents/manifesto/manifesto.srcs/sources_1/ip/linebuffer/tmp/_cg/line
buffer
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'linebuffer'...
Generating ISE project...
XCO file found: linebuffer.xco
XMDF file found: linebuffer_xmdf.tcl
Adding C:/Users/Ben
Petroski/Documents/manifesto/manifesto.srcs/sources_1/ip/linebuffer/tmp/_cg/line
buffer.asy -view all -origin_type imported
Adding C:/Users/Ben
Petroski/Documents/manifesto/manifesto.srcs/sources_1/ip/linebuffer/tmp/_cg/line
buffer.ngc -view all -origin_type created
Checking file "C:/Users/Ben
Petroski/Documents/manifesto/manifesto.srcs/sources_1/ip/linebuffer/tmp/_cg/line
buffer.ngc" for project device match ...
File "C:/Users/Ben
Petroski/Documents/manifesto/manifesto.srcs/sources_1/ip/linebuffer/tmp/_cg/line
buffer.ngc" device information matches project device.
Adding C:/Users/Ben
Petroski/Documents/manifesto/manifesto.srcs/sources_1/ip/linebuffer/tmp/_cg/line
buffer.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "C:/Users/Ben
   Petroski/Documents/manifesto/manifesto.srcs/sources_1/ip/linebuffer/tmp/_cg/l
   inebuffer.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/Ben
Petroski/Documents/manifesto/manifesto.srcs/sources_1/ip/linebuffer/tmp/_cg/line
buffer.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/linebuffer"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
[Fri Jul 24 18:00:46 2015] Launched synth_1...
Run output will be captured here: C:/Users/Ben Petroski/Documents/manifesto/manifesto.runs/synth_1/runme.log
launch_runs: Time (s): elapsed = 00:01:09 . Memory (MB): peak = 495.961 ; gain = 3.570
launch_runs impl_1
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design test.ngc ...
WARNING:NetListWriters:298 - No output is written to test.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ubs[8]_GND_48_o_mux_32_OUT<8 : 0> on
   block boundary_setter is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus rbs[9]_PWR_112_o_mux_31_OUT<9 : 0> on
   block boundary_setter is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:304 - Port bus button<7 : 0> on block marioPosition is
   not reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus Mmux_pX[9]_GND_47_o_mux_26_OUT_rs_A[8 :
   0] on block marioPosition is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus init[10 : 0] on block ramcontroller is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus inptr[9]_GND_8_o_add_18_OUT[7 : 3] on
   block ramcontroller is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus inptr[9]_GND_8_o_add_16_OUT[9 : 4] on
   block ramcontroller is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus ylatch[8]_GND_4_o_add_14_OUT[6 : 2] on
   block test is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus xlatch[9]_GND_4_o_add_12_OUT[9 : 2] on
   block test is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_ylatch[8]_GND_4_o_add_14_OUT_cy[6 :
   2] on block test is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Madd_xlatch[9]_GND_4_o_add_12_OUT_cy[6 :
   2] on block test is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file test.edif ...
ngc2edif: Total memory usage is 78032 kilobytes

Parsing EDIF File [./manifesto.data/cache/test_ngc_zx.edif]
Finished Parsing EDIF File [./manifesto.data/cache/test_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design linebuffer.ngc ...
WARNING:NetListWriters:298 - No output is written to linebuffer.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file linebuffer.edif ...
ngc2edif: Total memory usage is 74960 kilobytes

Reading core file 'c:/Users/Ben Petroski/Documents/manifesto/manifesto.srcs/sources_1/ip/linebuffer/linebuffer.ngc' for (cell view 'linebuffer', library 'test_lib', file 'test.ngc')
Parsing EDIF File [./manifesto.data/cache/linebuffer_ngc_zx.edif]
Finished Parsing EDIF File [./manifesto.data/cache/linebuffer_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design writequeue.ngc ...
WARNING:NetListWriters:298 - No output is written to writequeue.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file writequeue.edif ...
ngc2edif: Total memory usage is 74512 kilobytes

Reading core file 'c:/Users/Ben Petroski/Documents/manifesto/manifesto.srcs/sources_1/ip/writequeue/writequeue.ngc' for (cell view 'writequeue', library 'test_lib', file 'test.ngc')
Parsing EDIF File [./manifesto.data/cache/writequeue_ngc_zx.edif]
Finished Parsing EDIF File [./manifesto.data/cache/writequeue_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx25/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx25/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx25/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Ben Petroski/Documents/manifesto/manifesto.srcs/constrs_1/imports/new/vga_gen.ucf]
Finished Parsing UCF File [C:/Users/Ben Petroski/Documents/manifesto/manifesto.srcs/constrs_1/imports/new/vga_gen.ucf]
[Fri Jul 24 18:01:24 2015] Launched impl_1...
Run output will be captured here: C:/Users/Ben Petroski/Documents/manifesto/manifesto.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 631.785 ; gain = 129.215
launch_runs impl_1 -to_step Bitgen
[Fri Jul 24 18:02:16 2015] Launched impl_1...
Run output will be captured here: C:/Users/Ben Petroski/Documents/manifesto/manifesto.runs/impl_1/runme.log
