
Loading design for application trce from file forthcpu_impl1.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Wed Dec 13 16:59:59 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.584ns (weighted slack = 1.168ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[14]  (to PIN_CLK_X1_c +)

   Delay:              40.780ns  (34.0% logic, 66.0% route), 32 logic levels.

 Constraint Details:

     40.780ns physical path delay coreInst/SLICE_997 to SLICE_1038 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 0.584ns

 Physical Path Details:

      Data path coreInst/SLICE_997 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C24B.CLK to     R16C24B.Q1 coreInst/SLICE_997 (from PIN_CLK_X1_c)
ROUTE         2     1.107     R16C24B.Q1 to     R16C24D.D1 coreInst/DEBUG_INSTRUCTION_fast[2]
CTOOFX_DEL  ---     0.661     R16C24D.D1 to   R16C24D.OFX0 coreInst/opxMultiplexerInst/CC_REGX[0]/SLICE_544
ROUTE         6     0.915   R16C24D.OFX0 to     R16C23B.M0 coreInst/CC_REGX[0]
MTOOFX_DEL  ---     0.345     R16C23B.M0 to   R16C23B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNITNG11[1]/SLICE_564
ROUTE         3     0.951   R16C23B.OFX0 to     R16C24B.B1 coreInst/CC_ZERO
CTOF_DEL    ---     0.452     R16C24B.B1 to     R16C24B.F1 coreInst/SLICE_997
ROUTE         2     0.846     R16C24B.F1 to     R18C24C.D0 coreInst/N_61
CTOF_DEL    ---     0.452     R18C24C.D0 to     R18C24C.F0 coreInst/SLICE_677
ROUTE         1     0.544     R18C24C.F0 to     R18C24D.D0 coreInst/opxMultiplexerInst/ALUB_SRCX_0_2[1]
CTOF_DEL    ---     0.452     R18C24D.D0 to     R18C24D.F0 coreInst/SLICE_676
ROUTE        29     0.598     R18C24D.F0 to     R18C23D.D0 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R18C23D.D0 to     R18C23D.F0 coreInst/fullALUInst/SLICE_821
ROUTE         4     1.415     R18C23D.F0 to     R19C27C.D0 coreInst/fullALUInst/N_37
CTOF_DEL    ---     0.452     R19C27C.D0 to     R19C27C.F0 coreInst/fullALUInst/SLICE_689
ROUTE        38     2.027     R19C27C.F0 to     R15C23C.A1 coreInst/ALUB_DATA[4]
C1TOFCO_DE  ---     0.786     R15C23C.A1 to    R15C23C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C23C.FCO to    R15C23D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C23D.FCI to    R15C23D.FCO coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     0.000    R15C23D.FCO to    R15C24A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C24A.FCI to    R15C24A.FCO coreInst/fullALUInst/aluInst/SLICE_84
ROUTE         1     0.000    R15C24A.FCO to    R15C24B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C24B.FCI to    R15C24B.FCO coreInst/fullALUInst/aluInst/SLICE_83
ROUTE         1     0.000    R15C24B.FCO to    R15C24C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146    R15C24C.FCI to    R15C24C.FCO coreInst/fullALUInst/aluInst/SLICE_82
ROUTE         1     0.000    R15C24C.FCO to    R15C24D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R15C24D.FCI to    R15C24D.FCO coreInst/fullALUInst/aluInst/SLICE_81
ROUTE         1     0.000    R15C24D.FCO to    R15C25A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R15C25A.FCI to     R15C25A.F0 coreInst/fullALUInst/aluInst/SLICE_80
ROUTE         1     0.839     R15C25A.F0 to     R15C22B.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R15C22B.D1 to     R15C22B.F1 coreInst/fullALUInst/aluInst/SLICE_927
ROUTE         1     0.384     R15C22B.F1 to     R15C22B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R15C22B.C0 to     R15C22B.F0 coreInst/fullALUInst/aluInst/SLICE_927
ROUTE         1     0.563     R15C22B.F0 to     R17C22A.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C22A.D1 to     R17C22A.F1 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        17     1.808     R17C22A.F1 to     R16C33A.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R16C33A.D0 to     R16C33A.F0 coreInst/fullALUInst/aluInst/SLICE_893
ROUTE         1     1.712     R16C33A.F0 to     R15C29D.C1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R15C29D.C1 to   R15C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_660
ROUTE         1     0.839   R15C29D.OFX0 to     R17C29A.D0 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R17C29A.D0 to   R17C29A.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0[8]/SLICE_584
ROUTE         1     0.839   R17C29A.OFX0 to     R17C26D.D1 coreInst/fullALUInst/aluInst/N_277
CTOF_DEL    ---     0.452     R17C26D.D1 to     R17C26D.F1 coreInst/SLICE_800
ROUTE         5     1.747     R17C26D.F1 to     R16C17D.D1 coreInst/ALU_R[8]
CTOF_DEL    ---     0.452     R16C17D.D1 to     R16C17D.F1 SLICE_739
ROUTE        29     1.211     R16C17D.F1 to     R15C16C.D0 ADDR[8]
CTOF_DEL    ---     0.452     R15C16C.D0 to     R15C16C.F0 SLICE_740
ROUTE         1     0.839     R15C16C.F0 to     R17C16D.D0 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_4
CTOF_DEL    ---     0.452     R17C16D.D0 to     R17C16D.F0 SLICE_749
ROUTE         1     0.656     R17C16D.F0 to     R17C15A.C1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_6_sx
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 mcuResourcesInst/SLICE_729
ROUTE        15     0.925     R17C15A.F1 to     R17C16C.B0 mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_6
CTOF_DEL    ---     0.452     R17C16C.B0 to     R17C16C.F0 mcuResourcesInst/memoryMapperInst/SLICE_735
ROUTE        13     1.019     R17C16C.F0 to     R18C13C.M0 mcuResourcesInst/memoryMapperInst/CPU_N_6_1
MTOOFX_DEL  ---     0.345     R18C13C.M0 to   R18C13C.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[10]/SLICE_532
ROUTE         1     0.839   R18C13C.OFX0 to     R18C15B.D0 mcuResourcesInst/memoryMapperInst/N_91
CTOF_DEL    ---     0.452     R18C15B.D0 to     R18C15B.F0 SLICE_285
ROUTE         5     2.204     R18C15B.F0 to     R15C21B.A1 CPU_DIN[10]
C1TOFCO_DE  ---     0.786     R15C21B.A1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_65
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF1_DE  ---     0.569    R15C21D.FCI to     R15C21D.F1 coreInst/programCounterInst/SLICE_64
ROUTE         6     2.105     R15C21D.F1 to     R15C17C.M1 coreInst/PC_A_NEXT[14] (to PIN_CLK_X1_c)
                  --------
                   40.780   (34.0% logic, 66.0% route), 32 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_997:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C24B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R15C17C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.617ns (weighted slack = 1.234ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[14]  (to PIN_CLK_X1_c +)

   Delay:              40.747ns  (34.0% logic, 66.0% route), 32 logic levels.

 Constraint Details:

     40.747ns physical path delay coreInst/SLICE_997 to SLICE_1038 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 0.617ns

 Physical Path Details:

      Data path coreInst/SLICE_997 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C24B.CLK to     R16C24B.Q1 coreInst/SLICE_997 (from PIN_CLK_X1_c)
ROUTE         2     1.107     R16C24B.Q1 to     R16C24D.D1 coreInst/DEBUG_INSTRUCTION_fast[2]
CTOOFX_DEL  ---     0.661     R16C24D.D1 to   R16C24D.OFX0 coreInst/opxMultiplexerInst/CC_REGX[0]/SLICE_544
ROUTE         6     0.915   R16C24D.OFX0 to     R16C23B.M0 coreInst/CC_REGX[0]
MTOOFX_DEL  ---     0.345     R16C23B.M0 to   R16C23B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNITNG11[1]/SLICE_564
ROUTE         3     0.951   R16C23B.OFX0 to     R16C24B.B1 coreInst/CC_ZERO
CTOF_DEL    ---     0.452     R16C24B.B1 to     R16C24B.F1 coreInst/SLICE_997
ROUTE         2     0.846     R16C24B.F1 to     R18C24C.D0 coreInst/N_61
CTOF_DEL    ---     0.452     R18C24C.D0 to     R18C24C.F0 coreInst/SLICE_677
ROUTE         1     0.544     R18C24C.F0 to     R18C24D.D0 coreInst/opxMultiplexerInst/ALUB_SRCX_0_2[1]
CTOF_DEL    ---     0.452     R18C24D.D0 to     R18C24D.F0 coreInst/SLICE_676
ROUTE        29     0.901     R18C24D.F0 to     R19C23A.D0 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R19C23A.D0 to     R19C23A.F0 coreInst/fullALUInst/SLICE_820
ROUTE         4     1.079     R19C23A.F0 to     R19C27C.C0 coreInst/fullALUInst/N_69
CTOF_DEL    ---     0.452     R19C27C.C0 to     R19C27C.F0 coreInst/fullALUInst/SLICE_689
ROUTE        38     2.027     R19C27C.F0 to     R15C23C.A1 coreInst/ALUB_DATA[4]
C1TOFCO_DE  ---     0.786     R15C23C.A1 to    R15C23C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C23C.FCO to    R15C23D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C23D.FCI to    R15C23D.FCO coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     0.000    R15C23D.FCO to    R15C24A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C24A.FCI to    R15C24A.FCO coreInst/fullALUInst/aluInst/SLICE_84
ROUTE         1     0.000    R15C24A.FCO to    R15C24B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C24B.FCI to    R15C24B.FCO coreInst/fullALUInst/aluInst/SLICE_83
ROUTE         1     0.000    R15C24B.FCO to    R15C24C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146    R15C24C.FCI to    R15C24C.FCO coreInst/fullALUInst/aluInst/SLICE_82
ROUTE         1     0.000    R15C24C.FCO to    R15C24D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R15C24D.FCI to    R15C24D.FCO coreInst/fullALUInst/aluInst/SLICE_81
ROUTE         1     0.000    R15C24D.FCO to    R15C25A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R15C25A.FCI to     R15C25A.F0 coreInst/fullALUInst/aluInst/SLICE_80
ROUTE         1     0.839     R15C25A.F0 to     R15C22B.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R15C22B.D1 to     R15C22B.F1 coreInst/fullALUInst/aluInst/SLICE_927
ROUTE         1     0.384     R15C22B.F1 to     R15C22B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R15C22B.C0 to     R15C22B.F0 coreInst/fullALUInst/aluInst/SLICE_927
ROUTE         1     0.563     R15C22B.F0 to     R17C22A.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C22A.D1 to     R17C22A.F1 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        17     1.808     R17C22A.F1 to     R16C33A.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R16C33A.D0 to     R16C33A.F0 coreInst/fullALUInst/aluInst/SLICE_893
ROUTE         1     1.712     R16C33A.F0 to     R15C29D.C1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R15C29D.C1 to   R15C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_660
ROUTE         1     0.839   R15C29D.OFX0 to     R17C29A.D0 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R17C29A.D0 to   R17C29A.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0[8]/SLICE_584
ROUTE         1     0.839   R17C29A.OFX0 to     R17C26D.D1 coreInst/fullALUInst/aluInst/N_277
CTOF_DEL    ---     0.452     R17C26D.D1 to     R17C26D.F1 coreInst/SLICE_800
ROUTE         5     1.747     R17C26D.F1 to     R16C17D.D1 coreInst/ALU_R[8]
CTOF_DEL    ---     0.452     R16C17D.D1 to     R16C17D.F1 SLICE_739
ROUTE        29     1.211     R16C17D.F1 to     R15C16C.D0 ADDR[8]
CTOF_DEL    ---     0.452     R15C16C.D0 to     R15C16C.F0 SLICE_740
ROUTE         1     0.839     R15C16C.F0 to     R17C16D.D0 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_4
CTOF_DEL    ---     0.452     R17C16D.D0 to     R17C16D.F0 SLICE_749
ROUTE         1     0.656     R17C16D.F0 to     R17C15A.C1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_6_sx
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 mcuResourcesInst/SLICE_729
ROUTE        15     0.925     R17C15A.F1 to     R17C16C.B0 mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_6
CTOF_DEL    ---     0.452     R17C16C.B0 to     R17C16C.F0 mcuResourcesInst/memoryMapperInst/SLICE_735
ROUTE        13     1.019     R17C16C.F0 to     R18C13C.M0 mcuResourcesInst/memoryMapperInst/CPU_N_6_1
MTOOFX_DEL  ---     0.345     R18C13C.M0 to   R18C13C.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[10]/SLICE_532
ROUTE         1     0.839   R18C13C.OFX0 to     R18C15B.D0 mcuResourcesInst/memoryMapperInst/N_91
CTOF_DEL    ---     0.452     R18C15B.D0 to     R18C15B.F0 SLICE_285
ROUTE         5     2.204     R18C15B.F0 to     R15C21B.A1 CPU_DIN[10]
C1TOFCO_DE  ---     0.786     R15C21B.A1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_65
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF1_DE  ---     0.569    R15C21D.FCI to     R15C21D.F1 coreInst/programCounterInst/SLICE_64
ROUTE         6     2.105     R15C21D.F1 to     R15C17C.M1 coreInst/PC_A_NEXT[14] (to PIN_CLK_X1_c)
                  --------
                   40.747   (34.0% logic, 66.0% route), 32 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_997:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C24B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R15C17C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.629ns (weighted slack = 1.258ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[14]  (to PIN_CLK_X1_c +)

   Delay:              40.735ns  (34.0% logic, 66.0% route), 32 logic levels.

 Constraint Details:

     40.735ns physical path delay coreInst/SLICE_997 to SLICE_1038 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 0.629ns

 Physical Path Details:

      Data path coreInst/SLICE_997 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C24B.CLK to     R16C24B.Q1 coreInst/SLICE_997 (from PIN_CLK_X1_c)
ROUTE         2     1.107     R16C24B.Q1 to     R16C24D.D1 coreInst/DEBUG_INSTRUCTION_fast[2]
CTOOFX_DEL  ---     0.661     R16C24D.D1 to   R16C24D.OFX0 coreInst/opxMultiplexerInst/CC_REGX[0]/SLICE_544
ROUTE         6     0.915   R16C24D.OFX0 to     R16C23B.M0 coreInst/CC_REGX[0]
MTOOFX_DEL  ---     0.345     R16C23B.M0 to   R16C23B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNITNG11[1]/SLICE_564
ROUTE         3     0.951   R16C23B.OFX0 to     R16C24B.B1 coreInst/CC_ZERO
CTOF_DEL    ---     0.452     R16C24B.B1 to     R16C24B.F1 coreInst/SLICE_997
ROUTE         2     0.961     R16C24B.F1 to     R18C24D.C1 coreInst/N_61
CTOF_DEL    ---     0.452     R18C24D.C1 to     R18C24D.F1 coreInst/SLICE_676
ROUTE         1     0.384     R18C24D.F1 to     R18C24D.C0 coreInst/opxMultiplexerInst/ALUB_SRCX_0_3[1]
CTOF_DEL    ---     0.452     R18C24D.C0 to     R18C24D.F0 coreInst/SLICE_676
ROUTE        29     0.598     R18C24D.F0 to     R18C23D.D0 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R18C23D.D0 to     R18C23D.F0 coreInst/fullALUInst/SLICE_821
ROUTE         4     1.415     R18C23D.F0 to     R19C27C.D0 coreInst/fullALUInst/N_37
CTOF_DEL    ---     0.452     R19C27C.D0 to     R19C27C.F0 coreInst/fullALUInst/SLICE_689
ROUTE        38     2.027     R19C27C.F0 to     R15C23C.A1 coreInst/ALUB_DATA[4]
C1TOFCO_DE  ---     0.786     R15C23C.A1 to    R15C23C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C23C.FCO to    R15C23D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C23D.FCI to    R15C23D.FCO coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     0.000    R15C23D.FCO to    R15C24A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C24A.FCI to    R15C24A.FCO coreInst/fullALUInst/aluInst/SLICE_84
ROUTE         1     0.000    R15C24A.FCO to    R15C24B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C24B.FCI to    R15C24B.FCO coreInst/fullALUInst/aluInst/SLICE_83
ROUTE         1     0.000    R15C24B.FCO to    R15C24C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146    R15C24C.FCI to    R15C24C.FCO coreInst/fullALUInst/aluInst/SLICE_82
ROUTE         1     0.000    R15C24C.FCO to    R15C24D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R15C24D.FCI to    R15C24D.FCO coreInst/fullALUInst/aluInst/SLICE_81
ROUTE         1     0.000    R15C24D.FCO to    R15C25A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R15C25A.FCI to     R15C25A.F0 coreInst/fullALUInst/aluInst/SLICE_80
ROUTE         1     0.839     R15C25A.F0 to     R15C22B.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R15C22B.D1 to     R15C22B.F1 coreInst/fullALUInst/aluInst/SLICE_927
ROUTE         1     0.384     R15C22B.F1 to     R15C22B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R15C22B.C0 to     R15C22B.F0 coreInst/fullALUInst/aluInst/SLICE_927
ROUTE         1     0.563     R15C22B.F0 to     R17C22A.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C22A.D1 to     R17C22A.F1 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        17     1.808     R17C22A.F1 to     R16C33A.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R16C33A.D0 to     R16C33A.F0 coreInst/fullALUInst/aluInst/SLICE_893
ROUTE         1     1.712     R16C33A.F0 to     R15C29D.C1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R15C29D.C1 to   R15C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_660
ROUTE         1     0.839   R15C29D.OFX0 to     R17C29A.D0 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R17C29A.D0 to   R17C29A.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0[8]/SLICE_584
ROUTE         1     0.839   R17C29A.OFX0 to     R17C26D.D1 coreInst/fullALUInst/aluInst/N_277
CTOF_DEL    ---     0.452     R17C26D.D1 to     R17C26D.F1 coreInst/SLICE_800
ROUTE         5     1.747     R17C26D.F1 to     R16C17D.D1 coreInst/ALU_R[8]
CTOF_DEL    ---     0.452     R16C17D.D1 to     R16C17D.F1 SLICE_739
ROUTE        29     1.211     R16C17D.F1 to     R15C16C.D0 ADDR[8]
CTOF_DEL    ---     0.452     R15C16C.D0 to     R15C16C.F0 SLICE_740
ROUTE         1     0.839     R15C16C.F0 to     R17C16D.D0 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_4
CTOF_DEL    ---     0.452     R17C16D.D0 to     R17C16D.F0 SLICE_749
ROUTE         1     0.656     R17C16D.F0 to     R17C15A.C1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_6_sx
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 mcuResourcesInst/SLICE_729
ROUTE        15     0.925     R17C15A.F1 to     R17C16C.B0 mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_6
CTOF_DEL    ---     0.452     R17C16C.B0 to     R17C16C.F0 mcuResourcesInst/memoryMapperInst/SLICE_735
ROUTE        13     1.019     R17C16C.F0 to     R18C13C.M0 mcuResourcesInst/memoryMapperInst/CPU_N_6_1
MTOOFX_DEL  ---     0.345     R18C13C.M0 to   R18C13C.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[10]/SLICE_532
ROUTE         1     0.839   R18C13C.OFX0 to     R18C15B.D0 mcuResourcesInst/memoryMapperInst/N_91
CTOF_DEL    ---     0.452     R18C15B.D0 to     R18C15B.F0 SLICE_285
ROUTE         5     2.204     R18C15B.F0 to     R15C21B.A1 CPU_DIN[10]
C1TOFCO_DE  ---     0.786     R15C21B.A1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_65
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF1_DE  ---     0.569    R15C21D.FCI to     R15C21D.F1 coreInst/programCounterInst/SLICE_64
ROUTE         6     2.105     R15C21D.F1 to     R15C17C.M1 coreInst/PC_A_NEXT[14] (to PIN_CLK_X1_c)
                  --------
                   40.735   (34.0% logic, 66.0% route), 32 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_997:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C24B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R15C17C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.662ns (weighted slack = 1.324ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[14]  (to PIN_CLK_X1_c +)

   Delay:              40.702ns  (34.0% logic, 66.0% route), 32 logic levels.

 Constraint Details:

     40.702ns physical path delay coreInst/SLICE_997 to SLICE_1038 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 0.662ns

 Physical Path Details:

      Data path coreInst/SLICE_997 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C24B.CLK to     R16C24B.Q1 coreInst/SLICE_997 (from PIN_CLK_X1_c)
ROUTE         2     1.107     R16C24B.Q1 to     R16C24D.D1 coreInst/DEBUG_INSTRUCTION_fast[2]
CTOOFX_DEL  ---     0.661     R16C24D.D1 to   R16C24D.OFX0 coreInst/opxMultiplexerInst/CC_REGX[0]/SLICE_544
ROUTE         6     0.915   R16C24D.OFX0 to     R16C23B.M0 coreInst/CC_REGX[0]
MTOOFX_DEL  ---     0.345     R16C23B.M0 to   R16C23B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNITNG11[1]/SLICE_564
ROUTE         3     0.951   R16C23B.OFX0 to     R16C24B.B1 coreInst/CC_ZERO
CTOF_DEL    ---     0.452     R16C24B.B1 to     R16C24B.F1 coreInst/SLICE_997
ROUTE         2     0.961     R16C24B.F1 to     R18C24D.C1 coreInst/N_61
CTOF_DEL    ---     0.452     R18C24D.C1 to     R18C24D.F1 coreInst/SLICE_676
ROUTE         1     0.384     R18C24D.F1 to     R18C24D.C0 coreInst/opxMultiplexerInst/ALUB_SRCX_0_3[1]
CTOF_DEL    ---     0.452     R18C24D.C0 to     R18C24D.F0 coreInst/SLICE_676
ROUTE        29     0.901     R18C24D.F0 to     R19C23A.D0 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R19C23A.D0 to     R19C23A.F0 coreInst/fullALUInst/SLICE_820
ROUTE         4     1.079     R19C23A.F0 to     R19C27C.C0 coreInst/fullALUInst/N_69
CTOF_DEL    ---     0.452     R19C27C.C0 to     R19C27C.F0 coreInst/fullALUInst/SLICE_689
ROUTE        38     2.027     R19C27C.F0 to     R15C23C.A1 coreInst/ALUB_DATA[4]
C1TOFCO_DE  ---     0.786     R15C23C.A1 to    R15C23C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C23C.FCO to    R15C23D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C23D.FCI to    R15C23D.FCO coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     0.000    R15C23D.FCO to    R15C24A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C24A.FCI to    R15C24A.FCO coreInst/fullALUInst/aluInst/SLICE_84
ROUTE         1     0.000    R15C24A.FCO to    R15C24B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C24B.FCI to    R15C24B.FCO coreInst/fullALUInst/aluInst/SLICE_83
ROUTE         1     0.000    R15C24B.FCO to    R15C24C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146    R15C24C.FCI to    R15C24C.FCO coreInst/fullALUInst/aluInst/SLICE_82
ROUTE         1     0.000    R15C24C.FCO to    R15C24D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R15C24D.FCI to    R15C24D.FCO coreInst/fullALUInst/aluInst/SLICE_81
ROUTE         1     0.000    R15C24D.FCO to    R15C25A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R15C25A.FCI to     R15C25A.F0 coreInst/fullALUInst/aluInst/SLICE_80
ROUTE         1     0.839     R15C25A.F0 to     R15C22B.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R15C22B.D1 to     R15C22B.F1 coreInst/fullALUInst/aluInst/SLICE_927
ROUTE         1     0.384     R15C22B.F1 to     R15C22B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R15C22B.C0 to     R15C22B.F0 coreInst/fullALUInst/aluInst/SLICE_927
ROUTE         1     0.563     R15C22B.F0 to     R17C22A.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C22A.D1 to     R17C22A.F1 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        17     1.808     R17C22A.F1 to     R16C33A.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R16C33A.D0 to     R16C33A.F0 coreInst/fullALUInst/aluInst/SLICE_893
ROUTE         1     1.712     R16C33A.F0 to     R15C29D.C1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R15C29D.C1 to   R15C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_660
ROUTE         1     0.839   R15C29D.OFX0 to     R17C29A.D0 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R17C29A.D0 to   R17C29A.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0[8]/SLICE_584
ROUTE         1     0.839   R17C29A.OFX0 to     R17C26D.D1 coreInst/fullALUInst/aluInst/N_277
CTOF_DEL    ---     0.452     R17C26D.D1 to     R17C26D.F1 coreInst/SLICE_800
ROUTE         5     1.747     R17C26D.F1 to     R16C17D.D1 coreInst/ALU_R[8]
CTOF_DEL    ---     0.452     R16C17D.D1 to     R16C17D.F1 SLICE_739
ROUTE        29     1.211     R16C17D.F1 to     R15C16C.D0 ADDR[8]
CTOF_DEL    ---     0.452     R15C16C.D0 to     R15C16C.F0 SLICE_740
ROUTE         1     0.839     R15C16C.F0 to     R17C16D.D0 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_4
CTOF_DEL    ---     0.452     R17C16D.D0 to     R17C16D.F0 SLICE_749
ROUTE         1     0.656     R17C16D.F0 to     R17C15A.C1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_6_sx
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 mcuResourcesInst/SLICE_729
ROUTE        15     0.925     R17C15A.F1 to     R17C16C.B0 mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_6
CTOF_DEL    ---     0.452     R17C16C.B0 to     R17C16C.F0 mcuResourcesInst/memoryMapperInst/SLICE_735
ROUTE        13     1.019     R17C16C.F0 to     R18C13C.M0 mcuResourcesInst/memoryMapperInst/CPU_N_6_1
MTOOFX_DEL  ---     0.345     R18C13C.M0 to   R18C13C.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[10]/SLICE_532
ROUTE         1     0.839   R18C13C.OFX0 to     R18C15B.D0 mcuResourcesInst/memoryMapperInst/N_91
CTOF_DEL    ---     0.452     R18C15B.D0 to     R18C15B.F0 SLICE_285
ROUTE         5     2.204     R18C15B.F0 to     R15C21B.A1 CPU_DIN[10]
C1TOFCO_DE  ---     0.786     R15C21B.A1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_65
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF1_DE  ---     0.569    R15C21D.FCI to     R15C21D.F1 coreInst/programCounterInst/SLICE_64
ROUTE         6     2.105     R15C21D.F1 to     R15C17C.M1 coreInst/PC_A_NEXT[14] (to PIN_CLK_X1_c)
                  --------
                   40.702   (34.0% logic, 66.0% route), 32 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_997:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C24B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R15C17C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.750ns (weighted slack = 1.500ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[14]  (to PIN_CLK_X1_c +)

   Delay:              40.614ns  (32.6% logic, 67.4% route), 30 logic levels.

 Constraint Details:

     40.614ns physical path delay coreInst/SLICE_997 to SLICE_1038 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 0.750ns

 Physical Path Details:

      Data path coreInst/SLICE_997 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C24B.CLK to     R16C24B.Q1 coreInst/SLICE_997 (from PIN_CLK_X1_c)
ROUTE         2     1.107     R16C24B.Q1 to     R16C24D.D1 coreInst/DEBUG_INSTRUCTION_fast[2]
CTOOFX_DEL  ---     0.661     R16C24D.D1 to   R16C24D.OFX0 coreInst/opxMultiplexerInst/CC_REGX[0]/SLICE_544
ROUTE         6     0.915   R16C24D.OFX0 to     R16C23B.M0 coreInst/CC_REGX[0]
MTOOFX_DEL  ---     0.345     R16C23B.M0 to   R16C23B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNITNG11[1]/SLICE_564
ROUTE         3     0.951   R16C23B.OFX0 to     R16C24B.B1 coreInst/CC_ZERO
CTOF_DEL    ---     0.452     R16C24B.B1 to     R16C24B.F1 coreInst/SLICE_997
ROUTE         2     0.846     R16C24B.F1 to     R18C24C.D0 coreInst/N_61
CTOF_DEL    ---     0.452     R18C24C.D0 to     R18C24C.F0 coreInst/SLICE_677
ROUTE         1     0.544     R18C24C.F0 to     R18C24D.D0 coreInst/opxMultiplexerInst/ALUB_SRCX_0_2[1]
CTOF_DEL    ---     0.452     R18C24D.D0 to     R18C24D.F0 coreInst/SLICE_676
ROUTE        29     0.598     R18C24D.F0 to     R18C23D.D0 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R18C23D.D0 to     R18C23D.F0 coreInst/fullALUInst/SLICE_821
ROUTE         4     1.415     R18C23D.F0 to     R19C27C.D0 coreInst/fullALUInst/N_37
CTOF_DEL    ---     0.452     R19C27C.D0 to     R19C27C.F0 coreInst/fullALUInst/SLICE_689
ROUTE        38     2.027     R19C27C.F0 to     R15C23C.A1 coreInst/ALUB_DATA[4]
C1TOFCO_DE  ---     0.786     R15C23C.A1 to    R15C23C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C23C.FCO to    R15C23D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C23D.FCI to    R15C23D.FCO coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     0.000    R15C23D.FCO to    R15C24A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C24A.FCI to    R15C24A.FCO coreInst/fullALUInst/aluInst/SLICE_84
ROUTE         1     0.000    R15C24A.FCO to    R15C24B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C24B.FCI to    R15C24B.FCO coreInst/fullALUInst/aluInst/SLICE_83
ROUTE         1     0.000    R15C24B.FCO to    R15C24C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146    R15C24C.FCI to    R15C24C.FCO coreInst/fullALUInst/aluInst/SLICE_82
ROUTE         1     0.000    R15C24C.FCO to    R15C24D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOF0_DE  ---     0.517    R15C24D.FCI to     R15C24D.F0 coreInst/fullALUInst/aluInst/SLICE_81
ROUTE         1     1.333     R15C24D.F0 to     R17C22B.C1 coreInst/fullALUInst/aluInst/un47_RESULT[13]
CTOF_DEL    ---     0.452     R17C22B.C1 to     R17C22B.F1 SLICE_490
ROUTE         1     0.885     R17C22B.F1 to     R17C22A.B1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R17C22A.B1 to     R17C22A.F1 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        17     1.808     R17C22A.F1 to     R16C33A.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R16C33A.D0 to     R16C33A.F0 coreInst/fullALUInst/aluInst/SLICE_893
ROUTE         1     1.712     R16C33A.F0 to     R15C29D.C1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R15C29D.C1 to   R15C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_660
ROUTE         1     0.839   R15C29D.OFX0 to     R17C29A.D0 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R17C29A.D0 to   R17C29A.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0[8]/SLICE_584
ROUTE         1     0.839   R17C29A.OFX0 to     R17C26D.D1 coreInst/fullALUInst/aluInst/N_277
CTOF_DEL    ---     0.452     R17C26D.D1 to     R17C26D.F1 coreInst/SLICE_800
ROUTE         5     1.747     R17C26D.F1 to     R16C17D.D1 coreInst/ALU_R[8]
CTOF_DEL    ---     0.452     R16C17D.D1 to     R16C17D.F1 SLICE_739
ROUTE        29     1.211     R16C17D.F1 to     R15C16C.D0 ADDR[8]
CTOF_DEL    ---     0.452     R15C16C.D0 to     R15C16C.F0 SLICE_740
ROUTE         1     0.839     R15C16C.F0 to     R17C16D.D0 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_4
CTOF_DEL    ---     0.452     R17C16D.D0 to     R17C16D.F0 SLICE_749
ROUTE         1     0.656     R17C16D.F0 to     R17C15A.C1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_6_sx
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 mcuResourcesInst/SLICE_729
ROUTE        15     0.925     R17C15A.F1 to     R17C16C.B0 mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_6
CTOF_DEL    ---     0.452     R17C16C.B0 to     R17C16C.F0 mcuResourcesInst/memoryMapperInst/SLICE_735
ROUTE        13     1.019     R17C16C.F0 to     R18C13C.M0 mcuResourcesInst/memoryMapperInst/CPU_N_6_1
MTOOFX_DEL  ---     0.345     R18C13C.M0 to   R18C13C.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[10]/SLICE_532
ROUTE         1     0.839   R18C13C.OFX0 to     R18C15B.D0 mcuResourcesInst/memoryMapperInst/N_91
CTOF_DEL    ---     0.452     R18C15B.D0 to     R18C15B.F0 SLICE_285
ROUTE         5     2.204     R18C15B.F0 to     R15C21B.A1 CPU_DIN[10]
C1TOFCO_DE  ---     0.786     R15C21B.A1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_65
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF1_DE  ---     0.569    R15C21D.FCI to     R15C21D.F1 coreInst/programCounterInst/SLICE_64
ROUTE         6     2.105     R15C21D.F1 to     R15C17C.M1 coreInst/PC_A_NEXT[14] (to PIN_CLK_X1_c)
                  --------
                   40.614   (32.6% logic, 67.4% route), 30 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_997:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C24B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R15C17C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.763ns (weighted slack = 1.526ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[14]  (to PIN_CLK_X1_c +)

   Delay:              40.601ns  (34.1% logic, 65.9% route), 32 logic levels.

 Constraint Details:

     40.601ns physical path delay coreInst/SLICE_997 to SLICE_1038 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 0.763ns

 Physical Path Details:

      Data path coreInst/SLICE_997 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C24B.CLK to     R16C24B.Q1 coreInst/SLICE_997 (from PIN_CLK_X1_c)
ROUTE         2     1.107     R16C24B.Q1 to     R16C24D.D1 coreInst/DEBUG_INSTRUCTION_fast[2]
CTOOFX_DEL  ---     0.661     R16C24D.D1 to   R16C24D.OFX0 coreInst/opxMultiplexerInst/CC_REGX[0]/SLICE_544
ROUTE         6     0.915   R16C24D.OFX0 to     R16C23C.M0 coreInst/CC_REGX[0]
MTOOFX_DEL  ---     0.345     R16C23C.M0 to   R16C23C.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIPJG11[0]/SLICE_565
ROUTE         3     0.898   R16C23C.OFX0 to     R16C24B.A0 coreInst/CC_PARITY
CTOF_DEL    ---     0.452     R16C24B.A0 to     R16C24B.F0 coreInst/SLICE_997
ROUTE         2     0.880     R16C24B.F0 to     R18C24D.A1 coreInst/N_62
CTOF_DEL    ---     0.452     R18C24D.A1 to     R18C24D.F1 coreInst/SLICE_676
ROUTE         1     0.384     R18C24D.F1 to     R18C24D.C0 coreInst/opxMultiplexerInst/ALUB_SRCX_0_3[1]
CTOF_DEL    ---     0.452     R18C24D.C0 to     R18C24D.F0 coreInst/SLICE_676
ROUTE        29     0.598     R18C24D.F0 to     R18C23D.D0 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R18C23D.D0 to     R18C23D.F0 coreInst/fullALUInst/SLICE_821
ROUTE         4     1.415     R18C23D.F0 to     R19C27C.D0 coreInst/fullALUInst/N_37
CTOF_DEL    ---     0.452     R19C27C.D0 to     R19C27C.F0 coreInst/fullALUInst/SLICE_689
ROUTE        38     2.027     R19C27C.F0 to     R15C23C.A1 coreInst/ALUB_DATA[4]
C1TOFCO_DE  ---     0.786     R15C23C.A1 to    R15C23C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C23C.FCO to    R15C23D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C23D.FCI to    R15C23D.FCO coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     0.000    R15C23D.FCO to    R15C24A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C24A.FCI to    R15C24A.FCO coreInst/fullALUInst/aluInst/SLICE_84
ROUTE         1     0.000    R15C24A.FCO to    R15C24B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C24B.FCI to    R15C24B.FCO coreInst/fullALUInst/aluInst/SLICE_83
ROUTE         1     0.000    R15C24B.FCO to    R15C24C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146    R15C24C.FCI to    R15C24C.FCO coreInst/fullALUInst/aluInst/SLICE_82
ROUTE         1     0.000    R15C24C.FCO to    R15C24D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R15C24D.FCI to    R15C24D.FCO coreInst/fullALUInst/aluInst/SLICE_81
ROUTE         1     0.000    R15C24D.FCO to    R15C25A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R15C25A.FCI to     R15C25A.F0 coreInst/fullALUInst/aluInst/SLICE_80
ROUTE         1     0.839     R15C25A.F0 to     R15C22B.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R15C22B.D1 to     R15C22B.F1 coreInst/fullALUInst/aluInst/SLICE_927
ROUTE         1     0.384     R15C22B.F1 to     R15C22B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R15C22B.C0 to     R15C22B.F0 coreInst/fullALUInst/aluInst/SLICE_927
ROUTE         1     0.563     R15C22B.F0 to     R17C22A.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C22A.D1 to     R17C22A.F1 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        17     1.808     R17C22A.F1 to     R16C33A.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R16C33A.D0 to     R16C33A.F0 coreInst/fullALUInst/aluInst/SLICE_893
ROUTE         1     1.712     R16C33A.F0 to     R15C29D.C1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R15C29D.C1 to   R15C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_660
ROUTE         1     0.839   R15C29D.OFX0 to     R17C29A.D0 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R17C29A.D0 to   R17C29A.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0[8]/SLICE_584
ROUTE         1     0.839   R17C29A.OFX0 to     R17C26D.D1 coreInst/fullALUInst/aluInst/N_277
CTOF_DEL    ---     0.452     R17C26D.D1 to     R17C26D.F1 coreInst/SLICE_800
ROUTE         5     1.747     R17C26D.F1 to     R16C17D.D1 coreInst/ALU_R[8]
CTOF_DEL    ---     0.452     R16C17D.D1 to     R16C17D.F1 SLICE_739
ROUTE        29     1.211     R16C17D.F1 to     R15C16C.D0 ADDR[8]
CTOF_DEL    ---     0.452     R15C16C.D0 to     R15C16C.F0 SLICE_740
ROUTE         1     0.839     R15C16C.F0 to     R17C16D.D0 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_4
CTOF_DEL    ---     0.452     R17C16D.D0 to     R17C16D.F0 SLICE_749
ROUTE         1     0.656     R17C16D.F0 to     R17C15A.C1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_6_sx
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 mcuResourcesInst/SLICE_729
ROUTE        15     0.925     R17C15A.F1 to     R17C16C.B0 mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_6
CTOF_DEL    ---     0.452     R17C16C.B0 to     R17C16C.F0 mcuResourcesInst/memoryMapperInst/SLICE_735
ROUTE        13     1.019     R17C16C.F0 to     R18C13C.M0 mcuResourcesInst/memoryMapperInst/CPU_N_6_1
MTOOFX_DEL  ---     0.345     R18C13C.M0 to   R18C13C.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[10]/SLICE_532
ROUTE         1     0.839   R18C13C.OFX0 to     R18C15B.D0 mcuResourcesInst/memoryMapperInst/N_91
CTOF_DEL    ---     0.452     R18C15B.D0 to     R18C15B.F0 SLICE_285
ROUTE         5     2.204     R18C15B.F0 to     R15C21B.A1 CPU_DIN[10]
C1TOFCO_DE  ---     0.786     R15C21B.A1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_65
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF1_DE  ---     0.569    R15C21D.FCI to     R15C21D.F1 coreInst/programCounterInst/SLICE_64
ROUTE         6     2.105     R15C21D.F1 to     R15C17C.M1 coreInst/PC_A_NEXT[14] (to PIN_CLK_X1_c)
                  --------
                   40.601   (34.1% logic, 65.9% route), 32 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_997:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C24B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R15C17C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.768ns (weighted slack = 1.536ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[3]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[14]  (to PIN_CLK_X1_c +)

   Delay:              40.596ns  (34.9% logic, 65.1% route), 32 logic levels.

 Constraint Details:

     40.596ns physical path delay coreInst/SLICE_676 to SLICE_1038 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 0.768ns

 Physical Path Details:

      Data path coreInst/SLICE_676 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24D.CLK to     R18C24D.Q0 coreInst/SLICE_676 (from PIN_CLK_X1_c)
ROUTE         2     0.920     R18C24D.Q0 to     R16C24C.D1 coreInst/DEBUG_INSTRUCTION_fast[3]
CTOOFX_DEL  ---     0.661     R16C24C.D1 to   R16C24C.OFX0 coreInst/opxMultiplexerInst/CC_REGX[1]/SLICE_543
ROUTE         7     0.602   R16C24C.OFX0 to     R16C23B.D1 coreInst/CC_REGX[1]
CTOOFX_DEL  ---     0.661     R16C23B.D1 to   R16C23B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNITNG11[1]/SLICE_564
ROUTE         3     0.951   R16C23B.OFX0 to     R16C24B.B1 coreInst/CC_ZERO
CTOF_DEL    ---     0.452     R16C24B.B1 to     R16C24B.F1 coreInst/SLICE_997
ROUTE         2     0.846     R16C24B.F1 to     R18C24C.D0 coreInst/N_61
CTOF_DEL    ---     0.452     R18C24C.D0 to     R18C24C.F0 coreInst/SLICE_677
ROUTE         1     0.544     R18C24C.F0 to     R18C24D.D0 coreInst/opxMultiplexerInst/ALUB_SRCX_0_2[1]
CTOF_DEL    ---     0.452     R18C24D.D0 to     R18C24D.F0 coreInst/SLICE_676
ROUTE        29     0.598     R18C24D.F0 to     R18C23D.D0 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R18C23D.D0 to     R18C23D.F0 coreInst/fullALUInst/SLICE_821
ROUTE         4     1.415     R18C23D.F0 to     R19C27C.D0 coreInst/fullALUInst/N_37
CTOF_DEL    ---     0.452     R19C27C.D0 to     R19C27C.F0 coreInst/fullALUInst/SLICE_689
ROUTE        38     2.027     R19C27C.F0 to     R15C23C.A1 coreInst/ALUB_DATA[4]
C1TOFCO_DE  ---     0.786     R15C23C.A1 to    R15C23C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C23C.FCO to    R15C23D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C23D.FCI to    R15C23D.FCO coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     0.000    R15C23D.FCO to    R15C24A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C24A.FCI to    R15C24A.FCO coreInst/fullALUInst/aluInst/SLICE_84
ROUTE         1     0.000    R15C24A.FCO to    R15C24B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C24B.FCI to    R15C24B.FCO coreInst/fullALUInst/aluInst/SLICE_83
ROUTE         1     0.000    R15C24B.FCO to    R15C24C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146    R15C24C.FCI to    R15C24C.FCO coreInst/fullALUInst/aluInst/SLICE_82
ROUTE         1     0.000    R15C24C.FCO to    R15C24D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R15C24D.FCI to    R15C24D.FCO coreInst/fullALUInst/aluInst/SLICE_81
ROUTE         1     0.000    R15C24D.FCO to    R15C25A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R15C25A.FCI to     R15C25A.F0 coreInst/fullALUInst/aluInst/SLICE_80
ROUTE         1     0.839     R15C25A.F0 to     R15C22B.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R15C22B.D1 to     R15C22B.F1 coreInst/fullALUInst/aluInst/SLICE_927
ROUTE         1     0.384     R15C22B.F1 to     R15C22B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R15C22B.C0 to     R15C22B.F0 coreInst/fullALUInst/aluInst/SLICE_927
ROUTE         1     0.563     R15C22B.F0 to     R17C22A.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C22A.D1 to     R17C22A.F1 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        17     1.808     R17C22A.F1 to     R16C33A.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R16C33A.D0 to     R16C33A.F0 coreInst/fullALUInst/aluInst/SLICE_893
ROUTE         1     1.712     R16C33A.F0 to     R15C29D.C1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R15C29D.C1 to   R15C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_660
ROUTE         1     0.839   R15C29D.OFX0 to     R17C29A.D0 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R17C29A.D0 to   R17C29A.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0[8]/SLICE_584
ROUTE         1     0.839   R17C29A.OFX0 to     R17C26D.D1 coreInst/fullALUInst/aluInst/N_277
CTOF_DEL    ---     0.452     R17C26D.D1 to     R17C26D.F1 coreInst/SLICE_800
ROUTE         5     1.747     R17C26D.F1 to     R16C17D.D1 coreInst/ALU_R[8]
CTOF_DEL    ---     0.452     R16C17D.D1 to     R16C17D.F1 SLICE_739
ROUTE        29     1.211     R16C17D.F1 to     R15C16C.D0 ADDR[8]
CTOF_DEL    ---     0.452     R15C16C.D0 to     R15C16C.F0 SLICE_740
ROUTE         1     0.839     R15C16C.F0 to     R17C16D.D0 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_4
CTOF_DEL    ---     0.452     R17C16D.D0 to     R17C16D.F0 SLICE_749
ROUTE         1     0.656     R17C16D.F0 to     R17C15A.C1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_6_sx
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 mcuResourcesInst/SLICE_729
ROUTE        15     0.925     R17C15A.F1 to     R17C16C.B0 mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_6
CTOF_DEL    ---     0.452     R17C16C.B0 to     R17C16C.F0 mcuResourcesInst/memoryMapperInst/SLICE_735
ROUTE        13     1.019     R17C16C.F0 to     R18C13C.M0 mcuResourcesInst/memoryMapperInst/CPU_N_6_1
MTOOFX_DEL  ---     0.345     R18C13C.M0 to   R18C13C.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[10]/SLICE_532
ROUTE         1     0.839   R18C13C.OFX0 to     R18C15B.D0 mcuResourcesInst/memoryMapperInst/N_91
CTOF_DEL    ---     0.452     R18C15B.D0 to     R18C15B.F0 SLICE_285
ROUTE         5     2.204     R18C15B.F0 to     R15C21B.A1 CPU_DIN[10]
C1TOFCO_DE  ---     0.786     R15C21B.A1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_65
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF1_DE  ---     0.569    R15C21D.FCI to     R15C21D.F1 coreInst/programCounterInst/SLICE_64
ROUTE         6     2.105     R15C21D.F1 to     R15C17C.M1 coreInst/PC_A_NEXT[14] (to PIN_CLK_X1_c)
                  --------
                   40.596   (34.9% logic, 65.1% route), 32 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_676:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R18C24D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R15C17C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.768ns (weighted slack = 1.536ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[3]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[14]  (to PIN_CLK_X1_c +)

   Delay:              40.596ns  (34.9% logic, 65.1% route), 32 logic levels.

 Constraint Details:

     40.596ns physical path delay coreInst/SLICE_676 to SLICE_1038 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 0.768ns

 Physical Path Details:

      Data path coreInst/SLICE_676 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24D.CLK to     R18C24D.Q0 coreInst/SLICE_676 (from PIN_CLK_X1_c)
ROUTE         2     0.920     R18C24D.Q0 to     R16C24C.D1 coreInst/DEBUG_INSTRUCTION_fast[3]
CTOOFX_DEL  ---     0.661     R16C24C.D1 to   R16C24C.OFX0 coreInst/opxMultiplexerInst/CC_REGX[1]/SLICE_543
ROUTE         7     0.602   R16C24C.OFX0 to     R16C23B.D0 coreInst/CC_REGX[1]
CTOOFX_DEL  ---     0.661     R16C23B.D0 to   R16C23B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNITNG11[1]/SLICE_564
ROUTE         3     0.951   R16C23B.OFX0 to     R16C24B.B1 coreInst/CC_ZERO
CTOF_DEL    ---     0.452     R16C24B.B1 to     R16C24B.F1 coreInst/SLICE_997
ROUTE         2     0.846     R16C24B.F1 to     R18C24C.D0 coreInst/N_61
CTOF_DEL    ---     0.452     R18C24C.D0 to     R18C24C.F0 coreInst/SLICE_677
ROUTE         1     0.544     R18C24C.F0 to     R18C24D.D0 coreInst/opxMultiplexerInst/ALUB_SRCX_0_2[1]
CTOF_DEL    ---     0.452     R18C24D.D0 to     R18C24D.F0 coreInst/SLICE_676
ROUTE        29     0.598     R18C24D.F0 to     R18C23D.D0 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R18C23D.D0 to     R18C23D.F0 coreInst/fullALUInst/SLICE_821
ROUTE         4     1.415     R18C23D.F0 to     R19C27C.D0 coreInst/fullALUInst/N_37
CTOF_DEL    ---     0.452     R19C27C.D0 to     R19C27C.F0 coreInst/fullALUInst/SLICE_689
ROUTE        38     2.027     R19C27C.F0 to     R15C23C.A1 coreInst/ALUB_DATA[4]
C1TOFCO_DE  ---     0.786     R15C23C.A1 to    R15C23C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C23C.FCO to    R15C23D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C23D.FCI to    R15C23D.FCO coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     0.000    R15C23D.FCO to    R15C24A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C24A.FCI to    R15C24A.FCO coreInst/fullALUInst/aluInst/SLICE_84
ROUTE         1     0.000    R15C24A.FCO to    R15C24B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C24B.FCI to    R15C24B.FCO coreInst/fullALUInst/aluInst/SLICE_83
ROUTE         1     0.000    R15C24B.FCO to    R15C24C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146    R15C24C.FCI to    R15C24C.FCO coreInst/fullALUInst/aluInst/SLICE_82
ROUTE         1     0.000    R15C24C.FCO to    R15C24D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R15C24D.FCI to    R15C24D.FCO coreInst/fullALUInst/aluInst/SLICE_81
ROUTE         1     0.000    R15C24D.FCO to    R15C25A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R15C25A.FCI to     R15C25A.F0 coreInst/fullALUInst/aluInst/SLICE_80
ROUTE         1     0.839     R15C25A.F0 to     R15C22B.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R15C22B.D1 to     R15C22B.F1 coreInst/fullALUInst/aluInst/SLICE_927
ROUTE         1     0.384     R15C22B.F1 to     R15C22B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R15C22B.C0 to     R15C22B.F0 coreInst/fullALUInst/aluInst/SLICE_927
ROUTE         1     0.563     R15C22B.F0 to     R17C22A.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C22A.D1 to     R17C22A.F1 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        17     1.808     R17C22A.F1 to     R16C33A.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R16C33A.D0 to     R16C33A.F0 coreInst/fullALUInst/aluInst/SLICE_893
ROUTE         1     1.712     R16C33A.F0 to     R15C29D.C1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R15C29D.C1 to   R15C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_660
ROUTE         1     0.839   R15C29D.OFX0 to     R17C29A.D0 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R17C29A.D0 to   R17C29A.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0[8]/SLICE_584
ROUTE         1     0.839   R17C29A.OFX0 to     R17C26D.D1 coreInst/fullALUInst/aluInst/N_277
CTOF_DEL    ---     0.452     R17C26D.D1 to     R17C26D.F1 coreInst/SLICE_800
ROUTE         5     1.747     R17C26D.F1 to     R16C17D.D1 coreInst/ALU_R[8]
CTOF_DEL    ---     0.452     R16C17D.D1 to     R16C17D.F1 SLICE_739
ROUTE        29     1.211     R16C17D.F1 to     R15C16C.D0 ADDR[8]
CTOF_DEL    ---     0.452     R15C16C.D0 to     R15C16C.F0 SLICE_740
ROUTE         1     0.839     R15C16C.F0 to     R17C16D.D0 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_4
CTOF_DEL    ---     0.452     R17C16D.D0 to     R17C16D.F0 SLICE_749
ROUTE         1     0.656     R17C16D.F0 to     R17C15A.C1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_6_sx
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 mcuResourcesInst/SLICE_729
ROUTE        15     0.925     R17C15A.F1 to     R17C16C.B0 mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_6
CTOF_DEL    ---     0.452     R17C16C.B0 to     R17C16C.F0 mcuResourcesInst/memoryMapperInst/SLICE_735
ROUTE        13     1.019     R17C16C.F0 to     R18C13C.M0 mcuResourcesInst/memoryMapperInst/CPU_N_6_1
MTOOFX_DEL  ---     0.345     R18C13C.M0 to   R18C13C.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[10]/SLICE_532
ROUTE         1     0.839   R18C13C.OFX0 to     R18C15B.D0 mcuResourcesInst/memoryMapperInst/N_91
CTOF_DEL    ---     0.452     R18C15B.D0 to     R18C15B.F0 SLICE_285
ROUTE         5     2.204     R18C15B.F0 to     R15C21B.A1 CPU_DIN[10]
C1TOFCO_DE  ---     0.786     R15C21B.A1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_65
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF1_DE  ---     0.569    R15C21D.FCI to     R15C21D.F1 coreInst/programCounterInst/SLICE_64
ROUTE         6     2.105     R15C21D.F1 to     R15C17C.M1 coreInst/PC_A_NEXT[14] (to PIN_CLK_X1_c)
                  --------
                   40.596   (34.9% logic, 65.1% route), 32 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_676:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R18C24D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R15C17C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.773ns (weighted slack = 1.546ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[3]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[14]  (to PIN_CLK_X1_c +)

   Delay:              40.591ns  (34.9% logic, 65.1% route), 32 logic levels.

 Constraint Details:

     40.591ns physical path delay coreInst/SLICE_676 to SLICE_1038 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 0.773ns

 Physical Path Details:

      Data path coreInst/SLICE_676 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24D.CLK to     R18C24D.Q0 coreInst/SLICE_676 (from PIN_CLK_X1_c)
ROUTE         2     0.920     R18C24D.Q0 to     R16C24C.D1 coreInst/DEBUG_INSTRUCTION_fast[3]
CTOOFX_DEL  ---     0.661     R16C24C.D1 to   R16C24C.OFX0 coreInst/opxMultiplexerInst/CC_REGX[1]/SLICE_543
ROUTE         7     0.938   R16C24C.OFX0 to     R16C23D.A1 coreInst/CC_REGX[1]
CTOOFX_DEL  ---     0.661     R16C23D.A1 to   R16C23D.OFX0 coreInst/fullALUInst/ccRegs/CC_INT1_REG_RNIUIPD1[3]/SLICE_563
ROUTE         3     0.610   R16C23D.OFX0 to     R16C24B.D1 coreInst/CC_SIGN
CTOF_DEL    ---     0.452     R16C24B.D1 to     R16C24B.F1 coreInst/SLICE_997
ROUTE         2     0.846     R16C24B.F1 to     R18C24C.D0 coreInst/N_61
CTOF_DEL    ---     0.452     R18C24C.D0 to     R18C24C.F0 coreInst/SLICE_677
ROUTE         1     0.544     R18C24C.F0 to     R18C24D.D0 coreInst/opxMultiplexerInst/ALUB_SRCX_0_2[1]
CTOF_DEL    ---     0.452     R18C24D.D0 to     R18C24D.F0 coreInst/SLICE_676
ROUTE        29     0.598     R18C24D.F0 to     R18C23D.D0 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R18C23D.D0 to     R18C23D.F0 coreInst/fullALUInst/SLICE_821
ROUTE         4     1.415     R18C23D.F0 to     R19C27C.D0 coreInst/fullALUInst/N_37
CTOF_DEL    ---     0.452     R19C27C.D0 to     R19C27C.F0 coreInst/fullALUInst/SLICE_689
ROUTE        38     2.027     R19C27C.F0 to     R15C23C.A1 coreInst/ALUB_DATA[4]
C1TOFCO_DE  ---     0.786     R15C23C.A1 to    R15C23C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C23C.FCO to    R15C23D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C23D.FCI to    R15C23D.FCO coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     0.000    R15C23D.FCO to    R15C24A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C24A.FCI to    R15C24A.FCO coreInst/fullALUInst/aluInst/SLICE_84
ROUTE         1     0.000    R15C24A.FCO to    R15C24B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C24B.FCI to    R15C24B.FCO coreInst/fullALUInst/aluInst/SLICE_83
ROUTE         1     0.000    R15C24B.FCO to    R15C24C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146    R15C24C.FCI to    R15C24C.FCO coreInst/fullALUInst/aluInst/SLICE_82
ROUTE         1     0.000    R15C24C.FCO to    R15C24D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R15C24D.FCI to    R15C24D.FCO coreInst/fullALUInst/aluInst/SLICE_81
ROUTE         1     0.000    R15C24D.FCO to    R15C25A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R15C25A.FCI to     R15C25A.F0 coreInst/fullALUInst/aluInst/SLICE_80
ROUTE         1     0.839     R15C25A.F0 to     R15C22B.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R15C22B.D1 to     R15C22B.F1 coreInst/fullALUInst/aluInst/SLICE_927
ROUTE         1     0.384     R15C22B.F1 to     R15C22B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R15C22B.C0 to     R15C22B.F0 coreInst/fullALUInst/aluInst/SLICE_927
ROUTE         1     0.563     R15C22B.F0 to     R17C22A.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C22A.D1 to     R17C22A.F1 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        17     1.808     R17C22A.F1 to     R16C33A.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R16C33A.D0 to     R16C33A.F0 coreInst/fullALUInst/aluInst/SLICE_893
ROUTE         1     1.712     R16C33A.F0 to     R15C29D.C1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R15C29D.C1 to   R15C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_660
ROUTE         1     0.839   R15C29D.OFX0 to     R17C29A.D0 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R17C29A.D0 to   R17C29A.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0[8]/SLICE_584
ROUTE         1     0.839   R17C29A.OFX0 to     R17C26D.D1 coreInst/fullALUInst/aluInst/N_277
CTOF_DEL    ---     0.452     R17C26D.D1 to     R17C26D.F1 coreInst/SLICE_800
ROUTE         5     1.747     R17C26D.F1 to     R16C17D.D1 coreInst/ALU_R[8]
CTOF_DEL    ---     0.452     R16C17D.D1 to     R16C17D.F1 SLICE_739
ROUTE        29     1.211     R16C17D.F1 to     R15C16C.D0 ADDR[8]
CTOF_DEL    ---     0.452     R15C16C.D0 to     R15C16C.F0 SLICE_740
ROUTE         1     0.839     R15C16C.F0 to     R17C16D.D0 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_4
CTOF_DEL    ---     0.452     R17C16D.D0 to     R17C16D.F0 SLICE_749
ROUTE         1     0.656     R17C16D.F0 to     R17C15A.C1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_6_sx
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 mcuResourcesInst/SLICE_729
ROUTE        15     0.925     R17C15A.F1 to     R17C16C.B0 mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_6
CTOF_DEL    ---     0.452     R17C16C.B0 to     R17C16C.F0 mcuResourcesInst/memoryMapperInst/SLICE_735
ROUTE        13     1.019     R17C16C.F0 to     R18C13C.M0 mcuResourcesInst/memoryMapperInst/CPU_N_6_1
MTOOFX_DEL  ---     0.345     R18C13C.M0 to   R18C13C.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[10]/SLICE_532
ROUTE         1     0.839   R18C13C.OFX0 to     R18C15B.D0 mcuResourcesInst/memoryMapperInst/N_91
CTOF_DEL    ---     0.452     R18C15B.D0 to     R18C15B.F0 SLICE_285
ROUTE         5     2.204     R18C15B.F0 to     R15C21B.A1 CPU_DIN[10]
C1TOFCO_DE  ---     0.786     R15C21B.A1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_65
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF1_DE  ---     0.569    R15C21D.FCI to     R15C21D.F1 coreInst/programCounterInst/SLICE_64
ROUTE         6     2.105     R15C21D.F1 to     R15C17C.M1 coreInst/PC_A_NEXT[14] (to PIN_CLK_X1_c)
                  --------
                   40.591   (34.9% logic, 65.1% route), 32 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_676:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R18C24D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R15C17C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.773ns (weighted slack = 1.546ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION_fast[3]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/INTR0[14]  (to PIN_CLK_X1_c +)

   Delay:              40.591ns  (34.9% logic, 65.1% route), 32 logic levels.

 Constraint Details:

     40.591ns physical path delay coreInst/SLICE_676 to SLICE_1038 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 0.773ns

 Physical Path Details:

      Data path coreInst/SLICE_676 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24D.CLK to     R18C24D.Q0 coreInst/SLICE_676 (from PIN_CLK_X1_c)
ROUTE         2     0.920     R18C24D.Q0 to     R16C24C.D1 coreInst/DEBUG_INSTRUCTION_fast[3]
CTOOFX_DEL  ---     0.661     R16C24C.D1 to   R16C24C.OFX0 coreInst/opxMultiplexerInst/CC_REGX[1]/SLICE_543
ROUTE         7     0.938   R16C24C.OFX0 to     R16C23D.A0 coreInst/CC_REGX[1]
CTOOFX_DEL  ---     0.661     R16C23D.A0 to   R16C23D.OFX0 coreInst/fullALUInst/ccRegs/CC_INT1_REG_RNIUIPD1[3]/SLICE_563
ROUTE         3     0.610   R16C23D.OFX0 to     R16C24B.D1 coreInst/CC_SIGN
CTOF_DEL    ---     0.452     R16C24B.D1 to     R16C24B.F1 coreInst/SLICE_997
ROUTE         2     0.846     R16C24B.F1 to     R18C24C.D0 coreInst/N_61
CTOF_DEL    ---     0.452     R18C24C.D0 to     R18C24C.F0 coreInst/SLICE_677
ROUTE         1     0.544     R18C24C.F0 to     R18C24D.D0 coreInst/opxMultiplexerInst/ALUB_SRCX_0_2[1]
CTOF_DEL    ---     0.452     R18C24D.D0 to     R18C24D.F0 coreInst/SLICE_676
ROUTE        29     0.598     R18C24D.F0 to     R18C23D.D0 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R18C23D.D0 to     R18C23D.F0 coreInst/fullALUInst/SLICE_821
ROUTE         4     1.415     R18C23D.F0 to     R19C27C.D0 coreInst/fullALUInst/N_37
CTOF_DEL    ---     0.452     R19C27C.D0 to     R19C27C.F0 coreInst/fullALUInst/SLICE_689
ROUTE        38     2.027     R19C27C.F0 to     R15C23C.A1 coreInst/ALUB_DATA[4]
C1TOFCO_DE  ---     0.786     R15C23C.A1 to    R15C23C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C23C.FCO to    R15C23D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C23D.FCI to    R15C23D.FCO coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     0.000    R15C23D.FCO to    R15C24A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C24A.FCI to    R15C24A.FCO coreInst/fullALUInst/aluInst/SLICE_84
ROUTE         1     0.000    R15C24A.FCO to    R15C24B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C24B.FCI to    R15C24B.FCO coreInst/fullALUInst/aluInst/SLICE_83
ROUTE         1     0.000    R15C24B.FCO to    R15C24C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOFCO_D  ---     0.146    R15C24C.FCI to    R15C24C.FCO coreInst/fullALUInst/aluInst/SLICE_82
ROUTE         1     0.000    R15C24C.FCO to    R15C24D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R15C24D.FCI to    R15C24D.FCO coreInst/fullALUInst/aluInst/SLICE_81
ROUTE         1     0.000    R15C24D.FCO to    R15C25A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R15C25A.FCI to     R15C25A.F0 coreInst/fullALUInst/aluInst/SLICE_80
ROUTE         1     0.839     R15C25A.F0 to     R15C22B.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R15C22B.D1 to     R15C22B.F1 coreInst/fullALUInst/aluInst/SLICE_927
ROUTE         1     0.384     R15C22B.F1 to     R15C22B.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R15C22B.C0 to     R15C22B.F0 coreInst/fullALUInst/aluInst/SLICE_927
ROUTE         1     0.563     R15C22B.F0 to     R17C22A.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C22A.D1 to     R17C22A.F1 coreInst/fullALUInst/aluInst/SLICE_834
ROUTE        17     1.808     R17C22A.F1 to     R16C33A.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R16C33A.D0 to     R16C33A.F0 coreInst/fullALUInst/aluInst/SLICE_893
ROUTE         1     1.712     R16C33A.F0 to     R15C29D.C1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R15C29D.C1 to   R15C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_660
ROUTE         1     0.839   R15C29D.OFX0 to     R17C29A.D0 coreInst/fullALUInst/aluInst/N_259
CTOOFX_DEL  ---     0.661     R17C29A.D0 to   R17C29A.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0[8]/SLICE_584
ROUTE         1     0.839   R17C29A.OFX0 to     R17C26D.D1 coreInst/fullALUInst/aluInst/N_277
CTOF_DEL    ---     0.452     R17C26D.D1 to     R17C26D.F1 coreInst/SLICE_800
ROUTE         5     1.747     R17C26D.F1 to     R16C17D.D1 coreInst/ALU_R[8]
CTOF_DEL    ---     0.452     R16C17D.D1 to     R16C17D.F1 SLICE_739
ROUTE        29     1.211     R16C17D.F1 to     R15C16C.D0 ADDR[8]
CTOF_DEL    ---     0.452     R15C16C.D0 to     R15C16C.F0 SLICE_740
ROUTE         1     0.839     R15C16C.F0 to     R17C16D.D0 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_4
CTOF_DEL    ---     0.452     R17C16D.D0 to     R17C16D.F0 SLICE_749
ROUTE         1     0.656     R17C16D.F0 to     R17C15A.C1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_6_sx
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 mcuResourcesInst/SLICE_729
ROUTE        15     0.925     R17C15A.F1 to     R17C16C.B0 mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2_6
CTOF_DEL    ---     0.452     R17C16C.B0 to     R17C16C.F0 mcuResourcesInst/memoryMapperInst/SLICE_735
ROUTE        13     1.019     R17C16C.F0 to     R18C13C.M0 mcuResourcesInst/memoryMapperInst/CPU_N_6_1
MTOOFX_DEL  ---     0.345     R18C13C.M0 to   R18C13C.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[10]/SLICE_532
ROUTE         1     0.839   R18C13C.OFX0 to     R18C15B.D0 mcuResourcesInst/memoryMapperInst/N_91
CTOF_DEL    ---     0.452     R18C15B.D0 to     R18C15B.F0 SLICE_285
ROUTE         5     2.204     R18C15B.F0 to     R15C21B.A1 CPU_DIN[10]
C1TOFCO_DE  ---     0.786     R15C21B.A1 to    R15C21B.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOFCO_D  ---     0.146    R15C21C.FCI to    R15C21C.FCO coreInst/programCounterInst/SLICE_65
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_12
FCITOF1_DE  ---     0.569    R15C21D.FCI to     R15C21D.F1 coreInst/programCounterInst/SLICE_64
ROUTE         6     2.105     R15C21D.F1 to     R15C17C.M1 coreInst/PC_A_NEXT[14] (to PIN_CLK_X1_c)
                  --------
                   40.591   (34.9% logic, 65.1% route), 32 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_676:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R18C24D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to SLICE_1038:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R15C17C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

Report:   12.171MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   12.171 MHz|  32  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_471.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD   Loads: 19
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 257
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_471.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 7354 connections (96.16% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Wed Dec 13 17:00:00 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/debugger/requestGen/dhReqReg/Q_PHI0[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/debugger/requestGen/dhReqReg/Q[0]  (to PIN_CLK_X1_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay coreInst/SLICE_965 to coreInst/SLICE_965 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path coreInst/SLICE_965 to coreInst/SLICE_965:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C27C.CLK to     R16C27C.Q1 coreInst/SLICE_965 (from PIN_CLK_X1_c)
ROUTE         1     0.152     R16C27C.Q1 to     R16C27C.M0 coreInst/debugger/requestGen/dhReqReg/Q_PHI0[0] (to PIN_CLK_X1_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_965:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to    R16C27C.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_965:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to    R16C27C.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/debugger/addrH/PL_PHI0  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/debugger/addrH/PL  (to PIN_CLK_X1_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay coreInst/debugger/SLICE_1026 to coreInst/debugger/SLICE_1026 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path coreInst/debugger/SLICE_1026 to coreInst/debugger/SLICE_1026:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C22D.CLK to     R22C22D.Q1 coreInst/debugger/SLICE_1026 (from PIN_CLK_X1_c)
ROUTE         1     0.152     R22C22D.Q1 to     R22C22D.M0 coreInst/debugger/addrH/PL_PHI0 (to PIN_CLK_X1_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/debugger/SLICE_1026:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.888       C8.PADDI to    R22C22D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/debugger/SLICE_1026:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.888       C8.PADDI to    R22C22D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/debugger/requestGen/modeReqReg/Q_PHI0[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/debugger/requestGen/modeReqReg/Q[0]  (to PIN_CLK_X1_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay coreInst/SLICE_923 to coreInst/SLICE_923 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path coreInst/SLICE_923 to coreInst/SLICE_923:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C27B.CLK to     R16C27B.Q1 coreInst/SLICE_923 (from PIN_CLK_X1_c)
ROUTE         1     0.152     R16C27B.Q1 to     R16C27B.M0 coreInst/debugger/requestGen/modeReqReg/Q_PHI0[0] (to PIN_CLK_X1_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_923:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to    R16C27B.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_923:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to    R16C27B.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[7]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_R[8]  (to PIN_CLK_X1_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay coreInst/SLICE_407 to coreInst/SLICE_407 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path coreInst/SLICE_407 to coreInst/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24A.CLK to     R12C24A.Q0 coreInst/SLICE_407 (from PIN_CLK_X1_c)
ROUTE         3     0.154     R12C24A.Q0 to     R12C24A.M1 coreInst/instructionPhaseDecoderInst/PHASE_R[7] (to PIN_CLK_X1_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to    R12C24A.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to    R12C24A.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[2]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_R[3]  (to PIN_CLK_X1_c +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay coreInst/instructionPhaseDecoderInst/SLICE_404 to coreInst/instructionPhaseDecoderInst/SLICE_404 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path coreInst/instructionPhaseDecoderInst/SLICE_404 to coreInst/instructionPhaseDecoderInst/SLICE_404:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C25A.CLK to     R12C25A.Q0 coreInst/instructionPhaseDecoderInst/SLICE_404 (from PIN_CLK_X1_c)
ROUTE         4     0.155     R12C25A.Q0 to     R12C25A.M1 coreInst/instructionPhaseDecoderInst/PHASE_R[2] (to PIN_CLK_X1_c)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_404:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to    R12C25A.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_404:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to    R12C25A.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_20 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_20 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C10D.CLK to      R9C10D.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_20 (from PIN_CLK_X1_c)
ROUTE         2     0.132      R9C10D.Q0 to      R9C10D.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]
CTOF_DEL    ---     0.101      R9C10D.A0 to      R9C10D.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_20
ROUTE         1     0.000      R9C10D.F0 to     R9C10D.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count[13] (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to     R9C10D.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to     R9C10D.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_22 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_22 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_22 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C10B.CLK to      R9C10B.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_22 (from PIN_CLK_X1_c)
ROUTE         2     0.132      R9C10B.Q0 to      R9C10B.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]
CTOF_DEL    ---     0.101      R9C10B.A0 to      R9C10B.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_22
ROUTE         1     0.000      R9C10B.F0 to     R9C10B.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count[9] (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to     R9C10B.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to     R9C10B.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_24 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_24 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_24 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C9D.CLK to       R9C9D.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_24 (from PIN_CLK_X1_c)
ROUTE         2     0.132       R9C9D.Q0 to       R9C9D.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5]
CTOF_DEL    ---     0.101       R9C9D.A0 to       R9C9D.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_24
ROUTE         1     0.000       R9C9D.F0 to      R9C9D.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count[5] (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to      R9C9D.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to      R9C9D.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_23 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_23 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_23 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C10A.CLK to      R9C10A.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_23 (from PIN_CLK_X1_c)
ROUTE         2     0.132      R9C10A.Q0 to      R9C10A.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7]
CTOF_DEL    ---     0.101      R9C10A.A0 to      R9C10A.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_23
ROUTE         1     0.000      R9C10A.F0 to     R9C10A.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count[7] (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to     R9C10A.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to     R9C10A.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_21 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_21 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_21 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C10C.CLK to      R9C10C.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_21 (from PIN_CLK_X1_c)
ROUTE         2     0.132      R9C10C.Q0 to      R9C10C.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]
CTOF_DEL    ---     0.101      R9C10C.A0 to      R9C10C.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_21
ROUTE         1     0.000      R9C10C.F0 to     R9C10C.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count[11] (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to     R9C10C.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to     R9C10C.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_471.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD   Loads: 19
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 257
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_471.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 7354 connections (96.16% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

