# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ProcesadorVectorial_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/MySpot/ComputerArchitecture2.Project2 {C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:44 on Oct 26,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/MySpot/ComputerArchitecture2.Project2" C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 15:42:44 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/MySpot/ComputerArchitecture2.Project2 {C:/MySpot/ComputerArchitecture2.Project2/control_unit_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:42:44 on Oct 26,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/MySpot/ComputerArchitecture2.Project2" C:/MySpot/ComputerArchitecture2.Project2/control_unit_tb.sv 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 15:42:44 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.control_unit_tb
# vsim work.control_unit_tb 
# Start time: 15:42:50 on Oct 26,2022
# Loading sv_std.std
# Loading work.control_unit_tb
# Loading work.control_unit
add wave -position end  sim:/control_unit_tb/clk
add wave -position end  sim:/control_unit_tb/rst
add wave -position end  sim:/control_unit_tb/instruction_type
add wave -position end  sim:/control_unit_tb/func
add wave -position end  sim:/control_unit_tb/imm
add wave -position end  sim:/control_unit_tb/vector
add wave -position end  sim:/control_unit_tb/JumpI
add wave -position end  sim:/control_unit_tb/JumpCI
add wave -position end  sim:/control_unit_tb/JumpCD
add wave -position end  sim:/control_unit_tb/MemToReg
add wave -position end  sim:/control_unit_tb/MemRead
add wave -position end  sim:/control_unit_tb/MemWrite
add wave -position end  sim:/control_unit_tb/ImmSrc
add wave -position end  sim:/control_unit_tb/VectorOp
add wave -position end  sim:/control_unit_tb/ALUSrc1
add wave -position end  sim:/control_unit_tb/ALUSrc3
add wave -position end  sim:/control_unit_tb/RegVWrite
add wave -position end  sim:/control_unit_tb/RegSWrite
add wave -position end  sim:/control_unit_tb/ALUOp
add wave -position end  sim:/control_unit_tb/ALUSrc2
run -all
# End time: 15:52:24 on Oct 26,2022, Elapsed time: 0:09:34
# Errors: 0, Warnings: 0
