TRACE::2024-09-27.23:36:39::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:39::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:39::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:40::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-27.23:36:40::SCWPlatform::Opened new HwDB with name system_wrapper_0
TRACE::2024-09-27.23:36:40::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-09-27.23:36:40::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform"
		}]
}
TRACE::2024-09-27.23:36:40::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-09-27.23:36:40::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2024-09-27.23:36:40::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform"
		}]
}
TRACE::2024-09-27.23:36:40::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:40::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:40::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:40::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:40::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:40::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:40::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:40::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:40::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:40::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:40::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:40::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:40::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-27.23:36:40::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:40::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:40::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:40::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:40::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:40::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:40::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:40::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:40::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:40::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:40::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:40::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:40::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-27.23:36:40::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:40::SCWMssOS::mss does not exists at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:40::SCWMssOS::Creating sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:40::SCWMssOS::Adding the swdes entry, created swdb C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:40::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:40::SCWMssOS::Writing mss at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:40::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-27.23:36:40::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-09-27.23:36:40::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-09-27.23:36:40::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-27.23:36:40::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-09-27.23:36:41::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-27.23:36:41::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::Commit changes completed.
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"680be63b4a8247d4f57b4fd5fd046af3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-09-27.23:36:41::SCWPlatform::Started generating the artifacts platform 7k325t_platform
TRACE::2024-09-27.23:36:41::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-27.23:36:41::SCWPlatform::Started generating the artifacts for system configuration 7k325t_platform
LOG::2024-09-27.23:36:41::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-27.23:36:41::SCWSystem::Not a boot domain 
LOG::2024-09-27.23:36:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-27.23:36:41::SCWDomain::Generating domain artifcats
TRACE::2024-09-27.23:36:41::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-27.23:36:41::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-27.23:36:41::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-27.23:36:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-27.23:36:41::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-09-27.23:36:41::SCWMssOS::skipping the bsp build ... 
TRACE::2024-09-27.23:36:41::SCWMssOS::Copying to export directory.
TRACE::2024-09-27.23:36:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-27.23:36:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-27.23:36:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-27.23:36:41::SCWSystem::Completed Processing the sysconfig 7k325t_platform
LOG::2024-09-27.23:36:41::SCWPlatform::Completed generating the artifacts for system configuration 7k325t_platform
TRACE::2024-09-27.23:36:41::SCWPlatform::Started preparing the platform 
TRACE::2024-09-27.23:36:41::SCWSystem::Writing the bif file for system config 7k325t_platform
TRACE::2024-09-27.23:36:41::SCWSystem::dir created 
TRACE::2024-09-27.23:36:41::SCWSystem::Writing the bif 
TRACE::2024-09-27.23:36:41::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-27.23:36:41::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-27.23:36:41::SCWPlatform::Completed generating the platform
TRACE::2024-09-27.23:36:41::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-27.23:36:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-27.23:36:41::SCWMssOS::Commit changes completed.
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"680be63b4a8247d4f57b4fd5fd046af3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-27.23:36:41::SCWPlatform::updated the xpfm file.
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-27.23:36:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-27.23:36:41::SCWMssOS::Commit changes completed.
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"680be63b4a8247d4f57b4fd5fd046af3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-27.23:36:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-27.23:36:41::SCWMssOS::Commit changes completed.
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"680be63b4a8247d4f57b4fd5fd046af3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-27.23:36:41::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-27.23:36:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-27.23:36:41::SCWMssOS::Commit changes completed.
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-27.23:36:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"680be63b4a8247d4f57b4fd5fd046af3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-27.23:36:41::SCWPlatform::Clearing the existing platform
TRACE::2024-09-27.23:36:41::SCWSystem::Clearing the existing sysconfig
TRACE::2024-09-27.23:36:41::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:41::SCWSystem::Clearing the domains completed.
TRACE::2024-09-27.23:36:41::SCWPlatform::Clearing the opened hw db.
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Removing the HwDB with name C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-27.23:36:42::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2024-09-27.23:36:42::SCWReader::Active system found as  7k325t_platform
TRACE::2024-09-27.23:36:42::SCWReader::Handling sysconfig 7k325t_platform
TRACE::2024-09-27.23:36:42::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-27.23:36:42::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:42::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-27.23:36:42::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-27.23:36:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:42::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:42::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-27.23:36:42::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-27.23:36:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:42::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:42::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-27.23:36:42::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-27.23:36:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:42::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:42::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-27.23:36:42::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-27.23:36:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:42::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-27.23:36:42::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:42::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:42::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:42::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-27.23:36:42::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-27.23:36:42::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:42::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-27.23:36:42::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-27.23:36:42::SCWMssOS::Commit changes completed.
TRACE::2024-09-27.23:36:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-09-27.23:36:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-09-27.23:36:42::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:36:42::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:36:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:36:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-27.23:36:42::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-27.23:36:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:36:42::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:36:42::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:36:42::SCWReader::No isolation master present  
LOG::2024-09-27.23:37:08::SCWPlatform::Started generating the artifacts platform 7k325t_platform
TRACE::2024-09-27.23:37:08::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-27.23:37:08::SCWPlatform::Started generating the artifacts for system configuration 7k325t_platform
LOG::2024-09-27.23:37:08::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-27.23:37:08::SCWSystem::Not a boot domain 
LOG::2024-09-27.23:37:08::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-27.23:37:08::SCWDomain::Generating domain artifcats
TRACE::2024-09-27.23:37:08::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-27.23:37:08::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-27.23:37:08::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:37:08::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:37:08::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:37:08::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:37:08::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:37:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:37:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-27.23:37:08::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-27.23:37:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:37:08::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:37:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:37:08::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:37:08::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-27.23:37:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:37:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-27.23:37:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-27.23:37:08::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-09-27.23:37:08::SCWMssOS::doing bsp build ... 
TRACE::2024-09-27.23:37:08::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-27.23:37:08::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-27.23:37:08::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-27.23:37:08::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-27.23:37:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-27.23:37:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-27.23:37:08::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-27.23:37:08::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-27.23:37:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-27.23:37:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-27.23:37:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-27.23:37:08::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-27.23:37:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-27.23:37:08::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-27.23:37:08::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-27.23:37:08::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-27.23:37:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-27.23:37:09::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-27.23:37:09::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-27.23:37:09::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-27.23:37:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-27.23:37:09::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-27.23:37:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-27.23:37:09::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-27.23:37:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-27.23:37:09::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-27.23:37:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-27.23:37:09::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-27.23:37:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-27.23:37:09::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-27.23:37:09::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-27.23:37:09::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-27.23:37:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-27.23:37:09::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-27.23:37:09::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-27.23:37:09::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-27.23:37:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-27.23:37:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-27.23:37:09::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-27.23:37:09::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-27.23:37:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-27.23:37:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-27.23:37:09::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-27.23:37:09::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-27.23:37:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-27.23:37:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-27.23:37:09::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-27.23:37:09::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-27.23:37:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-27.23:37:09::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-27.23:37:09::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-27.23:37:09::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-27.23:37:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-27.23:37:09::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-27.23:37:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-27.23:37:09::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-27.23:37:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-27.23:37:09::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-27.23:37:09::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-27.23:37:09::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-27.23:37:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-27.23:37:09::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-27.23:37:09::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-27.23:37:09::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-27.23:37:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-27.23:37:09::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-27.23:37:09::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-27.23:37:09::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-27.23:37:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-27.23:37:09::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-27.23:37:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-27.23:37:09::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-27.23:37:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-27.23:37:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-27.23:37:09::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-27.23:37:09::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-27.23:37:10::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-27.23:37:10::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-27.23:37:10::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-27.23:37:10::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-27.23:37:10::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-27.23:37:10::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-27.23:37:10::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-27.23:37:10::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-27.23:37:10::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-27.23:37:10::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-27.23:37:10::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-27.23:37:10::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-27.23:37:10::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-27.23:37:10::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-27.23:37:10::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-27.23:37:10::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-27.23:37:10::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-09-27.23:37:10::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xhw
TRACE::2024-09-27.23:37:10::SCWMssOS::icap.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o 
TRACE::2024-09-27.23:37:10::SCWMssOS::microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_s
TRACE::2024-09-27.23:37:10::SCWMssOS::rp.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.
TRACE::2024-09-27.23:37:10::SCWMssOS::o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepco
TRACE::2024-09-27.23:37:10::SCWMssOS::mmon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.
TRACE::2024-09-27.23:37:10::SCWMssOS::o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib
TRACE::2024-09-27.23:37:10::SCWMssOS::/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/x
TRACE::2024-09-27.23:37:10::SCWMssOS::platform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o m
TRACE::2024-09-27.23:37:10::SCWMssOS::icroblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microbla
TRACE::2024-09-27.23:37:10::SCWMssOS::ze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze
TRACE::2024-09-27.23:37:10::SCWMssOS::_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microb
TRACE::2024-09-27.23:37:10::SCWMssOS::laze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o
TRACE::2024-09-27.23:37:10::SCWMssOS:: microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-09-27.23:37:10::SCWMssOS::'Finished building libraries'

TRACE::2024-09-27.23:37:10::SCWMssOS::Copying to export directory.
TRACE::2024-09-27.23:37:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-27.23:37:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-27.23:37:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-27.23:37:10::SCWSystem::Completed Processing the sysconfig 7k325t_platform
LOG::2024-09-27.23:37:10::SCWPlatform::Completed generating the artifacts for system configuration 7k325t_platform
TRACE::2024-09-27.23:37:10::SCWPlatform::Started preparing the platform 
TRACE::2024-09-27.23:37:10::SCWSystem::Writing the bif file for system config 7k325t_platform
TRACE::2024-09-27.23:37:10::SCWSystem::dir created 
TRACE::2024-09-27.23:37:10::SCWSystem::Writing the bif 
TRACE::2024-09-27.23:37:10::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-27.23:37:10::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-27.23:37:10::SCWPlatform::Completed generating the platform
TRACE::2024-09-27.23:37:10::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:37:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-27.23:37:10::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-27.23:37:10::SCWMssOS::Commit changes completed.
TRACE::2024-09-27.23:37:10::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:37:10::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:37:10::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:37:10::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:37:10::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:37:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:37:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-27.23:37:10::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-27.23:37:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:37:10::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:37:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:37:10::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:37:10::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"680be63b4a8247d4f57b4fd5fd046af3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-27.23:37:10::SCWPlatform::updated the xpfm file.
TRACE::2024-09-27.23:37:10::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:37:10::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:37:10::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:37:10::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-27.23:37:10::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-27.23:37:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-27.23:37:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-27.23:37:10::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-27.23:37:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-27.23:37:10::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-27.23:37:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-27.23:37:10::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa
TRACE::2024-09-28.11:03:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.11:03:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.11:03:41::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-09-28.11:03:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.11:03:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.11:03:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-28.11:03:41::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-28.11:03:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.11:03:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.11:03:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.11:03:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-28.11:03:41::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-28.11:03:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.11:03:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.11:03:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa
TRACE::2024-09-28.11:03:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.11:03:41::SCWPlatform::update - Opened existing hwdb system_wrapper_2
TRACE::2024-09-28.11:03:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.11:03:41::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-28.11:03:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-28.11:03:41::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.11:03:41::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-09-28.11:03:41::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.11:03:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.11:03:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-28.11:03:41::SCWPlatform::Opened new HwDB with name system_wrapper_3
TRACE::2024-09-28.11:03:41::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:41::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-28.11:03:41::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:41::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.11:03:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.11:03:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.11:03:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-09-28.11:03:41::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-09-28.11:03:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.11:03:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.11:03:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:41::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"680be63b4a8247d4f57b4fd5fd046af31",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-28.11:03:42::SCWPlatform::Clearing the existing platform
TRACE::2024-09-28.11:03:42::SCWSystem::Clearing the existing sysconfig
TRACE::2024-09-28.11:03:42::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:42::SCWSystem::Clearing the domains completed.
TRACE::2024-09-28.11:03:42::SCWPlatform::Clearing the opened hw db.
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.11:03:42::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.11:03:42::SCWPlatform::Removing the HwDB with name C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.11:03:42::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.11:03:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-28.11:03:42::SCWPlatform::Opened new HwDB with name system_wrapper_4
TRACE::2024-09-28.11:03:42::SCWReader::Active system found as  7k325t_platform
TRACE::2024-09-28.11:03:42::SCWReader::Handling sysconfig 7k325t_platform
TRACE::2024-09-28.11:03:42::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-28.11:03:42::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.11:03:42::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.11:03:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-09-28.11:03:42::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-09-28.11:03:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.11:03:42::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.11:03:42::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.11:03:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-09-28.11:03:42::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-09-28.11:03:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.11:03:42::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.11:03:42::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.11:03:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-09-28.11:03:42::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-09-28.11:03:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.11:03:42::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.11:03:42::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.11:03:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-09-28.11:03:42::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-09-28.11:03:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.11:03:42::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-28.11:03:42::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:42::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:42::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:42::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-28.11:03:42::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-28.11:03:42::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:42::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-28.11:03:42::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-28.11:03:42::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.11:03:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-09-28.11:03:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-09-28.11:03:42::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.11:03:42::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.11:03:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-09-28.11:03:42::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-09-28.11:03:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.11:03:42::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.11:03:42::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:42::SCWReader::No isolation master present  
LOG::2024-09-28.11:03:50::SCWPlatform::Started generating the artifacts platform 7k325t_platform
TRACE::2024-09-28.11:03:50::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-28.11:03:50::SCWPlatform::Started generating the artifacts for system configuration 7k325t_platform
LOG::2024-09-28.11:03:50::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-28.11:03:50::SCWSystem::Not a boot domain 
LOG::2024-09-28.11:03:50::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-28.11:03:50::SCWDomain::Generating domain artifcats
TRACE::2024-09-28.11:03:50::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-28.11:03:50::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-28.11:03:50::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:50::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:50::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:50::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.11:03:50::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.11:03:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-09-28.11:03:50::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2024-09-28.11:03:50::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2024-09-28.11:03:50::SCWPlatform::Opened new HwDB with name system_wrapper_5
TRACE::2024-09-28.11:03:50::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.11:03:50::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:50::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-28.11:03:50::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:50::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-09-28.11:03:52::SCWMssOS::doing bsp build ... 
TRACE::2024-09-28.11:03:52::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-28.11:03:52::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-28.11:03:52::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-28.11:03:52::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-28.11:03:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.11:03:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.11:03:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.11:03:52::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.11:03:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.11:03:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.11:03:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.11:03:52::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.11:03:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.11:03:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.11:03:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.11:03:52::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.11:03:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.11:03:52::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.11:03:52::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.11:03:52::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.11:03:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.11:03:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.11:03:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.11:03:52::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.11:03:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.11:03:52::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.11:03:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.11:03:52::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.11:03:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.11:03:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-28.11:03:52::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-28.11:03:52::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.11:03:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.11:03:52::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.11:03:52::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.11:03:52::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.11:03:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.11:03:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-28.11:03:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-28.11:03:52::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.11:03:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.11:03:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.11:03:52::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.11:03:52::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.11:03:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.11:03:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.11:03:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.11:03:52::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.11:03:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.11:03:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.11:03:52::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.11:03:52::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.11:03:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.11:03:52::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.11:03:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.11:03:52::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.11:03:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.11:03:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.11:03:52::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.11:03:52::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.11:03:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.11:03:52::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.11:03:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.11:03:52::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.11:03:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.11:03:53::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.11:03:53::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.11:03:53::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.11:03:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.11:03:53::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.11:03:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.11:03:53::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.11:03:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.11:03:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-28.11:03:53::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-28.11:03:53::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.11:03:53::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-28.11:03:53::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-28.11:03:53::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-28.11:03:53::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-28.11:03:53::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-28.11:03:53::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-28.11:03:53::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-28.11:03:53::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-28.11:03:53::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-28.11:03:53::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-28.11:03:53::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-28.11:03:53::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-28.11:03:53::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-28.11:03:53::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-28.11:03:53::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-28.11:03:53::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-28.11:03:53::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-09-28.11:03:53::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xhw
TRACE::2024-09-28.11:03:53::SCWMssOS::icap.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o 
TRACE::2024-09-28.11:03:53::SCWMssOS::microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_s
TRACE::2024-09-28.11:03:53::SCWMssOS::rp.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.
TRACE::2024-09-28.11:03:53::SCWMssOS::o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepco
TRACE::2024-09-28.11:03:53::SCWMssOS::mmon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.
TRACE::2024-09-28.11:03:53::SCWMssOS::o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib
TRACE::2024-09-28.11:03:53::SCWMssOS::/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/x
TRACE::2024-09-28.11:03:53::SCWMssOS::platform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o m
TRACE::2024-09-28.11:03:53::SCWMssOS::icroblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microbla
TRACE::2024-09-28.11:03:53::SCWMssOS::ze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze
TRACE::2024-09-28.11:03:53::SCWMssOS::_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microb
TRACE::2024-09-28.11:03:53::SCWMssOS::laze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o
TRACE::2024-09-28.11:03:53::SCWMssOS:: microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-09-28.11:03:53::SCWMssOS::'Finished building libraries'

TRACE::2024-09-28.11:03:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-28.11:03:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-28.11:03:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-28.11:03:54::SCWSystem::Completed Processing the sysconfig 7k325t_platform
LOG::2024-09-28.11:03:54::SCWPlatform::Completed generating the artifacts for system configuration 7k325t_platform
TRACE::2024-09-28.11:03:54::SCWPlatform::Started preparing the platform 
TRACE::2024-09-28.11:03:54::SCWSystem::Writing the bif file for system config 7k325t_platform
TRACE::2024-09-28.11:03:54::SCWSystem::dir created 
TRACE::2024-09-28.11:03:54::SCWSystem::Writing the bif 
TRACE::2024-09-28.11:03:54::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-28.11:03:54::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-28.11:03:54::SCWPlatform::Completed generating the platform
TRACE::2024-09-28.11:03:54::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-28.11:03:54::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:54::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.11:03:54::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:54::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:54::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:54::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.11:03:54::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.11:03:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-09-28.11:03:54::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-09-28.11:03:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.11:03:54::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.11:03:54::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:54::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"680be63b4a8247d4f57b4fd5fd046af3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-28.11:03:54::SCWPlatform::updated the xpfm file.
TRACE::2024-09-28.11:03:54::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:54::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:54::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:54::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.11:03:54::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.11:03:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.11:03:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-09-28.11:03:54::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-09-28.11:03:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.11:03:54::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.11:03:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.11:03:54::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.13:31:13::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.13:31:13::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.13:31:13::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.13:31:13::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.13:31:13::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.13:31:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.13:31:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-09-28.13:31:13::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-09-28.13:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.13:31:13::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.13:31:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.13:31:13::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.13:31:13::SCWMssOS::In reload Mss file.
TRACE::2024-09-28.13:31:13::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.13:31:13::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.13:31:13::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.13:31:13::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.13:31:13::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.13:31:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.13:31:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-09-28.13:31:13::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-09-28.13:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.13:31:13::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.13:31:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-28.13:31:13::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.13:31:13::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.13:31:13::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.13:31:13::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-28.13:31:13::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-28.13:31:13::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.13:31:13::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.13:31:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-28.13:31:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-28.13:31:13::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.13:31:13::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.13:31:13::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.13:31:13::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.13:31:13::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.13:31:13::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.13:31:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.13:31:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-09-28.13:31:13::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-09-28.13:31:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.13:31:13::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.13:31:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.13:31:13::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.13:31:13::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:03:03::SCWMssOS::cleaning the bsp 
TRACE::2024-09-28.14:03:03::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2024-09-28.14:03:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2024-09-28.14:03:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2024-09-28.14:03:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2024-09-28.14:03:03::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s clean 

TRACE::2024-09-28.14:03:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2024-09-28.14:03:03::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2024-09-28.14:03:03::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2024-09-28.14:03:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2024-09-28.14:03:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2024-09-28.14:03:04::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-09-28.14:03:13::SCWPlatform::Started generating the artifacts platform 7k325t_platform
TRACE::2024-09-28.14:03:13::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-28.14:03:13::SCWPlatform::Started generating the artifacts for system configuration 7k325t_platform
LOG::2024-09-28.14:03:13::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-28.14:03:13::SCWSystem::Not a boot domain 
LOG::2024-09-28.14:03:13::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-28.14:03:13::SCWDomain::Generating domain artifcats
TRACE::2024-09-28.14:03:13::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-28.14:03:13::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-28.14:03:13::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:03:13::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:03:13::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:03:13::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:03:13::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:03:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:03:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-09-28.14:03:13::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-09-28.14:03:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:03:13::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:03:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-28.14:03:13::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:03:13::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:03:13::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:03:13::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-28.14:03:13::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-28.14:03:13::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:03:13::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-28.14:03:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:03:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-28.14:03:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-28.14:03:13::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-09-28.14:03:13::SCWMssOS::doing bsp build ... 
TRACE::2024-09-28.14:03:13::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-28.14:03:13::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-28.14:03:13::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-28.14:03:13::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-28.14:03:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.14:03:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:03:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:03:13::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:03:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.14:03:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:03:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:03:13::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:03:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.14:03:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:03:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:03:13::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:03:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.14:03:13::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:03:13::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:03:13::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:03:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.14:03:13::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:03:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:03:13::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:03:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.14:03:13::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:03:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:03:13::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:03:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.14:03:13::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-28.14:03:13::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-28.14:03:13::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:03:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.14:03:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:03:13::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:03:13::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:03:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.14:03:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-28.14:03:13::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-28.14:03:13::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:03:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.14:03:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:03:13::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:03:13::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:03:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.14:03:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.14:03:13::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.14:03:13::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:03:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.14:03:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.14:03:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:03:13::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:03:13::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:03:13::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:03:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:03:13::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:03:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.14:03:13::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:03:13::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:03:13::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:03:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.14:03:13::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.14:03:13::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.14:03:13::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:03:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.14:03:13::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:03:13::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:03:13::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:03:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.14:03:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:03:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:03:13::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:03:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.14:03:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-28.14:03:13::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-28.14:03:13::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:03:14::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-28.14:03:14::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-28.14:03:14::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-28.14:03:14::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-28.14:03:14::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-28.14:03:14::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-28.14:03:14::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-28.14:03:14::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-28.14:03:14::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-28.14:03:14::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-28.14:03:14::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-28.14:03:14::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-28.14:03:14::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-28.14:03:14::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-28.14:03:14::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-28.14:03:14::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-28.14:03:14::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-09-28.14:03:14::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xhw
TRACE::2024-09-28.14:03:14::SCWMssOS::icap.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o 
TRACE::2024-09-28.14:03:14::SCWMssOS::microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_s
TRACE::2024-09-28.14:03:14::SCWMssOS::rp.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.
TRACE::2024-09-28.14:03:14::SCWMssOS::o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepco
TRACE::2024-09-28.14:03:14::SCWMssOS::mmon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.
TRACE::2024-09-28.14:03:14::SCWMssOS::o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib
TRACE::2024-09-28.14:03:14::SCWMssOS::/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/x
TRACE::2024-09-28.14:03:14::SCWMssOS::platform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o m
TRACE::2024-09-28.14:03:14::SCWMssOS::icroblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microbla
TRACE::2024-09-28.14:03:14::SCWMssOS::ze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze
TRACE::2024-09-28.14:03:14::SCWMssOS::_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microb
TRACE::2024-09-28.14:03:14::SCWMssOS::laze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o
TRACE::2024-09-28.14:03:14::SCWMssOS:: microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-09-28.14:03:14::SCWMssOS::'Finished building libraries'

TRACE::2024-09-28.14:03:14::SCWMssOS::Copying to export directory.
TRACE::2024-09-28.14:03:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-28.14:03:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-28.14:03:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-28.14:03:14::SCWSystem::Completed Processing the sysconfig 7k325t_platform
LOG::2024-09-28.14:03:14::SCWPlatform::Completed generating the artifacts for system configuration 7k325t_platform
TRACE::2024-09-28.14:03:14::SCWPlatform::Started preparing the platform 
TRACE::2024-09-28.14:03:14::SCWSystem::Writing the bif file for system config 7k325t_platform
TRACE::2024-09-28.14:03:14::SCWSystem::dir created 
TRACE::2024-09-28.14:03:14::SCWSystem::Writing the bif 
TRACE::2024-09-28.14:03:14::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-28.14:03:14::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-28.14:03:14::SCWPlatform::Completed generating the platform
TRACE::2024-09-28.14:03:14::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:03:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-28.14:03:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-28.14:03:14::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.14:03:14::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:03:14::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:03:14::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:03:14::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:03:14::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:03:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-09-28.14:03:14::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-09-28.14:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:03:14::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:03:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:03:14::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:03:14::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"680be63b4a8247d4f57b4fd5fd046af3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-28.14:03:14::SCWPlatform::updated the xpfm file.
TRACE::2024-09-28.14:03:14::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:03:14::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:03:14::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:03:14::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:03:14::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:03:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-09-28.14:03:14::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-09-28.14:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:03:14::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:03:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:03:14::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:20::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa
TRACE::2024-09-28.14:12:20::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:12:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:12:20::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-09-28.14:12:20::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:12:20::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:12:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-09-28.14:12:20::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-09-28.14:12:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:12:20::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:12:20::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:12:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-09-28.14:12:20::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-09-28.14:12:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:12:20::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:12:20::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:20::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa
TRACE::2024-09-28.14:12:20::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:12:20::SCWPlatform::update - Opened existing hwdb system_wrapper_9
TRACE::2024-09-28.14:12:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:12:20::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-28.14:12:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-28.14:12:20::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.14:12:20::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-09-28.14:12:20::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:20::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:12:20::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:12:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-28.14:12:20::SCWPlatform::Opened new HwDB with name system_wrapper_10
TRACE::2024-09-28.14:12:20::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:20::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-28.14:12:20::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:20::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.14:12:20::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:12:20::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:12:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-09-28.14:12:20::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-09-28.14:12:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:12:20::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:12:20::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:20::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"680be63b4a8247d4f57b4fd5fd046af31",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-28.14:12:21::SCWPlatform::Clearing the existing platform
TRACE::2024-09-28.14:12:21::SCWSystem::Clearing the existing sysconfig
TRACE::2024-09-28.14:12:21::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:21::SCWSystem::Clearing the domains completed.
TRACE::2024-09-28.14:12:21::SCWPlatform::Clearing the opened hw db.
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:12:21::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:12:21::SCWPlatform::Removing the HwDB with name C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:12:21::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:12:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-28.14:12:21::SCWPlatform::Opened new HwDB with name system_wrapper_11
TRACE::2024-09-28.14:12:21::SCWReader::Active system found as  7k325t_platform
TRACE::2024-09-28.14:12:21::SCWReader::Handling sysconfig 7k325t_platform
TRACE::2024-09-28.14:12:21::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-28.14:12:21::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:12:21::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:12:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-28.14:12:21::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-28.14:12:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:12:21::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:12:21::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:12:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-28.14:12:21::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-28.14:12:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:12:21::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:12:21::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:12:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-28.14:12:21::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-28.14:12:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:12:21::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:12:21::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:12:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-28.14:12:21::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-28.14:12:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:12:21::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-28.14:12:21::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:21::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:21::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:21::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-28.14:12:21::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-28.14:12:21::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:21::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-28.14:12:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-28.14:12:21::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.14:12:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-09-28.14:12:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-09-28.14:12:21::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:12:21::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:12:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-28.14:12:21::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-28.14:12:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:12:21::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:12:21::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:21::SCWReader::No isolation master present  
LOG::2024-09-28.14:12:40::SCWPlatform::Started generating the artifacts platform 7k325t_platform
TRACE::2024-09-28.14:12:40::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-28.14:12:40::SCWPlatform::Started generating the artifacts for system configuration 7k325t_platform
LOG::2024-09-28.14:12:40::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-28.14:12:40::SCWSystem::Not a boot domain 
LOG::2024-09-28.14:12:40::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-28.14:12:40::SCWDomain::Generating domain artifcats
TRACE::2024-09-28.14:12:40::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-28.14:12:40::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-28.14:12:40::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:40::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:40::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:40::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:12:40::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:12:40::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-28.14:12:40::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2024-09-28.14:12:40::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2024-09-28.14:12:40::SCWPlatform::Opened new HwDB with name system_wrapper_12
TRACE::2024-09-28.14:12:40::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:12:40::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:40::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-28.14:12:40::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:40::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-09-28.14:12:41::SCWMssOS::doing bsp build ... 
TRACE::2024-09-28.14:12:41::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-28.14:12:41::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-28.14:12:41::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-28.14:12:41::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-28.14:12:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.14:12:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:12:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:12:41::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:12:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.14:12:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:12:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:12:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:12:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.14:12:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:12:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:12:41::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:12:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.14:12:41::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:12:41::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:12:41::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:12:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.14:12:41::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:12:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:12:41::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:12:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.14:12:41::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:12:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:12:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:12:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.14:12:41::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-28.14:12:41::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-28.14:12:41::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:12:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.14:12:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:12:41::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:12:41::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:12:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.14:12:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-28.14:12:41::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-28.14:12:41::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:12:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.14:12:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:12:41::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:12:41::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:12:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.14:12:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.14:12:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.14:12:41::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:12:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.14:12:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:12:41::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:12:41::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:12:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.14:12:41::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:12:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:12:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:12:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.14:12:41::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:12:41::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:12:41::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:12:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.14:12:41::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.14:12:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.14:12:41::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:12:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.14:12:41::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:12:41::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:12:41::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:12:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.14:12:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:12:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:12:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:12:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.14:12:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-28.14:12:41::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-28.14:12:41::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:12:42::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-28.14:12:42::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-28.14:12:42::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-28.14:12:42::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-28.14:12:42::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-28.14:12:42::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-28.14:12:42::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-28.14:12:42::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-28.14:12:42::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-28.14:12:42::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-28.14:12:42::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-28.14:12:42::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-28.14:12:42::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-28.14:12:42::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-28.14:12:42::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-28.14:12:42::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-28.14:12:42::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-09-28.14:12:42::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xhw
TRACE::2024-09-28.14:12:42::SCWMssOS::icap.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o 
TRACE::2024-09-28.14:12:42::SCWMssOS::microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_s
TRACE::2024-09-28.14:12:42::SCWMssOS::rp.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.
TRACE::2024-09-28.14:12:42::SCWMssOS::o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepco
TRACE::2024-09-28.14:12:42::SCWMssOS::mmon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.
TRACE::2024-09-28.14:12:42::SCWMssOS::o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib
TRACE::2024-09-28.14:12:42::SCWMssOS::/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/x
TRACE::2024-09-28.14:12:42::SCWMssOS::platform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o m
TRACE::2024-09-28.14:12:42::SCWMssOS::icroblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microbla
TRACE::2024-09-28.14:12:42::SCWMssOS::ze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze
TRACE::2024-09-28.14:12:42::SCWMssOS::_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microb
TRACE::2024-09-28.14:12:42::SCWMssOS::laze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o
TRACE::2024-09-28.14:12:42::SCWMssOS:: microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-09-28.14:12:42::SCWMssOS::'Finished building libraries'

TRACE::2024-09-28.14:12:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-28.14:12:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-28.14:12:42::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-28.14:12:42::SCWSystem::Completed Processing the sysconfig 7k325t_platform
LOG::2024-09-28.14:12:42::SCWPlatform::Completed generating the artifacts for system configuration 7k325t_platform
TRACE::2024-09-28.14:12:42::SCWPlatform::Started preparing the platform 
TRACE::2024-09-28.14:12:42::SCWSystem::Writing the bif file for system config 7k325t_platform
TRACE::2024-09-28.14:12:42::SCWSystem::dir created 
TRACE::2024-09-28.14:12:42::SCWSystem::Writing the bif 
TRACE::2024-09-28.14:12:42::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-28.14:12:42::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-28.14:12:42::SCWPlatform::Completed generating the platform
TRACE::2024-09-28.14:12:42::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-28.14:12:42::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:42::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.14:12:42::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:42::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:42::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:42::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:12:42::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:12:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-09-28.14:12:42::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-09-28.14:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:12:42::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:12:42::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:42::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"680be63b4a8247d4f57b4fd5fd046af3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-28.14:12:42::SCWPlatform::updated the xpfm file.
TRACE::2024-09-28.14:12:42::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:42::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:42::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:42::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:12:42::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:12:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:12:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-09-28.14:12:42::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-09-28.14:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:12:42::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:12:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:12:42::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:13:13::SCWMssOS::cleaning the bsp 
TRACE::2024-09-28.14:13:13::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2024-09-28.14:13:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2024-09-28.14:13:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2024-09-28.14:13:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2024-09-28.14:13:13::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s clean 

TRACE::2024-09-28.14:13:13::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2024-09-28.14:13:13::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2024-09-28.14:13:13::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2024-09-28.14:13:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2024-09-28.14:13:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2024-09-28.14:13:13::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-09-28.14:13:18::SCWPlatform::Started generating the artifacts platform 7k325t_platform
TRACE::2024-09-28.14:13:18::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-28.14:13:18::SCWPlatform::Started generating the artifacts for system configuration 7k325t_platform
LOG::2024-09-28.14:13:18::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-28.14:13:18::SCWSystem::Not a boot domain 
LOG::2024-09-28.14:13:18::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-28.14:13:18::SCWDomain::Generating domain artifcats
TRACE::2024-09-28.14:13:18::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-28.14:13:18::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-28.14:13:18::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:13:18::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:13:18::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:13:18::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:13:18::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:13:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:13:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-09-28.14:13:18::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-09-28.14:13:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:13:18::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:13:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:13:18::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:13:18::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-28.14:13:18::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:13:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-28.14:13:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-28.14:13:18::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-09-28.14:13:18::SCWMssOS::doing bsp build ... 
TRACE::2024-09-28.14:13:18::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-28.14:13:18::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-28.14:13:18::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-28.14:13:18::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-28.14:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:13:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:13:18::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:13:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:13:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:13:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:13:18::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:13:18::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:13:18::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:13:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:13:18::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:13:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:13:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-28.14:13:18::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-28.14:13:18::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:13:18::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:13:18::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:13:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-28.14:13:18::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-28.14:13:18::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:13:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:13:18::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:13:18::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:13:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.14:13:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.14:13:18::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:13:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:13:18::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:13:18::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:13:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:13:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:13:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:13:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:13:18::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:13:18::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:13:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.14:13:18::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.14:13:18::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:13:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:13:18::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:13:18::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:13:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:13:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:13:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:13:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.14:13:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-28.14:13:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-28.14:13:18::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:13:19::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-28.14:13:19::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-28.14:13:19::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-28.14:13:19::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-28.14:13:19::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-28.14:13:19::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-28.14:13:19::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-28.14:13:19::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-28.14:13:19::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-28.14:13:19::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-28.14:13:19::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-28.14:13:19::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-28.14:13:19::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-28.14:13:19::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-28.14:13:19::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-28.14:13:19::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-28.14:13:19::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-09-28.14:13:19::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xhw
TRACE::2024-09-28.14:13:19::SCWMssOS::icap.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o 
TRACE::2024-09-28.14:13:19::SCWMssOS::microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_s
TRACE::2024-09-28.14:13:19::SCWMssOS::rp.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.
TRACE::2024-09-28.14:13:19::SCWMssOS::o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepco
TRACE::2024-09-28.14:13:19::SCWMssOS::mmon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.
TRACE::2024-09-28.14:13:19::SCWMssOS::o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib
TRACE::2024-09-28.14:13:19::SCWMssOS::/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/x
TRACE::2024-09-28.14:13:19::SCWMssOS::platform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o m
TRACE::2024-09-28.14:13:19::SCWMssOS::icroblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microbla
TRACE::2024-09-28.14:13:19::SCWMssOS::ze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze
TRACE::2024-09-28.14:13:19::SCWMssOS::_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microb
TRACE::2024-09-28.14:13:19::SCWMssOS::laze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o
TRACE::2024-09-28.14:13:19::SCWMssOS:: microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-09-28.14:13:19::SCWMssOS::'Finished building libraries'

TRACE::2024-09-28.14:13:19::SCWMssOS::Copying to export directory.
TRACE::2024-09-28.14:13:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-28.14:13:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-28.14:13:19::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-28.14:13:19::SCWSystem::Completed Processing the sysconfig 7k325t_platform
LOG::2024-09-28.14:13:19::SCWPlatform::Completed generating the artifacts for system configuration 7k325t_platform
TRACE::2024-09-28.14:13:19::SCWPlatform::Started preparing the platform 
TRACE::2024-09-28.14:13:19::SCWSystem::Writing the bif file for system config 7k325t_platform
TRACE::2024-09-28.14:13:19::SCWSystem::dir created 
TRACE::2024-09-28.14:13:19::SCWSystem::Writing the bif 
TRACE::2024-09-28.14:13:19::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-28.14:13:19::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-28.14:13:19::SCWPlatform::Completed generating the platform
TRACE::2024-09-28.14:13:19::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:13:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-28.14:13:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-28.14:13:19::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.14:13:19::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:13:19::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:13:19::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:13:19::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:13:19::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:13:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:13:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-09-28.14:13:19::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-09-28.14:13:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:13:19::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:13:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:13:19::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:13:19::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"680be63b4a8247d4f57b4fd5fd046af3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-28.14:13:19::SCWPlatform::updated the xpfm file.
TRACE::2024-09-28.14:13:19::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:13:19::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:13:19::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:13:19::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:13:19::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:13:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:13:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-09-28.14:13:19::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-09-28.14:13:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:13:19::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:13:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:13:19::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:15:34::SCWMssOS::cleaning the bsp 
TRACE::2024-09-28.14:15:34::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2024-09-28.14:15:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2024-09-28.14:15:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2024-09-28.14:15:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2024-09-28.14:15:34::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s clean 

TRACE::2024-09-28.14:15:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2024-09-28.14:15:34::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2024-09-28.14:15:35::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2024-09-28.14:15:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2024-09-28.14:15:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2024-09-28.14:15:35::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-09-28.14:15:39::SCWPlatform::Started generating the artifacts platform 7k325t_platform
TRACE::2024-09-28.14:15:39::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-28.14:15:39::SCWPlatform::Started generating the artifacts for system configuration 7k325t_platform
LOG::2024-09-28.14:15:39::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-28.14:15:39::SCWSystem::Not a boot domain 
LOG::2024-09-28.14:15:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-28.14:15:39::SCWDomain::Generating domain artifcats
TRACE::2024-09-28.14:15:39::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-28.14:15:39::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-28.14:15:39::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:15:39::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:15:39::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:15:39::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:15:39::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:15:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:15:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-09-28.14:15:39::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-09-28.14:15:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:15:39::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:15:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:15:39::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:15:39::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-28.14:15:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:15:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-28.14:15:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-28.14:15:39::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-09-28.14:15:39::SCWMssOS::doing bsp build ... 
TRACE::2024-09-28.14:15:39::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-28.14:15:39::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-28.14:15:39::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-28.14:15:39::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-28.14:15:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.14:15:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:15:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:15:39::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:15:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.14:15:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:15:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:15:39::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:15:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.14:15:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:15:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:15:39::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:15:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.14:15:39::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:15:39::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:15:39::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:15:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.14:15:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:15:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:15:39::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:15:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.14:15:39::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:15:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:15:39::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:15:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.14:15:39::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-28.14:15:39::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-28.14:15:39::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:15:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.14:15:39::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:15:39::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:15:39::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:15:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.14:15:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-28.14:15:39::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-28.14:15:39::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:15:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.14:15:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:15:39::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:15:39::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:15:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.14:15:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.14:15:39::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.14:15:39::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:15:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.14:15:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:15:39::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:15:39::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:15:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.14:15:39::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:15:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:15:39::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:15:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.14:15:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:15:39::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:15:39::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:15:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.14:15:39::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.14:15:39::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.14:15:39::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:15:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.14:15:39::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:15:39::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:15:39::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:15:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.14:15:39::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:15:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:15:39::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:15:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.14:15:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-28.14:15:39::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-28.14:15:39::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:15:40::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-28.14:15:40::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-28.14:15:40::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-28.14:15:40::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-28.14:15:40::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-28.14:15:40::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-28.14:15:40::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-28.14:15:40::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-28.14:15:40::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-28.14:15:40::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-28.14:15:40::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-28.14:15:40::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-28.14:15:40::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-28.14:15:40::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-28.14:15:40::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-28.14:15:40::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-28.14:15:40::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-09-28.14:15:40::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xhw
TRACE::2024-09-28.14:15:40::SCWMssOS::icap.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o 
TRACE::2024-09-28.14:15:40::SCWMssOS::microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_s
TRACE::2024-09-28.14:15:40::SCWMssOS::rp.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.
TRACE::2024-09-28.14:15:40::SCWMssOS::o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepco
TRACE::2024-09-28.14:15:40::SCWMssOS::mmon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.
TRACE::2024-09-28.14:15:40::SCWMssOS::o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib
TRACE::2024-09-28.14:15:40::SCWMssOS::/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/x
TRACE::2024-09-28.14:15:40::SCWMssOS::platform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o m
TRACE::2024-09-28.14:15:40::SCWMssOS::icroblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microbla
TRACE::2024-09-28.14:15:40::SCWMssOS::ze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze
TRACE::2024-09-28.14:15:40::SCWMssOS::_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microb
TRACE::2024-09-28.14:15:40::SCWMssOS::laze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o
TRACE::2024-09-28.14:15:40::SCWMssOS:: microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-09-28.14:15:40::SCWMssOS::'Finished building libraries'

TRACE::2024-09-28.14:15:40::SCWMssOS::Copying to export directory.
TRACE::2024-09-28.14:15:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-28.14:15:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-28.14:15:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-28.14:15:40::SCWSystem::Completed Processing the sysconfig 7k325t_platform
LOG::2024-09-28.14:15:40::SCWPlatform::Completed generating the artifacts for system configuration 7k325t_platform
TRACE::2024-09-28.14:15:40::SCWPlatform::Started preparing the platform 
TRACE::2024-09-28.14:15:40::SCWSystem::Writing the bif file for system config 7k325t_platform
TRACE::2024-09-28.14:15:40::SCWSystem::dir created 
TRACE::2024-09-28.14:15:40::SCWSystem::Writing the bif 
TRACE::2024-09-28.14:15:40::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-28.14:15:40::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-28.14:15:40::SCWPlatform::Completed generating the platform
TRACE::2024-09-28.14:15:40::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:15:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-28.14:15:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-28.14:15:40::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.14:15:40::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:15:40::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:15:40::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:15:40::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:15:40::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:15:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:15:40::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-09-28.14:15:40::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-09-28.14:15:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:15:40::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:15:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:15:40::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:15:40::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"680be63b4a8247d4f57b4fd5fd046af3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-28.14:15:40::SCWPlatform::updated the xpfm file.
TRACE::2024-09-28.14:15:41::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:15:41::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:15:41::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:15:41::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:15:41::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:15:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:15:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-09-28.14:15:41::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-09-28.14:15:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:15:41::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:15:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:15:41::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:17:13::SCWMssOS::cleaning the bsp 
TRACE::2024-09-28.14:17:13::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2024-09-28.14:17:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2024-09-28.14:17:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2024-09-28.14:17:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2024-09-28.14:17:13::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s clean 

TRACE::2024-09-28.14:17:13::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2024-09-28.14:17:13::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2024-09-28.14:17:13::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2024-09-28.14:17:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2024-09-28.14:17:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2024-09-28.14:17:13::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-09-28.14:17:26::SCWPlatform::Started generating the artifacts platform 7k325t_platform
TRACE::2024-09-28.14:17:26::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-28.14:17:26::SCWPlatform::Started generating the artifacts for system configuration 7k325t_platform
LOG::2024-09-28.14:17:26::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-28.14:17:26::SCWSystem::Not a boot domain 
LOG::2024-09-28.14:17:26::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-28.14:17:26::SCWDomain::Generating domain artifcats
TRACE::2024-09-28.14:17:26::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-28.14:17:26::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-28.14:17:26::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:17:26::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:17:26::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:17:26::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:17:26::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:17:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:17:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-09-28.14:17:26::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-09-28.14:17:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:17:26::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:17:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:17:26::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:17:26::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-28.14:17:26::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:17:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-28.14:17:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-28.14:17:26::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-09-28.14:17:26::SCWMssOS::doing bsp build ... 
TRACE::2024-09-28.14:17:26::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-28.14:17:26::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-28.14:17:26::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-28.14:17:26::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-28.14:17:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.14:17:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:17:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:17:26::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:17:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.14:17:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:17:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:17:26::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:17:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.14:17:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:17:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:17:26::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:17:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.14:17:26::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:17:26::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:17:26::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:17:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.14:17:26::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:17:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:17:26::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:17:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.14:17:26::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:17:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:17:26::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:17:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.14:17:26::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-28.14:17:26::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-28.14:17:26::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:17:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.14:17:26::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:17:26::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:17:26::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:17:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.14:17:26::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-28.14:17:26::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-28.14:17:26::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:17:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.14:17:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:17:26::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:17:26::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:17:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.14:17:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.14:17:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.14:17:26::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:17:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.14:17:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:17:26::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:17:26::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:17:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.14:17:26::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:17:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:17:26::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:17:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.14:17:26::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:17:26::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:17:26::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:17:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.14:17:26::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.14:17:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.14:17:26::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:17:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.14:17:26::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:17:26::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:17:26::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:17:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.14:17:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:17:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:17:27::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:17:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.14:17:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-28.14:17:27::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-28.14:17:27::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:17:27::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-28.14:17:27::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-28.14:17:27::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-28.14:17:27::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-28.14:17:27::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-28.14:17:27::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-28.14:17:27::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-28.14:17:27::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-28.14:17:27::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-28.14:17:27::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-28.14:17:27::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-28.14:17:27::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-28.14:17:27::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-28.14:17:27::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-28.14:17:27::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-28.14:17:27::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-28.14:17:27::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-09-28.14:17:27::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xhw
TRACE::2024-09-28.14:17:27::SCWMssOS::icap.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o 
TRACE::2024-09-28.14:17:27::SCWMssOS::microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_s
TRACE::2024-09-28.14:17:27::SCWMssOS::rp.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.
TRACE::2024-09-28.14:17:27::SCWMssOS::o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepco
TRACE::2024-09-28.14:17:27::SCWMssOS::mmon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.
TRACE::2024-09-28.14:17:27::SCWMssOS::o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib
TRACE::2024-09-28.14:17:27::SCWMssOS::/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/x
TRACE::2024-09-28.14:17:27::SCWMssOS::platform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o m
TRACE::2024-09-28.14:17:27::SCWMssOS::icroblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microbla
TRACE::2024-09-28.14:17:27::SCWMssOS::ze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze
TRACE::2024-09-28.14:17:27::SCWMssOS::_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microb
TRACE::2024-09-28.14:17:27::SCWMssOS::laze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o
TRACE::2024-09-28.14:17:27::SCWMssOS:: microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-09-28.14:17:27::SCWMssOS::'Finished building libraries'

TRACE::2024-09-28.14:17:27::SCWMssOS::Copying to export directory.
TRACE::2024-09-28.14:17:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-28.14:17:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-28.14:17:27::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-28.14:17:27::SCWSystem::Completed Processing the sysconfig 7k325t_platform
LOG::2024-09-28.14:17:27::SCWPlatform::Completed generating the artifacts for system configuration 7k325t_platform
TRACE::2024-09-28.14:17:27::SCWPlatform::Started preparing the platform 
TRACE::2024-09-28.14:17:27::SCWSystem::Writing the bif file for system config 7k325t_platform
TRACE::2024-09-28.14:17:27::SCWSystem::dir created 
TRACE::2024-09-28.14:17:27::SCWSystem::Writing the bif 
TRACE::2024-09-28.14:17:27::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-28.14:17:27::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-28.14:17:27::SCWPlatform::Completed generating the platform
TRACE::2024-09-28.14:17:27::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:17:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-28.14:17:27::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-28.14:17:27::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.14:17:27::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:17:27::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:17:27::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:17:27::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:17:27::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:17:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:17:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-09-28.14:17:27::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-09-28.14:17:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:17:27::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:17:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:17:27::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:17:27::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"680be63b4a8247d4f57b4fd5fd046af3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-28.14:17:27::SCWPlatform::updated the xpfm file.
TRACE::2024-09-28.14:17:28::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:17:28::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:17:28::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:17:28::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:17:28::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:17:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:17:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-09-28.14:17:28::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-09-28.14:17:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:17:28::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:17:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:17:28::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:18:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa
TRACE::2024-09-28.14:18:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:18:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:18:36::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-09-28.14:18:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:18:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:18:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-09-28.14:18:36::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-09-28.14:18:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:18:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:18:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:18:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2024-09-28.14:18:36::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2024-09-28.14:18:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:18:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:18:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:18:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:18:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa
TRACE::2024-09-28.14:18:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:18:36::SCWPlatform::update - Opened existing hwdb system_wrapper_14
TRACE::2024-09-28.14:18:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:18:36::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:18:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-28.14:18:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-28.14:18:36::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.14:18:36::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-09-28.14:18:36::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:18:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:18:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:18:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-28.14:18:36::SCWPlatform::Opened new HwDB with name system_wrapper_15
TRACE::2024-09-28.14:18:36::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:18:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-28.14:18:36::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:18:36::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.14:18:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:18:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:18:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-09-28.14:18:36::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-09-28.14:18:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:18:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:18:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:18:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:18:36::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"680be63b4a8247d4f57b4fd5fd046af31",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-28.14:18:37::SCWPlatform::Clearing the existing platform
TRACE::2024-09-28.14:18:37::SCWSystem::Clearing the existing sysconfig
TRACE::2024-09-28.14:18:37::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:18:37::SCWSystem::Clearing the domains completed.
TRACE::2024-09-28.14:18:37::SCWPlatform::Clearing the opened hw db.
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:18:37::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:18:37::SCWPlatform::Removing the HwDB with name C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:18:37::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:18:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-28.14:18:37::SCWPlatform::Opened new HwDB with name system_wrapper_16
TRACE::2024-09-28.14:18:37::SCWReader::Active system found as  7k325t_platform
TRACE::2024-09-28.14:18:37::SCWReader::Handling sysconfig 7k325t_platform
TRACE::2024-09-28.14:18:37::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-28.14:18:37::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:18:37::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:18:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-09-28.14:18:37::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-09-28.14:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:18:37::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:18:37::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:18:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-09-28.14:18:37::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-09-28.14:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:18:37::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:18:37::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:18:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-09-28.14:18:37::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-09-28.14:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:18:37::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:18:37::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:18:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-09-28.14:18:37::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-09-28.14:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:18:37::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:18:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-28.14:18:37::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:18:37::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:18:37::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:18:37::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-28.14:18:37::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-28.14:18:37::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:18:37::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:18:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-28.14:18:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-28.14:18:37::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.14:18:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-09-28.14:18:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-09-28.14:18:37::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:18:37::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:18:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:18:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-09-28.14:18:37::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-09-28.14:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:18:37::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:18:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:18:37::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:18:37::SCWReader::No isolation master present  
LOG::2024-09-28.14:19:03::SCWPlatform::Started generating the artifacts platform 7k325t_platform
TRACE::2024-09-28.14:19:03::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-28.14:19:03::SCWPlatform::Started generating the artifacts for system configuration 7k325t_platform
LOG::2024-09-28.14:19:03::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-28.14:19:03::SCWSystem::Not a boot domain 
LOG::2024-09-28.14:19:03::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-28.14:19:03::SCWDomain::Generating domain artifcats
TRACE::2024-09-28.14:19:03::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-28.14:19:03::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-28.14:19:03::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:03::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:03::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:03::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:19:03::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:19:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-09-28.14:19:03::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2024-09-28.14:19:03::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2024-09-28.14:19:03::SCWPlatform::Opened new HwDB with name system_wrapper_17
TRACE::2024-09-28.14:19:03::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:19:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:19:03::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:19:03::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-28.14:19:03::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:19:03::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-09-28.14:19:04::SCWMssOS::doing bsp build ... 
TRACE::2024-09-28.14:19:04::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-28.14:19:04::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-28.14:19:04::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-28.14:19:04::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-28.14:19:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.14:19:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:19:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:19:04::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.14:19:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:19:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:19:04::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.14:19:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:19:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:19:04::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.14:19:04::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:19:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:19:04::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.14:19:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:19:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:19:04::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.14:19:04::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:19:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:19:04::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.14:19:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-28.14:19:04::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-28.14:19:04::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.14:19:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:19:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:19:04::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.14:19:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-28.14:19:04::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-28.14:19:04::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.14:19:05::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:19:05::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:19:05::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.14:19:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.14:19:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.14:19:05::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.14:19:05::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:19:05::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:19:05::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.14:19:05::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:19:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:19:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.14:19:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.14:19:05::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.14:19:05::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.14:19:05::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:05::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:19:05::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:19:05::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.14:19:05::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:19:05::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:19:05::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.14:19:05::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:19:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:19:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.14:19:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-28.14:19:05::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-28.14:19:05::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:05::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-28.14:19:06::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-28.14:19:06::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-28.14:19:06::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-28.14:19:06::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-28.14:19:06::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-28.14:19:06::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-28.14:19:06::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-28.14:19:06::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-28.14:19:06::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-28.14:19:06::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-28.14:19:06::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-28.14:19:06::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-28.14:19:06::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-28.14:19:06::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-28.14:19:06::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-28.14:19:06::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-09-28.14:19:06::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xhw
TRACE::2024-09-28.14:19:06::SCWMssOS::icap.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o 
TRACE::2024-09-28.14:19:06::SCWMssOS::microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_s
TRACE::2024-09-28.14:19:06::SCWMssOS::rp.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.
TRACE::2024-09-28.14:19:06::SCWMssOS::o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepco
TRACE::2024-09-28.14:19:06::SCWMssOS::mmon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.
TRACE::2024-09-28.14:19:06::SCWMssOS::o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib
TRACE::2024-09-28.14:19:06::SCWMssOS::/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/x
TRACE::2024-09-28.14:19:06::SCWMssOS::platform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o m
TRACE::2024-09-28.14:19:06::SCWMssOS::icroblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microbla
TRACE::2024-09-28.14:19:06::SCWMssOS::ze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze
TRACE::2024-09-28.14:19:06::SCWMssOS::_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microb
TRACE::2024-09-28.14:19:06::SCWMssOS::laze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o
TRACE::2024-09-28.14:19:06::SCWMssOS:: microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-09-28.14:19:06::SCWMssOS::'Finished building libraries'

TRACE::2024-09-28.14:19:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-28.14:19:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-28.14:19:06::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-28.14:19:06::SCWSystem::Completed Processing the sysconfig 7k325t_platform
LOG::2024-09-28.14:19:06::SCWPlatform::Completed generating the artifacts for system configuration 7k325t_platform
TRACE::2024-09-28.14:19:06::SCWPlatform::Started preparing the platform 
TRACE::2024-09-28.14:19:06::SCWSystem::Writing the bif file for system config 7k325t_platform
TRACE::2024-09-28.14:19:06::SCWSystem::dir created 
TRACE::2024-09-28.14:19:06::SCWSystem::Writing the bif 
TRACE::2024-09-28.14:19:06::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-28.14:19:06::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-28.14:19:06::SCWPlatform::Completed generating the platform
TRACE::2024-09-28.14:19:06::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:19:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-28.14:19:06::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:19:06::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.14:19:06::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:06::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:06::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:06::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:19:06::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:19:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-09-28.14:19:06::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-09-28.14:19:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:19:06::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:19:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:19:06::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:19:06::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"680be63b4a8247d4f57b4fd5fd046af3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-28.14:19:06::SCWPlatform::updated the xpfm file.
TRACE::2024-09-28.14:19:06::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:06::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:06::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:06::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:19:06::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:19:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-09-28.14:19:06::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-09-28.14:19:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:19:06::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:19:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:19:06::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:19:17::SCWMssOS::cleaning the bsp 
TRACE::2024-09-28.14:19:17::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2024-09-28.14:19:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2024-09-28.14:19:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2024-09-28.14:19:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2024-09-28.14:19:17::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s clean 

TRACE::2024-09-28.14:19:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2024-09-28.14:19:18::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2024-09-28.14:19:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2024-09-28.14:19:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2024-09-28.14:19:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2024-09-28.14:19:18::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-09-28.14:19:27::SCWPlatform::Started generating the artifacts platform 7k325t_platform
TRACE::2024-09-28.14:19:27::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-28.14:19:27::SCWPlatform::Started generating the artifacts for system configuration 7k325t_platform
LOG::2024-09-28.14:19:27::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-28.14:19:27::SCWSystem::Not a boot domain 
LOG::2024-09-28.14:19:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-28.14:19:27::SCWDomain::Generating domain artifcats
TRACE::2024-09-28.14:19:27::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-28.14:19:27::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-28.14:19:27::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:27::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:27::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:27::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:19:27::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:19:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-09-28.14:19:27::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-09-28.14:19:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:19:27::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:19:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:19:27::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:19:27::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-28.14:19:27::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:19:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-28.14:19:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-28.14:19:27::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-09-28.14:19:27::SCWMssOS::doing bsp build ... 
TRACE::2024-09-28.14:19:27::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-28.14:19:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-28.14:19:27::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-28.14:19:27::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-28.14:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.14:19:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:19:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:19:27::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.14:19:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:19:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:19:27::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.14:19:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:19:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:19:27::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.14:19:27::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:19:27::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:19:27::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.14:19:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.14:19:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.14:19:27::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.14:19:27::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:19:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:19:27::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.14:19:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-28.14:19:27::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-28.14:19:27::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.14:19:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:19:27::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:19:27::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.14:19:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-28.14:19:27::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-28.14:19:27::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.14:19:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:19:27::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:19:27::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.14:19:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.14:19:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.14:19:27::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.14:19:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:19:27::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:19:27::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.14:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.14:19:27::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:19:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:19:27::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.14:19:27::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.14:19:27::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.14:19:27::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.14:19:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.14:19:27::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.14:19:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.14:19:27::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.14:19:27::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.14:19:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.14:19:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.14:19:27::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.14:19:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-28.14:19:27::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-28.14:19:27::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.14:19:28::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-28.14:19:28::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-28.14:19:28::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-28.14:19:28::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-28.14:19:28::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-28.14:19:28::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-28.14:19:28::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-28.14:19:28::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-28.14:19:28::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-28.14:19:28::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-28.14:19:28::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-28.14:19:28::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-28.14:19:28::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-28.14:19:28::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-28.14:19:28::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-28.14:19:28::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-28.14:19:28::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-09-28.14:19:28::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xhw
TRACE::2024-09-28.14:19:28::SCWMssOS::icap.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o 
TRACE::2024-09-28.14:19:28::SCWMssOS::microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_s
TRACE::2024-09-28.14:19:28::SCWMssOS::rp.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.
TRACE::2024-09-28.14:19:28::SCWMssOS::o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepco
TRACE::2024-09-28.14:19:28::SCWMssOS::mmon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.
TRACE::2024-09-28.14:19:28::SCWMssOS::o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib
TRACE::2024-09-28.14:19:28::SCWMssOS::/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/x
TRACE::2024-09-28.14:19:28::SCWMssOS::platform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o m
TRACE::2024-09-28.14:19:28::SCWMssOS::icroblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microbla
TRACE::2024-09-28.14:19:28::SCWMssOS::ze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze
TRACE::2024-09-28.14:19:28::SCWMssOS::_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microb
TRACE::2024-09-28.14:19:28::SCWMssOS::laze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o
TRACE::2024-09-28.14:19:28::SCWMssOS:: microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-09-28.14:19:28::SCWMssOS::'Finished building libraries'

TRACE::2024-09-28.14:19:28::SCWMssOS::Copying to export directory.
TRACE::2024-09-28.14:19:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-28.14:19:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-28.14:19:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-28.14:19:28::SCWSystem::Completed Processing the sysconfig 7k325t_platform
LOG::2024-09-28.14:19:28::SCWPlatform::Completed generating the artifacts for system configuration 7k325t_platform
TRACE::2024-09-28.14:19:28::SCWPlatform::Started preparing the platform 
TRACE::2024-09-28.14:19:28::SCWSystem::Writing the bif file for system config 7k325t_platform
TRACE::2024-09-28.14:19:28::SCWSystem::dir created 
TRACE::2024-09-28.14:19:28::SCWSystem::Writing the bif 
TRACE::2024-09-28.14:19:28::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-28.14:19:28::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-28.14:19:28::SCWPlatform::Completed generating the platform
TRACE::2024-09-28.14:19:28::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:19:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-28.14:19:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-28.14:19:28::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.14:19:28::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:28::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:28::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:28::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:19:28::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:19:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-09-28.14:19:28::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-09-28.14:19:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:19:28::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:19:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:19:28::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:19:28::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"680be63b4a8247d4f57b4fd5fd046af3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-28.14:19:28::SCWPlatform::updated the xpfm file.
TRACE::2024-09-28.14:19:28::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:28::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:28::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:28::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.14:19:28::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.14:19:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.14:19:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-09-28.14:19:28::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-09-28.14:19:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.14:19:28::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.14:19:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.14:19:28::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:02::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa
TRACE::2024-09-28.22:31:02::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:31:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.22:31:02::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-09-28.22:31:02::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.22:31:02::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:31:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-09-28.22:31:02::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-09-28.22:31:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.22:31:02::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.22:31:02::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:31:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2024-09-28.22:31:02::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2024-09-28.22:31:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.22:31:02::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.22:31:02::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:02::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa
TRACE::2024-09-28.22:31:02::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:31:02::SCWPlatform::update - Opened existing hwdb system_wrapper_23
TRACE::2024-09-28.22:31:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.22:31:02::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-28.22:31:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-28.22:31:02::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.22:31:02::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-09-28.22:31:02::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:02::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.22:31:02::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:31:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-28.22:31:02::SCWPlatform::Opened new HwDB with name system_wrapper_24
TRACE::2024-09-28.22:31:02::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-28.22:31:02::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:02::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.22:31:02::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.22:31:02::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:31:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_24
TRACE::2024-09-28.22:31:02::SCWPlatform::Opened existing hwdb system_wrapper_24
TRACE::2024-09-28.22:31:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.22:31:02::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.22:31:02::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:02::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"ba3196ce89764406a436b47b0e4905bf1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-28.22:31:03::SCWPlatform::Clearing the existing platform
TRACE::2024-09-28.22:31:03::SCWSystem::Clearing the existing sysconfig
TRACE::2024-09-28.22:31:03::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:03::SCWSystem::Clearing the domains completed.
TRACE::2024-09-28.22:31:03::SCWPlatform::Clearing the opened hw db.
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.22:31:03::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:31:03::SCWPlatform::Removing the HwDB with name C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.22:31:03::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:31:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-28.22:31:03::SCWPlatform::Opened new HwDB with name system_wrapper_25
TRACE::2024-09-28.22:31:03::SCWReader::Active system found as  7k325t_platform
TRACE::2024-09-28.22:31:03::SCWReader::Handling sysconfig 7k325t_platform
TRACE::2024-09-28.22:31:03::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-28.22:31:03::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.22:31:03::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:31:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2024-09-28.22:31:03::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2024-09-28.22:31:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.22:31:03::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.22:31:03::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:31:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2024-09-28.22:31:03::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2024-09-28.22:31:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.22:31:03::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.22:31:03::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:31:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2024-09-28.22:31:03::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2024-09-28.22:31:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.22:31:03::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.22:31:03::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:31:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2024-09-28.22:31:03::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2024-09-28.22:31:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.22:31:03::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-28.22:31:03::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:03::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:03::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:03::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-28.22:31:03::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-28.22:31:03::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:03::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-28.22:31:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-28.22:31:03::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.22:31:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-09-28.22:31:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-09-28.22:31:03::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.22:31:03::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:31:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2024-09-28.22:31:03::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2024-09-28.22:31:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.22:31:03::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.22:31:03::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:03::SCWReader::No isolation master present  
LOG::2024-09-28.22:31:49::SCWPlatform::Started generating the artifacts platform 7k325t_platform
TRACE::2024-09-28.22:31:49::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-28.22:31:49::SCWPlatform::Started generating the artifacts for system configuration 7k325t_platform
LOG::2024-09-28.22:31:49::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-28.22:31:49::SCWSystem::Not a boot domain 
LOG::2024-09-28.22:31:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-28.22:31:49::SCWDomain::Generating domain artifcats
TRACE::2024-09-28.22:31:49::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-28.22:31:49::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-28.22:31:49::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:49::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:49::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:49::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.22:31:49::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:31:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2024-09-28.22:31:49::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2024-09-28.22:31:49::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2024-09-28.22:31:49::SCWPlatform::Opened new HwDB with name system_wrapper_26
TRACE::2024-09-28.22:31:49::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.22:31:49::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:49::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-28.22:31:49::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:49::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-09-28.22:31:51::SCWMssOS::doing bsp build ... 
TRACE::2024-09-28.22:31:51::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-28.22:31:51::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-28.22:31:51::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-28.22:31:51::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.22:31:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.22:31:51::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.22:31:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.22:31:51::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.22:31:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.22:31:51::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.22:31:51::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.22:31:51::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.22:31:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.22:31:51::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.22:31:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.22:31:51::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-28.22:31:51::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-28.22:31:51::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.22:31:51::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.22:31:51::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-28.22:31:51::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-28.22:31:51::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_10/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-28.22:31:51::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-28.22:31:51::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.22:31:51::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.22:31:51::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.22:31:51::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.22:31:51::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.22:31:51::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.22:31:51::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.22:31:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.22:31:51::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.22:31:51::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.22:31:51::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.22:31:51::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.22:31:51::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.22:31:51::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.22:31:51::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.22:31:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.22:31:51::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-28.22:31:51::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-28.22:31:51::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_10/src"

TRACE::2024-09-28.22:31:51::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.22:31:51::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.22:31:51::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:31:52::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-28.22:31:52::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-28.22:31:52::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-28.22:31:52::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-28.22:31:52::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-28.22:31:52::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-28.22:31:52::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-28.22:31:52::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-28.22:31:52::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-28.22:31:52::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-28.22:31:52::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-28.22:31:52::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-28.22:31:52::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-28.22:31:52::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-28.22:31:52::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-28.22:31:52::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-28.22:31:52::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-09-28.22:31:52::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xhw
TRACE::2024-09-28.22:31:52::SCWMssOS::icap.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o 
TRACE::2024-09-28.22:31:52::SCWMssOS::microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_s
TRACE::2024-09-28.22:31:52::SCWMssOS::rp.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.
TRACE::2024-09-28.22:31:52::SCWMssOS::o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepco
TRACE::2024-09-28.22:31:52::SCWMssOS::mmon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.
TRACE::2024-09-28.22:31:52::SCWMssOS::o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib
TRACE::2024-09-28.22:31:52::SCWMssOS::/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/x
TRACE::2024-09-28.22:31:52::SCWMssOS::platform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o m
TRACE::2024-09-28.22:31:52::SCWMssOS::icroblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microbla
TRACE::2024-09-28.22:31:52::SCWMssOS::ze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze
TRACE::2024-09-28.22:31:52::SCWMssOS::_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microb
TRACE::2024-09-28.22:31:52::SCWMssOS::laze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o
TRACE::2024-09-28.22:31:52::SCWMssOS:: microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xuartns550.o microblaze_0/lib/xuartns55
TRACE::2024-09-28.22:31:52::SCWMssOS::0_format.o microblaze_0/lib/xuartns550_g.o microblaze_0/lib/xuartns550_intr.o microblaze_0/lib/xuartns550_l.o microblaze_0/lib/
TRACE::2024-09-28.22:31:52::SCWMssOS::xuartns550_options.o microblaze_0/lib/xuartns550_selftest.o microblaze_0/lib/xuartns550_sinit.o microblaze_0/lib/xuartns550_sta
TRACE::2024-09-28.22:31:52::SCWMssOS::ts.o

TRACE::2024-09-28.22:31:52::SCWMssOS::'Finished building libraries'

TRACE::2024-09-28.22:31:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-28.22:31:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-28.22:31:52::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-28.22:31:52::SCWSystem::Completed Processing the sysconfig 7k325t_platform
LOG::2024-09-28.22:31:52::SCWPlatform::Completed generating the artifacts for system configuration 7k325t_platform
TRACE::2024-09-28.22:31:52::SCWPlatform::Started preparing the platform 
TRACE::2024-09-28.22:31:52::SCWSystem::Writing the bif file for system config 7k325t_platform
TRACE::2024-09-28.22:31:52::SCWSystem::dir created 
TRACE::2024-09-28.22:31:52::SCWSystem::Writing the bif 
TRACE::2024-09-28.22:31:52::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-28.22:31:52::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-28.22:31:52::SCWPlatform::Completed generating the platform
TRACE::2024-09-28.22:31:52::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-28.22:31:52::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:52::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.22:31:52::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:52::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:52::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:52::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.22:31:52::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:31:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_26
TRACE::2024-09-28.22:31:52::SCWPlatform::Opened existing hwdb system_wrapper_26
TRACE::2024-09-28.22:31:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.22:31:52::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.22:31:52::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:52::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"ba3196ce89764406a436b47b0e4905bf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-28.22:31:52::SCWPlatform::updated the xpfm file.
TRACE::2024-09-28.22:31:53::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:53::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:53::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:53::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.22:31:53::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:31:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:31:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_26
TRACE::2024-09-28.22:31:53::SCWPlatform::Opened existing hwdb system_wrapper_26
TRACE::2024-09-28.22:31:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.22:31:53::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:31:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.22:31:53::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:32:58::SCWMssOS::cleaning the bsp 
TRACE::2024-09-28.22:32:58::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2024-09-28.22:32:58::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2024-09-28.22:32:58::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2024-09-28.22:32:58::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2024-09-28.22:32:58::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s clean 

TRACE::2024-09-28.22:32:58::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2024-09-28.22:32:58::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s clean 

TRACE::2024-09-28.22:32:58::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2024-09-28.22:32:59::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2024-09-28.22:32:59::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2024-09-28.22:32:59::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_10/src -s clean 

TRACE::2024-09-28.22:32:59::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-09-28.22:33:04::SCWPlatform::Started generating the artifacts platform 7k325t_platform
TRACE::2024-09-28.22:33:04::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-28.22:33:04::SCWPlatform::Started generating the artifacts for system configuration 7k325t_platform
LOG::2024-09-28.22:33:04::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-28.22:33:04::SCWSystem::Not a boot domain 
LOG::2024-09-28.22:33:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-28.22:33:04::SCWDomain::Generating domain artifcats
TRACE::2024-09-28.22:33:04::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-28.22:33:04::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-28.22:33:04::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:33:04::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:33:04::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:33:04::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.22:33:04::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:33:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:33:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_26
TRACE::2024-09-28.22:33:04::SCWPlatform::Opened existing hwdb system_wrapper_26
TRACE::2024-09-28.22:33:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.22:33:04::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:33:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.22:33:04::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:33:04::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-28.22:33:04::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:33:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-28.22:33:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-28.22:33:04::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-09-28.22:33:04::SCWMssOS::doing bsp build ... 
TRACE::2024-09-28.22:33:04::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-28.22:33:04::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-28.22:33:04::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-28.22:33:04::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.22:33:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.22:33:04::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.22:33:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.22:33:04::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.22:33:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.22:33:04::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.22:33:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.22:33:04::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-28.22:33:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-28.22:33:04::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.22:33:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.22:33:04::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-28.22:33:04::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-28.22:33:04::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.22:33:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.22:33:04::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-28.22:33:04::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-28.22:33:04::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_10/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-28.22:33:04::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-28.22:33:04::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.22:33:04::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.22:33:04::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.22:33:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.22:33:04::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.22:33:04::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.22:33:04::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.22:33:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.22:33:04::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-28.22:33:04::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-28.22:33:04::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_12/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-28.22:33:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-28.22:33:04::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.22:33:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.22:33:04::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-28.22:33:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-28.22:33:04::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_10/src"

TRACE::2024-09-28.22:33:04::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-28.22:33:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-28.22:33:04::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-28.22:33:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-28.22:33:05::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-28.22:33:05::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-28.22:33:05::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-28.22:33:05::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-28.22:33:05::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-28.22:33:05::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-28.22:33:05::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-28.22:33:05::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-28.22:33:05::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-28.22:33:05::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-28.22:33:05::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-28.22:33:05::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-28.22:33:05::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-28.22:33:05::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-28.22:33:05::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-28.22:33:05::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-28.22:33:05::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-28.22:33:05::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-28.22:33:05::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-09-28.22:33:05::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xhw
TRACE::2024-09-28.22:33:05::SCWMssOS::icap.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o 
TRACE::2024-09-28.22:33:05::SCWMssOS::microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_s
TRACE::2024-09-28.22:33:05::SCWMssOS::rp.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.
TRACE::2024-09-28.22:33:05::SCWMssOS::o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepco
TRACE::2024-09-28.22:33:05::SCWMssOS::mmon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.
TRACE::2024-09-28.22:33:05::SCWMssOS::o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib
TRACE::2024-09-28.22:33:05::SCWMssOS::/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/x
TRACE::2024-09-28.22:33:05::SCWMssOS::platform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xspi.o microblaze_0/lib/xspi_g.o microblaze_0/lib/xspi_options.o m
TRACE::2024-09-28.22:33:05::SCWMssOS::icroblaze_0/lib/xspi_selftest.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xspi_stats.o microblaze_0/lib/xtmrctr.o microbla
TRACE::2024-09-28.22:33:05::SCWMssOS::ze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze
TRACE::2024-09-28.22:33:05::SCWMssOS::_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microb
TRACE::2024-09-28.22:33:05::SCWMssOS::laze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o
TRACE::2024-09-28.22:33:05::SCWMssOS:: microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/xuartns550.o microblaze_0/lib/xuartns55
TRACE::2024-09-28.22:33:05::SCWMssOS::0_format.o microblaze_0/lib/xuartns550_g.o microblaze_0/lib/xuartns550_intr.o microblaze_0/lib/xuartns550_l.o microblaze_0/lib/
TRACE::2024-09-28.22:33:05::SCWMssOS::xuartns550_options.o microblaze_0/lib/xuartns550_selftest.o microblaze_0/lib/xuartns550_sinit.o microblaze_0/lib/xuartns550_sta
TRACE::2024-09-28.22:33:05::SCWMssOS::ts.o

TRACE::2024-09-28.22:33:05::SCWMssOS::'Finished building libraries'

TRACE::2024-09-28.22:33:05::SCWMssOS::Copying to export directory.
TRACE::2024-09-28.22:33:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-28.22:33:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-28.22:33:06::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-28.22:33:06::SCWSystem::Completed Processing the sysconfig 7k325t_platform
LOG::2024-09-28.22:33:06::SCWPlatform::Completed generating the artifacts for system configuration 7k325t_platform
TRACE::2024-09-28.22:33:06::SCWPlatform::Started preparing the platform 
TRACE::2024-09-28.22:33:06::SCWSystem::Writing the bif file for system config 7k325t_platform
TRACE::2024-09-28.22:33:06::SCWSystem::dir created 
TRACE::2024-09-28.22:33:06::SCWSystem::Writing the bif 
TRACE::2024-09-28.22:33:06::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-28.22:33:06::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-28.22:33:06::SCWPlatform::Completed generating the platform
TRACE::2024-09-28.22:33:06::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:33:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-28.22:33:06::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-28.22:33:06::SCWMssOS::Commit changes completed.
TRACE::2024-09-28.22:33:06::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:33:06::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:33:06::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:33:06::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.22:33:06::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:33:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:33:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_26
TRACE::2024-09-28.22:33:06::SCWPlatform::Opened existing hwdb system_wrapper_26
TRACE::2024-09-28.22:33:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.22:33:06::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:33:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.22:33:06::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:33:06::SCWWriter::formatted JSON is {
	"platformName":	"7k325t_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"7k325t_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"7k325t_platform",
	"systems":	[{
			"systemName":	"7k325t_platform",
			"systemDesc":	"7k325t_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"7k325t_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"ba3196ce89764406a436b47b0e4905bf",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-28.22:33:06::SCWPlatform::updated the xpfm file.
TRACE::2024-09-28.22:33:06::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:33:06::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:33:06::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:33:06::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw
TRACE::2024-09-28.22:33:06::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/hw/system_wrapper.xsa
TRACE::2024-09-28.22:33:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-28.22:33:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_26
TRACE::2024-09-28.22:33:06::SCWPlatform::Opened existing hwdb system_wrapper_26
TRACE::2024-09-28.22:33:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-28.22:33:06::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-28.22:33:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-28.22:33:06::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example9_2/vitis_ide_v2/7k325t_platform/microblaze_0/standalone_domain/bsp/system.mss
