
---------- Begin Simulation Statistics ----------
final_tick                               2541835072500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 215069                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   215067                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.50                       # Real time elapsed on the host
host_tick_rate                              606419437                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193827                       # Number of instructions simulated
sim_ops                                       4193827                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011825                       # Number of seconds simulated
sim_ticks                                 11825227500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.687929                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378286                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846506                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2413                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             75494                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            802699                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53146                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278461                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225315                       # Number of indirect misses.
system.cpu.branchPred.lookups                  974879                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64100                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26665                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193827                       # Number of instructions committed
system.cpu.committedOps                       4193827                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.636142                       # CPI: cycles per instruction
system.cpu.discardedOps                        189404                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606070                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1450810                       # DTB hits
system.cpu.dtb.data_misses                       7673                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404975                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848496                       # DTB read hits
system.cpu.dtb.read_misses                       6884                       # DTB read misses
system.cpu.dtb.write_accesses                  201095                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602314                       # DTB write hits
system.cpu.dtb.write_misses                       789                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18030                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3373083                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027544                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658797                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16738620                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177426                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  954842                       # ITB accesses
system.cpu.itb.fetch_acv                          519                       # ITB acv
system.cpu.itb.fetch_hits                      947640                       # ITB hits
system.cpu.itb.fetch_misses                      7202                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4216     69.35%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.06% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.11% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.74%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6079                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14422                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2433     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2679     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5129                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2420     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2420     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4857                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10919016000     92.30%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9384500      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17106500      0.14%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               884090000      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11829597000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903322                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946968                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7991598000     67.56%     67.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3837999000     32.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23637003                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85376      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540274     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838774     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592240     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104835      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193827                       # Class of committed instruction
system.cpu.quiesceCycles                        13452                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6898383                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155629                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312861                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22927460                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22927460                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22927460                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22927460                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117576.717949                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117576.717949                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117576.717949                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117576.717949                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13165493                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13165493                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13165493                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13165493                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67515.348718                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67515.348718                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67515.348718                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67515.348718                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22577963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22577963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117593.557292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117593.557292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12965996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12965996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67531.229167                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67531.229167                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.270133                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539417115000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.270133                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204383                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204383                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128134                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34853                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86584                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34169                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29018                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29018                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87174                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40854                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11116480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11116480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691249                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17818993                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157462                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002813                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052967                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157019     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157462                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820990036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375872750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462218750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5575104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10046592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5575104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5575104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34853                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34853                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471458498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378131245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849589744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471458498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471458498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188629944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188629944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188629944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471458498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378131245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038219688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000189622750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7322                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7322                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406860                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111753                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156978                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121215                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156978                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121215                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10260                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2250                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5716                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2007797250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4758759750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13684.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32434.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103988                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80226                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156978                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121215                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.756684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.410415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.300814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34349     42.18%     42.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24396     29.96%     72.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9943     12.21%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4570      5.61%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2367      2.91%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1489      1.83%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          938      1.15%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          557      0.68%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2820      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81429                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.036465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.435467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.770153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1277     17.44%     17.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5566     76.02%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           294      4.02%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            80      1.09%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.57%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           13      0.18%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7322                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.243786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.748339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6536     89.27%     89.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               88      1.20%     90.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              467      6.38%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              165      2.25%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.86%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7322                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9389952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  656640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7611968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10046592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7757760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11825222500                       # Total gap between requests
system.mem_ctrls.avgGap                      42507.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4949760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7611968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418576302.231817483902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375484699.977230846882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643705839.908788204193                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87111                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69867                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121215                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2508971250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2249788500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290381292250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28802.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32201.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2395588.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314359920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167059695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560004480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308815200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5165292120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191167680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7639722615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.052908                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    446349750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10984197750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267128820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141963360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487562040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312035940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5130198360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        220720320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7492632360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.614225                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    520830000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10909717500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              993460                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11818027500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1629587                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1629587                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1629587                       # number of overall hits
system.cpu.icache.overall_hits::total         1629587                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87175                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87175                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87175                       # number of overall misses
system.cpu.icache.overall_misses::total         87175                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5362046500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5362046500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5362046500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5362046500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1716762                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1716762                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1716762                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1716762                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050779                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050779                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050779                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050779                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61508.993404                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61508.993404                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61508.993404                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61508.993404                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86584                       # number of writebacks
system.cpu.icache.writebacks::total             86584                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87175                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87175                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87175                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87175                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5274872500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5274872500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5274872500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5274872500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050779                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050779                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050779                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050779                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60509.004875                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60509.004875                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60509.004875                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60509.004875                       # average overall mshr miss latency
system.cpu.icache.replacements                  86584                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1629587                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1629587                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87175                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87175                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5362046500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5362046500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1716762                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1716762                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050779                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050779                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61508.993404                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61508.993404                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87175                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87175                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5274872500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5274872500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050779                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050779                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60509.004875                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60509.004875                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.805183                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1653101                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86662                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.075269                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.805183                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3520698                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3520698                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311577                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311577                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311577                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311577                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105679                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105679                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105679                       # number of overall misses
system.cpu.dcache.overall_misses::total        105679                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6779126500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6779126500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6779126500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6779126500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417256                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417256                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417256                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417256                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074566                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074566                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074566                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074566                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64148.283954                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64148.283954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64148.283954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64148.283954                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34677                       # number of writebacks
system.cpu.dcache.writebacks::total             34677                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36692                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36692                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36692                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36692                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68987                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68987                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68987                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68987                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4397471500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4397471500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4397471500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4397471500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048676                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048676                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048676                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048676                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63743.480656                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63743.480656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63743.480656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63743.480656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68843                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781083                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781083                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3298445500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3298445500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059218                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059218                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67087.936786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67087.936786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39954                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39954                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672337500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672337500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048123                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048123                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66885.355659                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66885.355659                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530494                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530494                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56513                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56513                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480681000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480681000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096273                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096273                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61590.802116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61590.802116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27480                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27480                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1725134000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1725134000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049459                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049459                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59419.763717                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59419.763717                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64124000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64124000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080361                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080361                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71328.142380                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71328.142380                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63225000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63225000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080361                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080361                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70328.142380                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70328.142380                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541835072500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.453607                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373147                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68843                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.946066                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.453607                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2948993                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2948993                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551514168500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 614627                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747908                       # Number of bytes of host memory used
host_op_rate                                   614621                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.57                       # Real time elapsed on the host
host_tick_rate                              590270467                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7728725                       # Number of instructions simulated
sim_ops                                       7728725                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007423                       # Number of seconds simulated
sim_ticks                                  7422534000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             36.864190                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  179752                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               487606                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12301                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             49663                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            454861                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29147                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          189037                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           159890                       # Number of indirect misses.
system.cpu.branchPred.lookups                  606492                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   76224                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        15688                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2793370                       # Number of instructions committed
system.cpu.committedOps                       2793370                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.262746                       # CPI: cycles per instruction
system.cpu.discardedOps                        206078                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   351479                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       867277                       # DTB hits
system.cpu.dtb.data_misses                       1994                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   234533                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       535816                       # DTB read hits
system.cpu.dtb.read_misses                       1575                       # DTB read misses
system.cpu.dtb.write_accesses                  116946                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      331461                       # DTB write hits
system.cpu.dtb.write_misses                       419                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204722                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2279618                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            659965                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           368298                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10318935                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.190015                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  575242                       # ITB accesses
system.cpu.itb.fetch_acv                          160                       # ITB acv
system.cpu.itb.fetch_hits                      573835                       # ITB hits
system.cpu.itb.fetch_misses                      1407                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.55%      3.55% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.76% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4332     82.34%     86.11% # number of callpals executed
system.cpu.kern.callpal::rdps                     190      3.61%     89.72% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.74% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.75% # number of callpals executed
system.cpu.kern.callpal::rti                      306      5.82%     95.57% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.71% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.79% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.19%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5261                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7320                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1827     39.00%     39.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.15%     40.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2811     60.00%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4685                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1824     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.19%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1824     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3695                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5021437500     67.63%     67.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                70949000      0.96%     68.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 7819500      0.11%     68.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2324933000     31.31%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7425139000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998358                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.648879                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.788687                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 264                      
system.cpu.kern.mode_good::user                   261                      
system.cpu.kern.mode_good::idle                     3                      
system.cpu.kern.mode_switch::kernel               487                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 261                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   6                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.542094                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.700265                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5847200500     78.75%     78.75% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1463034500     19.70%     98.45% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            114904000      1.55%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         14700797                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108398      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1700892     60.89%     64.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4412      0.16%     64.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470298     16.84%     85.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295596     10.58%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40121      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2793370                       # Class of committed instruction
system.cpu.quiesceCycles                       144271                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4381862                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          173                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114665                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229207                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2978944580                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2978944580                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2978944580                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2978944580                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118127.709573                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118127.709573                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118127.709573                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118127.709573                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           192                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           48                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1716636081                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1716636081                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1716636081                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1716636081                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68071.856650                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68071.856650                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68071.856650                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68071.856650                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7613968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7613968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115363.151515                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115363.151515                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4313968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4313968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65363.151515                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65363.151515                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2971330612                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2971330612                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118134.963899                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118134.963899                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1712322113                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1712322113                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68078.964416                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68078.964416                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              79728                       # Transaction distribution
system.membus.trans_dist::WriteReq                729                       # Transaction distribution
system.membus.trans_dist::WriteResp               729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38921                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66415                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9200                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10390                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10390                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66416                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12582                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       199235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       199235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 321319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8500416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8500416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2347200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2349784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12459928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116014                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001457                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038139                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  115845     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     169      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              116014                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2517500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           660805276                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          125931250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          352974499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4249856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1465984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5715840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4249856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4249856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2490944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2490944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           66404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38921                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38921                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         572561338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         197504518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             770065856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    572561338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        572561338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      335592131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            335592131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      335592131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        572561338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        197504518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1105657987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     62873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000525598500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6410                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6410                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246003                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98538                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89310                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105271                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89310                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105271                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3631                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   971                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5163                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1324900750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  428395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2931382000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15463.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34213.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       116                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61595                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73042                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89310                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105271                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    417                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.717874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.998592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.953555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22322     40.34%     40.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16799     30.36%     70.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6909     12.49%     83.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3173      5.73%     88.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1758      3.18%     92.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          943      1.70%     93.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          570      1.03%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          427      0.77%     95.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2436      4.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55337                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.366459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.965523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1579     24.63%     24.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              44      0.69%     25.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            111      1.73%     27.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           651     10.16%     37.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3348     52.23%     89.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           433      6.76%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           113      1.76%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            55      0.86%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            36      0.56%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            11      0.17%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            12      0.19%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             4      0.06%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             4      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6410                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.271451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.251684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.869166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5549     86.57%     86.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              354      5.52%     92.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              319      4.98%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              115      1.79%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               38      0.59%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.11%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.14%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.19%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6410                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5483456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  232384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6675200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5715840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6737344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       738.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       899.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    770.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    907.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7422534000                       # Total gap between requests
system.mem_ctrls.avgGap                      38146.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4023872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1459584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6675200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 542115671.009388446808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 196642278.768948733807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 899315516.776346206665                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        66404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22906                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105271                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2116731500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    814650500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 187774392250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31876.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35564.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1783723.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            219740640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            116764560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           327933060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          285565320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     585751920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3018535320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        309837120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4864127940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.319051                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    778967500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    247780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6399715500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            175686840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             93349410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           284193420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          259230420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     585751920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3120260940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        224173440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4742646390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.952464                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    555503500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    247780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6623179500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25881                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25881                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               198500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2189000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131480580                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.8                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1497500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              709500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9602296000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       993713                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           993713                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       993713                       # number of overall hits
system.cpu.icache.overall_hits::total          993713                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66416                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66416                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66416                       # number of overall misses
system.cpu.icache.overall_misses::total         66416                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4349973500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4349973500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4349973500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4349973500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1060129                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1060129                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1060129                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1060129                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062649                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.062649                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062649                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.062649                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65495.866960                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65495.866960                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65495.866960                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65495.866960                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66415                       # number of writebacks
system.cpu.icache.writebacks::total             66415                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66416                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66416                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66416                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66416                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4283557500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4283557500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4283557500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4283557500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.062649                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.062649                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.062649                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.062649                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64495.866960                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64495.866960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64495.866960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64495.866960                       # average overall mshr miss latency
system.cpu.icache.replacements                  66415                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       993713                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          993713                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66416                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66416                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4349973500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4349973500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1060129                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1060129                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062649                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.062649                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65495.866960                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65495.866960                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66416                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66416                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4283557500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4283557500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.062649                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.062649                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64495.866960                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64495.866960                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998481                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1081787                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66415                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.288293                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998481                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2186674                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2186674                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       805213                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           805213                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       805213                       # number of overall hits
system.cpu.dcache.overall_hits::total          805213                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33771                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33771                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33771                       # number of overall misses
system.cpu.dcache.overall_misses::total         33771                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2236388000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2236388000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2236388000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2236388000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       838984                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       838984                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       838984                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       838984                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040252                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040252                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040252                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040252                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66222.143259                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66222.143259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66222.143259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66222.143259                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13769                       # number of writebacks
system.cpu.dcache.writebacks::total             13769                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11274                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11274                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11274                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11274                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22497                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22497                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22497                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22497                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1509560500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1509560500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1509560500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1509560500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138623500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138623500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026815                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026815                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026815                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026815                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67100.524514                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67100.524514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67100.524514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67100.524514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 95012.679918                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 95012.679918                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22903                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       503591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          503591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13943                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13943                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1012909500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1012909500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       517534                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       517534                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026941                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026941                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72646.453417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72646.453417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1849                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1849                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12094                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12094                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    884411500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    884411500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138623500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138623500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023369                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023369                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73128.121383                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73128.121383                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189895.205479                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189895.205479                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19828                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19828                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1223478500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1223478500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321450                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321450                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061683                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061683                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61704.584426                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61704.584426                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9425                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9425                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10403                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10403                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    625149000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    625149000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60093.146208                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60093.146208                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6614                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6614                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          425                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          425                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     35019500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     35019500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060378                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060378                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 82398.823529                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 82398.823529                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          424                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          424                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     34576500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     34576500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.060236                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.060236                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 81548.349057                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81548.349057                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6907                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6907                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6907                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6907                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9679096000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.896209                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              820088                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22906                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.802323                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.896209                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1728766                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1728766                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3174783765500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 441055                       # Simulator instruction rate (inst/s)
host_mem_usage                                 756100                       # Number of bytes of host memory used
host_op_rate                                   441055                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1762.31                       # Real time elapsed on the host
host_tick_rate                              353665375                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   777277847                       # Number of instructions simulated
sim_ops                                     777277847                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.623270                       # Number of seconds simulated
sim_ticks                                623269597000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.720084                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17477661                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             20876306                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2186                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2891489                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          21455947                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             816860                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1801034                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           984174                       # Number of indirect misses.
system.cpu.branchPred.lookups                30654275                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3682528                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       272237                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   769549122                       # Number of instructions committed
system.cpu.committedOps                     769549122                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.619014                       # CPI: cycles per instruction
system.cpu.discardedOps                       8752069                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                170793423                       # DTB accesses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_hits                    172306338                       # DTB hits
system.cpu.dtb.data_misses                       4494                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                121973328                       # DTB read accesses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_hits                    122654491                       # DTB read hits
system.cpu.dtb.read_misses                       3836                       # DTB read misses
system.cpu.dtb.write_accesses                48820095                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    49651847                       # DTB write hits
system.cpu.dtb.write_misses                       658                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              508402                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          575560208                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         128132379                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         50937809                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       589123607                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.617660                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               107670511                       # ITB accesses
system.cpu.itb.fetch_acv                          220                       # ITB acv
system.cpu.itb.fetch_hits                   107643069                       # ITB hits
system.cpu.itb.fetch_misses                     27442                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    61      0.37%      0.37% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13551     82.35%     82.72% # number of callpals executed
system.cpu.kern.callpal::rdps                    1416      8.60%     91.32% # number of callpals executed
system.cpu.kern.callpal::rti                     1198      7.28%     98.60% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.13%     98.74% # number of callpals executed
system.cpu.kern.callpal::rdunique                 208      1.26%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16456                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      46065                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      331                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4312     28.00%     28.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     28.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     638      4.14%     32.24% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10437     67.76%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15402                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4273     46.45%     46.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.61% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      638      6.94%     53.55% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4273     46.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9199                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             611392646500     98.23%     98.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                28695000      0.00%     98.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               851128500      0.14%     98.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10165391000      1.63%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         622437861000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990955                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.409409                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.597260                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1133                      
system.cpu.kern.mode_good::user                  1131                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1255                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1131                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.902789                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.948117                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        19978938500      3.21%      3.21% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         602378685500     96.78%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             80134000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       61                       # number of times the context was actually changed
system.cpu.numCycles                       1245911048                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            48549345      6.31%      6.31% # Class of committed instruction
system.cpu.op_class_0::IntAlu               544695614     70.78%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5158183      0.67%     77.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                504729      0.07%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::MemRead              120773263     15.69%     93.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite              49610077      6.45%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             12238      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             9023      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               236298      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                769549122                       # Class of committed instruction
system.cpu.quiesceCycles                       628146                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       656787441                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7385                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5376670                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10753295                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2032877005                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2032877005                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2032877005                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2032877005                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117813.793393                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117813.793393                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117813.793393                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117813.793393                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1169174196                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1169174196                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1169174196                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1169174196                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67758.574094                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67758.574094                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67758.574094                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67758.574094                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4741485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4741485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 121576.538462                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121576.538462                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2791485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2791485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 71576.538462                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 71576.538462                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2028135520                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2028135520                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117805.269517                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117805.269517                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1166382711                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1166382711                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67749.925128                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67749.925128                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5224722                       # Transaction distribution
system.membus.trans_dist::WriteReq               1188                       # Transaction distribution
system.membus.trans_dist::WriteResp              1188                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       224963                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4950313                       # Transaction distribution
system.membus.trans_dist::CleanEvict           201348                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            135131                       # Transaction distribution
system.membus.trans_dist::ReadExResp           135131                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4950313                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        273965                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     14845017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     14845017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1227172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1230440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16109969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    633261056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    633261056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6529                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     39475392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     39481921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673844929                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5959                       # Total snoops (count)
system.membus.snoopTraffic                     381376                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5378262                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001373                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037030                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5370877     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    7385      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5378262                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3408000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         31853462706                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             211235                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2213068000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        26138450250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      316441024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26179584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          342620736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    316441024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     316441024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14397632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14397632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4944391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          409056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5353449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       224963                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             224963                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         507711311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          42003628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             549715144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    507711311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        507711311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23100167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23100167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23100167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        507711311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         42003628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            572815311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5135935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4805126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    406539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000630520500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       317368                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       317368                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15391837                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4822762                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5353449                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5168083                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5353449                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5168083                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 141782                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 32148                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            849465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            188848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            151266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            118406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            520389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            213865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            270389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            208868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            293764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             98432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           220890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           295751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           380146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           418064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           249146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           733978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            827707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            182737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            158702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            106829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            524984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            208861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            274631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            206904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            316859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           208742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           292508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           352198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           414979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           239971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           727344                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55233014500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26058335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            152951770750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10597.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29347.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        42                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4433943                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4178397                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5353449                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5168083                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5040833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  165324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 305543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 317759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 319422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 317657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 317586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 320110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 317611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 317770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 318079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 318474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 317797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 317630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 317604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 317328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 317437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 317521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    149                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1735281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    381.637510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   245.800573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.982878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       409242     23.58%     23.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       401129     23.12%     46.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       237114     13.66%     60.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       156096      9.00%     69.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       109571      6.31%     75.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        88070      5.08%     80.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        60211      3.47%     84.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        46354      2.67%     86.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       227494     13.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1735281                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       317368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.421545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.142832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.190876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2273      0.72%      0.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          25687      8.09%      8.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        285369     89.92%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2857      0.90%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           573      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           232      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           119      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            73      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            50      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            23      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            25      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            23      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           13      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        317368                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       317368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.182923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.171758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.633734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        292444     92.15%     92.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         23440      7.39%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1435      0.45%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            38      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        317368                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              333546688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9074048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               328700288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               342620736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            330757312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       535.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       527.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    549.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    530.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  623269385000                       # Total gap between requests
system.mem_ctrls.avgGap                      59237.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    307528064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26018496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    328700288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 493410982.149992525578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41745171.151032418013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 205.368592686224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 527380590.329035460949                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4944391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       409056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5168083                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 138517532250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14434025750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       212750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15157759759750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28015.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35286.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    106375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2932955.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6089313300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3236573340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19207820940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13804744140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     49200702720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     223355694150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51246519840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       366141368430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.452637                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 131043393250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20812480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 471413723750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6300507360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3348818055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18003481440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13004873100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     49200702720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     221426074290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      52871462880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       364155919845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.267100                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 135426912500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20812480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 467030204500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18404                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18404                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1366                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3266                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37776                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6529                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108665                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1673500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2078000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89896005                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              697500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1019500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     972809.667674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124988.326838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    622947597000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    103992029                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        103992029                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    103992029                       # number of overall hits
system.cpu.icache.overall_hits::total       103992029                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4950312                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4950312                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4950312                       # number of overall misses
system.cpu.icache.overall_misses::total       4950312                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 308738703500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 308738703500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 308738703500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 308738703500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    108942341                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    108942341                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    108942341                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    108942341                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045440                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045440                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045440                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045440                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62367.524209                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62367.524209                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62367.524209                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62367.524209                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4950313                       # number of writebacks
system.cpu.icache.writebacks::total           4950313                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4950312                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4950312                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4950312                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4950312                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 303788390500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 303788390500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 303788390500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 303788390500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045440                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045440                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045440                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045440                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61367.524007                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61367.524007                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61367.524007                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61367.524007                       # average overall mshr miss latency
system.cpu.icache.replacements                4950313                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    103992029                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       103992029                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4950312                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4950312                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 308738703500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 308738703500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    108942341                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    108942341                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045440                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045440                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62367.524209                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62367.524209                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4950312                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4950312                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 303788390500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 303788390500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045440                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045440                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61367.524007                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61367.524007                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           108950061                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4950825                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.006446                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          404                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         222834995                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        222834995                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    166877206                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        166877206                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    166877206                       # number of overall hits
system.cpu.dcache.overall_hits::total       166877206                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       549869                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         549869                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       549869                       # number of overall misses
system.cpu.dcache.overall_misses::total        549869                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36722833500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36722833500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36722833500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36722833500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    167427075                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    167427075                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    167427075                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    167427075                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003284                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003284                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003284                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003284                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66784.695082                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66784.695082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66784.695082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66784.695082                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       207747                       # number of writebacks
system.cpu.dcache.writebacks::total            207747                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       142405                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       142405                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       142405                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       142405                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       407464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       407464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       407464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       407464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1633                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1633                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27332008500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27332008500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27332008500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27332008500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87646000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87646000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002434                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002434                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002434                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002434                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67078.339436                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67078.339436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67078.339436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67078.339436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 53671.769749                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 53671.769749                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 409056                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    117517806                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       117517806                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       307268                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        307268                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21250558500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21250558500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    117825074                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    117825074                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69159.686332                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69159.686332                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        34939                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        34939                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       272329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       272329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18640991500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18640991500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87646000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87646000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68450.262366                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68450.262366                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196957.303371                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196957.303371                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49359400                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49359400                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       242601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       242601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15472275000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15472275000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49602001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49602001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63776.633237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63776.633237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       107466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       107466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       135135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       135135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1188                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1188                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8691017000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8691017000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64313.590114                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64313.590114                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10496                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10496                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1598                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1598                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    122446500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    122446500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12094                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12094                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.132132                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.132132                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76624.843554                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76624.843554                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1597                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1597                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    120773500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    120773500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.132049                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.132049                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75625.234815                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75625.234815                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12072                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12072                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12072                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12072                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 623269597000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           167359980                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            410080                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            408.115441                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          605                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         335311538                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        335311538                       # Number of data accesses

---------- End Simulation Statistics   ----------
