[{"DBLP title": "Ten Lessons From Three Generations Shaped Google's TPUv4i : Industrial Product.", "DBLP authors": ["Norman P. Jouppi", "Doe Hyun Yoon", "Matthew Ashcraft", "Mark Gottscho", "Thomas B. Jablin", "George Kurian", "James Laudon", "Sheng Li", "Peter C. Ma", "Xiaoyu Ma", "Thomas Norrie", "Nishant Patil", "Sushma Prasad", "Cliff Young", "Zongwei Zhou", "David A. Patterson"], "year": 2021, "MAG papers": [{"PaperId": 3190062760, "PaperTitle": "ten lessons from three generations shaped google s tpuv4i industrial product", "Year": 2021, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"google": 16.0}}], "source": "ES"}, {"DBLP title": "Sparsity-Aware and Re-configurable NPU Architecture for Samsung Flagship Mobile SoC.", "DBLP authors": ["Jun-Woo Jang", "Sehwan Lee", "Dongyoung Kim", "Hyunsun Park", "Ali Shafiee Ardestani", "Yeongjae Choi", "Channoh Kim", "Yoojin Kim", "Hyeongseok Yu", "Hamzah Abdel-Aziz", "Jun-Seok Park", "Heonsoo Lee", "Dongwoo Lee", "Myeong Woo Kim", "Hanwoong Jung", "Heewoo Nam", "Dongguen Lim", "Seungwon Lee", "Joon-Ho Song", "Suknam Kwon", "Joseph Hassoun", "SukHwan Lim", "Changkyu Choi"], "year": 2021, "MAG papers": [{"PaperId": 3190761184, "PaperTitle": "sparsity aware and re configurable npu architecture for samsung flagship mobile soc", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"samsung": 23.0}}], "source": "ES"}, {"DBLP title": "Energy Efficiency Boost in the AI-Infused POWER10 Processor.", "DBLP authors": ["Brian W. Thompto", "Dung Q. Nguyen", "Jos\u00e9 E. Moreira", "Ramon Bertran", "Hans M. Jacobson", "Richard J. Eickemeyer", "Rahul M. Rao", "Michael Goulet", "Marcy Byers", "Christopher J. Gonzalez", "Karthik Swaminathan", "Nagu R. Dhanwada", "Silvia M. M\u00fcller", "Andreas Wagner", "Satish Kumar Sadasivam", "Robert K. Montoye", "William J. Starke", "Christian G. Zoellin", "Michael S. Floyd", "Jeffrey Stuecheli", "Nandhini Chandramoorthy", "John-David Wellman", "Alper Buyuktosunoglu", "Matthias Pflanz", "Balaram Sinharoy", "Pradip Bose"], "year": 2021, "MAG papers": [{"PaperId": 3188176114, "PaperTitle": "energy efficiency boost in the ai infused power10 processor", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ibm": 26.0}}], "source": "ES"}, {"DBLP title": "Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology : Industrial Product.", "DBLP authors": ["Suk Han Lee", "Shinhaeng Kang", "Jaehoon Lee", "Hyeonsu Kim", "Eojin Lee", "Seungwoo Seo", "Hosang Yoon", "Seungwon Lee", "Kyounghwan Lim", "Hyunsung Shin", "Jinhyun Kim", "Seongil O", "Anand Iyer", "David Wang", "Kyomin Sohn", "Nam Sung Kim"], "year": 2021, "MAG papers": [{"PaperId": 3189166979, "PaperTitle": "hardware architecture and software stack for pim based on commercial dram technology industrial product", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"samsung": 16.0}}], "source": "ES"}, {"DBLP title": "Pioneering Chiplet Technology and Design for the AMD EPYC\u2122 and Ryzen\u2122 Processor Families : Industrial Product.", "DBLP authors": ["Samuel Naffziger", "Noah Beck", "Thomas Burd", "Kevin Lepak", "Gabriel H. Loh", "Mahesh Subramony", "Sean White"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Zero Inclusion Victim: Isolating Core Caches from Inclusive Last-level Cache Evictions.", "DBLP authors": ["Mainak Chaudhuri"], "year": 2021, "MAG papers": [{"PaperId": 3187511878, "PaperTitle": "zero inclusion victim isolating core caches from inclusive last level cache evictions", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology kanpur": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting Page Table Locality for Agile TLB Prefetching.", "DBLP authors": ["Georgios Vavouliotis", "Lluc Alvarez", "Vasileios Karakostas", "Konstantinos Nikas", "Nectarios Koziris", "Daniel A. Jim\u00e9nez", "Marc Casas"], "year": 2021, "MAG papers": [{"PaperId": 3188005507, "PaperTitle": "exploiting page table locality for agile tlb prefetching", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of catalonia": 3.0, "national technical university of athens": 3.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "A Cost-Effective Entangling Prefetcher for Instructions.", "DBLP authors": ["Alberto Ros", "Alexandra Jimborean"], "year": 2021, "MAG papers": [{"PaperId": 3192940645, "PaperTitle": "a cost effective entangling prefetcher for instructions", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of murcia": 2.0}}], "source": "ES"}, {"DBLP title": "Don't Forget the I/O When Allocating Your LLC.", "DBLP authors": ["Yifan Yuan", "Mohammad Alian", "Yipeng Wang", "Ren Wang", "Ilia Kurakin", "Charlie Tai", "Nam Sung Kim"], "year": 2021, "MAG papers": [{"PaperId": 3189503132, "PaperTitle": "don t forget the i o when allocating your llc", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 2.0, "intel": 4.0, "university of kansas": 1.0}}], "source": "ES"}, {"DBLP title": "PF-DRAM: A Precharge-Free DRAM Structure.", "DBLP authors": ["Nezam Rohbani", "Sina Darabi", "Hamid Sarbazi-Azad"], "year": 2021, "MAG papers": [{"PaperId": 3192890818, "PaperTitle": "pf dram a precharge free dram structure", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sharif university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Multi-GPU Shared Memory via Automatic Optimization of Fine-Grained Transfers.", "DBLP authors": ["Harini Muthukrishnan", "David W. Nellans", "Daniel Lustig", "Jeffrey A. Fessler", "Thomas F. Wenisch"], "year": 2021, "MAG papers": [{"PaperId": 3189320660, "PaperTitle": "efficient multi gpu shared memory via automatic optimization of fine grained transfers", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of michigan": 3.0, "nvidia": 2.0}}], "source": "ES"}, {"DBLP title": "RaPiD: AI Accelerator for Ultra-low Precision Training and Inference.", "DBLP authors": ["Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Wei Wang", "Sanchari Sen", "Jintao Zhang", "Ankur Agrawal", "Monodeep Kar", "Shubham Jain", "Alberto Mannari", "Hoang Tran", "Yulong Li", "Eri Ogawa", "Kazuaki Ishizaki", "Hiroshi Inoue", "Marcel Schaal", "Mauricio J. Serrano", "Jungwook Choi", "Xiao Sun", "Naigang Wang", "Chia-Yu Chen", "Allison Allain", "James Bonanno", "Nianzheng Cao", "Robert Casatuta", "Matthew Cohen", "Bruce M. Fleischer", "Michael Guillorn", "Howard Haynie", "Jinwook Jung", "Mingu Kang", "Kyu-Hyoun Kim", "Siyu Koswatta", "Sae Kyu Lee", "Martin Lutz", "Silvia M. Mueller", "Jinwook Oh", "Ashish Ranjan", "Zhibin Ren", "Scot Rider", "Kerstin Schelm", "Michael Scheuermann", "Joel Silberman", "Jie Yang", "Vidhi Zalani", "Xin Zhang", "Ching Zhou", "Matthew M. Ziegler", "Vinay Shah", "Moriyoshi Ohara", "Pong-Fei Lu", "Brian W. Curran", "Sunil Shukla", "Leland Chang", "Kailash Gopalakrishnan"], "year": 2021, "MAG papers": [{"PaperId": 3187235458, "PaperTitle": "rapid ai accelerator for ultra low precision training and inference", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 54.0}}], "source": "ES"}, {"DBLP title": "REDUCT: Keep it Close, Keep it Cool! : Efficient Scaling of DNN Inference on Multi-core CPUs with Near-Cache Compute.", "DBLP authors": ["Anant V. Nori", "Rahul Bera", "Shankar Balachandran", "Joydeep Rakshit", "Om Ji Omer", "Avishaii Abuhatzera", "Belliappa Kuttanna", "Sreenivas Subramoney"], "year": 2021, "MAG papers": [{"PaperId": 3190854509, "PaperTitle": "reduct keep it close keep it cool efficient scaling of dnn inference on multi core cpus with near cache compute", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 7.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Communication Algorithm-Architecture Co-Design for Distributed Deep Learning.", "DBLP authors": ["Jiayi Huang", "Pritam Majumder", "Sungkeun Kim", "Abdullah Muzahid", "Ki Hwan Yum", "Eun Jung Kim"], "year": 2021, "MAG papers": [{"PaperId": 3190806564, "PaperTitle": "communication algorithm architecture co design for distributed deep learning", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"texas a m university": 5.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Vector Runahead.", "DBLP authors": ["Ajeya Naithani", "Sam Ainsworth", "Timothy M. Jones", "Lieven Eeckhout"], "year": 2021, "MAG papers": [{"PaperId": 3194960030, "PaperTitle": "vector runahead", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ghent university": 2.0, "university of cambridge": 1.0, "university of edinburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Unlimited Vector Extension with Data Streaming Support.", "DBLP authors": ["Joao Mario Domingos", "Nuno Neves", "Nuno Roma", "Pedro Tom\u00e1s"], "year": 2021, "MAG papers": [{"PaperId": 3191906639, "PaperTitle": "unlimited vector extension with data streaming support", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"instituto superior tecnico": 3.0}}], "source": "ES"}, {"DBLP title": "Speculative Vectorisation with Selective Replay.", "DBLP authors": ["Peng Sun", "Giacomo Gabrielli", "Timothy M. Jones"], "year": 2021, "MAG papers": [{"PaperId": 3097334869, "PaperTitle": "speculative vectorisation with selective replay", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of cambridge": 2.0}}], "source": "ES"}, {"DBLP title": "ABC-DIMM: Alleviating the Bottleneck of Communication in DIMM-based Near-Memory Processing with Inter-DIMM Broadcast.", "DBLP authors": ["Weiyi Sun", "Zhaoshi Li", "Shouyi Yin", "Shaojun Wei", "Leibo Liu"], "year": 2021, "MAG papers": [{"PaperId": 3192841685, "PaperTitle": "abc dimm alleviating the bottleneck of communication in dimm based near memory processing with inter dimm broadcast", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "Sieve: Scalable In-situ DRAM-based Accelerator Designs for Massively Parallel k-mer Matching.", "DBLP authors": ["Lingxi Wu", "Rasool Sharifi", "Marzieh Lenjani", "Kevin Skadron", "Ashish Venkat"], "year": 2021, "MAG papers": [{"PaperId": 3191503410, "PaperTitle": "sieve scalable in situ dram based accelerator designs for massively parallel k mer matching", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of virginia": 5.0}}], "source": "ES"}, {"DBLP title": "FORMS: Fine-grained Polarized ReRAM-based In-situ Computation for Mixed-signal DNN Accelerator.", "DBLP authors": ["Geng Yuan", "Payman Behnam", "Zhengang Li", "Ali Shafiee", "Sheng Lin", "Xiaolong Ma", "Hang Liu", "Xuehai Qian", "Mahdi Nazm Bojnordi", "Yanzhi Wang", "Caiwen Ding"], "year": 2021, "MAG papers": [{"PaperId": 3168311472, "PaperTitle": "forms fine grained polarized reram based in situ computation for mixed signal dnn accelerator", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"stevens institute of technology": 1.0, "northeastern university": 5.0, "university of connecticut": 1.0, "university of southern california": 1.0, "samsung": 1.0, "university of utah": 1.0, "georgia institute of technology": 1.0}}, {"PaperId": 3191560475, "PaperTitle": "forms fine grained polarized reram based in situ computation for mixed signal dnn accelerator", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of connecticut": 1.0, "university of utah": 1.0, "samsung": 1.0, "northeastern university": 5.0, "stevens institute of technology": 1.0, "university of southern california": 1.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "BOSS: Bandwidth-Optimized Search Accelerator for Storage-Class Memory.", "DBLP authors": ["Jun Heo", "Seung Yul Lee", "Sunhong Min", "Yeonhong Park", "Sungjun Jung", "Tae Jun Ham", "Jae W. Lee"], "year": 2021, "MAG papers": [{"PaperId": 3188357540, "PaperTitle": "boss bandwidth optimized search accelerator for storage class memory", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 7.0}}], "source": "ES"}, {"DBLP title": "SATORI: Efficient and Fair Resource Partitioning by Sacrificing Short-Term Benefits for Long-Term Gains*.", "DBLP authors": ["Rohan Basu Roy", "Tirthak Patel", "Devesh Tiwari"], "year": 2021, "MAG papers": [{"PaperId": 3188253575, "PaperTitle": "satori efficient and fair resource partitioning by sacrificing short term benefits for long term gains", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"northeastern university": 3.0}}], "source": "ES"}, {"DBLP title": "Confidential Serverless Made Efficient with Plug-In Enclaves.", "DBLP authors": ["Mingyu Li", "Yubin Xia", "Haibo Chen"], "year": 2021, "MAG papers": [{"PaperId": 3191918078, "PaperTitle": "confidential serverless made efficient with plug in enclaves", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"shanghai jiao tong university": 3.0}}], "source": "ES"}, {"DBLP title": "Flex: High-Availability Datacenters With Zero Reserved Power.", "DBLP authors": ["Chaojie Zhang", "Alok Gautam Kumbhare", "Ioannis Manousakis", "Deli Zhang", "Pulkit A. Misra", "Rod Assis", "Kyle Woolcock", "Nithish Mahalingam", "Brijesh Warrier", "David Gauthier", "Lalu Kunnath", "Steve Solomon", "Osvaldo Morales", "Marcus Fontoura", "Ricardo Bianchini"], "year": 2021, "MAG papers": [{"PaperId": 3159103505, "PaperTitle": "flex high availability datacenters with zero reserved power", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"microsoft": 15.0}}], "source": "ES"}, {"DBLP title": "BlockMaestro: Enabling Programmer-Transparent Task-based Execution in GPU Systems.", "DBLP authors": ["AmirAli Abdolrashidi", "Hodjat Asghari Esfeden", "Ali Jahanshahi", "Kaustubh Singh", "Nael B. Abu-Ghazaleh", "Daniel Wong"], "year": 2021, "MAG papers": [{"PaperId": 3190445506, "PaperTitle": "blockmaestro enabling programmer transparent task based execution in gpu systems", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california riverside": 6.0}}], "source": "ES"}, {"DBLP title": "Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture Can Leak Private Data.", "DBLP authors": ["Jose Rodrigo Sanchez Vicarte", "Pradyumna Shome", "Nandeeka Nayak", "Caroline Trippel", "Adam Morrison", "David Kohlbrenner", "Christopher W. Fletcher"], "year": 2021, "MAG papers": [{"PaperId": 3187569413, "PaperTitle": "opening pandora s box a systematic study of new ways microarchitecture can leak private data", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tel aviv university": 1.0, "university of illinois at urbana champaign": 4.0, "stanford university": 1.0, "university of washington": 1.0}}], "source": "ES"}, {"DBLP title": "I See Dead \u00b5ops: Leaking Secrets via Intel/AMD Micro-Op Caches.", "DBLP authors": ["Xida Ren", "Logan Moody", "Mohammadkazem Taram", "Matthew Jordan", "Dean M. Tullsen", "Ashish Venkat"], "year": 2021, "MAG papers": [{"PaperId": 3190597741, "PaperTitle": "i see dead \u00b5ops leaking secrets via intel amd micro op caches", "Year": 2021, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of virginia": 4.0, "university of california san diego": 1.0, "university of california": 1.0}}], "source": "ES"}, {"DBLP title": "TimeCache: Using Time to Eliminate Cache Side Channels when Sharing Software.", "DBLP authors": ["Divya Ojha", "Sandhya Dwarkadas"], "year": 2021, "MAG papers": [{"PaperId": 3189258568, "PaperTitle": "timecache using time to eliminate cache side channels when sharing software", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "Accelerated Seeding for Genome Sequence Alignment with Enumerated Radix Trees.", "DBLP authors": ["Arun Subramaniyan", "Jack Wadden", "Kush Goliya", "Nathan Ozog", "Xiao Wu", "Satish Narayanasamy", "David T. Blaauw", "Reetuparna Das"], "year": 2021, "MAG papers": [{"PaperId": 3189987728, "PaperTitle": "accelerated seeding for genome sequence alignment with enumerated radix trees", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of michigan": 8.0}}], "source": "ES"}, {"DBLP title": "Aurochs: An Architecture for Dataflow Threads.", "DBLP authors": ["Matthew Vilim", "Alexander Rucker", "Kunle Olukotun"], "year": 2021, "MAG papers": [{"PaperId": 3190578104, "PaperTitle": "aurochs an architecture for dataflow threads", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 3.0}}], "source": "ES"}, {"DBLP title": "PipeZK: Accelerating Zero-Knowledge Proof with a Pipelined Architecture.", "DBLP authors": ["Ye Zhang", "Shuo Wang", "Xian Zhang", "Jiangbin Dong", "Xingzhong Mao", "Fan Long", "Cong Wang", "Dong Zhou", "Mingyu Gao", "Guangyu Sun"], "year": 2021, "MAG papers": [{"PaperId": 3165659700, "PaperTitle": "pipezk accelerating zero knowledge proof with a pipelined architecture", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"peking university": 3.0, "university of toronto": 1.0, "tsinghua university": 2.0, "xi an jiaotong university": 1.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Taming the Zoo: The Unified GraphIt Compiler Framework for Novel Architectures.", "DBLP authors": ["Ajay Brahmakshatriya", "Emily Furst", "Victor A. Ying", "Claire Hsu", "Changwan Hong", "Max Ruttenberg", "Yunming Zhang", "Dai Cheol Jung", "Dustin Richmond", "Michael B. Taylor", "Julian Shun", "Mark Oskin", "Daniel S\u00e1nchez", "Saman P. Amarasinghe"], "year": 2021, "MAG papers": [{"PaperId": 3189388815, "PaperTitle": "taming the zoo the unified graphit compiler framework for novel architectures", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of washington": 6.0, "massachusetts institute of technology": 8.0}}], "source": "ES"}, {"DBLP title": "Supporting Legacy Libraries on Non-Volatile Memory: A User-Transparent Approach.", "DBLP authors": ["Chencheng Ye", "Yuanchao Xu", "Xipeng Shen", "Xiaofei Liao", "Hai Jin", "Yan Solihin"], "year": 2021, "MAG papers": [{"PaperId": 3192881877, "PaperTitle": "supporting legacy libraries on non volatile memory a user transparent approach", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"north carolina state university": 2.0, "huazhong university of science and technology": 3.0, "university of central florida": 1.0}}], "source": "ES"}, {"DBLP title": "Execution Dependence Extension (EDE): ISA Support for Eliminating Fences.", "DBLP authors": ["Thomas Shull", "Ilias Vougioukas", "Nikos Nikoleris", "Wendy Elsasser", "Josep Torrellas"], "year": 2021, "MAG papers": [{"PaperId": 3190693641, "PaperTitle": "execution dependence extension ede isa support for eliminating fences", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"oracle corporation": 1.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "Hetero-ViTAL: A Virtualization Stack for Heterogeneous FPGA Clusters.", "DBLP authors": ["Yue Zha", "Jing Li"], "year": 2021, "MAG papers": [{"PaperId": 3188919536, "PaperTitle": "hetero vital a virtualization stack for heterogeneous fpga clusters", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of pennsylvania": 2.0}}], "source": "ES"}, {"DBLP title": "CODIC: A Low-Cost Substrate for Enabling Custom In-DRAM Functionalities and Optimizations.", "DBLP authors": ["Lois Orosa", "Yaohua Wang", "Mohammad Sadrosadati", "Jeremie S. Kim", "Minesh Patel", "Ivan Puddu", "Haocong Luo", "Kaveh Razavi", "Juan G\u00f3mez-Luna", "Hasan Hassan", "Nika Mansouri-Ghiasi", "Saugata Ghose", "Onur Mutlu"], "year": 2021, "MAG papers": [{"PaperId": 3188529796, "PaperTitle": "codic a low cost substrate for enabling custom in dram functionalities and optimizations", "Year": 2021, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"eth zurich": 11.0, "university of illinois at urbana champaign": 1.0, "national university of defense technology": 1.0}}, {"PaperId": 3167568278, "PaperTitle": "codic a low cost substrate for enabling custom in dram functionalities and optimizations", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"eth zurich": 11.0, "national university of defense technology": 1.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "NVOverlay: Enabling Efficient and Scalable High-Frequency Snapshotting to NVM.", "DBLP authors": ["Ziqi Wang", "Chul-Hwan Choo", "Michael A. Kozuch", "Todd C. Mowry", "Gennady Pekhimenko", "Vivek Seshadri", "Dimitrios Skarlatos"], "year": 2021, "MAG papers": [{"PaperId": 3187600369, "PaperTitle": "nvoverlay enabling efficient and scalable high frequency snapshotting to nvm", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of toronto": 1.0, "carnegie mellon university": 3.0, "intel": 1.0, "microsoft": 1.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Rebooting Virtual Memory with Midgard.", "DBLP authors": ["Siddharth Gupta", "Atri Bhattacharyya", "Yunho Oh", "Abhishek Bhattacharjee", "Babak Falsafi", "Mathias Payer"], "year": 2021, "MAG papers": [{"PaperId": 3177916483, "PaperTitle": "rebooting virtual memory with midgard", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole polytechnique federale de lausanne": 4.0, "yale university": 1.0, "sungkyunkwan university": 1.0}}], "source": "ES"}, {"DBLP title": "Dv\u00e9: Improving DRAM Reliability and Performance On-Demand via Coherent Replication.", "DBLP authors": ["Adarsh Patil", "Vijay Nagarajan", "Rajeev Balasubramonian", "Nicolai Oswald"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Enabling Compute-Communication Overlap in Distributed Deep Learning Training Platforms.", "DBLP authors": ["Saeed Rashidi", "Matthew Denton", "Srinivas Sridharan", "Sudarshan Srinivasan", "Amoghavarsha Suresh", "Jade Nie", "Tushar Krishna"], "year": 2021, "MAG papers": [{"PaperId": 3188065709, "PaperTitle": "enabling compute communication overlap in distributed deep learning training platforms", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 3.0, "stony brook university": 1.0, "facebook": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "CoSA: Scheduling by Constrained Optimization for Spatial Accelerators.", "DBLP authors": ["Qijing Huang", "Aravind Kalaiah", "Minwoo Kang", "James Demmel", "Grace Dinh", "John Wawrzynek", "Thomas Norell", "Yakun Sophia Shao"], "year": 2021, "MAG papers": [{"PaperId": 3157741016, "PaperTitle": "cosa scheduling by constrained optimization for spatial accelerators", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "\u03b7-LSTM: Co-Designing Highly-Efficient Large LSTM Training via Exploiting Memory-Saving and Architectural Design Opportunities.", "DBLP authors": ["Xingyao Zhang", "Haojun Xia", "Donglin Zhuang", "Hao Sun", "Xin Fu", "Michael B. Taylor", "Shuaiwen Leon Song"], "year": 2021, "MAG papers": [{"PaperId": 3188639508, "PaperTitle": "\u03b7 lstm co designing highly efficient large lstm training via exploiting memory saving and architectural design opportunities", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of washington": 2.0, "university of houston": 1.0, "university of sydney": 4.0}}], "source": "ES"}, {"DBLP title": "FlexMiner: A Pattern-Aware Accelerator for Graph Pattern Mining.", "DBLP authors": ["Xuhao Chen", "Tianhao Huang", "Shuotao Xu", "Thomas Bourgeat", "Chanwoo Chung", "Arvind"], "year": 2021, "MAG papers": [{"PaperId": 3191648064, "PaperTitle": "flexminer a pattern aware accelerator for graph pattern mining", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"massachusetts institute of technology": 6.0}}], "source": "ES"}, {"DBLP title": "PolyGraph: Exposing the Value of Flexibility for Graph Processing Accelerators.", "DBLP authors": ["Vidushi Dadu", "Sihao Liu", "Tony Nowatzki"], "year": 2021, "MAG papers": [{"PaperId": 3192225725, "PaperTitle": "polygraph exposing the value of flexibility for graph processing accelerators", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "Large-Scale Graph Processing on FPGAs with Caches for Thousands of Simultaneous Misses.", "DBLP authors": ["Mikhail Asiatici", "Paolo Ienne"], "year": 2021, "MAG papers": [{"PaperId": 3187809022, "PaperTitle": "large scale graph processing on fpgas with caches for thousands of simultaneous misses", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0}}], "source": "ES"}, {"DBLP title": "Cost-Efficient Overclocking in Immersion-Cooled Datacenters.", "DBLP authors": ["Majid Jalili", "Ioannis Manousakis", "I\u00f1igo Goiri", "Pulkit A. Misra", "Ashish Raniwala", "Husam Alissa", "Bharath Ramakrishnan", "Phillip Tuma", "Christian Belady", "Marcus Fontoura", "Ricardo Bianchini"], "year": 2021, "MAG papers": [{"PaperId": 3157133500, "PaperTitle": "cost efficient overclocking in immersion cooled datacenters", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"microsoft": 10.0}}], "source": "ES"}, {"DBLP title": "CryoGuard: A Near Refresh-Free Robust DRAM Design for Cryogenic Computing.", "DBLP authors": ["Gyu-hyeon Lee", "Seongmin Na", "Ilkwon Byun", "Dongmoon Min", "Jangwoo Kim"], "year": 2021, "MAG papers": [{"PaperId": 3187744802, "PaperTitle": "cryoguard a near refresh free robust dram design for cryogenic computing", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 5.0}}], "source": "ES"}, {"DBLP title": "Superconducting Computing with Alternating Logic Elements.", "DBLP authors": ["Georgios Tzimpragos", "Jennifer Volk", "Alex Wynn", "James E. Smith", "Timothy Sherwood"], "year": 2021, "MAG papers": [{"PaperId": 3191540685, "PaperTitle": "superconducting computing with alternating logic elements", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa barbara": 3.0, "university of wisconsin madison": 1.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Failure Sentinels: Ubiquitous Just-in-time Intermittent Computation via Low-cost Hardware Support for Voltage Monitoring.", "DBLP authors": ["Harrison Williams", "Michael Moukarzel", "Matthew Hicks"], "year": 2021, "MAG papers": [{"PaperId": 3188761582, "PaperTitle": "failure sentinels ubiquitous just in time intermittent computation via low cost hardware support for voltage monitoring", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"virginia tech": 3.0}}], "source": "ES"}, {"DBLP title": "SPACE: Locality-Aware Processing in Heterogeneous Memory for Personalized Recommendations.", "DBLP authors": ["Hongju Kal", "Seokmin Lee", "Gun Ko", "Won Woo Ro"], "year": 2021, "MAG papers": [{"PaperId": 3187188899, "PaperTitle": "space locality aware processing in heterogeneous memory for personalized recommendations", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yonsei university": 4.0}}], "source": "ES"}, {"DBLP title": "ELSA: Hardware-Software Co-design for Efficient, Lightweight Self-Attention Mechanism in Neural Networks.", "DBLP authors": ["Tae Jun Ham", "Yejin Lee", "Seong Hoon Seo", "Soosung Kim", "Hyunji Choi", "Sung Jun Jung", "Jae W. Lee"], "year": 2021, "MAG papers": [{"PaperId": 3189877953, "PaperTitle": "elsa hardware software co design for efficient lightweight self attention mechanism in neural networks", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 7.0}}], "source": "ES"}, {"DBLP title": "Cambricon-Q: A Hybrid Architecture for Efficient Training.", "DBLP authors": ["Yongwei Zhao", "Chang Liu", "Zidong Du", "Qi Guo", "Xing Hu", "Yimin Zhuang", "Zhenxing Zhang", "Xinkai Song", "Wei Li", "Xishan Zhang", "Ling Li", "Zhiwei Xu", "Tianshi Chen"], "year": 2021, "MAG papers": [{"PaperId": 3206774775, "PaperTitle": "cambricon q a hybrid architecture for efficient training", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"chinese academy of sciences": 11.0}}], "source": "ES"}, {"DBLP title": "TENET: A Framework for Modeling Tensor Dataflow Based on Relation-centric Notation.", "DBLP authors": ["Liqiang Lu", "Naiqing Guan", "Yuyue Wang", "Liancheng Jia", "Zizhang Luo", "Jieming Yin", "Jason Cong", "Yun Liang"], "year": 2021, "MAG papers": [{"PaperId": 3190092209, "PaperTitle": "tenet a framework for modeling tensor dataflow based on relation centric notation", "Year": 2021, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"peking university": 5.0, "university of toronto": 1.0, "lehigh university": 1.0, "university of california los angeles": 1.0}}, {"PaperId": 3157941938, "PaperTitle": "tenet a framework for modeling tensor dataflow based on relation centric notation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"lehigh university": 1.0, "university of toronto": 1.0, "peking university": 5.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Ripple: Profile-Guided Instruction Cache Replacement for Data Center Applications.", "DBLP authors": ["Tanvir Ahmed Khan", "Dexin Zhang", "Akshitha Sriraman", "Joseph Devietti", "Gilles Pokam", "Heiner Litz", "Baris Kasikci"], "year": 2021, "MAG papers": [{"PaperId": 3192688428, "PaperTitle": "ripple profile guided instruction cache replacement for data center applications", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of michigan": 3.0, "university of california santa cruz": 1.0, "university of science and technology of china": 1.0, "university of pennsylvania": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Quantifying Server Memory Frequency Margin and Using It to Improve Performance in HPC Systems.", "DBLP authors": ["Da Zhang", "Gagandeep Panwar", "Jagadish B. Kotra", "Nathan DeBardeleben", "Sean Blanchard", "Xun Jian"], "year": 2021, "MAG papers": [{"PaperId": 3193248473, "PaperTitle": "quantifying server memory frequency margin and using it to improve performance in hpc systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"los alamos national laboratory": 2.0, "virginia tech": 3.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Revamping Storage Class Memory With Hardware Automated Memory-Over-Storage Solution.", "DBLP authors": ["Jie Zhang", "Miryeong Kwon", "Donghyun Gouk", "Sungjoon Koh", "Nam Sung Kim", "Mahmut Taylan Kandemir", "Myoungsoo Jung"], "year": 2021, "MAG papers": [{"PaperId": 3177060288, "PaperTitle": "revamping storage class memory with hardware automated memory over storage solution", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 1.0, "kaist": 5.0, "pennsylvania state university": 1.0}}, {"PaperId": 3189835605, "PaperTitle": "revamping storage class memory with hardware automated memory over storage solution", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 5.0, "university of illinois at urbana champaign": 1.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "NASGuard: A Novel Accelerator Architecture for Robust Neural Architecture Search (NAS) Networks.", "DBLP authors": ["Xingbin Wang", "Boyan Zhao", "Rui Hou", "Amro Awad", "Zhihong Tian", "Dan Meng"], "year": 2021, "MAG papers": [{"PaperId": 3187498994, "PaperTitle": "nasguard a novel accelerator architecture for robust neural architecture search nas networks", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"north carolina state university": 1.0, "guangzhou university": 1.0}}], "source": "ES"}, {"DBLP title": "NASA: Accelerating Neural Network Design with a NAS Processor.", "DBLP authors": ["Xiaohan Ma", "Chang Si", "Ying Wang", "Cheng Liu", "Lei Zhang"], "year": 2021, "MAG papers": [{"PaperId": 3189863210, "PaperTitle": "nasa accelerating neural network design with a nas processor", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 2.0}}], "source": "ES"}, {"DBLP title": "PMNet: In-Network Data Persistence.", "DBLP authors": ["Korakit Seemakhupt", "Sihang Liu", "Yasas Senevirathne", "Muhammad Shahbaz", "Samira Manabi Khan"], "year": 2021, "MAG papers": [{"PaperId": 3191055283, "PaperTitle": "pmnet in network data persistence", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 1.0, "university of virginia": 4.0}}], "source": "ES"}, {"DBLP title": "Exploiting Long-Distance Interactions and Tolerating Atom Loss in Neutral Atom Quantum Architectures.", "DBLP authors": ["Jonathan M. Baker", "Andrew Litteken", "Casey Duckering", "Henry Hoffmann", "Hannes Bernien", "Frederic T. Chong"], "year": 2021, "MAG papers": [{"PaperId": 3192658706, "PaperTitle": "exploiting long distance interactions and tolerating atom loss in neutral atom quantum architectures", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of chicago": 6.0}}, {"PaperId": 3212105526, "PaperTitle": "exploiting long distance interactions and tolerating atom loss in neutral atom quantum architectures", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of chicago": 6.0}}], "source": "ES"}, {"DBLP title": "Software-Hardware Co-Optimization for Computational Chemistry on Superconducting Quantum Processors.", "DBLP authors": ["Gushu Li", "Yunong Shi", "Ali Javadi-Abhari"], "year": 2021, "MAG papers": [{"PaperId": 3163158930, "PaperTitle": "software hardware co optimization for computational chemistry on superconducting quantum processors", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 1.0, "university of california santa barbara": 1.0, "amazon com": 1.0}}, {"PaperId": 3192917400, "PaperTitle": "software hardware co optimization for computational chemistry on superconducting quantum processors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of chicago": 1.0, "ibm": 1.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Designing Calibration and Expressivity-Efficient Instruction Sets for Quantum Computing.", "DBLP authors": ["Lingling Lao", "Prakash Murali", "Margaret Martonosi", "Dan Browne"], "year": 2021, "MAG papers": [{"PaperId": 3173362265, "PaperTitle": "designing calibration and expressivity efficient instruction sets for quantum computing", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"princeton university": 1.0}}, {"PaperId": 3190920623, "PaperTitle": "designing calibration and expressivity efficient instruction sets for quantum computing", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"princeton university": 2.0, "university college london": 2.0}}], "source": "ES"}, {"DBLP title": "Albireo: Energy-Efficient Acceleration of Convolutional Neural Networks via Silicon Photonics.", "DBLP authors": ["Kyle Shiflett", "Avinash Karanth", "Razvan C. Bunescu", "Ahmed Louri"], "year": 2021, "MAG papers": [{"PaperId": 3187588258, "PaperTitle": "albireo energy efficient acceleration of convolutional neural networks via silicon photonics", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"george washington university": 1.0, "ohio university": 2.0, "university of north carolina at charlotte": 1.0}}], "source": "ES"}, {"DBLP title": "INTROSPECTRE: A Pre-Silicon Framework for Discovery and Analysis of Transient Execution Vulnerabilities.", "DBLP authors": ["Moein Ghaniyoun", "Kristin Barber", "Yinqian Zhang", "Radu Teodorescu"], "year": 2021, "MAG papers": [{"PaperId": 3191114843, "PaperTitle": "introspectre a pre silicon framework for discovery and analysis of transient execution vulnerabilities", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ohio state university": 3.0, "southern university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Maya: Using Formal Control to Obfuscate Power Side Channels.", "DBLP authors": ["Raghavendra Pradyumna Pothukuchi", "Sweta Yamini Pothukuchi", "Petros G. Voulgaris", "Alexander G. Schwing", "Josep Torrellas"], "year": 2021, "MAG papers": [{"PaperId": 3191666361, "PaperTitle": "maya using formal control to obfuscate power side channels", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 4.0, "university of nevada reno": 1.0}}], "source": "ES"}, {"DBLP title": "Demystifying the System Vulnerability Stack: Transient Fault Effects Across the Layers.", "DBLP authors": ["George Papadimitriou", "Dimitris Gizopoulos"], "year": 2021, "MAG papers": [{"PaperId": 3189398641, "PaperTitle": "demystifying the system vulnerability stack transient fault effects across the layers", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national and kapodistrian university of athens": 2.0}}], "source": "ES"}, {"DBLP title": "No-FAT: Architectural Support for Low Overhead Memory Safety Checks.", "DBLP authors": ["Mohamed Tarek Ibn Ziad", "Miguel A. Arroyo", "Evgeny Manzhosov", "Ryan Piersma", "Simha Sethumadhavan"], "year": 2021, "MAG papers": [{"PaperId": 3192385226, "PaperTitle": "no fat architectural support for low overhead memory safety checks", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"columbia university": 5.0}}], "source": "ES"}, {"DBLP title": "Ghost Routing to Enable Oblivious Computation on Memory-centric Networks.", "DBLP authors": ["Yeonju Ro", "Seongwook Jin", "Jaehyuk Huh", "John Kim"], "year": 2021, "MAG papers": [{"PaperId": 3188909955, "PaperTitle": "ghost routing to enable oblivious computation on memory centric networks", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips.", "DBLP authors": ["Ataberk Olgun", "Minesh Patel", "Abdullah Giray Yaglik\u00e7i", "Haocong Luo", "Jeremie S. Kim", "Nisa Bostanci", "Nandita Vijaykumar", "Oguz Ergin", "Onur Mutlu"], "year": 2021, "MAG papers": [{"PaperId": 3161483606, "PaperTitle": "quac trng high throughput true random number generation using quadruple row activation in commodity dram chips", "Year": 2021, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"tobb university of economics and technology": 3.0, "eth zurich": 5.0, "university of toronto": 1.0}}, {"PaperId": 3187200870, "PaperTitle": "quac trng high throughput true random number generation using quadruple row activation in commodity dram chips", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"eth zurich": 5.0, "tobb university of economics and technology": 3.0, "university of toronto": 1.0}}], "source": "ES"}, {"DBLP title": "A RISC-V in-network accelerator for flexible high-performance low-power packet processing.", "DBLP authors": ["Salvatore Di Girolamo", "Andreas Kurth", "Alexandru Calotoiu", "Thomas Benz", "Timo Schneider", "Jakub Ber\u00e1nek", "Luca Benini", "Torsten Hoefler"], "year": 2021, "MAG papers": [{"PaperId": 3188826891, "PaperTitle": "a risc v in network accelerator for flexible high performance low power packet processing", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"technical university of ostrava": 1.0}}], "source": "ES"}, {"DBLP title": "Leaky Buddies: Cross-Component Covert Channels on Integrated CPU-GPU Systems.", "DBLP authors": ["Sankha Baran Dutta", "Hoda Naghibijouybari", "Nael B. Abu-Ghazaleh", "Andres Marquez", "Kevin J. Barker"], "year": 2021, "MAG papers": [{"PaperId": 3188783832, "PaperTitle": "leaky buddies cross component covert channels on integrated cpu gpu systems", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"pacific northwest national laboratory": 2.0, "binghamton university": 1.0, "university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "IChannels: Exploiting Current Management Mechanisms to Create Covert Channels in Modern Processors.", "DBLP authors": ["Jawad Haj-Yahya", "Lois Orosa", "Jeremie S. Kim", "Juan G\u00f3mez-Luna", "Abdullah Giray Yaglik\u00e7i", "Mohammed Alser", "Ivan Puddu", "Onur Mutlu"], "year": 2021, "MAG papers": [{"PaperId": 3168184442, "PaperTitle": "ichannels exploiting current management mechanisms to create covert channels in modern processors", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"eth zurich": 8.0}}, {"PaperId": 3189867138, "PaperTitle": "ichannels exploiting current management mechanisms to create covert channels in modern processors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"eth zurich": 8.0}}], "source": "ES"}, {"DBLP title": "ZeR\u00d8: Zero-Overhead Resilient Operation Under Pointer Integrity Attacks.", "DBLP authors": ["Mohamed Tarek Ibn Ziad", "Miguel A. Arroyo", "Evgeny Manzhosov", "Simha Sethumadhavan"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "NN-Baton: DNN Workload Orchestration and Chiplet Granularity Exploration for Multichip Accelerators.", "DBLP authors": ["Zhanhong Tan", "Hongyu Cai", "Runpei Dong", "Kaisheng Ma"], "year": 2021, "MAG papers": [{"PaperId": 3187788856, "PaperTitle": "nn baton dnn workload orchestration and chiplet granularity exploration for multichip accelerators", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"xi an jiaotong university": 1.0, "tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Snafu: An Ultra-Low-Power, Energy-Minimal CGRA-Generation Framework and Architecture.", "DBLP authors": ["Graham Gobieski", "Ahmet Oguz Atli", "Kenneth Mai", "Brandon Lucia", "Nathan Beckmann"], "year": 2021, "MAG papers": [{"PaperId": 3191007950, "PaperTitle": "snafu an ultra low power energy minimal cgra generation framework and architecture", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"carnegie mellon university": 5.0}}], "source": "ES"}, {"DBLP title": "SARA: Scaling a Reconfigurable Dataflow Accelerator.", "DBLP authors": ["Yaqi Zhang", "Nathan Zhang", "Tian Zhao", "Matt Vilim", "Muhammad Shahbaz", "Kunle Olukotun"], "year": 2021, "MAG papers": [{"PaperId": 3190681843, "PaperTitle": "sara scaling a reconfigurable dataflow accelerator", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"stanford university": 6.0}}], "source": "ES"}, {"DBLP title": "HASCO: Towards Agile HArdware and Software CO-design for Tensor Computation.", "DBLP authors": ["Qingcheng Xiao", "Size Zheng", "Bingzhe Wu", "Pengcheng Xu", "Xuehai Qian", "Yun Liang"], "year": 2021, "MAG papers": [{"PaperId": 3157864596, "PaperTitle": "hasco towards agile hardware and software co design for tensor computation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern california": 1.0, "peking university": 5.0}}], "source": "ES"}, {"DBLP title": "SpZip: Architectural Support for Effective Data Compression In Irregular Applications.", "DBLP authors": ["Yifan Yang", "Joel S. Emer", "Daniel S\u00e1nchez"], "year": 2021, "MAG papers": [{"PaperId": 3188321821, "PaperTitle": "spzip architectural support for effective data compression in irregular applications", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"massachusetts institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Dual-side Sparse Tensor Core.", "DBLP authors": ["Yang Wang", "Chen Zhang", "Zhiqiang Xie", "Cong Guo", "Yunxin Liu", "Jingwen Leng"], "year": 2021, "MAG papers": [{"PaperId": 3187908937, "PaperTitle": "dual side sparse tensor core", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"microsoft": 2.0, "shanghaitech university": 1.0, "shanghai jiao tong university": 2.0, "university of electronic science and technology of china": 1.0}}, {"PaperId": 3163434179, "PaperTitle": "dual side sparse tensor core", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"microsoft": 2.0, "shanghaitech university": 1.0, "shanghai jiao tong university": 2.0, "university of electronic science and technology of china": 1.0}}], "source": "ES"}, {"DBLP title": "RingCNN: Exploiting Algebraically-Sparse Ring Tensors for Energy-Efficient CNN-Based Computational Imaging.", "DBLP authors": ["Chao-Tsung Huang"], "year": 2021, "MAG papers": [{"PaperId": 3157565298, "PaperTitle": "ringcnn exploiting algebraically sparse ring tensors for energy efficient cnn based computational imaging", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 1.0}}, {"PaperId": 3187129604, "PaperTitle": "ringcnn exploiting algebraically sparse ring tensors for energy efficient cnn based computational imaging", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "GoSPA: An Energy-efficient High-performance Globally Optimized SParse Convolutional Neural Network Accelerator.", "DBLP authors": ["Chunhua Deng", "Yang Sui", "Siyu Liao", "Xuehai Qian", "Bo Yuan"], "year": 2021, "MAG papers": [{"PaperId": 3187481008, "PaperTitle": "gospa an energy efficient high performance globally optimized sparse convolutional neural network accelerator", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"rutgers university": 3.0, "amazon com": 1.0, "university of southern california": 1.0}}], "source": "ES"}]