Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Jul 24 17:37:25 2020
| Host             : BERNY-LAP running 64-bit major release  (build 9200)
| Command          : report_power -file Mem_Subsys_Full_Interg_power_routed.rpt -pb Mem_Subsys_Full_Interg_power_summary_routed.pb -rpx Mem_Subsys_Full_Interg_power_routed.rpx
| Design           : Mem_Subsys_Full_Interg
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.114        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.009        |
| Device Static (W)        | 0.104        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        3 |       --- |             --- |
| Slice Logic              |     0.002 |     2141 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1304 |     53200 |            2.45 |
|   LUT as Distributed RAM |    <0.001 |      128 |     17400 |            0.74 |
|   CARRY4                 |    <0.001 |       26 |     13300 |            0.20 |
|   F7/F8 Muxes            |    <0.001 |       65 |     53200 |            0.12 |
|   Register               |    <0.001 |      544 |    106400 |            0.51 |
|   Others                 |     0.000 |        7 |       --- |             --- |
| Signals                  |     0.004 |     1959 |       --- |             --- |
| I/O                      |    <0.001 |       11 |       200 |            5.50 |
| Static Power             |     0.104 |          |           |                 |
| Total                    |     0.114 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.017 |       0.009 |      0.007 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| Mem_Subsys_Full_Interg     |     0.009 |
|   Control_Logic            |     0.006 |
|     INSTR_REG              |     0.005 |
|     PC                     |    <0.001 |
|   DATAPATH                 |     0.002 |
|     ALU_Parameterizable    |    <0.001 |
|     Reg_Bank               |     0.002 |
|       REG[10].one_bit      |    <0.001 |
|       REG[11].one_bit      |    <0.001 |
|       REG[12].one_bit      |    <0.001 |
|       REG[13].one_bit      |    <0.001 |
|       REG[14].one_bit      |    <0.001 |
|       REG[15].one_bit      |    <0.001 |
|       REG[16].one_bit      |    <0.001 |
|       REG[17].one_bit      |    <0.001 |
|       REG[18].one_bit      |    <0.001 |
|       REG[19].one_bit      |    <0.001 |
|       REG[1].one_bit       |    <0.001 |
|       REG[20].one_bit      |    <0.001 |
|       REG[21].one_bit      |    <0.001 |
|       REG[22].one_bit      |    <0.001 |
|       REG[23].one_bit      |    <0.001 |
|       REG[24].one_bit      |    <0.001 |
|       REG[25].one_bit      |    <0.001 |
|       REG[26].one_bit      |    <0.001 |
|       REG[27].one_bit      |    <0.001 |
|       REG[28].one_bit      |    <0.001 |
|       REG[29].one_bit      |    <0.001 |
|       REG[2].one_bit       |    <0.001 |
|       REG[30].one_bit      |    <0.001 |
|       REG[31].one_bit      |    <0.001 |
|       REG[3].one_bit       |    <0.001 |
|       REG[4].one_bit       |    <0.001 |
|       REG[5].one_bit       |    <0.001 |
|       REG[6].one_bit       |    <0.001 |
|       REG[7].one_bit       |    <0.001 |
|       REG[8].one_bit       |    <0.001 |
|       REG[9].one_bit       |    <0.001 |
|   Dual_Port_RAM            |    <0.001 |
|     my_ram_reg_0_127_0_0   |    <0.001 |
|     my_ram_reg_0_127_10_10 |    <0.001 |
|     my_ram_reg_0_127_11_11 |    <0.001 |
|     my_ram_reg_0_127_12_12 |    <0.001 |
|     my_ram_reg_0_127_13_13 |    <0.001 |
|     my_ram_reg_0_127_14_14 |    <0.001 |
|     my_ram_reg_0_127_15_15 |    <0.001 |
|     my_ram_reg_0_127_16_16 |    <0.001 |
|     my_ram_reg_0_127_17_17 |    <0.001 |
|     my_ram_reg_0_127_18_18 |    <0.001 |
|     my_ram_reg_0_127_19_19 |    <0.001 |
|     my_ram_reg_0_127_1_1   |    <0.001 |
|     my_ram_reg_0_127_20_20 |    <0.001 |
|     my_ram_reg_0_127_21_21 |    <0.001 |
|     my_ram_reg_0_127_22_22 |    <0.001 |
|     my_ram_reg_0_127_23_23 |    <0.001 |
|     my_ram_reg_0_127_24_24 |    <0.001 |
|     my_ram_reg_0_127_25_25 |    <0.001 |
|     my_ram_reg_0_127_26_26 |    <0.001 |
|     my_ram_reg_0_127_27_27 |    <0.001 |
|     my_ram_reg_0_127_28_28 |    <0.001 |
|     my_ram_reg_0_127_29_29 |    <0.001 |
|     my_ram_reg_0_127_2_2   |    <0.001 |
|     my_ram_reg_0_127_30_30 |    <0.001 |
|     my_ram_reg_0_127_31_31 |    <0.001 |
|     my_ram_reg_0_127_3_3   |    <0.001 |
|     my_ram_reg_0_127_4_4   |    <0.001 |
|     my_ram_reg_0_127_5_5   |    <0.001 |
|     my_ram_reg_0_127_6_6   |    <0.001 |
|     my_ram_reg_0_127_7_7   |    <0.001 |
|     my_ram_reg_0_127_8_8   |    <0.001 |
|     my_ram_reg_0_127_9_9   |    <0.001 |
|   Output_reg               |    <0.001 |
+----------------------------+-----------+


