
---------- Begin Simulation Statistics ----------
final_tick                                27423907500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    399                       # Simulator instruction rate (inst/s)
host_mem_usage                                8682448                       # Number of bytes of host memory used
host_op_rate                                      410                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18124.04                       # Real time elapsed on the host
host_tick_rate                                1209647                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7224757                       # Number of instructions simulated
sim_ops                                       7427079                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021924                       # Number of seconds simulated
sim_ticks                                 21923688125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.166923                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   37196                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                48202                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                468                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4328                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             47663                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5440                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6559                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1119                       # Number of indirect misses.
system.cpu.branchPred.lookups                   83522                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13722                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1005                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      511228                       # Number of instructions committed
system.cpu.committedOps                        548054                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.586672                       # CPI: cycles per instruction
system.cpu.discardedOps                         11362                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             368172                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             84219                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            39950                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          692129                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.386597                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      377                       # number of quiesce instructions executed
system.cpu.numCycles                          1322379                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       377                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  399569     72.91%     72.91% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1014      0.19%     73.09% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                  88771     16.20%     89.29% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 58700     10.71%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   548054                       # Class of committed instruction
system.cpu.quiesceCycles                     33755522                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          630250                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1221                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              131008                       # Transaction distribution
system.membus.trans_dist::ReadResp             131616                       # Transaction distribution
system.membus.trans_dist::WriteReq              65362                       # Transaction distribution
system.membus.trans_dist::WriteResp             65362                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          204                       # Transaction distribution
system.membus.trans_dist::CleanEvict              247                       # Transaction distribution
system.membus.trans_dist::ReadExReq               156                       # Transaction distribution
system.membus.trans_dist::ReadExResp              156                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            328                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           280                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       384606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       384606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 394719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        39360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8869                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        53037                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12306792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12306792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12380821                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            197494                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000182                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013500                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  197458     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      36      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              197494                       # Request fanout histogram
system.membus.reqLayer6.occupancy           490816825                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8249875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              749312                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1564375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6948070                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          793750185                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1653500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2989278                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       747320                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3736598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       747320                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2989278                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3736598                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3736598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3736598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7473195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       194048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       194048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       335132                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       335132                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          490                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       806914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       892930                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1058360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8869                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1312092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12910596                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14286852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16837645                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1577352625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          1192206                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          904                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         7000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.05                       # Average queue length
system.acctest.local_bus.maxQueueLength             5                       # Max queue length
system.acctest.local_bus.respLayer18.occupancy     26112000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer18.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer10.occupancy    749569000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer10.utilization          3.4                       # Layer utilization (%)
system.acctest.local_bus.reqLayer4.occupancy    174291711                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer4.utilization          0.8                       # Layer utilization (%)
system.acctest.local_bus.reqLayer5.occupancy       585375                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer5.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer3.occupancy       353250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer30.occupancy        28250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer30.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer31.occupancy      9341756                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer31.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer32.occupancy        33625                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer32.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer14.occupancy      3311625                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer14.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer12.occupancy      3369375                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer12.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer13.occupancy   1195547802                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer13.utilization          5.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer20.occupancy      9728000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer20.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer22.occupancy      1058000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer22.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer4.occupancy    129080000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer4.utilization          0.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      3265000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer27.occupancy        14875                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer27.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer26.occupancy        68250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer26.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer25.occupancy     47300460                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer25.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.reqLayer24.occupancy        23250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer24.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer29.occupancy        33250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer29.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer28.occupancy      7431145                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer28.utilization          0.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8967834                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14946390                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4483917                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5978556                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34376698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5978556                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4483917                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10462473                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8967834                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14946390                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10462473                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10462473                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44839171                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4483917                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10462473                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14946390                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4483917                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1541711                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6025629                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4483917                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14946390                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1541711                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20972019                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       130607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       130607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        61696                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        61696                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18488                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       360450                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       384606                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       591196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11534340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12306792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       233184                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       233184    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       233184                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    529510825                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer8.occupancy      2048000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer8.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer10.occupancy      2644000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer10.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer1.occupancy     25725000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer4.occupancy    684034000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer4.utilization          3.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer9.occupancy       256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer9.utilization          0.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2013265640                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     14946390                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47828449                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2076040479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44839171                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44901752                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89740923                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2058104811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     59848142                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47828449                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2165781402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20512772                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9437188                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18612228                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4239361                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       294913                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2588673                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23914225                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    750308977                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    158431737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2989278                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    935644217                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    418498929                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    430456224                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    848955153                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23914225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1168807906                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    588887961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2989278                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1784599369                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        22592                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20992                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20992                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          328                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          353                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       957503                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72980                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1030484                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       957503                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       957503                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       957503                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72980                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1030484                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8060932                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8384552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3961600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       125953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              131018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          204                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              61900                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     12019693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    367681384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1541711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1199798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             382442587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         595520                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     14946390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    158431737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5978556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       747320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            180699524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         595520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     26966083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    526113122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5978556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       747320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1541711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1199798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            563142110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    180078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006363606250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          279                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          279                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              237733                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65755                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      131018                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      61900                       # Number of write requests accepted
system.mem_ctrls.readBursts                    131018                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    61900                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    150                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3857                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4692368755                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  654340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8127653755                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35855.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62105.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       354                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121704                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   57575                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                131015                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                61900                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  111970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    913.754869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   820.954680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.309904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          390      2.89%      2.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          445      3.30%      6.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          247      1.83%      8.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          198      1.47%      9.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          616      4.56%     14.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          161      1.19%     15.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          152      1.13%     16.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          236      1.75%     18.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11058     81.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13503                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     469.086022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1196.346125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           224     80.29%     80.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      1.08%     81.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           23      8.24%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.36%     89.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      1.08%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.36%     91.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.36%     91.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.51%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      2.87%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.36%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.36%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           279                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     221.888889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     49.435506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    389.467897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            152     54.48%     54.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            53     19.00%     73.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      1.08%     74.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      1.79%     76.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.72%     77.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      1.79%     78.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.36%     79.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.72%     79.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.72%     80.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.36%     81.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.36%     81.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.08%     82.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           49     17.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           279                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8375552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3962048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8384552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3961600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       382.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    382.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    180.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21923748750                       # Total gap between requests
system.mem_ctrls.avgGap                     113642.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8051524                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14464                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12019692.968515990302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 367252259.478125572205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1541711.403997633606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1191040.478733319789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 659743.010278750677                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 14946390.321359308437                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 158387949.153514057398                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5978556.128543723375                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 747319.516067965422                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       125953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          204                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    400169780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7656594435                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     52037340                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18852200                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15611932845                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30032896575                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 322121512630                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4664167000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  23949216375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     97034.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     60789.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     98183.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45869.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  76529082.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5865800.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5935316.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2277425.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  93551626.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6666171.750000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4651810.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        238061643.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       86057489.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     209900577.599983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     92818790.024986                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     350624436.000003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       988780919.175024                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         45.101030                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18365368320                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1186080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2375319180                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 754                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           377                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     55961149.535809                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    255201902.909251                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          377    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        67500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             377                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6326554125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21097353375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       171473                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           171473                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       171473                       # number of overall hits
system.cpu.icache.overall_hits::total          171473                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          328                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            328                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          328                       # number of overall misses
system.cpu.icache.overall_misses::total           328                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14256875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14256875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14256875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14256875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       171801                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       171801                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       171801                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       171801                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001909                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001909                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43466.082317                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43466.082317                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43466.082317                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43466.082317                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          328                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          328                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          328                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          328                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13741375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13741375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13741375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13741375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001909                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001909                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001909                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001909                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41894.435976                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41894.435976                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41894.435976                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41894.435976                       # average overall mshr miss latency
system.cpu.icache.replacements                    131                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       171473                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          171473                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          328                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           328                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14256875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14256875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       171801                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       171801                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43466.082317                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43466.082317                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          328                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          328                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13741375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13741375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001909                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001909                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41894.435976                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41894.435976                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           449.796847                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              528047                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               131                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4030.893130                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   449.796847                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.878509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.878509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            343930                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           343930                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       143994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           143994                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       143994                       # number of overall hits
system.cpu.dcache.overall_hits::total          143994                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          570                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            570                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          570                       # number of overall misses
system.cpu.dcache.overall_misses::total           570                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     45338250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     45338250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     45338250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     45338250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       144564                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       144564                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       144564                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       144564                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003943                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003943                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003943                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003943                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79540.789474                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79540.789474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79540.789474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79540.789474                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          204                       # number of writebacks
system.cpu.dcache.writebacks::total               204                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          134                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4067                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4067                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     33505375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     33505375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     33505375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     33505375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8730000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8730000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003016                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003016                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003016                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003016                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76847.190367                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76847.190367                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76847.190367                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76847.190367                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2146.545365                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2146.545365                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    320                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        89668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           89668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          281                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           281                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21274625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21274625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        89949                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        89949                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75710.409253                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75710.409253                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          401                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          401                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20783500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20783500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8730000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8730000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74226.785714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74226.785714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21770.573566                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21770.573566                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        54326                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          54326                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     24063625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24063625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        54615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        54615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005292                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005292                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83265.138408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83265.138408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3666                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3666                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12721875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12721875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002856                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002856                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81550.480769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81550.480769                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.435855                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              138492                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               320                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            432.787500                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.435855                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.967648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            578692                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           578692                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27423907500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27423993125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    399                       # Simulator instruction rate (inst/s)
host_mem_usage                                8682448                       # Number of bytes of host memory used
host_op_rate                                      410                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18124.13                       # Real time elapsed on the host
host_tick_rate                                1209646                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7224766                       # Number of instructions simulated
sim_ops                                       7427094                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021924                       # Number of seconds simulated
sim_ticks                                 21923773750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.164668                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   37198                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                48206                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                469                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4330                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             47663                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5440                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6559                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1119                       # Number of indirect misses.
system.cpu.branchPred.lookups                   83528                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13724                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1005                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      511237                       # Number of instructions committed
system.cpu.committedOps                        548069                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.586894                       # CPI: cycles per instruction
system.cpu.discardedOps                         11369                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             368189                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             84219                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            39953                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          692222                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.386564                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      377                       # number of quiesce instructions executed
system.cpu.numCycles                          1322516                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       377                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  399577     72.91%     72.91% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1014      0.19%     73.09% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                  88777     16.20%     89.29% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 58700     10.71%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   548069                       # Class of committed instruction
system.cpu.quiesceCycles                     33755522                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          630294                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          466                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1223                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              131008                       # Transaction distribution
system.membus.trans_dist::ReadResp             131617                       # Transaction distribution
system.membus.trans_dist::WriteReq              65362                       # Transaction distribution
system.membus.trans_dist::WriteResp             65362                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          205                       # Transaction distribution
system.membus.trans_dist::CleanEvict              247                       # Transaction distribution
system.membus.trans_dist::ReadExReq               156                       # Transaction distribution
system.membus.trans_dist::ReadExResp              156                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            328                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           281                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       384606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       384606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 394722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        39488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8869                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        53165                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12306792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12306792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12380949                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            197495                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000182                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013500                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  197459     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      36      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              197495                       # Request fanout histogram
system.membus.reqLayer6.occupancy           490823825                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8249875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              749312                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1564375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6953820                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          793750185                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1653500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2989266                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       747317                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3736583                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       747317                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2989266                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3736583                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3736583                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3736583                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7473166                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       194048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       194048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       335132                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       335132                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          490                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       806914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       892930                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1058360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8869                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1312092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12910596                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14286852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16837645                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1577352625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          1192206                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          904                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         7000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.05                       # Average queue length
system.acctest.local_bus.maxQueueLength             5                       # Max queue length
system.acctest.local_bus.respLayer18.occupancy     26112000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer18.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer10.occupancy    749569000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer10.utilization          3.4                       # Layer utilization (%)
system.acctest.local_bus.reqLayer4.occupancy    174291711                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer4.utilization          0.8                       # Layer utilization (%)
system.acctest.local_bus.reqLayer5.occupancy       585375                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer5.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer3.occupancy       353250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer30.occupancy        28250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer30.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer31.occupancy      9341756                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer31.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer32.occupancy        33625                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer32.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer14.occupancy      3311625                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer14.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer12.occupancy      3369375                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer12.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer13.occupancy   1195547802                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer13.utilization          5.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer20.occupancy      9728000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer20.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer22.occupancy      1058000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer22.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer4.occupancy    129080000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer4.utilization          0.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      3265000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer27.occupancy        14875                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer27.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer26.occupancy        68250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer26.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer25.occupancy     47300460                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer25.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.reqLayer24.occupancy        23250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer24.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer29.occupancy        33250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer29.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer28.occupancy      7431145                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer28.utilization          0.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8967799                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14946332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4483900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5978533                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34376563                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5978533                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4483900                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10462432                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8967799                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14946332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10462432                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10462432                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44838996                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4483900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10462432                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14946332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4483900                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1541705                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6025605                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4483900                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14946332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1541705                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20971937                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       130607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       130607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        61696                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        61696                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18488                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       360450                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       384606                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       591196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11534340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12306792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       233184                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       233184    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       233184                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    529510825                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer8.occupancy      2048000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer8.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer10.occupancy      2644000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer10.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer1.occupancy     25725000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer4.occupancy    684034000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer4.utilization          3.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer9.occupancy       256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer9.utilization          0.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2013257777                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     14946332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47828262                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2076032371                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44838996                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44901576                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89740572                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2058096773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     59847908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47828262                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2165772943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20512772                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9437188                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18612228                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4239361                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       294913                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2588673                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23914131                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    750306046                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    158431119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2989266                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    935640562                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    418497295                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    430454543                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    848951837                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23914131                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1168803341                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    588885661                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2989266                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1784592399                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        22592                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20992                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20992                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          328                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          353                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       957499                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72980                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1030480                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       957499                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       957499                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       957499                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72980                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1030480                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8060932                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8384616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3961664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       125953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              131019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          205                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              61901                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     12019646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    367679948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1541705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1202713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             382444012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         598437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     14946332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    158431119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5978533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       747317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            180701737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         598437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     26965978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    526111067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5978533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       747317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1541705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1202713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            563145749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    180078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006363606250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          279                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          279                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              237736                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65755                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      131019                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      61901                       # Number of write requests accepted
system.mem_ctrls.readBursts                    131019                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    61901                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    150                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3857                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4692368755                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  654345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8127680005                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35855.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62105.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       354                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121705                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   57575                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                131016                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                61901                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  111970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    913.754869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   820.954680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.309904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          390      2.89%      2.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          445      3.30%      6.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          247      1.83%      8.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          198      1.47%      9.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          616      4.56%     14.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          161      1.19%     15.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          152      1.13%     16.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          236      1.75%     18.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11058     81.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13503                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     469.086022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1196.346125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           224     80.29%     80.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      1.08%     81.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           23      8.24%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.36%     89.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      1.08%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.36%     91.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.36%     91.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.51%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      2.87%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.36%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.36%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           279                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     221.888889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     49.435506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    389.467897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            152     54.48%     54.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            53     19.00%     73.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      1.08%     74.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      1.79%     76.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.72%     77.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      1.79%     78.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.36%     79.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.72%     79.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.72%     80.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.36%     81.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.36%     81.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.08%     82.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           49     17.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           279                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8375616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3962048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8384616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3961664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       382.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    382.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    180.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21924004375                       # Total gap between requests
system.mem_ctrls.avgGap                     113642.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8051524                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14464                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12019646.024672189727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 367250825.145921766758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1541705.382724085124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1193955.032490699785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 659740.433601217926                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 14946331.947071840987                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 158387330.557085305452                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5978532.778828736395                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 747316.597353592049                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       125953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          412                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          205                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    400169780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7656594435                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     52037340                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18878450                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15611932845                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30032896575                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 322121512630                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4664167000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  23949216375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     97034.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     60789.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     98183.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45821.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  76155769.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5865800.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5935316.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2277425.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  93551626.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6666171.750000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4651810.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        238063462.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       86057489.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     209900577.599983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     92821121.362486                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     350624436.000003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       988785069.262524                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         45.101043                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18365368320                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1186080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2375404805                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 754                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           377                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     55961149.535809                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    255201902.909251                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          377    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        67500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             377                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6326639750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21097353375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       171485                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           171485                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       171485                       # number of overall hits
system.cpu.icache.overall_hits::total          171485                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          328                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            328                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          328                       # number of overall misses
system.cpu.icache.overall_misses::total           328                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14256875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14256875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14256875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14256875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       171813                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       171813                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       171813                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       171813                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001909                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001909                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43466.082317                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43466.082317                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43466.082317                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43466.082317                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          328                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          328                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          328                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          328                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13741375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13741375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13741375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13741375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001909                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001909                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001909                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001909                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41894.435976                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41894.435976                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41894.435976                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41894.435976                       # average overall mshr miss latency
system.cpu.icache.replacements                    131                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       171485                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          171485                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          328                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           328                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14256875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14256875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       171813                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       171813                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43466.082317                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43466.082317                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          328                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          328                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13741375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13741375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001909                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001909                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41894.435976                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41894.435976                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           449.796859                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2158665                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               584                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3696.344178                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   449.796859                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.878509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.878509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            343954                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           343954                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       143998                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           143998                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       143998                       # number of overall hits
system.cpu.dcache.overall_hits::total          143998                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          571                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            571                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          571                       # number of overall misses
system.cpu.dcache.overall_misses::total           571                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     45398250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     45398250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     45398250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     45398250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       144569                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       144569                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       144569                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       144569                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003950                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003950                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003950                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003950                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79506.567426                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79506.567426                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79506.567426                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79506.567426                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          205                       # number of writebacks
system.cpu.dcache.writebacks::total               205                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          134                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4067                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4067                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     33564000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     33564000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     33564000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     33564000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8730000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8730000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003023                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003023                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003023                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003023                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76805.491991                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76805.491991                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76805.491991                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76805.491991                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2146.545365                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2146.545365                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    321                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        89672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           89672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21334625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21334625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        89954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        89954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003135                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003135                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75654.698582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75654.698582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          281                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          281                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          401                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          401                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20842125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20842125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8730000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8730000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74171.263345                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74171.263345                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21770.573566                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21770.573566                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        54326                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          54326                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     24063625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24063625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        54615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        54615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005292                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005292                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83265.138408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83265.138408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3666                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3666                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12721875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12721875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002856                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002856                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81550.480769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81550.480769                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.435884                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              279233                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               824                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            338.875000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.435884                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.967648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            578713                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           578713                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27423993125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
