![VLSI TASK 1 _page-0001](https://github.com/deepakaske/CODTECH-Task1/assets/149344760/e37c4b36-bc12-4dd4-976a-657239fddea2)
![VLSI TASK 1 _page-0002](https://github.com/deepakaske/CODTECH-Task1/assets/149344760/3059b7cc-7970-4287-a503-e31876970d2e)
![VLSI TASK 1 _page-0003](https://github.com/deepakaske/CODTECH-Task1/assets/149344760/16a9fbeb-cbfd-4c11-9868-19de46028a66)
![VLSI TASK 1 _page-0004](https://github.com/deepakaske/CODTECH-Task1/assets/149344760/c1ecd72b-9169-442a-bc9f-d352cbe29d1a)
![VLSI TASK 1 _page-0005](https://github.com/deepakaske/CODTECH-Task1/assets/149344760/15368a69-71a9-400f-af78-e16ff0da6cad)
![VLSI TASK 1 _page-0006](https://github.com/deepakaske/CODTECH-Task1/assets/149344760/49cb94cb-4595-4ea6-9315-c83c9dc72a05)
![VLSI TASK 1 _page-0007](https://github.com/deepakaske/CODTECH-Task1/assets/149344760/e26d9abf-e613-42bd-ba68-0155e3d2fc95)
![VLSI TASK 1 _page-0008](https://github.com/deepakaske/CODTECH-Task1/assets/149344760/62e551e4-f61e-473c-a43f-d67cba0eef6b)
![VLSI TASK 1 _page-0009](https://github.com/deepakaske/CODTECH-Task1/assets/149344760/72d8ac05-92f0-4d82-bb11-a2fcca3d2b80)
![VLSI TASK 1 _page-0010](https://github.com/deepakaske/CODTECH-Task1/assets/149344760/b66b5a56-8944-4140-bb45-49eaeee0f4de)
![VLSI TASK 1 _page-0011](https://github.com/deepakaske/CODTECH-Task1/assets/149344760/398b9ac3-f76b-48b4-8b3e-90c11e791c47)
![VLSI TASK 1 _page-0012](https://github.com/deepakaske/CODTECH-Task1/assets/149344760/c48cc7cb-85d4-4402-aafc-28ba2c4c1dbe)
![VLSI TASK 1 _page-0013](https://github.com/deepakaske/CODTECH-Task1/assets/149344760/ea26f8fc-91d3-494d-a32d-cf98e46a2ba2)
![VLSI TASK 1 _page-0014](https://github.com/deepakaske/CODTECH-Task1/assets/149344760/2ce0eb2b-b250-4ebb-9bda-8d3fe654c6e7)

Name: Deepak Aske
Company:CODTECH IT SOLUTIONS
ID:CT04VLSI2263
Duration:15 JUNE 2024 to 15 JULY 2024
Mentor: Sravani Gouni

Overview of the Project
This project involves the design and simulation of basic digital logic circuits using Verilog within a VLSI software environment. The primary focus is on creating and verifying the functionality of fundamental components such as logic gates, adders, and multiplexers.

(i) Project
Design and simulate basic digital logic circuits, including logic gates, adders, and multiplexers, using Verilog within a VLSI software tool.

(ii) Objective
The objective of this project is to develop, simulate, and verify the functionality of essential digital logic circuits, ensuring their correct operation through detailed analysis using a waveform viewer.

(iii) Key Activities
Designing logic gates, adders, and multiplexers using Verilog.
Simulating the Verilog designs within the VLSI software.
Analyzing the simulation results using the waveform viewer to ensure correct functionality.
(iv) Technology Used
Verilog HDL (Hardware Description Language)
VLSI software for design and simulation
Waveform viewer for result analysis
