Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May 21 19:45:20 2023
| Host         : LAPTOP-DJJCMLUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.149        0.000                      0                 1650        0.078        0.000                      0                 1650        3.000        0.000                       0                   673  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
rmii_rx_clk                      {0.000 5.000}      40.000          25.000          
sys_clk                          {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
rmii_rx_clk                           34.169        0.000                      0                  153        0.097        0.000                      0                  153        4.020        0.000                       0                    86  
sys_clk                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1       30.149        0.000                      0                 1475        0.078        0.000                      0                 1475       18.750        0.000                       0                   583  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_1  rmii_rx_clk                         33.644        0.000                      0                   11        1.126        0.000                      0                   11  
rmii_rx_clk                    clk_out1_design_1_clk_wiz_0_1       31.644        0.000                      0                   11        2.285        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rmii_rx_clk
  To Clock:  rmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       34.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.169ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 2.632ns (45.499%)  route 3.153ns (54.501%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 44.799 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.548     5.098    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           1.113     6.629    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[5]
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.297     6.926 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc_n_14
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.074     8.533    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X46Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.657 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.657    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.170 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.170    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.287 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.287    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.610 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1/O[1]
                         net (fo=2, routed)           0.966    10.576    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1_n_6
    SLICE_X43Y64         LUT2 (Prop_lut2_I0_O)        0.306    10.882 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    10.882    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[8]
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.429    44.799    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/C
                         clock pessimism              0.258    45.058    
                         clock uncertainty           -0.035    45.022    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)        0.029    45.051    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         45.051    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                 34.169    

Slack (MET) :             34.187ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 2.660ns (45.761%)  route 3.153ns (54.239%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 44.799 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.548     5.098    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           1.113     6.629    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[5]
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.297     6.926 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc_n_14
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.074     8.533    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X46Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.657 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.657    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.170 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.170    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.287 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.287    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.610 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1/O[1]
                         net (fo=2, routed)           0.966    10.576    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1_n_6
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.334    10.910 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    10.910    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[9]
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.429    44.799    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/C
                         clock pessimism              0.258    45.058    
                         clock uncertainty           -0.035    45.022    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)        0.075    45.097    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         45.097    
                         arrival time                         -10.910    
  -------------------------------------------------------------------
                         slack                                 34.187    

Slack (MET) :             34.211ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.542ns (43.609%)  route 3.287ns (56.391%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 44.800 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.548     5.098    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           1.113     6.629    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[5]
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.297     6.926 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc_n_14
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.074     8.533    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X46Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.657 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.657    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.170 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.170    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.287 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.287    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.506 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1/O[0]
                         net (fo=2, routed)           1.100    10.607    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_1_n_7
    SLICE_X45Y63         LUT2 (Prop_lut2_I0_O)        0.320    10.927 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    10.927    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[7]
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.430    44.800    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/C
                         clock pessimism              0.297    45.098    
                         clock uncertainty           -0.035    45.062    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.075    45.137    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         45.137    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                 34.211    

Slack (MET) :             34.365ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 2.508ns (44.536%)  route 3.123ns (55.464%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 44.800 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.548     5.098    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           1.113     6.629    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[5]
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.297     6.926 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc_n_14
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.074     8.533    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X46Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.657 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.657    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.170 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.170    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.485 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/O[3]
                         net (fo=2, routed)           0.937    10.422    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_4
    SLICE_X45Y63         LUT2 (Prop_lut2_I0_O)        0.307    10.729 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.729    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[6]
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.430    44.800    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/C
                         clock pessimism              0.297    45.098    
                         clock uncertainty           -0.035    45.062    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.032    45.094    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         45.094    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                 34.365    

Slack (MET) :             34.421ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 2.428ns (43.519%)  route 3.151ns (56.481%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 44.799 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.548     5.098    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           1.113     6.629    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[5]
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.297     6.926 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc_n_14
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.074     8.533    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X46Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.657 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.657    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.170 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.170    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.389 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/O[0]
                         net (fo=2, routed)           0.964    10.354    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_7
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.323    10.677 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.677    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[3]
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.429    44.799    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/C
                         clock pessimism              0.258    45.058    
                         clock uncertainty           -0.035    45.022    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.075    45.097    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         45.097    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                 34.421    

Slack (MET) :             34.637ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 2.246ns (41.574%)  route 3.156ns (58.426%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 44.800 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.548     5.098    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           1.113     6.629    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[5]
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.297     6.926 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc_n_14
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.074     8.533    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X46Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.657 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.657    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.201 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.970    10.171    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_5
    SLICE_X45Y63         LUT2 (Prop_lut2_I0_O)        0.329    10.500 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.500    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[1]
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.430    44.800    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
                         clock pessimism              0.297    45.098    
                         clock uncertainty           -0.035    45.062    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.075    45.137    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         45.137    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                 34.637    

Slack (MET) :             34.643ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 2.515ns (46.982%)  route 2.838ns (53.018%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 44.800 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.548     5.098    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           1.113     6.629    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[5]
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.297     6.926 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc_n_14
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.074     8.533    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X46Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.657 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.657    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.170 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.170    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.493 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/O[1]
                         net (fo=2, routed)           0.651    10.145    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_6
    SLICE_X45Y63         LUT2 (Prop_lut2_I0_O)        0.306    10.451 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.451    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[4]
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.430    44.800    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/C
                         clock pessimism              0.297    45.098    
                         clock uncertainty           -0.035    45.062    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.031    45.093    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         45.093    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                 34.643    

Slack (MET) :             34.658ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 2.544ns (47.268%)  route 2.838ns (52.732%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 44.800 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.548     5.098    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           1.113     6.629    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[5]
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.297     6.926 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc_n_14
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.074     8.533    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X46Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.657 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.657    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.170 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.170    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.493 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2/O[1]
                         net (fo=2, routed)           0.651    10.145    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_i_2_n_6
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.335    10.480 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.480    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[5]
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.430    44.800    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
                         clock pessimism              0.297    45.098    
                         clock uncertainty           -0.035    45.062    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.075    45.137    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         45.137    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                 34.658    

Slack (MET) :             34.732ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 2.288ns (43.817%)  route 2.934ns (56.183%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 44.799 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.548     5.098    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           1.113     6.629    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[5]
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.297     6.926 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc_n_14
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.074     8.533    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X46Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.657 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     8.657    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[3]_i_3_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.265 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.747    10.012    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]_i_2_n_4
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.307    10.319 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.319    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[2]
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.429    44.799    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/C
                         clock pessimism              0.258    45.058    
                         clock uncertainty           -0.035    45.022    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.029    45.051    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         45.051    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                 34.732    

Slack (MET) :             34.890ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.919ns (37.588%)  route 3.186ns (62.412%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 44.800 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.548     5.098    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           1.113     6.629    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]_0[5]
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.297     6.926 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/_carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc_n_14
    SLICE_X42Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.459 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/_carry/CO[3]
                         net (fo=4, routed)           1.119     8.578    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/CO[0]
    SLICE_X47Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.702 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_next_carry_i_1/O
                         net (fo=1, routed)           0.000     8.702    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_next_carry_i_1_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.949 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_next_carry/O[0]
                         net (fo=1, routed)           0.955     9.904    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_next_carry_n_7
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.299    10.203 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.203    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_next[0]
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.430    44.800    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/C
                         clock pessimism              0.297    45.098    
                         clock uncertainty           -0.035    45.062    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.031    45.093    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         45.093    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                 34.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/rmii_rx/inst/rx_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.568%)  route 0.261ns (58.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.557     1.467    design_1_i/rmii_rx/inst/rx_clk
    SLICE_X48Y66         FDRE                                         r  design_1_i/rmii_rx/inst/rx_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  design_1_i/rmii_rx/inst/rx_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.155     1.762    design_1_i/rmii_rx/inst/rx_data_reg_reg_n_0_[1]
    SLICE_X48Y65         LUT2 (Prop_lut2_I1_O)        0.045     1.807 r  design_1_i/rmii_rx/inst/rx_byte[1]_INST_0/O
                         net (fo=1, routed)           0.107     1.914    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/phy_data_in[1]
    RAMB18_X1Y26         RAMB18E1                                     r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     2.021    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/phy_clk
    RAMB18_X1Y26         RAMB18E1                                     r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKARDCLK
                         clock pessimism             -0.499     1.521    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.817    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.555     1.465    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[3]/Q
                         net (fo=1, routed)           0.056     1.662    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0[3]
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.824     1.979    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr1_reg[3]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.078     1.543    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.555     1.465    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[1]/Q
                         net (fo=1, routed)           0.056     1.662    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0[1]
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.824     1.979    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr1_reg[1]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.076     1.541    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     1.459    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.656    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X41Y72         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.816     1.971    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.512     1.459    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.075     1.534    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.555     1.465    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[10]/Q
                         net (fo=1, routed)           0.056     1.662    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0[10]
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.824     1.979    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr1_reg[10]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.071     1.536    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     1.459    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X40Y71         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.665    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X40Y71         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     1.972    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X40Y71         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.513     1.459    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.075     1.534    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/rmii_rx/inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/rmii_rx/inst/byte_vld_reg/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.729%)  route 0.093ns (33.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.557     1.467    design_1_i/rmii_rx/inst/rx_clk
    SLICE_X47Y62         FDRE                                         r  design_1_i/rmii_rx/inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  design_1_i/rmii_rx/inst/state_reg/Q
                         net (fo=15, routed)          0.093     1.701    design_1_i/rmii_rx/inst/state_reg_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I2_O)        0.045     1.746 r  design_1_i/rmii_rx/inst/byte_vld_i_1/O
                         net (fo=1, routed)           0.000     1.746    design_1_i/rmii_rx/inst/byte_vld_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  design_1_i/rmii_rx/inst/byte_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.826     1.981    design_1_i/rmii_rx/inst/rx_clk
    SLICE_X46Y62         FDRE                                         r  design_1_i/rmii_rx/inst/byte_vld_reg/C
                         clock pessimism             -0.501     1.480    
    SLICE_X46Y62         FDRE (Hold_fdre_C_D)         0.120     1.600    design_1_i/rmii_rx/inst/byte_vld_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.555     1.465    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[9]/Q
                         net (fo=1, routed)           0.059     1.652    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0[9]
    SLICE_X42Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.824     1.979    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X42Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr1_reg[9]/C
                         clock pessimism             -0.501     1.478    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.010     1.488    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.478%)  route 0.117ns (38.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.551     1.461    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X39Y69         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[0]/Q
                         net (fo=1, routed)           0.117     1.718    design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg_n_0_[0]
    SLICE_X40Y69         LUT2 (Prop_lut2_I1_O)        0.045     1.763 r  design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.763    design_1_i/proc_sys_reset_1/U0/SEQ/p_3_out[2]
    SLICE_X40Y69         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.819     1.974    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.479     1.495    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.092     1.587    design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.551     1.461    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X41Y69         FDSE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDSE (Prop_fdse_C_Q)         0.141     1.602 f  design_1_i/proc_sys_reset_1/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.097     1.699    design_1_i/proc_sys_reset_1/U0/SEQ/Pr_out
    SLICE_X40Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.744 r  design_1_i/proc_sys_reset_1/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     1.744    design_1_i/proc_sys_reset_1/U0/SEQ_n_4
    SLICE_X40Y69         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.819     1.974    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism             -0.500     1.474    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.091     1.565    design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rmii_rx_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         40.000
Sources:            { rmii_rx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y26    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  rmii_rx_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X45Y63    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X47Y66    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X47Y64    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X47Y64    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X47Y64    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X47Y65    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X47Y65    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X47Y65    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         35.000      34.020     SLICE_X38Y71    design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         35.000      34.020     SLICE_X38Y71    design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X40Y69    design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         35.000      34.500     SLICE_X39Y70    design_1_i/proc_sys_reset_1/U0/SEQ/Core_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         35.000      34.500     SLICE_X39Y70    design_1_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X40Y69    design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         35.000      34.500     SLICE_X41Y69    design_1_i/proc_sys_reset_1/U0/SEQ/pr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X38Y70    design_1_i/proc_sys_reset_1/U0/SEQ/seq_clr_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X45Y63    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X47Y66    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71    design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71    design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y63    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y66    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y64    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y64    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y64    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y65    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y65    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y65    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/bin_cnt_reg_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.149ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 3.066ns (34.578%)  route 5.801ns (65.422%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.590    -0.876    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y26         RAMB18E1                                     r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.578 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[0]
                         net (fo=9, routed)           1.957     3.535    design_1_i/eth_rx_wrapper_0/inst/crc32/DOBDO[0]
    SLICE_X32Y66         LUT4 (Prop_lut4_I1_O)        0.124     3.659 r  design_1_i/eth_rx_wrapper_0/inst/crc32/crc_q[18]_i_2/O
                         net (fo=11, routed)          1.037     4.696    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/crc_q_reg[7]
    SLICE_X31Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.820 f  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/ctrl[11]_i_12/O
                         net (fo=1, routed)           0.773     5.593    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl_reg[11]_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.717 f  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7/O
                         net (fo=2, routed)           0.824     6.541    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.598     7.263    design_1_i/eth_rx_wrapper_0/inst/crc32/delay_reg[3][8]
    SLICE_X30Y67         LUT5 (Prop_lut5_I0_O)        0.116     7.379 r  design_1_i/eth_rx_wrapper_0/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.611     7.990    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/SR[0]
    SLICE_X30Y67         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.424    38.472    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X30Y67         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[5]/C
                         clock pessimism              0.493    38.965    
                         clock uncertainty           -0.098    38.867    
    SLICE_X30Y67         FDRE (Setup_fdre_C_R)       -0.728    38.139    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.139    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                 30.149    

Slack (MET) :             30.149ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 3.066ns (34.578%)  route 5.801ns (65.422%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.590    -0.876    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y26         RAMB18E1                                     r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.578 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[0]
                         net (fo=9, routed)           1.957     3.535    design_1_i/eth_rx_wrapper_0/inst/crc32/DOBDO[0]
    SLICE_X32Y66         LUT4 (Prop_lut4_I1_O)        0.124     3.659 r  design_1_i/eth_rx_wrapper_0/inst/crc32/crc_q[18]_i_2/O
                         net (fo=11, routed)          1.037     4.696    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/crc_q_reg[7]
    SLICE_X31Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.820 f  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/ctrl[11]_i_12/O
                         net (fo=1, routed)           0.773     5.593    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl_reg[11]_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.717 f  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7/O
                         net (fo=2, routed)           0.824     6.541    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.598     7.263    design_1_i/eth_rx_wrapper_0/inst/crc32/delay_reg[3][8]
    SLICE_X30Y67         LUT5 (Prop_lut5_I0_O)        0.116     7.379 r  design_1_i/eth_rx_wrapper_0/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.611     7.990    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/SR[0]
    SLICE_X30Y67         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.424    38.472    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X30Y67         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[9]/C
                         clock pessimism              0.493    38.965    
                         clock uncertainty           -0.098    38.867    
    SLICE_X30Y67         FDRE (Setup_fdre_C_R)       -0.728    38.139    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.139    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                 30.149    

Slack (MET) :             30.243ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 3.066ns (34.962%)  route 5.703ns (65.038%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.469 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.590    -0.876    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y26         RAMB18E1                                     r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.578 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[0]
                         net (fo=9, routed)           1.957     3.535    design_1_i/eth_rx_wrapper_0/inst/crc32/DOBDO[0]
    SLICE_X32Y66         LUT4 (Prop_lut4_I1_O)        0.124     3.659 r  design_1_i/eth_rx_wrapper_0/inst/crc32/crc_q[18]_i_2/O
                         net (fo=11, routed)          1.037     4.696    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/crc_q_reg[7]
    SLICE_X31Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.820 f  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/ctrl[11]_i_12/O
                         net (fo=1, routed)           0.773     5.593    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl_reg[11]_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.717 f  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7/O
                         net (fo=2, routed)           0.824     6.541    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.598     7.263    design_1_i/eth_rx_wrapper_0/inst/crc32/delay_reg[3][8]
    SLICE_X30Y67         LUT5 (Prop_lut5_I0_O)        0.116     7.379 r  design_1_i/eth_rx_wrapper_0/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.513     7.893    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/SR[0]
    SLICE_X30Y69         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.421    38.469    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X30Y69         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[0]/C
                         clock pessimism              0.493    38.962    
                         clock uncertainty           -0.098    38.864    
    SLICE_X30Y69         FDRE (Setup_fdre_C_R)       -0.728    38.136    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                 30.243    

Slack (MET) :             30.243ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 3.066ns (34.962%)  route 5.703ns (65.038%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.469 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.590    -0.876    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y26         RAMB18E1                                     r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.578 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[0]
                         net (fo=9, routed)           1.957     3.535    design_1_i/eth_rx_wrapper_0/inst/crc32/DOBDO[0]
    SLICE_X32Y66         LUT4 (Prop_lut4_I1_O)        0.124     3.659 r  design_1_i/eth_rx_wrapper_0/inst/crc32/crc_q[18]_i_2/O
                         net (fo=11, routed)          1.037     4.696    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/crc_q_reg[7]
    SLICE_X31Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.820 f  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/ctrl[11]_i_12/O
                         net (fo=1, routed)           0.773     5.593    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl_reg[11]_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.717 f  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7/O
                         net (fo=2, routed)           0.824     6.541    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.598     7.263    design_1_i/eth_rx_wrapper_0/inst/crc32/delay_reg[3][8]
    SLICE_X30Y67         LUT5 (Prop_lut5_I0_O)        0.116     7.379 r  design_1_i/eth_rx_wrapper_0/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.513     7.893    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/SR[0]
    SLICE_X30Y69         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.421    38.469    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X30Y69         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[4]/C
                         clock pessimism              0.493    38.962    
                         clock uncertainty           -0.098    38.864    
    SLICE_X30Y69         FDRE (Setup_fdre_C_R)       -0.728    38.136    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                 30.243    

Slack (MET) :             30.243ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 3.066ns (34.962%)  route 5.703ns (65.038%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.469 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.590    -0.876    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y26         RAMB18E1                                     r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.578 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[0]
                         net (fo=9, routed)           1.957     3.535    design_1_i/eth_rx_wrapper_0/inst/crc32/DOBDO[0]
    SLICE_X32Y66         LUT4 (Prop_lut4_I1_O)        0.124     3.659 r  design_1_i/eth_rx_wrapper_0/inst/crc32/crc_q[18]_i_2/O
                         net (fo=11, routed)          1.037     4.696    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/crc_q_reg[7]
    SLICE_X31Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.820 f  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/ctrl[11]_i_12/O
                         net (fo=1, routed)           0.773     5.593    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl_reg[11]_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.717 f  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7/O
                         net (fo=2, routed)           0.824     6.541    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.598     7.263    design_1_i/eth_rx_wrapper_0/inst/crc32/delay_reg[3][8]
    SLICE_X30Y67         LUT5 (Prop_lut5_I0_O)        0.116     7.379 r  design_1_i/eth_rx_wrapper_0/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.513     7.893    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/SR[0]
    SLICE_X30Y69         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.421    38.469    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X30Y69         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[6]/C
                         clock pessimism              0.493    38.962    
                         clock uncertainty           -0.098    38.864    
    SLICE_X30Y69         FDRE (Setup_fdre_C_R)       -0.728    38.136    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                 30.243    

Slack (MET) :             30.243ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 3.066ns (34.962%)  route 5.703ns (65.038%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.469 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.590    -0.876    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y26         RAMB18E1                                     r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.578 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[0]
                         net (fo=9, routed)           1.957     3.535    design_1_i/eth_rx_wrapper_0/inst/crc32/DOBDO[0]
    SLICE_X32Y66         LUT4 (Prop_lut4_I1_O)        0.124     3.659 r  design_1_i/eth_rx_wrapper_0/inst/crc32/crc_q[18]_i_2/O
                         net (fo=11, routed)          1.037     4.696    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/crc_q_reg[7]
    SLICE_X31Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.820 f  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/ctrl[11]_i_12/O
                         net (fo=1, routed)           0.773     5.593    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl_reg[11]_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.717 f  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7/O
                         net (fo=2, routed)           0.824     6.541    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.598     7.263    design_1_i/eth_rx_wrapper_0/inst/crc32/delay_reg[3][8]
    SLICE_X30Y67         LUT5 (Prop_lut5_I0_O)        0.116     7.379 r  design_1_i/eth_rx_wrapper_0/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.513     7.893    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/SR[0]
    SLICE_X30Y69         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.421    38.469    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X30Y69         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[7]/C
                         clock pessimism              0.493    38.962    
                         clock uncertainty           -0.098    38.864    
    SLICE_X30Y69         FDRE (Setup_fdre_C_R)       -0.728    38.136    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                 30.243    

Slack (MET) :             30.243ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 3.066ns (34.962%)  route 5.703ns (65.038%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.469 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.590    -0.876    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y26         RAMB18E1                                     r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.578 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[0]
                         net (fo=9, routed)           1.957     3.535    design_1_i/eth_rx_wrapper_0/inst/crc32/DOBDO[0]
    SLICE_X32Y66         LUT4 (Prop_lut4_I1_O)        0.124     3.659 r  design_1_i/eth_rx_wrapper_0/inst/crc32/crc_q[18]_i_2/O
                         net (fo=11, routed)          1.037     4.696    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/crc_q_reg[7]
    SLICE_X31Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.820 f  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/ctrl[11]_i_12/O
                         net (fo=1, routed)           0.773     5.593    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl_reg[11]_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.717 f  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7/O
                         net (fo=2, routed)           0.824     6.541    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.598     7.263    design_1_i/eth_rx_wrapper_0/inst/crc32/delay_reg[3][8]
    SLICE_X30Y67         LUT5 (Prop_lut5_I0_O)        0.116     7.379 r  design_1_i/eth_rx_wrapper_0/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.513     7.893    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/SR[0]
    SLICE_X30Y69         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.421    38.469    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X30Y69         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[8]/C
                         clock pessimism              0.493    38.962    
                         clock uncertainty           -0.098    38.864    
    SLICE_X30Y69         FDRE (Setup_fdre_C_R)       -0.728    38.136    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                 30.243    

Slack (MET) :             30.331ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 3.066ns (34.920%)  route 5.714ns (65.080%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.590    -0.876    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y26         RAMB18E1                                     r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.578 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[0]
                         net (fo=9, routed)           1.957     3.535    design_1_i/eth_rx_wrapper_0/inst/crc32/DOBDO[0]
    SLICE_X32Y66         LUT4 (Prop_lut4_I1_O)        0.124     3.659 r  design_1_i/eth_rx_wrapper_0/inst/crc32/crc_q[18]_i_2/O
                         net (fo=11, routed)          1.037     4.696    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/crc_q_reg[7]
    SLICE_X31Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.820 f  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/ctrl[11]_i_12/O
                         net (fo=1, routed)           0.773     5.593    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl_reg[11]_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.717 f  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7/O
                         net (fo=2, routed)           0.824     6.541    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.598     7.263    design_1_i/eth_rx_wrapper_0/inst/crc32/delay_reg[3][8]
    SLICE_X30Y67         LUT5 (Prop_lut5_I0_O)        0.116     7.379 r  design_1_i/eth_rx_wrapper_0/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.524     7.904    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/SR[0]
    SLICE_X28Y68         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.424    38.472    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[10]/C
                         clock pessimism              0.493    38.965    
                         clock uncertainty           -0.098    38.867    
    SLICE_X28Y68         FDRE (Setup_fdre_C_R)       -0.633    38.234    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         38.234    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                 30.331    

Slack (MET) :             30.331ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 3.066ns (34.920%)  route 5.714ns (65.080%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.590    -0.876    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y26         RAMB18E1                                     r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.578 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[0]
                         net (fo=9, routed)           1.957     3.535    design_1_i/eth_rx_wrapper_0/inst/crc32/DOBDO[0]
    SLICE_X32Y66         LUT4 (Prop_lut4_I1_O)        0.124     3.659 r  design_1_i/eth_rx_wrapper_0/inst/crc32/crc_q[18]_i_2/O
                         net (fo=11, routed)          1.037     4.696    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/crc_q_reg[7]
    SLICE_X31Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.820 f  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/ctrl[11]_i_12/O
                         net (fo=1, routed)           0.773     5.593    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl_reg[11]_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.717 f  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7/O
                         net (fo=2, routed)           0.824     6.541    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.598     7.263    design_1_i/eth_rx_wrapper_0/inst/crc32/delay_reg[3][8]
    SLICE_X30Y67         LUT5 (Prop_lut5_I0_O)        0.116     7.379 r  design_1_i/eth_rx_wrapper_0/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.524     7.904    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/SR[0]
    SLICE_X28Y68         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.424    38.472    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[1]/C
                         clock pessimism              0.493    38.965    
                         clock uncertainty           -0.098    38.867    
    SLICE_X28Y68         FDRE (Setup_fdre_C_R)       -0.633    38.234    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.234    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                 30.331    

Slack (MET) :             30.331ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 3.066ns (34.920%)  route 5.714ns (65.080%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.590    -0.876    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/sys_clk
    RAMB18_X1Y26         RAMB18E1                                     r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.578 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/DOBDO[0]
                         net (fo=9, routed)           1.957     3.535    design_1_i/eth_rx_wrapper_0/inst/crc32/DOBDO[0]
    SLICE_X32Y66         LUT4 (Prop_lut4_I1_O)        0.124     3.659 r  design_1_i/eth_rx_wrapper_0/inst/crc32/crc_q[18]_i_2/O
                         net (fo=11, routed)          1.037     4.696    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/crc_q_reg[7]
    SLICE_X31Y64         LUT6 (Prop_lut6_I2_O)        0.124     4.820 f  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/ctrl[11]_i_12/O
                         net (fo=1, routed)           0.773     5.593    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl_reg[11]_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I2_O)        0.124     5.717 f  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7/O
                         net (fo=2, routed)           0.824     6.541    design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_7_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  design_1_i/eth_rx_wrapper_0/inst/crc32/ctrl[11]_i_3/O
                         net (fo=4, routed)           0.598     7.263    design_1_i/eth_rx_wrapper_0/inst/crc32/delay_reg[3][8]
    SLICE_X30Y67         LUT5 (Prop_lut5_I0_O)        0.116     7.379 r  design_1_i/eth_rx_wrapper_0/inst/crc32/byte_cnt[10]_i_1/O
                         net (fo=11, routed)          0.524     7.904    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/SR[0]
    SLICE_X28Y68         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.424    38.472    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X28Y68         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[2]/C
                         clock pessimism              0.493    38.965    
                         clock uncertainty           -0.098    38.867    
    SLICE_X28Y68         FDRE (Setup_fdre_C_R)       -0.633    38.234    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/byte_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.234    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                 30.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.525%)  route 0.113ns (44.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.549    -0.598    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X33Y77         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[108]/Q
                         net (fo=1, routed)           0.113    -0.344    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/DIA0
    SLICE_X34Y76         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.811    -0.843    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/WCLK
    SLICE_X34Y76         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/RAMA/CLK
                         clock pessimism              0.274    -0.569    
    SLICE_X34Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.422    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_108_113/RAMA
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.501%)  route 0.118ns (45.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.551    -0.596    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X32Y69         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.337    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/DIA0
    SLICE_X34Y70         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.816    -0.839    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/WCLK
    SLICE_X34Y70         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.274    -0.565    
    SLICE_X34Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.418    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_90_95/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.546    -0.601    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X33Y74         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[92]/Q
                         net (fo=1, routed)           0.100    -0.360    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_90_95/DIB0
    SLICE_X30Y74         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_90_95/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.811    -0.843    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_90_95/WCLK
    SLICE_X30Y74         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_90_95/RAMB/CLK
                         clock pessimism              0.255    -0.588    
    SLICE_X30Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.442    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_90_95/RAMB
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.546    -0.601    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X31Y75         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[102]/Q
                         net (fo=1, routed)           0.110    -0.350    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/DIA0
    SLICE_X30Y76         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.812    -0.842    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/WCLK
    SLICE_X30Y76         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/RAMA/CLK
                         clock pessimism              0.255    -0.587    
    SLICE_X30Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.440    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/RAMA
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.551    -0.596    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X31Y69         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.343    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/DIA0
    SLICE_X30Y70         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.817    -0.838    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/WCLK
    SLICE_X30Y70         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.255    -0.583    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.436    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.550    -0.597    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X31Y70         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[8]/Q
                         net (fo=1, routed)           0.112    -0.344    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/DIB0
    SLICE_X30Y70         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.817    -0.838    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/WCLK
    SLICE_X30Y70         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.254    -0.584    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.438    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_96_101/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.546    -0.601    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X31Y75         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[100]/Q
                         net (fo=1, routed)           0.110    -0.350    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_96_101/DIC0
    SLICE_X30Y75         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_96_101/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.811    -0.843    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_96_101/WCLK
    SLICE_X30Y75         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_96_101/RAMC/CLK
                         clock pessimism              0.255    -0.588    
    SLICE_X30Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.444    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_96_101/RAMC
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_78_83/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.549    -0.598    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[80]/Q
                         net (fo=1, routed)           0.112    -0.345    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_78_83/DIB0
    SLICE_X30Y72         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_78_83/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.814    -0.840    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_78_83/WCLK
    SLICE_X30Y72         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_78_83/RAMB/CLK
                         clock pessimism              0.255    -0.585    
    SLICE_X30Y72         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.439    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_78_83/RAMB
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.547    -0.600    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[105]/Q
                         net (fo=1, routed)           0.117    -0.342    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/DIB1
    SLICE_X30Y76         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.812    -0.842    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/WCLK
    SLICE_X30Y76         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/RAMB_D1/CLK
                         clock pessimism              0.274    -0.568    
    SLICE_X30Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.444    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_102_107/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_96_101/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.546    -0.601    design_1_i/eth_rx_wrapper_0/inst/rx_fsm/sys_clk
    SLICE_X31Y75         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  design_1_i/eth_rx_wrapper_0/inst/rx_fsm/ctrl_reg[99]/Q
                         net (fo=1, routed)           0.059    -0.414    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_96_101/DIB1
    SLICE_X30Y75         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_96_101/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.811    -0.843    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_96_101/WCLK
    SLICE_X30Y75         RAMD32                                       r  design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_96_101/RAMB_D1/CLK
                         clock pessimism              0.255    -0.588    
    SLICE_X30Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071    -0.517    design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_96_101/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y26     design_1_i/eth_rx_wrapper_0/inst/data_fifo/fifo_module/bram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y14     design_1_i/uart_wrapper_0/inst/uart_fifo/fifo_module/bram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y15     design_1_i/uart_wrapper_0/inst/uart_fifo/fifo_module/bram_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y26     design_1_i/eth_rx_wrapper_0/inst/data_fifo/fifo_module/bram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     design_1_i/uart_wrapper_0/inst/uart_fifo/fifo_module/bram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y26     design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/fifo_module/bram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y15     design_1_i/uart_wrapper_0/inst/uart_fifo/fifo_module/bram_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y70     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/rd_data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y70     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y70     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y75     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_96_101/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y75     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_96_101/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y70     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y70     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y70     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y70     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y70     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y70     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y75     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_120_123/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y75     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_120_123/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y75     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_120_123/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y75     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_120_123/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y75     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_120_123/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y75     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_120_123/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y70     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y70     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y75     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_96_101/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y75     design_1_i/eth_rx_wrapper_0/inst/control_fifo/fifo_module/bram_reg_0_3_96_101/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  rmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       33.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.644ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.642ns  (logic 0.478ns (4.106%)  route 11.164ns (95.894%))
  Logic Levels:           0  
  Clock Path Skew:        5.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 44.799 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.545    -0.922    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X46Y66         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.478    -0.444 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[9]/Q
                         net (fo=2, routed)          11.164    10.720    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_17
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.429    44.799    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[9]/C
                         clock pessimism              0.000    44.799    
                         clock uncertainty           -0.202    44.597    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)       -0.233    44.364    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[9]
  -------------------------------------------------------------------
                         required time                         44.364    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                 33.644    

Slack (MET) :             33.750ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.534ns  (logic 0.419ns (3.633%)  route 11.115ns (96.367%))
  Logic Levels:           0  
  Clock Path Skew:        5.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 44.799 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.548    -0.919    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X44Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.419    -0.500 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[7]/Q
                         net (fo=2, routed)          11.115    10.615    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_19
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.429    44.799    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[7]/C
                         clock pessimism              0.000    44.799    
                         clock uncertainty           -0.202    44.597    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)       -0.233    44.364    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[7]
  -------------------------------------------------------------------
                         required time                         44.364    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                 33.750    

Slack (MET) :             34.016ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.237ns  (logic 0.419ns (3.729%)  route 10.818ns (96.271%))
  Logic Levels:           0  
  Clock Path Skew:        5.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 44.799 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.548    -0.919    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X44Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.419    -0.500 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[3]/Q
                         net (fo=2, routed)          10.818    10.318    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_23
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.429    44.799    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[3]/C
                         clock pessimism              0.000    44.799    
                         clock uncertainty           -0.202    44.597    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)       -0.264    44.333    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[3]
  -------------------------------------------------------------------
                         required time                         44.333    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                 34.016    

Slack (MET) :             34.088ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.364ns  (logic 0.518ns (4.558%)  route 10.846ns (95.442%))
  Logic Levels:           0  
  Clock Path Skew:        5.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 44.799 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.545    -0.922    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X46Y66         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.404 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/Q
                         net (fo=2, routed)          10.846    10.442    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_18
    SLICE_X41Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.429    44.799    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X41Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[8]/C
                         clock pessimism              0.000    44.799    
                         clock uncertainty           -0.202    44.597    
    SLICE_X41Y64         FDRE (Setup_fdre_C_D)       -0.067    44.530    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[8]
  -------------------------------------------------------------------
                         required time                         44.530    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                 34.088    

Slack (MET) :             34.299ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.187ns  (logic 0.456ns (4.076%)  route 10.731ns (95.924%))
  Logic Levels:           0  
  Clock Path Skew:        5.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 44.799 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.548    -0.919    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X44Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[0]/Q
                         net (fo=2, routed)          10.731    10.268    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_26
    SLICE_X42Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.429    44.799    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X42Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[0]/C
                         clock pessimism              0.000    44.799    
                         clock uncertainty           -0.202    44.597    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)       -0.031    44.566    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[0]
  -------------------------------------------------------------------
                         required time                         44.566    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                 34.299    

Slack (MET) :             34.460ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.976ns  (logic 0.456ns (4.155%)  route 10.520ns (95.845%))
  Logic Levels:           0  
  Clock Path Skew:        5.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 44.799 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.548    -0.919    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X44Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)          10.520    10.057    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_20
    SLICE_X40Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.429    44.799    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X40Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[6]/C
                         clock pessimism              0.000    44.799    
                         clock uncertainty           -0.202    44.597    
    SLICE_X40Y64         FDRE (Setup_fdre_C_D)       -0.081    44.516    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[6]
  -------------------------------------------------------------------
                         required time                         44.516    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                 34.460    

Slack (MET) :             34.494ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.932ns  (logic 0.456ns (4.171%)  route 10.476ns (95.829%))
  Logic Levels:           0  
  Clock Path Skew:        5.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 44.799 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.545    -0.922    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X44Y66         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)          10.476    10.010    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_16
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.429    44.799    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[10]/C
                         clock pessimism              0.000    44.799    
                         clock uncertainty           -0.202    44.597    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)       -0.093    44.504    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[10]
  -------------------------------------------------------------------
                         required time                         44.504    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                 34.494    

Slack (MET) :             34.845ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.405ns  (logic 0.419ns (4.027%)  route 9.986ns (95.973%))
  Logic Levels:           0  
  Clock Path Skew:        5.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 44.799 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.548    -0.919    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X44Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.419    -0.500 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           9.986     9.486    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_21
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.429    44.799    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[5]/C
                         clock pessimism              0.000    44.799    
                         clock uncertainty           -0.202    44.597    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)       -0.266    44.331    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[5]
  -------------------------------------------------------------------
                         required time                         44.331    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                 34.845    

Slack (MET) :             35.189ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.059ns  (logic 0.419ns (4.165%)  route 9.640ns (95.835%))
  Logic Levels:           0  
  Clock Path Skew:        5.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 44.799 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.548    -0.919    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X44Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.419    -0.500 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           9.640     9.140    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_25
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.429    44.799    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[1]/C
                         clock pessimism              0.000    44.799    
                         clock uncertainty           -0.202    44.597    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)       -0.268    44.329    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[1]
  -------------------------------------------------------------------
                         required time                         44.329    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                 35.189    

Slack (MET) :             35.610ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rmii_rx_clk rise@40.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.814ns  (logic 0.456ns (4.647%)  route 9.358ns (95.353%))
  Logic Levels:           0  
  Clock Path Skew:        5.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 44.799 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.548    -0.919    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X44Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[4]/Q
                         net (fo=2, routed)           9.358     8.895    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_22
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.371 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.429    44.799    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[4]/C
                         clock pessimism              0.000    44.799    
                         clock uncertainty           -0.202    44.597    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)       -0.093    44.504    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[4]
  -------------------------------------------------------------------
                         required time                         44.504    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                 35.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 0.367ns (4.509%)  route 7.771ns (95.491%))
  Logic Levels:           0  
  Clock Path Skew:        6.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.430    -1.522    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X44Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.155 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[2]/Q
                         net (fo=2, routed)           7.771     6.617    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_24
    SLICE_X40Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.547     5.097    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X40Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[2]/C
                         clock pessimism              0.000     5.097    
                         clock uncertainty            0.202     5.299    
    SLICE_X40Y64         FDRE (Hold_fdre_C_D)         0.192     5.491    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.491    
                         arrival time                           6.617    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.367ns (4.404%)  route 7.967ns (95.596%))
  Logic Levels:           0  
  Clock Path Skew:        6.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.430    -1.522    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X44Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.155 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[4]/Q
                         net (fo=2, routed)           7.967     6.812    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_22
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.547     5.097    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[4]/C
                         clock pessimism              0.000     5.097    
                         clock uncertainty            0.202     5.299    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.170     5.469    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.469    
                         arrival time                           6.812    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.674ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.128ns (2.883%)  route 4.312ns (97.117%))
  Logic Levels:           0  
  Clock Path Skew:        2.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.556    -0.591    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X44Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           4.312     3.849    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_21
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.824     1.979    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[5]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.202     2.181    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)        -0.006     2.175    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           3.849    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.577ns  (logic 0.337ns (3.929%)  route 8.240ns (96.071%))
  Logic Levels:           0  
  Clock Path Skew:        6.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    -1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.430    -1.522    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X44Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.337    -1.185 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           8.240     7.056    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_25
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.547     5.097    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[1]/C
                         clock pessimism              0.000     5.097    
                         clock uncertainty            0.202     5.299    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.029     5.328    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.328    
                         arrival time                           7.056    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.760ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.141ns (3.067%)  route 4.457ns (96.933%))
  Logic Levels:           0  
  Clock Path Skew:        2.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.556    -0.591    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X44Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           4.457     4.007    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_20
    SLICE_X40Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.824     1.979    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X40Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[6]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.202     2.181    
    SLICE_X40Y64         FDRE (Hold_fdre_C_D)         0.066     2.247    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           4.007    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.128ns (2.804%)  route 4.437ns (97.196%))
  Logic Levels:           0  
  Clock Path Skew:        2.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.556    -0.591    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X44Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[7]/Q
                         net (fo=2, routed)           4.437     3.973    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_19
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.824     1.979    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[7]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.202     2.181    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.019     2.200    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           3.973    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.141ns (3.043%)  route 4.493ns (96.957%))
  Logic Levels:           0  
  Clock Path Skew:        2.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.555    -0.592    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X44Y66         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)           4.493     4.042    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_16
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.824     1.979    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[10]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.202     2.181    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.047     2.228    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.967ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.128ns (2.704%)  route 4.606ns (97.296%))
  Logic Levels:           0  
  Clock Path Skew:        2.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.556    -0.591    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X44Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[3]/Q
                         net (fo=2, routed)           4.606     4.142    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_23
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.824     1.979    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[3]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.202     2.181    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)        -0.006     2.175    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           4.142    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.997ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.148ns (3.091%)  route 4.640ns (96.909%))
  Logic Levels:           0  
  Clock Path Skew:        2.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.555    -0.592    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X46Y66         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[9]/Q
                         net (fo=2, routed)           4.640     4.196    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_17
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.824     1.979    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[9]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.202     2.181    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.018     2.199    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  1.997    

Slack (MET) :             2.006ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             rmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rmii_rx_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.164ns (3.382%)  route 4.685ns (96.618%))
  Logic Levels:           0  
  Clock Path Skew:        2.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.555    -0.592    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/sys_clk
    SLICE_X46Y66         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc/gry_cnt_reg_reg[8]/Q
                         net (fo=2, routed)           4.685     4.257    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/rd_ptr_calc_n_18
    SLICE_X41Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.156 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.824     1.979    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/phy_clk
    SLICE_X41Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[8]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.202     2.181    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.070     2.251    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_rd_ptr0_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           4.257    
  -------------------------------------------------------------------
                         slack                                  2.006    





---------------------------------------------------------------------------------------------------
From Clock:  rmii_rx_clk
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.644ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.419ns (33.352%)  route 0.837ns (66.648%))
  Logic Levels:           0  
  Clock Path Skew:        -6.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.548     5.098    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[1]/Q
                         net (fo=2, routed)           0.837     6.354    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[1]
    SLICE_X44Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.429    38.477    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X44Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[1]/C
                         clock pessimism              0.000    38.477    
                         clock uncertainty           -0.202    38.275    
    SLICE_X44Y65         FDRE (Setup_fdre_C_D)       -0.277    37.998    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[1]
  -------------------------------------------------------------------
                         required time                         37.998    
                         arrival time                          -6.354    
  -------------------------------------------------------------------
                         slack                                 31.644    

Slack (MET) :             31.665ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.419ns (33.979%)  route 0.814ns (66.021%))
  Logic Levels:           0  
  Clock Path Skew:        -6.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.548     5.098    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/Q
                         net (fo=2, routed)           0.814     6.331    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[7]
    SLICE_X44Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.430    38.478    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[7]/C
                         clock pessimism              0.000    38.478    
                         clock uncertainty           -0.202    38.276    
    SLICE_X44Y64         FDRE (Setup_fdre_C_D)       -0.280    37.996    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[7]
  -------------------------------------------------------------------
                         required time                         37.996    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                 31.665    

Slack (MET) :             31.834ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.419ns (38.021%)  route 0.683ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        -6.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.547     5.097    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.419     5.516 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/Q
                         net (fo=2, routed)           0.683     6.199    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[3]
    SLICE_X41Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.428    38.476    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X41Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[3]/C
                         clock pessimism              0.000    38.476    
                         clock uncertainty           -0.202    38.274    
    SLICE_X41Y65         FDRE (Setup_fdre_C_D)       -0.242    38.032    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[3]
  -------------------------------------------------------------------
                         required time                         38.032    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                 31.834    

Slack (MET) :             31.861ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.456ns (36.094%)  route 0.807ns (63.906%))
  Logic Levels:           0  
  Clock Path Skew:        -6.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.548     5.098    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           0.807     6.361    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[6]
    SLICE_X46Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.430    38.478    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X46Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[6]/C
                         clock pessimism              0.000    38.478    
                         clock uncertainty           -0.202    38.276    
    SLICE_X46Y64         FDRE (Setup_fdre_C_D)       -0.054    38.222    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[6]
  -------------------------------------------------------------------
                         required time                         38.222    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                 31.861    

Slack (MET) :             31.944ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.456ns (40.267%)  route 0.676ns (59.733%))
  Logic Levels:           0  
  Clock Path Skew:        -6.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.547     5.097    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.553 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/Q
                         net (fo=2, routed)           0.676     6.229    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[2]
    SLICE_X44Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.430    38.478    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[2]/C
                         clock pessimism              0.000    38.478    
                         clock uncertainty           -0.202    38.276    
    SLICE_X44Y64         FDRE (Setup_fdre_C_D)       -0.103    38.173    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[2]
  -------------------------------------------------------------------
                         required time                         38.173    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                 31.944    

Slack (MET) :             31.974ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.403%)  route 0.645ns (58.597%))
  Logic Levels:           0  
  Clock Path Skew:        -6.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.548     5.098    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/Q
                         net (fo=2, routed)           0.645     6.199    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[0]
    SLICE_X45Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.430    38.478    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X45Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[0]/C
                         clock pessimism              0.000    38.478    
                         clock uncertainty           -0.202    38.276    
    SLICE_X45Y64         FDRE (Setup_fdre_C_D)       -0.103    38.173    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[0]
  -------------------------------------------------------------------
                         required time                         38.173    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                 31.974    

Slack (MET) :             32.030ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.659%)  route 0.588ns (56.341%))
  Logic Levels:           0  
  Clock Path Skew:        -6.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.548     5.098    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/Q
                         net (fo=2, routed)           0.588     6.142    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[4]
    SLICE_X44Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.429    38.477    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X44Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[4]/C
                         clock pessimism              0.000    38.477    
                         clock uncertainty           -0.202    38.275    
    SLICE_X44Y65         FDRE (Setup_fdre_C_D)       -0.103    38.172    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[4]
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 32.030    

Slack (MET) :             32.039ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.419ns (46.342%)  route 0.485ns (53.658%))
  Logic Levels:           0  
  Clock Path Skew:        -6.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.548     5.098    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           0.485     6.002    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[5]
    SLICE_X45Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.430    38.478    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X45Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[5]/C
                         clock pessimism              0.000    38.478    
                         clock uncertainty           -0.202    38.276    
    SLICE_X45Y64         FDRE (Setup_fdre_C_D)       -0.235    38.041    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[5]
  -------------------------------------------------------------------
                         required time                         38.041    
                         arrival time                          -6.002    
  -------------------------------------------------------------------
                         slack                                 32.039    

Slack (MET) :             32.086ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.518ns (48.792%)  route 0.544ns (51.208%))
  Logic Levels:           0  
  Clock Path Skew:        -6.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.546     5.096    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X46Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.518     5.614 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)           0.544     6.157    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[10]
    SLICE_X42Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.428    38.476    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X42Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[10]/C
                         clock pessimism              0.000    38.476    
                         clock uncertainty           -0.202    38.274    
    SLICE_X42Y65         FDRE (Setup_fdre_C_D)       -0.031    38.243    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[10]
  -------------------------------------------------------------------
                         required time                         38.243    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                 32.086    

Slack (MET) :             32.191ns  (required time - arrival time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@40.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.419ns (54.627%)  route 0.348ns (45.373%))
  Logic Levels:           0  
  Clock Path Skew:        -6.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.476 - 40.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.550 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.547     5.097    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.419     5.516 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/Q
                         net (fo=2, routed)           0.348     5.864    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[9]
    SLICE_X42Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         1.428    38.476    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X42Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[9]/C
                         clock pessimism              0.000    38.476    
                         clock uncertainty           -0.202    38.274    
    SLICE_X42Y65         FDRE (Setup_fdre_C_D)       -0.220    38.054    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[9]
  -------------------------------------------------------------------
                         required time                         38.054    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                 32.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.285ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.952%)  route 0.125ns (47.048%))
  Logic Levels:           0  
  Clock Path Skew:        -2.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.555     1.465    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[8]/Q
                         net (fo=2, routed)           0.125     1.731    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[8]
    SLICE_X45Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.824    -0.831    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X45Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[8]/C
                         clock pessimism              0.000    -0.831    
                         clock uncertainty            0.202    -0.629    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.075    -0.554    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.353ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.995%)  route 0.128ns (50.005%))
  Logic Levels:           0  
  Clock Path Skew:        -2.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.555     1.465    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X43Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[9]/Q
                         net (fo=2, routed)           0.128     1.721    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[9]
    SLICE_X42Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.823    -0.832    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X42Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[9]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.202    -0.630    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)        -0.002    -0.632    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[9]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.381ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.947%)  route 0.177ns (58.053%))
  Logic Levels:           0  
  Clock Path Skew:        -2.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.556     1.466    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           0.177     1.771    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[5]
    SLICE_X45Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.825    -0.830    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X45Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[5]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.202    -0.628    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.018    -0.610    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.387ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.233%)  route 0.209ns (59.767%))
  Logic Levels:           0  
  Clock Path Skew:        -2.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.556     1.466    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[4]/Q
                         net (fo=2, routed)           0.209     1.816    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[4]
    SLICE_X44Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.824    -0.831    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X44Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[4]/C
                         clock pessimism              0.000    -0.831    
                         clock uncertainty            0.202    -0.629    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.059    -0.570    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.392ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.243%)  route 0.191ns (53.757%))
  Logic Levels:           0  
  Clock Path Skew:        -2.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.556     1.466    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X46Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[10]/Q
                         net (fo=2, routed)           0.191     1.820    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[10]
    SLICE_X42Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.823    -0.832    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X42Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[10]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.202    -0.630    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.059    -0.571    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[10]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.395ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.803%)  route 0.222ns (61.197%))
  Logic Levels:           0  
  Clock Path Skew:        -2.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.556     1.466    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[0]/Q
                         net (fo=2, routed)           0.222     1.829    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[0]
    SLICE_X45Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.825    -0.830    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X45Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[0]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.202    -0.628    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.063    -0.565    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.410ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.159%)  route 0.238ns (62.841%))
  Logic Levels:           0  
  Clock Path Skew:        -2.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.555     1.465    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[2]/Q
                         net (fo=2, routed)           0.238     1.844    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[2]
    SLICE_X44Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.825    -0.830    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[2]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.202    -0.628    
    SLICE_X44Y64         FDRE (Hold_fdre_C_D)         0.063    -0.565    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.428ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.383%)  route 0.281ns (66.617%))
  Logic Levels:           0  
  Clock Path Skew:        -2.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.556     1.466    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[6]/Q
                         net (fo=2, routed)           0.281     1.888    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[6]
    SLICE_X46Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.825    -0.830    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X46Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[6]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.202    -0.628    
    SLICE_X46Y64         FDRE (Hold_fdre_C_D)         0.089    -0.539    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.437ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.752%)  route 0.230ns (64.248%))
  Logic Levels:           0  
  Clock Path Skew:        -2.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.555     1.465    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[3]/Q
                         net (fo=2, routed)           0.230     1.823    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[3]
    SLICE_X41Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.823    -0.832    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X41Y65         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[3]/C
                         clock pessimism              0.000    -0.832    
                         clock uncertainty            0.202    -0.630    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.016    -0.614    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.506ns  (arrival time - required time)
  Source:                 design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rmii_rx_clk  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - rmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.467%)  route 0.292ns (69.533%))
  Logic Levels:           0  
  Clock Path Skew:        -2.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  rmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    rmii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  rmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    rmii_rx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  rmii_rx_clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.556     1.466    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/phy_clk
    SLICE_X45Y63         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/wr_ptr_calc/gry_cnt_reg_reg[7]/Q
                         net (fo=2, routed)           0.292     1.886    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/gry_cnt_reg[7]
    SLICE_X44Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=582, routed)         0.825    -0.830    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sys_clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[7]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.202    -0.628    
    SLICE_X44Y64         FDRE (Hold_fdre_C_D)         0.008    -0.620    design_1_i/eth_rx_wrapper_0/inst/cdc_fifo/sync_wr_ptr0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  2.506    





