\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.2}{Caches}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{Why are caches expensive?}{section.2}% 3
\BOOKMARK [2][-]{subsection.2.2}{L1 Cache}{section.2}% 4
\BOOKMARK [2][-]{subsection.2.3}{Types of cache}{section.2}% 5
\BOOKMARK [3][-]{subsubsection.2.3.1}{Fully associative}{subsection.2.3}% 6
\BOOKMARK [3][-]{subsubsection.2.3.2}{Directly mapped}{subsection.2.3}% 7
\BOOKMARK [3][-]{subsubsection.2.3.3}{Set associative}{subsection.2.3}% 8
\BOOKMARK [1][-]{section.3}{Practical caches}{}% 9
\BOOKMARK [2][-]{subsection.3.1}{Cache control bits}{section.3}% 10
\BOOKMARK [2][-]{subsection.3.2}{Exploiting spatial locality}{section.3}% 11
\BOOKMARK [2][-]{subsection.3.3}{Separate instruction and data caches}{section.3}% 12
\BOOKMARK [2][-]{subsection.3.4}{Multi level caches}{section.3}% 13
\BOOKMARK [2][-]{subsection.3.5}{Cache misses}{section.3}% 14
\BOOKMARK [2][-]{subsection.3.6}{More cache performance}{section.3}% 15
\BOOKMARK [2][-]{subsection.3.7}{Cache consistency}{section.3}% 16
\BOOKMARK [2][-]{subsection.3.8}{Virtual Addresses}{section.3}% 17
\BOOKMARK [1][-]{section.4}{Pipelines}{}% 18
\BOOKMARK [2][-]{subsection.4.1}{Control Transfer Problem}{section.4}% 19
\BOOKMARK [3][-]{subsubsection.4.1.1}{Branch Prediction}{subsection.4.1}% 20
\BOOKMARK [2][-]{subsection.4.2}{Data Hazards}{section.4}% 21
\BOOKMARK [2][-]{subsection.4.3}{Instruction Level Parallelism}{section.4}% 22
\BOOKMARK [3][-]{subsubsection.4.3.1}{Out of Order Execution}{subsection.4.3}% 23
\BOOKMARK [3][-]{subsubsection.4.3.2}{Programmer assisted ILP}{subsection.4.3}% 24
\BOOKMARK [1][-]{section.5}{Multi-Threading}{}% 25
\BOOKMARK [2][-]{subsection.5.1}{Context switch}{section.5}% 26
\BOOKMARK [2][-]{subsection.5.2}{Hardware multithreading}{section.5}% 27
\BOOKMARK [3][-]{subsubsection.5.2.1}{Coarse grain multithreading}{subsection.5.2}% 28
\BOOKMARK [3][-]{subsubsection.5.2.2}{Fine grain multithreading}{subsection.5.2}% 29
\BOOKMARK [3][-]{subsubsection.5.2.3}{Simultaneous multithreading \(SMT\)}{subsection.5.2}% 30
\BOOKMARK [3][-]{subsubsection.5.2.4}{Disadvantages of hardware multithreading}{subsection.5.2}% 31
\BOOKMARK [3][-]{subsubsection.5.2.5}{Other techniques}{subsection.5.2}% 32
\BOOKMARK [1][-]{section.6}{Multi-Core}{}% 33
\BOOKMARK [2][-]{subsection.6.1}{The structure of a multi core processor}{section.6}% 34
\BOOKMARK [2][-]{subsection.6.2}{Data coherency and consistency}{section.6}% 35
\BOOKMARK [3][-]{subsubsection.6.2.1}{Coherence protocols}{subsection.6.2}% 36
\BOOKMARK [1][-]{section.7}{Vitalisation}{}% 37
\BOOKMARK [1][-]{section.8}{Permanent Storage}{}% 38
