
/home/vaillant/ppc2/perf/malardalen/ppc-eabi/gcc-4.4.2/fft1/fft1.elf:     file format elf32-powerpc


Disassembly of section .init:

01800094 <__init>:
 1800094:	94 21 ff f0 	stwu    r1,-16(r1)
 1800098:	7c 08 02 a6 	mflr    r0
 180009c:	90 01 00 14 	stw     r0,20(r1)
 18000a0:	48 00 00 f9 	bl      1800198 <frame_dummy>
 18000a4:	48 00 0d dd 	bl      1800e80 <__do_global_ctors_aux>
 18000a8:	80 01 00 14 	lwz     r0,20(r1)
 18000ac:	7c 08 03 a6 	mtlr    r0
 18000b0:	38 21 00 10 	addi    r1,r1,16
 18000b4:	4e 80 00 20 	blr

Disassembly of section .text:

018000b8 <__do_global_dtors_aux>:
 18000b8:	94 21 ff e8 	stwu    r1,-24(r1)
 18000bc:	7c 08 02 a6 	mflr    r0
 18000c0:	93 e1 00 14 	stw     r31,20(r1)
 18000c4:	3f e0 01 81 	lis     r31,385
 18000c8:	90 01 00 1c 	stw     r0,28(r1)
 18000cc:	88 1f 11 40 	lbz     r0,4416(r31)
 18000d0:	93 81 00 08 	stw     r28,8(r1)
 18000d4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18000d8:	93 a1 00 0c 	stw     r29,12(r1)
 18000dc:	93 c1 00 10 	stw     r30,16(r1)
 18000e0:	40 9e 00 7c 	bne-    cr7,180015c <__do_global_dtors_aux+0xa4>
 18000e4:	3f 80 01 81 	lis     r28,385
 18000e8:	3f a0 01 81 	lis     r29,385
 18000ec:	3b 9c 11 0c 	addi    r28,r28,4364
 18000f0:	3b bd 11 10 	addi    r29,r29,4368
 18000f4:	7f bc e8 50 	subf    r29,r28,r29
 18000f8:	3f c0 01 81 	lis     r30,385
 18000fc:	7f bd 16 70 	srawi   r29,r29,2
 1800100:	81 3e 11 44 	lwz     r9,4420(r30)
 1800104:	3b bd ff ff 	addi    r29,r29,-1
 1800108:	7f 89 e8 40 	cmplw   cr7,r9,r29
 180010c:	40 9c 00 2c 	bge-    cr7,1800138 <__do_global_dtors_aux+0x80>
 1800110:	3b de 11 44 	addi    r30,r30,4420
 1800114:	39 29 00 01 	addi    r9,r9,1
 1800118:	55 20 10 3a 	rlwinm  r0,r9,2,0,29
 180011c:	91 3e 00 00 	stw     r9,0(r30)
 1800120:	7c 1c 00 2e 	lwzx    r0,r28,r0
 1800124:	7c 09 03 a6 	mtctr   r0
 1800128:	4e 80 04 21 	bctrl
 180012c:	81 3e 00 00 	lwz     r9,0(r30)
 1800130:	7f 89 e8 40 	cmplw   cr7,r9,r29
 1800134:	41 9c ff e0 	blt+    cr7,1800114 <__do_global_dtors_aux+0x5c>
 1800138:	3d 20 00 00 	lis     r9,0
 180013c:	38 09 00 00 	addi    r0,r9,0
 1800140:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800144:	41 9e 00 10 	beq-    cr7,1800154 <__do_global_dtors_aux+0x9c>
 1800148:	3c 60 01 81 	lis     r3,385
 180014c:	38 63 10 00 	addi    r3,r3,4096
 1800150:	4a 7f fe b1 	bl      0 <__init-0x1800094>
 1800154:	38 00 00 01 	li      r0,1
 1800158:	98 1f 11 40 	stb     r0,4416(r31)
 180015c:	80 01 00 1c 	lwz     r0,28(r1)
 1800160:	83 81 00 08 	lwz     r28,8(r1)
 1800164:	7c 08 03 a6 	mtlr    r0
 1800168:	83 a1 00 0c 	lwz     r29,12(r1)
 180016c:	83 c1 00 10 	lwz     r30,16(r1)
 1800170:	83 e1 00 14 	lwz     r31,20(r1)
 1800174:	38 21 00 18 	addi    r1,r1,24
 1800178:	4e 80 00 20 	blr

0180017c <call___do_global_dtors_aux>:
 180017c:	7c 08 02 a6 	mflr    r0
 1800180:	94 21 ff f8 	stwu    r1,-8(r1)
 1800184:	90 01 00 0c 	stw     r0,12(r1)
 1800188:	80 01 00 0c 	lwz     r0,12(r1)
 180018c:	38 21 00 08 	addi    r1,r1,8
 1800190:	7c 08 03 a6 	mtlr    r0
 1800194:	4e 80 00 20 	blr

01800198 <frame_dummy>:
 1800198:	7c 08 02 a6 	mflr    r0
 180019c:	94 21 ff f8 	stwu    r1,-8(r1)
 18001a0:	3d 20 00 00 	lis     r9,0
 18001a4:	90 01 00 0c 	stw     r0,12(r1)
 18001a8:	38 09 00 00 	addi    r0,r9,0
 18001ac:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001b0:	41 9e 00 18 	beq-    cr7,18001c8 <frame_dummy+0x30>
 18001b4:	3c 60 01 81 	lis     r3,385
 18001b8:	3c 80 01 81 	lis     r4,385
 18001bc:	38 63 10 00 	addi    r3,r3,4096
 18001c0:	38 84 11 48 	addi    r4,r4,4424
 18001c4:	4a 7f fe 3d 	bl      0 <__init-0x1800094>
 18001c8:	3c 60 01 81 	lis     r3,385
 18001cc:	80 03 11 14 	lwz     r0,4372(r3)
 18001d0:	38 63 11 14 	addi    r3,r3,4372
 18001d4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001d8:	41 9e 00 1c 	beq-    cr7,18001f4 <frame_dummy+0x5c>
 18001dc:	3d 20 00 00 	lis     r9,0
 18001e0:	38 09 00 00 	addi    r0,r9,0
 18001e4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001e8:	41 9e 00 0c 	beq-    cr7,18001f4 <frame_dummy+0x5c>
 18001ec:	7c 09 03 a6 	mtctr   r0
 18001f0:	4e 80 04 21 	bctrl
 18001f4:	80 01 00 0c 	lwz     r0,12(r1)
 18001f8:	38 21 00 08 	addi    r1,r1,8
 18001fc:	7c 08 03 a6 	mtlr    r0
 1800200:	4e 80 00 20 	blr

01800204 <call_frame_dummy>:
 1800204:	7c 08 02 a6 	mflr    r0
 1800208:	94 21 ff f8 	stwu    r1,-8(r1)
 180020c:	90 01 00 0c 	stw     r0,12(r1)
 1800210:	80 01 00 0c 	lwz     r0,12(r1)
 1800214:	38 21 00 08 	addi    r1,r1,8
 1800218:	7c 08 03 a6 	mtlr    r0
 180021c:	4e 80 00 20 	blr

01800220 <fabs>:
 1800220:	94 21 ff d8 	stwu    r1,-40(r1)
 1800224:	93 e1 00 24 	stw     r31,36(r1)
 1800228:	7c 3f 0b 78 	mr      r31,r1
 180022c:	d8 3f 00 18 	stfd    f1,24(r31)
 1800230:	c9 bf 00 18 	lfd     f13,24(r31)
 1800234:	3c 00 01 80 	lis     r0,384
 1800238:	7c 09 03 78 	mr      r9,r0
 180023c:	c8 09 0f 10 	lfd     f0,3856(r9)
 1800240:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 1800244:	4f dd f3 82 	cror    4*cr7+eq,4*cr7+gt,4*cr7+eq
 1800248:	7c 00 00 26 	mfcr    r0
 180024c:	54 00 ff fe 	rlwinm  r0,r0,31,31,31
 1800250:	54 00 06 3e 	clrlwi  r0,r0,24
 1800254:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800258:	41 9e 00 10 	beq-    cr7,1800268 <fabs+0x48>
 180025c:	c8 1f 00 18 	lfd     f0,24(r31)
 1800260:	d8 1f 00 08 	stfd    f0,8(r31)
 1800264:	48 00 00 10 	b       1800274 <fabs+0x54>
 1800268:	c8 1f 00 18 	lfd     f0,24(r31)
 180026c:	fc 00 00 50 	fneg    f0,f0
 1800270:	d8 1f 00 08 	stfd    f0,8(r31)
 1800274:	c8 1f 00 08 	lfd     f0,8(r31)
 1800278:	fc 20 00 90 	fmr     f1,f0
 180027c:	39 7f 00 28 	addi    r11,r31,40
 1800280:	83 eb ff fc 	lwz     r31,-4(r11)
 1800284:	7d 61 5b 78 	mr      r1,r11
 1800288:	4e 80 00 20 	blr

0180028c <log>:
 180028c:	94 21 ff e8 	stwu    r1,-24(r1)
 1800290:	93 e1 00 14 	stw     r31,20(r1)
 1800294:	7c 3f 0b 78 	mr      r31,r1
 1800298:	d8 3f 00 08 	stfd    f1,8(r31)
 180029c:	3c 00 01 80 	lis     r0,384
 18002a0:	7c 09 03 78 	mr      r9,r0
 18002a4:	c8 09 0f 18 	lfd     f0,3864(r9)
 18002a8:	fc 20 00 90 	fmr     f1,f0
 18002ac:	39 7f 00 18 	addi    r11,r31,24
 18002b0:	83 eb ff fc 	lwz     r31,-4(r11)
 18002b4:	7d 61 5b 78 	mr      r1,r11
 18002b8:	4e 80 00 20 	blr

018002bc <my_sin>:
 18002bc:	94 21 ff a8 	stwu    r1,-88(r1)
 18002c0:	7c 08 02 a6 	mflr    r0
 18002c4:	90 01 00 5c 	stw     r0,92(r1)
 18002c8:	93 e1 00 54 	stw     r31,84(r1)
 18002cc:	7c 3f 0b 78 	mr      r31,r1
 18002d0:	d8 3f 00 28 	stfd    f1,40(r31)
 18002d4:	38 00 00 01 	li      r0,1
 18002d8:	90 1f 00 08 	stw     r0,8(r31)
 18002dc:	48 00 00 1c 	b       18002f8 <my_sin+0x3c>
 18002e0:	c9 bf 00 28 	lfd     f13,40(r31)
 18002e4:	3c 00 01 80 	lis     r0,384
 18002e8:	7c 09 03 78 	mr      r9,r0
 18002ec:	c8 09 0f 20 	lfd     f0,3872(r9)
 18002f0:	fc 0d 00 28 	fsub    f0,f13,f0
 18002f4:	d8 1f 00 28 	stfd    f0,40(r31)
 18002f8:	c9 bf 00 28 	lfd     f13,40(r31)
 18002fc:	3c 00 01 80 	lis     r0,384
 1800300:	7c 09 03 78 	mr      r9,r0
 1800304:	c8 09 0f 20 	lfd     f0,3872(r9)
 1800308:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 180030c:	7c 00 00 26 	mfcr    r0
 1800310:	54 00 f7 fe 	rlwinm  r0,r0,30,31,31
 1800314:	54 00 06 3e 	clrlwi  r0,r0,24
 1800318:	2f 80 00 00 	cmpwi   cr7,r0,0
 180031c:	40 9e ff c4 	bne+    cr7,18002e0 <my_sin+0x24>
 1800320:	48 00 00 1c 	b       180033c <my_sin+0x80>
 1800324:	c9 bf 00 28 	lfd     f13,40(r31)
 1800328:	3c 00 01 80 	lis     r0,384
 180032c:	7c 09 03 78 	mr      r9,r0
 1800330:	c8 09 0f 20 	lfd     f0,3872(r9)
 1800334:	fc 0d 00 2a 	fadd    f0,f13,f0
 1800338:	d8 1f 00 28 	stfd    f0,40(r31)
 180033c:	c9 bf 00 28 	lfd     f13,40(r31)
 1800340:	3c 00 01 80 	lis     r0,384
 1800344:	7c 09 03 78 	mr      r9,r0
 1800348:	c8 09 0f 28 	lfd     f0,3880(r9)
 180034c:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 1800350:	7c 00 00 26 	mfcr    r0
 1800354:	54 00 ef fe 	rlwinm  r0,r0,29,31,31
 1800358:	54 00 06 3e 	clrlwi  r0,r0,24
 180035c:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800360:	40 9e ff c4 	bne+    cr7,1800324 <my_sin+0x68>
 1800364:	c8 1f 00 28 	lfd     f0,40(r31)
 1800368:	d8 1f 00 10 	stfd    f0,16(r31)
 180036c:	c8 1f 00 10 	lfd     f0,16(r31)
 1800370:	d8 1f 00 18 	stfd    f0,24(r31)
 1800374:	c9 bf 00 28 	lfd     f13,40(r31)
 1800378:	c8 1f 00 28 	lfd     f0,40(r31)
 180037c:	fc 0d 00 32 	fmul    f0,f13,f0
 1800380:	fd a0 00 50 	fneg    f13,f0
 1800384:	c8 1f 00 10 	lfd     f0,16(r31)
 1800388:	fd ad 00 32 	fmul    f13,f13,f0
 180038c:	81 3f 00 08 	lwz     r9,8(r31)
 1800390:	3c 00 43 30 	lis     r0,17200
 1800394:	3d 60 01 80 	lis     r11,384
 1800398:	c8 0b 0f 30 	lfd     f0,3888(r11)
 180039c:	6d 29 80 00 	xoris   r9,r9,32768
 18003a0:	91 3f 00 34 	stw     r9,52(r31)
 18003a4:	90 1f 00 30 	stw     r0,48(r31)
 18003a8:	c9 9f 00 30 	lfd     f12,48(r31)
 18003ac:	fc 0c 00 28 	fsub    f0,f12,f0
 18003b0:	fd 80 00 2a 	fadd    f12,f0,f0
 18003b4:	81 3f 00 08 	lwz     r9,8(r31)
 18003b8:	3c 00 43 30 	lis     r0,17200
 18003bc:	3d 60 01 80 	lis     r11,384
 18003c0:	c8 0b 0f 30 	lfd     f0,3888(r11)
 18003c4:	6d 29 80 00 	xoris   r9,r9,32768
 18003c8:	91 3f 00 3c 	stw     r9,60(r31)
 18003cc:	90 1f 00 38 	stw     r0,56(r31)
 18003d0:	c9 7f 00 38 	lfd     f11,56(r31)
 18003d4:	fc 0b 00 28 	fsub    f0,f11,f0
 18003d8:	fd 60 00 2a 	fadd    f11,f0,f0
 18003dc:	3c 00 01 80 	lis     r0,384
 18003e0:	7c 09 03 78 	mr      r9,r0
 18003e4:	c8 09 0f 38 	lfd     f0,3896(r9)
 18003e8:	fc 0b 00 2a 	fadd    f0,f11,f0
 18003ec:	fc 0c 00 32 	fmul    f0,f12,f0
 18003f0:	fc 0d 00 24 	fdiv    f0,f13,f0
 18003f4:	d8 1f 00 10 	stfd    f0,16(r31)
 18003f8:	c9 bf 00 18 	lfd     f13,24(r31)
 18003fc:	c8 1f 00 10 	lfd     f0,16(r31)
 1800400:	fc 0d 00 2a 	fadd    f0,f13,f0
 1800404:	d8 1f 00 18 	stfd    f0,24(r31)
 1800408:	80 1f 00 08 	lwz     r0,8(r31)
 180040c:	30 00 00 01 	addic   r0,r0,1
 1800410:	90 1f 00 08 	stw     r0,8(r31)
 1800414:	48 00 00 a4 	b       18004b8 <my_sin+0x1fc>
 1800418:	c9 bf 00 28 	lfd     f13,40(r31)
 180041c:	c8 1f 00 28 	lfd     f0,40(r31)
 1800420:	fc 0d 00 32 	fmul    f0,f13,f0
 1800424:	fd a0 00 50 	fneg    f13,f0
 1800428:	c8 1f 00 10 	lfd     f0,16(r31)
 180042c:	fd ad 00 32 	fmul    f13,f13,f0
 1800430:	81 3f 00 08 	lwz     r9,8(r31)
 1800434:	3c 00 43 30 	lis     r0,17200
 1800438:	3d 60 01 80 	lis     r11,384
 180043c:	c8 0b 0f 30 	lfd     f0,3888(r11)
 1800440:	6d 29 80 00 	xoris   r9,r9,32768
 1800444:	91 3f 00 44 	stw     r9,68(r31)
 1800448:	90 1f 00 40 	stw     r0,64(r31)
 180044c:	c9 9f 00 40 	lfd     f12,64(r31)
 1800450:	fc 0c 00 28 	fsub    f0,f12,f0
 1800454:	fd 80 00 2a 	fadd    f12,f0,f0
 1800458:	81 3f 00 08 	lwz     r9,8(r31)
 180045c:	3c 00 43 30 	lis     r0,17200
 1800460:	3d 60 01 80 	lis     r11,384
 1800464:	c8 0b 0f 30 	lfd     f0,3888(r11)
 1800468:	6d 29 80 00 	xoris   r9,r9,32768
 180046c:	91 3f 00 4c 	stw     r9,76(r31)
 1800470:	90 1f 00 48 	stw     r0,72(r31)
 1800474:	c9 7f 00 48 	lfd     f11,72(r31)
 1800478:	fc 0b 00 28 	fsub    f0,f11,f0
 180047c:	fd 60 00 2a 	fadd    f11,f0,f0
 1800480:	3c 00 01 80 	lis     r0,384
 1800484:	7c 09 03 78 	mr      r9,r0
 1800488:	c8 09 0f 38 	lfd     f0,3896(r9)
 180048c:	fc 0b 00 2a 	fadd    f0,f11,f0
 1800490:	fc 0c 00 32 	fmul    f0,f12,f0
 1800494:	fc 0d 00 24 	fdiv    f0,f13,f0
 1800498:	d8 1f 00 10 	stfd    f0,16(r31)
 180049c:	c9 bf 00 18 	lfd     f13,24(r31)
 18004a0:	c8 1f 00 10 	lfd     f0,16(r31)
 18004a4:	fc 0d 00 2a 	fadd    f0,f13,f0
 18004a8:	d8 1f 00 18 	stfd    f0,24(r31)
 18004ac:	80 1f 00 08 	lwz     r0,8(r31)
 18004b0:	30 00 00 01 	addic   r0,r0,1
 18004b4:	90 1f 00 08 	stw     r0,8(r31)
 18004b8:	c8 3f 00 10 	lfd     f1,16(r31)
 18004bc:	4b ff fd 65 	bl      1800220 <fabs>
 18004c0:	fd a0 08 90 	fmr     f13,f1
 18004c4:	3c 00 01 80 	lis     r0,384
 18004c8:	7c 09 03 78 	mr      r9,r0
 18004cc:	c8 09 0f 40 	lfd     f0,3904(r9)
 18004d0:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 18004d4:	4f dd f3 82 	cror    4*cr7+eq,4*cr7+gt,4*cr7+eq
 18004d8:	7c 00 00 26 	mfcr    r0
 18004dc:	54 00 ff fe 	rlwinm  r0,r0,31,31,31
 18004e0:	54 00 06 3e 	clrlwi  r0,r0,24
 18004e4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18004e8:	40 9e ff 30 	bne+    cr7,1800418 <my_sin+0x15c>
 18004ec:	c8 1f 00 18 	lfd     f0,24(r31)
 18004f0:	fc 20 00 90 	fmr     f1,f0
 18004f4:	39 7f 00 58 	addi    r11,r31,88
 18004f8:	80 0b 00 04 	lwz     r0,4(r11)
 18004fc:	7c 08 03 a6 	mtlr    r0
 1800500:	83 eb ff fc 	lwz     r31,-4(r11)
 1800504:	7d 61 5b 78 	mr      r1,r11
 1800508:	4e 80 00 20 	blr

0180050c <cos>:
 180050c:	94 21 ff e0 	stwu    r1,-32(r1)
 1800510:	7c 08 02 a6 	mflr    r0
 1800514:	90 01 00 24 	stw     r0,36(r1)
 1800518:	93 e1 00 1c 	stw     r31,28(r1)
 180051c:	7c 3f 0b 78 	mr      r31,r1
 1800520:	d8 3f 00 08 	stfd    f1,8(r31)
 1800524:	3c 00 01 80 	lis     r0,384
 1800528:	7c 09 03 78 	mr      r9,r0
 180052c:	c9 a9 0f 48 	lfd     f13,3912(r9)
 1800530:	c8 1f 00 08 	lfd     f0,8(r31)
 1800534:	fc 0d 00 28 	fsub    f0,f13,f0
 1800538:	fc 20 00 90 	fmr     f1,f0
 180053c:	4c c6 32 42 	crset   4*cr1+eq
 1800540:	4b ff fd 7d 	bl      18002bc <my_sin>
 1800544:	fc 00 08 90 	fmr     f0,f1
 1800548:	d8 1f 00 10 	stfd    f0,16(r31)
 180054c:	81 3f 00 10 	lwz     r9,16(r31)
 1800550:	81 5f 00 14 	lwz     r10,20(r31)
 1800554:	91 3f 00 10 	stw     r9,16(r31)
 1800558:	91 5f 00 14 	stw     r10,20(r31)
 180055c:	c8 1f 00 10 	lfd     f0,16(r31)
 1800560:	fc 20 00 90 	fmr     f1,f0
 1800564:	39 7f 00 20 	addi    r11,r31,32
 1800568:	80 0b 00 04 	lwz     r0,4(r11)
 180056c:	7c 08 03 a6 	mtlr    r0
 1800570:	83 eb ff fc 	lwz     r31,-4(r11)
 1800574:	7d 61 5b 78 	mr      r1,r11
 1800578:	4e 80 00 20 	blr

0180057c <main>:
 180057c:	94 21 ff c0 	stwu    r1,-64(r1)
 1800580:	7c 08 02 a6 	mflr    r0
 1800584:	90 01 00 44 	stw     r0,68(r1)
 1800588:	93 c1 00 38 	stw     r30,56(r1)
 180058c:	93 e1 00 3c 	stw     r31,60(r1)
 1800590:	7c 3f 0b 78 	mr      r31,r1
 1800594:	48 00 08 39 	bl      1800dcc <__eabi>
 1800598:	38 00 02 bc 	li      r0,700
 180059c:	90 1f 00 18 	stw     r0,24(r31)
 18005a0:	48 00 00 fc 	b       180069c <main+0x120>
 18005a4:	38 00 00 08 	li      r0,8
 18005a8:	90 1f 00 10 	stw     r0,16(r31)
 18005ac:	38 00 00 00 	li      r0,0
 18005b0:	90 1f 00 14 	stw     r0,20(r31)
 18005b4:	48 00 00 94 	b       1800648 <main+0xcc>
 18005b8:	83 df 00 14 	lwz     r30,20(r31)
 18005bc:	81 3f 00 14 	lwz     r9,20(r31)
 18005c0:	3c 00 43 30 	lis     r0,17200
 18005c4:	3d 60 01 80 	lis     r11,384
 18005c8:	c8 0b 0f 30 	lfd     f0,3888(r11)
 18005cc:	6d 29 80 00 	xoris   r9,r9,32768
 18005d0:	91 3f 00 2c 	stw     r9,44(r31)
 18005d4:	90 1f 00 28 	stw     r0,40(r31)
 18005d8:	c9 bf 00 28 	lfd     f13,40(r31)
 18005dc:	fd ad 00 28 	fsub    f13,f13,f0
 18005e0:	3c 00 01 80 	lis     r0,384
 18005e4:	7c 09 03 78 	mr      r9,r0
 18005e8:	c8 09 0f 20 	lfd     f0,3872(r9)
 18005ec:	fd ad 00 32 	fmul    f13,f13,f0
 18005f0:	81 3f 00 10 	lwz     r9,16(r31)
 18005f4:	3c 00 43 30 	lis     r0,17200
 18005f8:	3d 60 01 80 	lis     r11,384
 18005fc:	c8 0b 0f 30 	lfd     f0,3888(r11)
 1800600:	6d 29 80 00 	xoris   r9,r9,32768
 1800604:	91 3f 00 34 	stw     r9,52(r31)
 1800608:	90 1f 00 30 	stw     r0,48(r31)
 180060c:	c9 9f 00 30 	lfd     f12,48(r31)
 1800610:	fc 0c 00 28 	fsub    f0,f12,f0
 1800614:	fc 0d 00 24 	fdiv    f0,f13,f0
 1800618:	fc 20 00 90 	fmr     f1,f0
 180061c:	4b ff fe f1 	bl      180050c <cos>
 1800620:	fc 00 08 90 	fmr     f0,f1
 1800624:	3c 00 01 81 	lis     r0,385
 1800628:	31 20 11 a0 	addic   r9,r0,4512
 180062c:	57 c0 18 38 	rlwinm  r0,r30,3,0,28
 1800630:	7c 09 02 14 	add     r0,r9,r0
 1800634:	7c 09 03 78 	mr      r9,r0
 1800638:	d8 09 00 00 	stfd    f0,0(r9)
 180063c:	80 1f 00 14 	lwz     r0,20(r31)
 1800640:	30 00 00 01 	addic   r0,r0,1
 1800644:	90 1f 00 14 	stw     r0,20(r31)
 1800648:	81 3f 00 14 	lwz     r9,20(r31)
 180064c:	80 1f 00 10 	lwz     r0,16(r31)
 1800650:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800654:	41 9c ff 64 	blt+    cr7,18005b8 <main+0x3c>
 1800658:	38 00 00 00 	li      r0,0
 180065c:	90 1f 00 0c 	stw     r0,12(r31)
 1800660:	80 7f 00 10 	lwz     r3,16(r31)
 1800664:	80 9f 00 0c 	lwz     r4,12(r31)
 1800668:	48 00 00 5d 	bl      18006c4 <fft1>
 180066c:	7c 60 1b 78 	mr      r0,r3
 1800670:	90 1f 00 08 	stw     r0,8(r31)
 1800674:	38 00 00 01 	li      r0,1
 1800678:	90 1f 00 0c 	stw     r0,12(r31)
 180067c:	80 7f 00 10 	lwz     r3,16(r31)
 1800680:	80 9f 00 0c 	lwz     r4,12(r31)
 1800684:	48 00 00 41 	bl      18006c4 <fft1>
 1800688:	7c 60 1b 78 	mr      r0,r3
 180068c:	90 1f 00 08 	stw     r0,8(r31)
 1800690:	80 1f 00 18 	lwz     r0,24(r31)
 1800694:	30 00 ff ff 	addic   r0,r0,-1
 1800698:	90 1f 00 18 	stw     r0,24(r31)
 180069c:	80 1f 00 18 	lwz     r0,24(r31)
 18006a0:	2f 80 00 00 	cmpwi   cr7,r0,0
 18006a4:	40 9e ff 00 	bne+    cr7,18005a4 <main+0x28>
 18006a8:	39 7f 00 40 	addi    r11,r31,64
 18006ac:	80 0b 00 04 	lwz     r0,4(r11)
 18006b0:	7c 08 03 a6 	mtlr    r0
 18006b4:	83 cb ff f8 	lwz     r30,-8(r11)
 18006b8:	83 eb ff fc 	lwz     r31,-4(r11)
 18006bc:	7d 61 5b 78 	mr      r1,r11
 18006c0:	4e 80 00 20 	blr

018006c4 <fft1>:
 18006c4:	94 21 ff 30 	stwu    r1,-208(r1)
 18006c8:	7c 08 02 a6 	mflr    r0
 18006cc:	90 01 00 d4 	stw     r0,212(r1)
 18006d0:	db e1 00 c8 	stfd    f31,200(r1)
 18006d4:	93 e1 00 c4 	stw     r31,196(r1)
 18006d8:	7c 3f 0b 78 	mr      r31,r1
 18006dc:	90 7f 00 88 	stw     r3,136(r31)
 18006e0:	90 9f 00 8c 	stw     r4,140(r31)
 18006e4:	80 1f 00 88 	lwz     r0,136(r31)
 18006e8:	2f 80 00 01 	cmpwi   cr7,r0,1
 18006ec:	41 9d 00 0c 	bgt-    cr7,18006f8 <fft1+0x34>
 18006f0:	38 00 03 e7 	li      r0,999
 18006f4:	48 00 06 7c 	b       1800d70 <fft1+0x6ac>
 18006f8:	81 3f 00 88 	lwz     r9,136(r31)
 18006fc:	3c 00 43 30 	lis     r0,17200
 1800700:	3d 60 01 80 	lis     r11,384
 1800704:	c8 0b 0f 30 	lfd     f0,3888(r11)
 1800708:	6d 29 80 00 	xoris   r9,r9,32768
 180070c:	91 3f 00 94 	stw     r9,148(r31)
 1800710:	90 1f 00 90 	stw     r0,144(r31)
 1800714:	c9 bf 00 90 	lfd     f13,144(r31)
 1800718:	fc 0d 00 28 	fsub    f0,f13,f0
 180071c:	fc 20 00 90 	fmr     f1,f0
 1800720:	4b ff fb 6d 	bl      180028c <log>
 1800724:	ff e0 08 90 	fmr     f31,f1
 1800728:	3c 00 01 80 	lis     r0,384
 180072c:	7c 09 03 78 	mr      r9,r0
 1800730:	c8 09 0f 50 	lfd     f0,3920(r9)
 1800734:	fc 20 00 90 	fmr     f1,f0
 1800738:	4b ff fb 55 	bl      180028c <log>
 180073c:	fc 00 08 90 	fmr     f0,f1
 1800740:	fc 1f 00 24 	fdiv    f0,f31,f0
 1800744:	fc 00 00 1e 	fctiwz  f0,f0
 1800748:	d8 1f 00 98 	stfd    f0,152(r31)
 180074c:	80 1f 00 9c 	lwz     r0,156(r31)
 1800750:	90 1f 00 60 	stw     r0,96(r31)
 1800754:	38 00 00 01 	li      r0,1
 1800758:	90 1f 00 7c 	stw     r0,124(r31)
 180075c:	38 00 00 00 	li      r0,0
 1800760:	90 1f 00 80 	stw     r0,128(r31)
 1800764:	48 00 00 1c 	b       1800780 <fft1+0xbc>
 1800768:	80 1f 00 7c 	lwz     r0,124(r31)
 180076c:	54 00 08 3c 	rlwinm  r0,r0,1,0,30
 1800770:	90 1f 00 7c 	stw     r0,124(r31)
 1800774:	80 1f 00 80 	lwz     r0,128(r31)
 1800778:	30 00 00 01 	addic   r0,r0,1
 180077c:	90 1f 00 80 	stw     r0,128(r31)
 1800780:	81 3f 00 80 	lwz     r9,128(r31)
 1800784:	80 1f 00 60 	lwz     r0,96(r31)
 1800788:	7f 89 00 00 	cmpw    cr7,r9,r0
 180078c:	41 9c ff dc 	blt+    cr7,1800768 <fft1+0xa4>
 1800790:	81 3f 00 88 	lwz     r9,136(r31)
 1800794:	80 1f 00 7c 	lwz     r0,124(r31)
 1800798:	7d 20 48 50 	subf    r9,r0,r9
 180079c:	3c 00 43 30 	lis     r0,17200
 18007a0:	3d 60 01 80 	lis     r11,384
 18007a4:	c8 0b 0f 30 	lfd     f0,3888(r11)
 18007a8:	6d 29 80 00 	xoris   r9,r9,32768
 18007ac:	91 3f 00 a4 	stw     r9,164(r31)
 18007b0:	90 1f 00 a0 	stw     r0,160(r31)
 18007b4:	c9 bf 00 a0 	lfd     f13,160(r31)
 18007b8:	fc 0d 00 28 	fsub    f0,f13,f0
 18007bc:	fc 20 00 90 	fmr     f1,f0
 18007c0:	4b ff fa 61 	bl      1800220 <fabs>
 18007c4:	fd a0 08 90 	fmr     f13,f1
 18007c8:	3c 00 01 80 	lis     r0,384
 18007cc:	7c 09 03 78 	mr      r9,r0
 18007d0:	c8 09 0f 58 	lfd     f0,3928(r9)
 18007d4:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 18007d8:	7c 00 00 26 	mfcr    r0
 18007dc:	54 00 f7 fe 	rlwinm  r0,r0,30,31,31
 18007e0:	54 00 06 3e 	clrlwi  r0,r0,24
 18007e4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18007e8:	41 9e 00 0c 	beq-    cr7,18007f4 <fft1+0x130>
 18007ec:	38 00 00 01 	li      r0,1
 18007f0:	48 00 05 80 	b       1800d70 <fft1+0x6ac>
 18007f4:	80 1f 00 8c 	lwz     r0,140(r31)
 18007f8:	2f 80 00 01 	cmpwi   cr7,r0,1
 18007fc:	40 9e 00 14 	bne-    cr7,1800810 <fft1+0x14c>
 1800800:	3c 00 01 80 	lis     r0,384
 1800804:	7c 09 03 78 	mr      r9,r0
 1800808:	c8 09 0f 38 	lfd     f0,3896(r9)
 180080c:	48 00 00 10 	b       180081c <fft1+0x158>
 1800810:	3c 00 01 80 	lis     r0,384
 1800814:	7c 09 03 78 	mr      r9,r0
 1800818:	c8 09 0f 60 	lfd     f0,3936(r9)
 180081c:	d8 1f 00 58 	stfd    f0,88(r31)
 1800820:	80 1f 00 88 	lwz     r0,136(r31)
 1800824:	90 1f 00 6c 	stw     r0,108(r31)
 1800828:	38 00 00 00 	li      r0,0
 180082c:	90 1f 00 74 	stw     r0,116(r31)
 1800830:	48 00 02 a0 	b       1800ad0 <fft1+0x40c>
 1800834:	80 1f 00 6c 	lwz     r0,108(r31)
 1800838:	90 1f 00 70 	stw     r0,112(r31)
 180083c:	80 1f 00 6c 	lwz     r0,108(r31)
 1800840:	7c 00 0e 70 	srawi   r0,r0,1
 1800844:	7c 00 01 94 	addze   r0,r0
 1800848:	90 1f 00 6c 	stw     r0,108(r31)
 180084c:	81 3f 00 6c 	lwz     r9,108(r31)
 1800850:	3c 00 43 30 	lis     r0,17200
 1800854:	3d 60 01 80 	lis     r11,384
 1800858:	c8 0b 0f 30 	lfd     f0,3888(r11)
 180085c:	6d 29 80 00 	xoris   r9,r9,32768
 1800860:	91 3f 00 ac 	stw     r9,172(r31)
 1800864:	90 1f 00 a8 	stw     r0,168(r31)
 1800868:	c9 bf 00 a8 	lfd     f13,168(r31)
 180086c:	fc 0d 00 28 	fsub    f0,f13,f0
 1800870:	3c 00 01 80 	lis     r0,384
 1800874:	7c 09 03 78 	mr      r9,r0
 1800878:	c9 a9 0f 68 	lfd     f13,3944(r9)
 180087c:	fc 0d 00 24 	fdiv    f0,f13,f0
 1800880:	d8 1f 00 50 	stfd    f0,80(r31)
 1800884:	38 00 00 00 	li      r0,0
 1800888:	90 1f 00 78 	stw     r0,120(r31)
 180088c:	48 00 02 28 	b       1800ab4 <fft1+0x3f0>
 1800890:	81 3f 00 78 	lwz     r9,120(r31)
 1800894:	3c 00 43 30 	lis     r0,17200
 1800898:	3d 60 01 80 	lis     r11,384
 180089c:	c8 0b 0f 30 	lfd     f0,3888(r11)
 18008a0:	6d 29 80 00 	xoris   r9,r9,32768
 18008a4:	91 3f 00 b4 	stw     r9,180(r31)
 18008a8:	90 1f 00 b0 	stw     r0,176(r31)
 18008ac:	c9 bf 00 b0 	lfd     f13,176(r31)
 18008b0:	fd ad 00 28 	fsub    f13,f13,f0
 18008b4:	c8 1f 00 50 	lfd     f0,80(r31)
 18008b8:	fc 0d 00 32 	fmul    f0,f13,f0
 18008bc:	d8 1f 00 08 	stfd    f0,8(r31)
 18008c0:	c8 3f 00 08 	lfd     f1,8(r31)
 18008c4:	4b ff fc 49 	bl      180050c <cos>
 18008c8:	fc 00 08 90 	fmr     f0,f1
 18008cc:	d8 1f 00 48 	stfd    f0,72(r31)
 18008d0:	c8 3f 00 08 	lfd     f1,8(r31)
 18008d4:	4c c6 32 42 	crset   4*cr1+eq
 18008d8:	4b ff f9 e5 	bl      18002bc <my_sin>
 18008dc:	fd a0 08 90 	fmr     f13,f1
 18008e0:	c8 1f 00 58 	lfd     f0,88(r31)
 18008e4:	fc 0d 00 32 	fmul    f0,f13,f0
 18008e8:	d8 1f 00 40 	stfd    f0,64(r31)
 18008ec:	81 3f 00 78 	lwz     r9,120(r31)
 18008f0:	80 1f 00 70 	lwz     r0,112(r31)
 18008f4:	7c 00 48 50 	subf    r0,r0,r9
 18008f8:	90 1f 00 80 	stw     r0,128(r31)
 18008fc:	80 1f 00 70 	lwz     r0,112(r31)
 1800900:	90 1f 00 7c 	stw     r0,124(r31)
 1800904:	48 00 01 94 	b       1800a98 <fft1+0x3d4>
 1800908:	81 3f 00 7c 	lwz     r9,124(r31)
 180090c:	80 1f 00 80 	lwz     r0,128(r31)
 1800910:	7c 09 02 14 	add     r0,r9,r0
 1800914:	90 1f 00 68 	stw     r0,104(r31)
 1800918:	81 3f 00 68 	lwz     r9,104(r31)
 180091c:	80 1f 00 6c 	lwz     r0,108(r31)
 1800920:	7c 09 02 14 	add     r0,r9,r0
 1800924:	90 1f 00 64 	stw     r0,100(r31)
 1800928:	80 1f 00 68 	lwz     r0,104(r31)
 180092c:	3d 20 01 81 	lis     r9,385
 1800930:	39 29 11 a0 	addi    r9,r9,4512
 1800934:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800938:	7c 09 02 14 	add     r0,r9,r0
 180093c:	7c 09 03 78 	mr      r9,r0
 1800940:	c8 09 00 00 	lfd     f0,0(r9)
 1800944:	d8 1f 00 38 	stfd    f0,56(r31)
 1800948:	80 1f 00 64 	lwz     r0,100(r31)
 180094c:	3d 20 01 81 	lis     r9,385
 1800950:	39 29 11 a0 	addi    r9,r9,4512
 1800954:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800958:	7c 09 02 14 	add     r0,r9,r0
 180095c:	7c 09 03 78 	mr      r9,r0
 1800960:	c8 09 00 00 	lfd     f0,0(r9)
 1800964:	d8 1f 00 30 	stfd    f0,48(r31)
 1800968:	80 1f 00 68 	lwz     r0,104(r31)
 180096c:	3d 20 01 81 	lis     r9,385
 1800970:	39 29 11 60 	addi    r9,r9,4448
 1800974:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800978:	7c 09 02 14 	add     r0,r9,r0
 180097c:	7c 09 03 78 	mr      r9,r0
 1800980:	c8 09 00 00 	lfd     f0,0(r9)
 1800984:	d8 1f 00 28 	stfd    f0,40(r31)
 1800988:	80 1f 00 64 	lwz     r0,100(r31)
 180098c:	3d 20 01 81 	lis     r9,385
 1800990:	39 29 11 60 	addi    r9,r9,4448
 1800994:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800998:	7c 09 02 14 	add     r0,r9,r0
 180099c:	7c 09 03 78 	mr      r9,r0
 18009a0:	c8 09 00 00 	lfd     f0,0(r9)
 18009a4:	d8 1f 00 20 	stfd    f0,32(r31)
 18009a8:	c9 bf 00 38 	lfd     f13,56(r31)
 18009ac:	c8 1f 00 30 	lfd     f0,48(r31)
 18009b0:	fc 0d 00 28 	fsub    f0,f13,f0
 18009b4:	d8 1f 00 18 	stfd    f0,24(r31)
 18009b8:	c9 bf 00 28 	lfd     f13,40(r31)
 18009bc:	c8 1f 00 20 	lfd     f0,32(r31)
 18009c0:	fc 0d 00 28 	fsub    f0,f13,f0
 18009c4:	d8 1f 00 10 	stfd    f0,16(r31)
 18009c8:	80 1f 00 68 	lwz     r0,104(r31)
 18009cc:	c9 bf 00 38 	lfd     f13,56(r31)
 18009d0:	c8 1f 00 30 	lfd     f0,48(r31)
 18009d4:	fc 0d 00 2a 	fadd    f0,f13,f0
 18009d8:	3d 20 01 81 	lis     r9,385
 18009dc:	39 29 11 a0 	addi    r9,r9,4512
 18009e0:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 18009e4:	7c 09 02 14 	add     r0,r9,r0
 18009e8:	7c 09 03 78 	mr      r9,r0
 18009ec:	d8 09 00 00 	stfd    f0,0(r9)
 18009f0:	80 1f 00 68 	lwz     r0,104(r31)
 18009f4:	c9 bf 00 28 	lfd     f13,40(r31)
 18009f8:	c8 1f 00 20 	lfd     f0,32(r31)
 18009fc:	fc 0d 00 2a 	fadd    f0,f13,f0
 1800a00:	3d 20 01 81 	lis     r9,385
 1800a04:	39 29 11 60 	addi    r9,r9,4448
 1800a08:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800a0c:	7c 09 02 14 	add     r0,r9,r0
 1800a10:	7c 09 03 78 	mr      r9,r0
 1800a14:	d8 09 00 00 	stfd    f0,0(r9)
 1800a18:	80 1f 00 64 	lwz     r0,100(r31)
 1800a1c:	c9 bf 00 18 	lfd     f13,24(r31)
 1800a20:	c8 1f 00 48 	lfd     f0,72(r31)
 1800a24:	fd ad 00 32 	fmul    f13,f13,f0
 1800a28:	c9 9f 00 10 	lfd     f12,16(r31)
 1800a2c:	c8 1f 00 40 	lfd     f0,64(r31)
 1800a30:	fc 0c 00 32 	fmul    f0,f12,f0
 1800a34:	fc 0d 00 28 	fsub    f0,f13,f0
 1800a38:	3d 20 01 81 	lis     r9,385
 1800a3c:	39 29 11 a0 	addi    r9,r9,4512
 1800a40:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800a44:	7c 09 02 14 	add     r0,r9,r0
 1800a48:	7c 09 03 78 	mr      r9,r0
 1800a4c:	d8 09 00 00 	stfd    f0,0(r9)
 1800a50:	80 1f 00 64 	lwz     r0,100(r31)
 1800a54:	c9 bf 00 10 	lfd     f13,16(r31)
 1800a58:	c8 1f 00 48 	lfd     f0,72(r31)
 1800a5c:	fd ad 00 32 	fmul    f13,f13,f0
 1800a60:	c9 9f 00 18 	lfd     f12,24(r31)
 1800a64:	c8 1f 00 40 	lfd     f0,64(r31)
 1800a68:	fc 0c 00 32 	fmul    f0,f12,f0
 1800a6c:	fc 0d 00 2a 	fadd    f0,f13,f0
 1800a70:	3d 20 01 81 	lis     r9,385
 1800a74:	39 29 11 60 	addi    r9,r9,4448
 1800a78:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800a7c:	7c 09 02 14 	add     r0,r9,r0
 1800a80:	7c 09 03 78 	mr      r9,r0
 1800a84:	d8 09 00 00 	stfd    f0,0(r9)
 1800a88:	81 3f 00 7c 	lwz     r9,124(r31)
 1800a8c:	80 1f 00 70 	lwz     r0,112(r31)
 1800a90:	7c 09 02 14 	add     r0,r9,r0
 1800a94:	90 1f 00 7c 	stw     r0,124(r31)
 1800a98:	81 3f 00 7c 	lwz     r9,124(r31)
 1800a9c:	80 1f 00 88 	lwz     r0,136(r31)
 1800aa0:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800aa4:	40 9d fe 64 	ble+    cr7,1800908 <fft1+0x244>
 1800aa8:	80 1f 00 78 	lwz     r0,120(r31)
 1800aac:	30 00 00 01 	addic   r0,r0,1
 1800ab0:	90 1f 00 78 	stw     r0,120(r31)
 1800ab4:	81 3f 00 78 	lwz     r9,120(r31)
 1800ab8:	80 1f 00 6c 	lwz     r0,108(r31)
 1800abc:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800ac0:	41 9c fd d0 	blt+    cr7,1800890 <fft1+0x1cc>
 1800ac4:	80 1f 00 74 	lwz     r0,116(r31)
 1800ac8:	30 00 00 01 	addic   r0,r0,1
 1800acc:	90 1f 00 74 	stw     r0,116(r31)
 1800ad0:	81 3f 00 74 	lwz     r9,116(r31)
 1800ad4:	80 1f 00 60 	lwz     r0,96(r31)
 1800ad8:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800adc:	41 9c fd 58 	blt+    cr7,1800834 <fft1+0x170>
 1800ae0:	80 1f 00 88 	lwz     r0,136(r31)
 1800ae4:	7c 00 0e 70 	srawi   r0,r0,1
 1800ae8:	7c 00 01 94 	addze   r0,r0
 1800aec:	90 1f 00 68 	stw     r0,104(r31)
 1800af0:	80 1f 00 88 	lwz     r0,136(r31)
 1800af4:	30 00 ff ff 	addic   r0,r0,-1
 1800af8:	90 1f 00 64 	stw     r0,100(r31)
 1800afc:	38 00 00 01 	li      r0,1
 1800b00:	90 1f 00 7c 	stw     r0,124(r31)
 1800b04:	38 00 00 01 	li      r0,1
 1800b08:	90 1f 00 80 	stw     r0,128(r31)
 1800b0c:	48 00 01 74 	b       1800c80 <fft1+0x5bc>
 1800b10:	81 3f 00 80 	lwz     r9,128(r31)
 1800b14:	80 1f 00 7c 	lwz     r0,124(r31)
 1800b18:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800b1c:	40 9c 01 0c 	bge-    cr7,1800c28 <fft1+0x564>
 1800b20:	80 1f 00 7c 	lwz     r0,124(r31)
 1800b24:	30 00 ff ff 	addic   r0,r0,-1
 1800b28:	3d 20 01 81 	lis     r9,385
 1800b2c:	39 29 11 a0 	addi    r9,r9,4512
 1800b30:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800b34:	7c 09 02 14 	add     r0,r9,r0
 1800b38:	7c 09 03 78 	mr      r9,r0
 1800b3c:	c8 09 00 00 	lfd     f0,0(r9)
 1800b40:	d8 1f 00 18 	stfd    f0,24(r31)
 1800b44:	80 1f 00 7c 	lwz     r0,124(r31)
 1800b48:	30 00 ff ff 	addic   r0,r0,-1
 1800b4c:	3d 20 01 81 	lis     r9,385
 1800b50:	39 29 11 60 	addi    r9,r9,4448
 1800b54:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800b58:	7c 09 02 14 	add     r0,r9,r0
 1800b5c:	7c 09 03 78 	mr      r9,r0
 1800b60:	c8 09 00 00 	lfd     f0,0(r9)
 1800b64:	d8 1f 00 10 	stfd    f0,16(r31)
 1800b68:	80 1f 00 7c 	lwz     r0,124(r31)
 1800b6c:	30 00 ff ff 	addic   r0,r0,-1
 1800b70:	81 3f 00 80 	lwz     r9,128(r31)
 1800b74:	39 29 ff ff 	addi    r9,r9,-1
 1800b78:	3d 60 01 81 	lis     r11,385
 1800b7c:	39 6b 11 a0 	addi    r11,r11,4512
 1800b80:	55 29 18 38 	rlwinm  r9,r9,3,0,28
 1800b84:	7d 2b 4a 14 	add     r9,r11,r9
 1800b88:	c8 09 00 00 	lfd     f0,0(r9)
 1800b8c:	3d 20 01 81 	lis     r9,385
 1800b90:	39 29 11 a0 	addi    r9,r9,4512
 1800b94:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800b98:	7c 09 02 14 	add     r0,r9,r0
 1800b9c:	7c 09 03 78 	mr      r9,r0
 1800ba0:	d8 09 00 00 	stfd    f0,0(r9)
 1800ba4:	80 1f 00 7c 	lwz     r0,124(r31)
 1800ba8:	30 00 ff ff 	addic   r0,r0,-1
 1800bac:	81 3f 00 80 	lwz     r9,128(r31)
 1800bb0:	39 29 ff ff 	addi    r9,r9,-1
 1800bb4:	3d 60 01 81 	lis     r11,385
 1800bb8:	39 6b 11 60 	addi    r11,r11,4448
 1800bbc:	55 29 18 38 	rlwinm  r9,r9,3,0,28
 1800bc0:	7d 2b 4a 14 	add     r9,r11,r9
 1800bc4:	c8 09 00 00 	lfd     f0,0(r9)
 1800bc8:	3d 20 01 81 	lis     r9,385
 1800bcc:	39 29 11 60 	addi    r9,r9,4448
 1800bd0:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800bd4:	7c 09 02 14 	add     r0,r9,r0
 1800bd8:	7c 09 03 78 	mr      r9,r0
 1800bdc:	d8 09 00 00 	stfd    f0,0(r9)
 1800be0:	80 1f 00 80 	lwz     r0,128(r31)
 1800be4:	30 00 ff ff 	addic   r0,r0,-1
 1800be8:	3d 20 01 81 	lis     r9,385
 1800bec:	39 29 11 a0 	addi    r9,r9,4512
 1800bf0:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800bf4:	7c 09 02 14 	add     r0,r9,r0
 1800bf8:	c8 1f 00 18 	lfd     f0,24(r31)
 1800bfc:	7c 09 03 78 	mr      r9,r0
 1800c00:	d8 09 00 00 	stfd    f0,0(r9)
 1800c04:	80 1f 00 80 	lwz     r0,128(r31)
 1800c08:	30 00 ff ff 	addic   r0,r0,-1
 1800c0c:	3d 20 01 81 	lis     r9,385
 1800c10:	39 29 11 60 	addi    r9,r9,4448
 1800c14:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800c18:	7c 09 02 14 	add     r0,r9,r0
 1800c1c:	c8 1f 00 10 	lfd     f0,16(r31)
 1800c20:	7c 09 03 78 	mr      r9,r0
 1800c24:	d8 09 00 00 	stfd    f0,0(r9)
 1800c28:	80 1f 00 68 	lwz     r0,104(r31)
 1800c2c:	90 1f 00 78 	stw     r0,120(r31)
 1800c30:	48 00 00 24 	b       1800c54 <fft1+0x590>
 1800c34:	81 3f 00 7c 	lwz     r9,124(r31)
 1800c38:	80 1f 00 78 	lwz     r0,120(r31)
 1800c3c:	7c 00 48 50 	subf    r0,r0,r9
 1800c40:	90 1f 00 7c 	stw     r0,124(r31)
 1800c44:	80 1f 00 78 	lwz     r0,120(r31)
 1800c48:	7c 00 0e 70 	srawi   r0,r0,1
 1800c4c:	7c 00 01 94 	addze   r0,r0
 1800c50:	90 1f 00 78 	stw     r0,120(r31)
 1800c54:	81 3f 00 78 	lwz     r9,120(r31)
 1800c58:	80 1f 00 7c 	lwz     r0,124(r31)
 1800c5c:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800c60:	41 9c ff d4 	blt+    cr7,1800c34 <fft1+0x570>
 1800c64:	81 3f 00 7c 	lwz     r9,124(r31)
 1800c68:	80 1f 00 78 	lwz     r0,120(r31)
 1800c6c:	7c 09 02 14 	add     r0,r9,r0
 1800c70:	90 1f 00 7c 	stw     r0,124(r31)
 1800c74:	80 1f 00 80 	lwz     r0,128(r31)
 1800c78:	30 00 00 01 	addic   r0,r0,1
 1800c7c:	90 1f 00 80 	stw     r0,128(r31)
 1800c80:	81 3f 00 80 	lwz     r9,128(r31)
 1800c84:	80 1f 00 64 	lwz     r0,100(r31)
 1800c88:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800c8c:	40 9d fe 84 	ble+    cr7,1800b10 <fft1+0x44c>
 1800c90:	80 1f 00 8c 	lwz     r0,140(r31)
 1800c94:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800c98:	40 9e 00 0c 	bne-    cr7,1800ca4 <fft1+0x5e0>
 1800c9c:	38 00 00 00 	li      r0,0
 1800ca0:	48 00 00 d0 	b       1800d70 <fft1+0x6ac>
 1800ca4:	81 3f 00 88 	lwz     r9,136(r31)
 1800ca8:	3c 00 43 30 	lis     r0,17200
 1800cac:	3d 60 01 80 	lis     r11,384
 1800cb0:	c8 0b 0f 30 	lfd     f0,3888(r11)
 1800cb4:	6d 29 80 00 	xoris   r9,r9,32768
 1800cb8:	91 3f 00 bc 	stw     r9,188(r31)
 1800cbc:	90 1f 00 b8 	stw     r0,184(r31)
 1800cc0:	c9 bf 00 b8 	lfd     f13,184(r31)
 1800cc4:	fc 0d 00 28 	fsub    f0,f13,f0
 1800cc8:	d8 1f 00 50 	stfd    f0,80(r31)
 1800ccc:	38 00 00 00 	li      r0,0
 1800cd0:	90 1f 00 80 	stw     r0,128(r31)
 1800cd4:	48 00 00 88 	b       1800d5c <fft1+0x698>
 1800cd8:	80 1f 00 80 	lwz     r0,128(r31)
 1800cdc:	81 3f 00 80 	lwz     r9,128(r31)
 1800ce0:	3d 60 01 81 	lis     r11,385
 1800ce4:	39 6b 11 a0 	addi    r11,r11,4512
 1800ce8:	55 29 18 38 	rlwinm  r9,r9,3,0,28
 1800cec:	7d 2b 4a 14 	add     r9,r11,r9
 1800cf0:	c9 a9 00 00 	lfd     f13,0(r9)
 1800cf4:	c8 1f 00 50 	lfd     f0,80(r31)
 1800cf8:	fc 0d 00 24 	fdiv    f0,f13,f0
 1800cfc:	3d 20 01 81 	lis     r9,385
 1800d00:	39 29 11 a0 	addi    r9,r9,4512
 1800d04:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800d08:	7c 09 02 14 	add     r0,r9,r0
 1800d0c:	7c 09 03 78 	mr      r9,r0
 1800d10:	d8 09 00 00 	stfd    f0,0(r9)
 1800d14:	80 1f 00 80 	lwz     r0,128(r31)
 1800d18:	81 3f 00 80 	lwz     r9,128(r31)
 1800d1c:	3d 60 01 81 	lis     r11,385
 1800d20:	39 6b 11 60 	addi    r11,r11,4448
 1800d24:	55 29 18 38 	rlwinm  r9,r9,3,0,28
 1800d28:	7d 2b 4a 14 	add     r9,r11,r9
 1800d2c:	c9 a9 00 00 	lfd     f13,0(r9)
 1800d30:	c8 1f 00 50 	lfd     f0,80(r31)
 1800d34:	fc 0d 00 24 	fdiv    f0,f13,f0
 1800d38:	3d 20 01 81 	lis     r9,385
 1800d3c:	39 29 11 60 	addi    r9,r9,4448
 1800d40:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800d44:	7c 09 02 14 	add     r0,r9,r0
 1800d48:	7c 09 03 78 	mr      r9,r0
 1800d4c:	d8 09 00 00 	stfd    f0,0(r9)
 1800d50:	80 1f 00 80 	lwz     r0,128(r31)
 1800d54:	30 00 00 01 	addic   r0,r0,1
 1800d58:	90 1f 00 80 	stw     r0,128(r31)
 1800d5c:	81 3f 00 80 	lwz     r9,128(r31)
 1800d60:	80 1f 00 88 	lwz     r0,136(r31)
 1800d64:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800d68:	41 9c ff 70 	blt+    cr7,1800cd8 <fft1+0x614>
 1800d6c:	38 00 00 00 	li      r0,0
 1800d70:	7c 03 03 78 	mr      r3,r0
 1800d74:	39 7f 00 d0 	addi    r11,r31,208
 1800d78:	80 0b 00 04 	lwz     r0,4(r11)
 1800d7c:	7c 08 03 a6 	mtlr    r0
 1800d80:	83 eb ff f4 	lwz     r31,-12(r11)
 1800d84:	cb eb ff f8 	lfd     f31,-8(r11)
 1800d88:	7d 61 5b 78 	mr      r1,r11
 1800d8c:	4e 80 00 20 	blr

01800d90 <_exit>:
 1800d90:	94 21 ff e8 	stwu    r1,-24(r1)
 1800d94:	93 e1 00 14 	stw     r31,20(r1)
 1800d98:	7c 3f 0b 78 	mr      r31,r1
 1800d9c:	90 7f 00 08 	stw     r3,8(r31)
 1800da0:	48 00 00 00 	b       1800da0 <_exit+0x10>

01800da4 <_start>:
 1800da4:	94 21 ff f0 	stwu    r1,-16(r1)
 1800da8:	7c 08 02 a6 	mflr    r0
 1800dac:	90 01 00 14 	stw     r0,20(r1)
 1800db0:	93 e1 00 0c 	stw     r31,12(r1)
 1800db4:	7c 3f 0b 78 	mr      r31,r1
 1800db8:	38 60 00 00 	li      r3,0
 1800dbc:	38 80 00 00 	li      r4,0
 1800dc0:	4b ff f7 bd 	bl      180057c <main>
 1800dc4:	38 60 00 00 	li      r3,0
 1800dc8:	4b ff ff c9 	bl      1800d90 <_exit>

01800dcc <__eabi>:
 1800dcc:	3d 40 01 81 	lis     r10,385
 1800dd0:	3d 60 01 81 	lis     r11,385
 1800dd4:	81 2a 11 38 	lwz     r9,4408(r10)
 1800dd8:	39 6b 11 18 	addi    r11,r11,4376
 1800ddc:	29 09 00 00 	cmplwi  cr2,r9,0
 1800de0:	4c 8a 00 20 	bnelr   cr2
 1800de4:	90 2a 11 38 	stw     r1,4408(r10)
 1800de8:	80 6b 00 08 	lwz     r3,8(r11)
 1800dec:	80 8b 00 0c 	lwz     r4,12(r11)
 1800df0:	7c 83 20 00 	cmpw    cr1,r3,r4
 1800df4:	41 86 00 08 	beq-    cr1,1800dfc <__eabi+0x30>
 1800df8:	81 ab 00 04 	lwz     r13,4(r11)
 1800dfc:	80 6b 00 14 	lwz     r3,20(r11)
 1800e00:	80 8b 00 18 	lwz     r4,24(r11)
 1800e04:	7c 83 20 00 	cmpw    cr1,r3,r4
 1800e08:	41 a6 00 08 	beq+    cr1,1800e10 <__eabi+0x44>
 1800e0c:	80 4b 00 10 	lwz     r2,16(r11)
 1800e10:	4b ff f2 84 	b       1800094 <__init>

01800e14 <__eabi_convert>:
 1800e14:	7c 83 20 40 	cmplw   cr1,r3,r4
 1800e18:	7c a3 20 50 	subf    r5,r3,r4
 1800e1c:	4c 84 00 20 	bgelr   cr1
 1800e20:	7c a5 16 70 	srawi   r5,r5,2
 1800e24:	38 63 ff fc 	addi    r3,r3,-4
 1800e28:	7c a9 03 a6 	mtctr   r5
 1800e2c:	84 c3 00 04 	lwzu    r6,4(r3)
 1800e30:	2c 06 00 00 	cmpwi   r6,0
 1800e34:	41 82 00 0c 	beq-    1800e40 <__eabi_convert+0x2c>
 1800e38:	7c c6 62 14 	add     r6,r6,r12
 1800e3c:	90 c3 00 00 	stw     r6,0(r3)
 1800e40:	42 00 ff ec 	bdnz+   1800e2c <__eabi_convert+0x18>
 1800e44:	4e 80 00 20 	blr

01800e48 <__eabi_uconvert>:
 1800e48:	7c 83 20 40 	cmplw   cr1,r3,r4
 1800e4c:	7c a3 20 50 	subf    r5,r3,r4
 1800e50:	4c 84 00 20 	bgelr   cr1
 1800e54:	7c a5 16 70 	srawi   r5,r5,2
 1800e58:	38 63 ff fc 	addi    r3,r3,-4
 1800e5c:	7c a9 03 a6 	mtctr   r5
 1800e60:	84 c3 00 04 	lwzu    r6,4(r3)
 1800e64:	7c c6 62 14 	add     r6,r6,r12
 1800e68:	80 e6 00 00 	lwz     r7,0(r6)
 1800e6c:	90 c3 00 00 	stw     r6,0(r3)
 1800e70:	7c e7 62 14 	add     r7,r7,r12
 1800e74:	90 e6 00 00 	stw     r7,0(r6)
 1800e78:	42 00 ff e8 	bdnz+   1800e60 <__eabi_uconvert+0x18>
 1800e7c:	4e 80 00 20 	blr

01800e80 <__do_global_ctors_aux>:
 1800e80:	7c 08 02 a6 	mflr    r0
 1800e84:	94 21 ff f0 	stwu    r1,-16(r1)
 1800e88:	93 e1 00 0c 	stw     r31,12(r1)
 1800e8c:	3f e0 01 81 	lis     r31,385
 1800e90:	90 01 00 14 	stw     r0,20(r1)
 1800e94:	3b ff 11 08 	addi    r31,r31,4360
 1800e98:	80 1f ff fc 	lwz     r0,-4(r31)
 1800e9c:	2f 80 ff ff 	cmpwi   cr7,r0,-1
 1800ea0:	41 9e 00 1c 	beq-    cr7,1800ebc <__do_global_ctors_aux+0x3c>
 1800ea4:	3b ff ff fc 	addi    r31,r31,-4
 1800ea8:	7c 09 03 a6 	mtctr   r0
 1800eac:	4e 80 04 21 	bctrl
 1800eb0:	84 1f ff fc 	lwzu    r0,-4(r31)
 1800eb4:	2f 80 ff ff 	cmpwi   cr7,r0,-1
 1800eb8:	40 9e ff f0 	bne+    cr7,1800ea8 <__do_global_ctors_aux+0x28>
 1800ebc:	80 01 00 14 	lwz     r0,20(r1)
 1800ec0:	83 e1 00 0c 	lwz     r31,12(r1)
 1800ec4:	38 21 00 10 	addi    r1,r1,16
 1800ec8:	7c 08 03 a6 	mtlr    r0
 1800ecc:	4e 80 00 20 	blr

01800ed0 <call___do_global_ctors_aux>:
 1800ed0:	7c 08 02 a6 	mflr    r0
 1800ed4:	94 21 ff f8 	stwu    r1,-8(r1)
 1800ed8:	90 01 00 0c 	stw     r0,12(r1)
 1800edc:	80 01 00 0c 	lwz     r0,12(r1)
 1800ee0:	38 21 00 08 	addi    r1,r1,8
 1800ee4:	7c 08 03 a6 	mtlr    r0
 1800ee8:	4e 80 00 20 	blr

Disassembly of section .fini:

01800eec <__fini>:
 1800eec:	94 21 ff f0 	stwu    r1,-16(r1)
 1800ef0:	7c 08 02 a6 	mflr    r0
 1800ef4:	90 01 00 14 	stw     r0,20(r1)
 1800ef8:	4b ff f1 c1 	bl      18000b8 <__do_global_dtors_aux>
 1800efc:	80 01 00 14 	lwz     r0,20(r1)
 1800f00:	7c 08 03 a6 	mtlr    r0
 1800f04:	38 21 00 10 	addi    r1,r1,16
 1800f08:	4e 80 00 20 	blr
