
motorControlDebug.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007be8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000330  08007cf8  08007cf8  00017cf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008028  08008028  00020230  2**0
                  CONTENTS
  4 .ARM          00000000  08008028  08008028  00020230  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008028  08008028  00020230  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008028  08008028  00018028  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800802c  0800802c  0001802c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000230  20000000  08008030  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ac  20000230  08008260  00020230  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200004dc  08008260  000204dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ca35  00000000  00000000  00020259  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001cfe  00000000  00000000  0002cc8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ce8  00000000  00000000  0002e990  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c00  00000000  00000000  0002f678  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018d7a  00000000  00000000  00030278  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009be1  00000000  00000000  00048ff2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008c48e  00000000  00000000  00052bd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000df061  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000438c  00000000  00000000  000df0dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000230 	.word	0x20000230
 800012c:	00000000 	.word	0x00000000
 8000130:	08007ce0 	.word	0x08007ce0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000234 	.word	0x20000234
 800014c:	08007ce0 	.word	0x08007ce0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_d2f>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aa4:	bf24      	itt	cs
 8000aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aae:	d90d      	bls.n	8000acc <__aeabi_d2f+0x30>
 8000ab0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000abc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac4:	bf08      	it	eq
 8000ac6:	f020 0001 	biceq.w	r0, r0, #1
 8000aca:	4770      	bx	lr
 8000acc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ad0:	d121      	bne.n	8000b16 <__aeabi_d2f+0x7a>
 8000ad2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ad6:	bfbc      	itt	lt
 8000ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000adc:	4770      	bxlt	lr
 8000ade:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae6:	f1c2 0218 	rsb	r2, r2, #24
 8000aea:	f1c2 0c20 	rsb	ip, r2, #32
 8000aee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af2:	fa20 f002 	lsr.w	r0, r0, r2
 8000af6:	bf18      	it	ne
 8000af8:	f040 0001 	orrne.w	r0, r0, #1
 8000afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b08:	ea40 000c 	orr.w	r0, r0, ip
 8000b0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b14:	e7cc      	b.n	8000ab0 <__aeabi_d2f+0x14>
 8000b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1a:	d107      	bne.n	8000b2c <__aeabi_d2f+0x90>
 8000b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b20:	bf1e      	ittt	ne
 8000b22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b2a:	4770      	bxne	lr
 8000b2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <getSign>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t* getSign(int motor) {
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
	if (motor == 1) {
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2b01      	cmp	r3, #1
 8000b48:	d11f      	bne.n	8000b8a <getSign+0x4e>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_SET
 8000b4a:	2110      	movs	r1, #16
 8000b4c:	4825      	ldr	r0, [pc, #148]	; (8000be4 <getSign+0xa8>)
 8000b4e:	f002 f899 	bl	8002c84 <HAL_GPIO_ReadPin>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d108      	bne.n	8000b6a <getSign+0x2e>
				&& HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == GPIO_PIN_RESET) {
 8000b58:	2120      	movs	r1, #32
 8000b5a:	4822      	ldr	r0, [pc, #136]	; (8000be4 <getSign+0xa8>)
 8000b5c:	f002 f892 	bl	8002c84 <HAL_GPIO_ReadPin>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d101      	bne.n	8000b6a <getSign+0x2e>
			return &sign_w[0];
 8000b66:	4b20      	ldr	r3, [pc, #128]	; (8000be8 <getSign+0xac>)
 8000b68:	e037      	b.n	8000bda <getSign+0x9e>
		} else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == GPIO_PIN_SET
 8000b6a:	2120      	movs	r1, #32
 8000b6c:	481d      	ldr	r0, [pc, #116]	; (8000be4 <getSign+0xa8>)
 8000b6e:	f002 f889 	bl	8002c84 <HAL_GPIO_ReadPin>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b01      	cmp	r3, #1
 8000b76:	d108      	bne.n	8000b8a <getSign+0x4e>
				&& HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_RESET) {
 8000b78:	2110      	movs	r1, #16
 8000b7a:	481a      	ldr	r0, [pc, #104]	; (8000be4 <getSign+0xa8>)
 8000b7c:	f002 f882 	bl	8002c84 <HAL_GPIO_ReadPin>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d101      	bne.n	8000b8a <getSign+0x4e>
			return &sign_w[1];
 8000b86:	4b19      	ldr	r3, [pc, #100]	; (8000bec <getSign+0xb0>)
 8000b88:	e027      	b.n	8000bda <getSign+0x9e>
		}
	}
	if (motor == 2) {
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2b02      	cmp	r3, #2
 8000b8e:	d123      	bne.n	8000bd8 <getSign+0x9c>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == GPIO_PIN_SET
 8000b90:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b94:	4813      	ldr	r0, [pc, #76]	; (8000be4 <getSign+0xa8>)
 8000b96:	f002 f875 	bl	8002c84 <HAL_GPIO_ReadPin>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b01      	cmp	r3, #1
 8000b9e:	d109      	bne.n	8000bb4 <getSign+0x78>
				&& HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET) {
 8000ba0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ba4:	480f      	ldr	r0, [pc, #60]	; (8000be4 <getSign+0xa8>)
 8000ba6:	f002 f86d 	bl	8002c84 <HAL_GPIO_ReadPin>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d101      	bne.n	8000bb4 <getSign+0x78>
			return &sign_w[0];
 8000bb0:	4b0d      	ldr	r3, [pc, #52]	; (8000be8 <getSign+0xac>)
 8000bb2:	e012      	b.n	8000bda <getSign+0x9e>
		} else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == GPIO_PIN_SET
 8000bb4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bb8:	480a      	ldr	r0, [pc, #40]	; (8000be4 <getSign+0xa8>)
 8000bba:	f002 f863 	bl	8002c84 <HAL_GPIO_ReadPin>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d109      	bne.n	8000bd8 <getSign+0x9c>
				&& HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_RESET) {
 8000bc4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bc8:	4806      	ldr	r0, [pc, #24]	; (8000be4 <getSign+0xa8>)
 8000bca:	f002 f85b 	bl	8002c84 <HAL_GPIO_ReadPin>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d101      	bne.n	8000bd8 <getSign+0x9c>
			return &sign_w[1];
 8000bd4:	4b05      	ldr	r3, [pc, #20]	; (8000bec <getSign+0xb0>)
 8000bd6:	e000      	b.n	8000bda <getSign+0x9e>
		}
	}
	return 0;
 8000bd8:	2300      	movs	r3, #0
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	3708      	adds	r7, #8
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	40010800 	.word	0x40010800
 8000be8:	20000010 	.word	0x20000010
 8000bec:	20000011 	.word	0x20000011

08000bf0 <getSpeed>:

uint8_t* getSpeed(int motor) {
 8000bf0:	b590      	push	{r4, r7, lr}
 8000bf2:	b085      	sub	sp, #20
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
	char vel = 0;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	73fb      	strb	r3, [r7, #15]
	if (motor == 1) {
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2b01      	cmp	r3, #1
 8000c00:	d10c      	bne.n	8000c1c <getSpeed+0x2c>
		vel = (char) speedTest;
 8000c02:	4b11      	ldr	r3, [pc, #68]	; (8000c48 <getSpeed+0x58>)
 8000c04:	cb18      	ldmia	r3, {r3, r4}
 8000c06:	4618      	mov	r0, r3
 8000c08:	4621      	mov	r1, r4
 8000c0a:	f7ff ff27 	bl	8000a5c <__aeabi_d2uiz>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	73fb      	strb	r3, [r7, #15]
		resp_speed = (uint8_t) vel;
 8000c12:	4a0e      	ldr	r2, [pc, #56]	; (8000c4c <getSpeed+0x5c>)
 8000c14:	7bfb      	ldrb	r3, [r7, #15]
 8000c16:	7013      	strb	r3, [r2, #0]
		return &resp_speed;
 8000c18:	4b0c      	ldr	r3, [pc, #48]	; (8000c4c <getSpeed+0x5c>)
 8000c1a:	e010      	b.n	8000c3e <getSpeed+0x4e>
	}
	if (motor == 2) {
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2b02      	cmp	r3, #2
 8000c20:	d10c      	bne.n	8000c3c <getSpeed+0x4c>
		vel = (char) speedTest;
 8000c22:	4b09      	ldr	r3, [pc, #36]	; (8000c48 <getSpeed+0x58>)
 8000c24:	cb18      	ldmia	r3, {r3, r4}
 8000c26:	4618      	mov	r0, r3
 8000c28:	4621      	mov	r1, r4
 8000c2a:	f7ff ff17 	bl	8000a5c <__aeabi_d2uiz>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	73fb      	strb	r3, [r7, #15]
		resp_speed = (uint8_t) vel;
 8000c32:	4a06      	ldr	r2, [pc, #24]	; (8000c4c <getSpeed+0x5c>)
 8000c34:	7bfb      	ldrb	r3, [r7, #15]
 8000c36:	7013      	strb	r3, [r2, #0]
		return &resp_speed;
 8000c38:	4b04      	ldr	r3, [pc, #16]	; (8000c4c <getSpeed+0x5c>)
 8000c3a:	e000      	b.n	8000c3e <getSpeed+0x4e>
	}
	return 0;
 8000c3c:	2300      	movs	r3, #0
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	3714      	adds	r7, #20
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd90      	pop	{r4, r7, pc}
 8000c46:	bf00      	nop
 8000c48:	20000008 	.word	0x20000008
 8000c4c:	20000414 	.word	0x20000414

08000c50 <interpreteComando>:
void interpreteComando() {
 8000c50:	b5b0      	push	{r4, r5, r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0

	//uint32_t duty_cycle;
	double consigna;

	switch (buffer[0]) {
 8000c56:	4bac      	ldr	r3, [pc, #688]	; (8000f08 <interpreteComando+0x2b8>)
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	3b44      	subs	r3, #68	; 0x44
 8000c5c:	2b33      	cmp	r3, #51	; 0x33
 8000c5e:	f200 82af 	bhi.w	80011c0 <interpreteComando+0x570>
 8000c62:	a201      	add	r2, pc, #4	; (adr r2, 8000c68 <interpreteComando+0x18>)
 8000c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c68:	08001151 	.word	0x08001151
 8000c6c:	080011c1 	.word	0x080011c1
 8000c70:	080011c1 	.word	0x080011c1
 8000c74:	080011c1 	.word	0x080011c1
 8000c78:	080011c1 	.word	0x080011c1
 8000c7c:	080010e1 	.word	0x080010e1
 8000c80:	080011c1 	.word	0x080011c1
 8000c84:	080011c1 	.word	0x080011c1
 8000c88:	080011c1 	.word	0x080011c1
 8000c8c:	080011c1 	.word	0x080011c1
 8000c90:	080011c1 	.word	0x080011c1
 8000c94:	080011c1 	.word	0x080011c1
 8000c98:	08001071 	.word	0x08001071
 8000c9c:	08000d39 	.word	0x08000d39
 8000ca0:	080011c1 	.word	0x080011c1
 8000ca4:	080011c1 	.word	0x080011c1
 8000ca8:	080011c1 	.word	0x080011c1
 8000cac:	080011c1 	.word	0x080011c1
 8000cb0:	080011c1 	.word	0x080011c1
 8000cb4:	08000ddf 	.word	0x08000ddf
 8000cb8:	080011c1 	.word	0x080011c1
 8000cbc:	080011c1 	.word	0x080011c1
 8000cc0:	080011c1 	.word	0x080011c1
 8000cc4:	080011c1 	.word	0x080011c1
 8000cc8:	080011c1 	.word	0x080011c1
 8000ccc:	080011c1 	.word	0x080011c1
 8000cd0:	080011c1 	.word	0x080011c1
 8000cd4:	080011c1 	.word	0x080011c1
 8000cd8:	080011c1 	.word	0x080011c1
 8000cdc:	080011c1 	.word	0x080011c1
 8000ce0:	080011c1 	.word	0x080011c1
 8000ce4:	080011c1 	.word	0x080011c1
 8000ce8:	08001151 	.word	0x08001151
 8000cec:	080011c1 	.word	0x080011c1
 8000cf0:	080011c1 	.word	0x080011c1
 8000cf4:	080011c1 	.word	0x080011c1
 8000cf8:	080011c1 	.word	0x080011c1
 8000cfc:	080010e1 	.word	0x080010e1
 8000d00:	080011c1 	.word	0x080011c1
 8000d04:	080011c1 	.word	0x080011c1
 8000d08:	080011c1 	.word	0x080011c1
 8000d0c:	080011c1 	.word	0x080011c1
 8000d10:	080011c1 	.word	0x080011c1
 8000d14:	080011c1 	.word	0x080011c1
 8000d18:	08001071 	.word	0x08001071
 8000d1c:	08000d39 	.word	0x08000d39
 8000d20:	080011c1 	.word	0x080011c1
 8000d24:	080011c1 	.word	0x080011c1
 8000d28:	080011c1 	.word	0x080011c1
 8000d2c:	080011c1 	.word	0x080011c1
 8000d30:	080011c1 	.word	0x080011c1
 8000d34:	08000ddf 	.word	0x08000ddf
	case 'q':
	case 'Q':
		switch (buffer[1]) {
 8000d38:	4b73      	ldr	r3, [pc, #460]	; (8000f08 <interpreteComando+0x2b8>)
 8000d3a:	785b      	ldrb	r3, [r3, #1]
 8000d3c:	2b31      	cmp	r3, #49	; 0x31
 8000d3e:	d002      	beq.n	8000d46 <interpreteComando+0xf6>
 8000d40:	2b32      	cmp	r3, #50	; 0x32
 8000d42:	d024      	beq.n	8000d8e <interpreteComando+0x13e>
			} else if (buffer[2] == 87 || buffer[2] == 119) {
				HAL_SPI_Transmit(&hspi2, getSpeed(2), 1, 100);
			}
			break;
		}
		break;
 8000d44:	e23c      	b.n	80011c0 <interpreteComando+0x570>
			if (buffer[2] == 83 || buffer[2] == 115) {
 8000d46:	4b70      	ldr	r3, [pc, #448]	; (8000f08 <interpreteComando+0x2b8>)
 8000d48:	789b      	ldrb	r3, [r3, #2]
 8000d4a:	2b53      	cmp	r3, #83	; 0x53
 8000d4c:	d003      	beq.n	8000d56 <interpreteComando+0x106>
 8000d4e:	4b6e      	ldr	r3, [pc, #440]	; (8000f08 <interpreteComando+0x2b8>)
 8000d50:	789b      	ldrb	r3, [r3, #2]
 8000d52:	2b73      	cmp	r3, #115	; 0x73
 8000d54:	d109      	bne.n	8000d6a <interpreteComando+0x11a>
				HAL_SPI_Transmit(&hspi2, getSign(1), 1, 100);
 8000d56:	2001      	movs	r0, #1
 8000d58:	f7ff fef0 	bl	8000b3c <getSign>
 8000d5c:	4601      	mov	r1, r0
 8000d5e:	2364      	movs	r3, #100	; 0x64
 8000d60:	2201      	movs	r2, #1
 8000d62:	486a      	ldr	r0, [pc, #424]	; (8000f0c <interpreteComando+0x2bc>)
 8000d64:	f002 fc2c 	bl	80035c0 <HAL_SPI_Transmit>
			break;
 8000d68:	e035      	b.n	8000dd6 <interpreteComando+0x186>
			} else if (buffer[2] == 87 || buffer[2] == 119) {
 8000d6a:	4b67      	ldr	r3, [pc, #412]	; (8000f08 <interpreteComando+0x2b8>)
 8000d6c:	789b      	ldrb	r3, [r3, #2]
 8000d6e:	2b57      	cmp	r3, #87	; 0x57
 8000d70:	d003      	beq.n	8000d7a <interpreteComando+0x12a>
 8000d72:	4b65      	ldr	r3, [pc, #404]	; (8000f08 <interpreteComando+0x2b8>)
 8000d74:	789b      	ldrb	r3, [r3, #2]
 8000d76:	2b77      	cmp	r3, #119	; 0x77
 8000d78:	d12d      	bne.n	8000dd6 <interpreteComando+0x186>
				HAL_SPI_Transmit(&hspi2, getSpeed(1), 1, 100);
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	f7ff ff38 	bl	8000bf0 <getSpeed>
 8000d80:	4601      	mov	r1, r0
 8000d82:	2364      	movs	r3, #100	; 0x64
 8000d84:	2201      	movs	r2, #1
 8000d86:	4861      	ldr	r0, [pc, #388]	; (8000f0c <interpreteComando+0x2bc>)
 8000d88:	f002 fc1a 	bl	80035c0 <HAL_SPI_Transmit>
			break;
 8000d8c:	e023      	b.n	8000dd6 <interpreteComando+0x186>
			if (buffer[2] == 83 || buffer[2] == 115) {
 8000d8e:	4b5e      	ldr	r3, [pc, #376]	; (8000f08 <interpreteComando+0x2b8>)
 8000d90:	789b      	ldrb	r3, [r3, #2]
 8000d92:	2b53      	cmp	r3, #83	; 0x53
 8000d94:	d003      	beq.n	8000d9e <interpreteComando+0x14e>
 8000d96:	4b5c      	ldr	r3, [pc, #368]	; (8000f08 <interpreteComando+0x2b8>)
 8000d98:	789b      	ldrb	r3, [r3, #2]
 8000d9a:	2b73      	cmp	r3, #115	; 0x73
 8000d9c:	d109      	bne.n	8000db2 <interpreteComando+0x162>
				HAL_SPI_Transmit(&hspi2, getSign(2), 1, 100);
 8000d9e:	2002      	movs	r0, #2
 8000da0:	f7ff fecc 	bl	8000b3c <getSign>
 8000da4:	4601      	mov	r1, r0
 8000da6:	2364      	movs	r3, #100	; 0x64
 8000da8:	2201      	movs	r2, #1
 8000daa:	4858      	ldr	r0, [pc, #352]	; (8000f0c <interpreteComando+0x2bc>)
 8000dac:	f002 fc08 	bl	80035c0 <HAL_SPI_Transmit>
			break;
 8000db0:	e013      	b.n	8000dda <interpreteComando+0x18a>
			} else if (buffer[2] == 87 || buffer[2] == 119) {
 8000db2:	4b55      	ldr	r3, [pc, #340]	; (8000f08 <interpreteComando+0x2b8>)
 8000db4:	789b      	ldrb	r3, [r3, #2]
 8000db6:	2b57      	cmp	r3, #87	; 0x57
 8000db8:	d003      	beq.n	8000dc2 <interpreteComando+0x172>
 8000dba:	4b53      	ldr	r3, [pc, #332]	; (8000f08 <interpreteComando+0x2b8>)
 8000dbc:	789b      	ldrb	r3, [r3, #2]
 8000dbe:	2b77      	cmp	r3, #119	; 0x77
 8000dc0:	d10b      	bne.n	8000dda <interpreteComando+0x18a>
				HAL_SPI_Transmit(&hspi2, getSpeed(2), 1, 100);
 8000dc2:	2002      	movs	r0, #2
 8000dc4:	f7ff ff14 	bl	8000bf0 <getSpeed>
 8000dc8:	4601      	mov	r1, r0
 8000dca:	2364      	movs	r3, #100	; 0x64
 8000dcc:	2201      	movs	r2, #1
 8000dce:	484f      	ldr	r0, [pc, #316]	; (8000f0c <interpreteComando+0x2bc>)
 8000dd0:	f002 fbf6 	bl	80035c0 <HAL_SPI_Transmit>
			break;
 8000dd4:	e001      	b.n	8000dda <interpreteComando+0x18a>
			break;
 8000dd6:	bf00      	nop
 8000dd8:	e1f2      	b.n	80011c0 <interpreteComando+0x570>
			break;
 8000dda:	bf00      	nop
		break;
 8000ddc:	e1f0      	b.n	80011c0 <interpreteComando+0x570>
	case 'W':
	case 'w':
		switch (buffer[1]) {
 8000dde:	4b4a      	ldr	r3, [pc, #296]	; (8000f08 <interpreteComando+0x2b8>)
 8000de0:	785b      	ldrb	r3, [r3, #1]
 8000de2:	2b32      	cmp	r3, #50	; 0x32
 8000de4:	f000 80a0 	beq.w	8000f28 <interpreteComando+0x2d8>
 8000de8:	2b3f      	cmp	r3, #63	; 0x3f
 8000dea:	f000 8139 	beq.w	8001060 <interpreteComando+0x410>
 8000dee:	2b31      	cmp	r3, #49	; 0x31
 8000df0:	d000      	beq.n	8000df4 <interpreteComando+0x1a4>
//			for (int i = 0; i < 6; i++) {
//					HAL_SPI_Transmit(&hspi2, &out_buffer[i], 1, 100);//, &_data[i], 1, 100);
//				}
			break;
		}
		break;
 8000df2:	e1e5      	b.n	80011c0 <interpreteComando+0x570>
			if (buffer[2]) {
 8000df4:	4b44      	ldr	r3, [pc, #272]	; (8000f08 <interpreteComando+0x2b8>)
 8000df6:	789b      	ldrb	r3, [r3, #2]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	f000 8135 	beq.w	8001068 <interpreteComando+0x418>
				if (buffer[2] == 43) {
 8000dfe:	4b42      	ldr	r3, [pc, #264]	; (8000f08 <interpreteComando+0x2b8>)
 8000e00:	789b      	ldrb	r3, [r3, #2]
 8000e02:	2b2b      	cmp	r3, #43	; 0x2b
 8000e04:	d12d      	bne.n	8000e62 <interpreteComando+0x212>
					stop1 = 0;
 8000e06:	4b42      	ldr	r3, [pc, #264]	; (8000f10 <interpreteComando+0x2c0>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	2110      	movs	r1, #16
 8000e10:	4840      	ldr	r0, [pc, #256]	; (8000f14 <interpreteComando+0x2c4>)
 8000e12:	f001 ff4e 	bl	8002cb2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 8000e16:	2200      	movs	r2, #0
 8000e18:	2120      	movs	r1, #32
 8000e1a:	483e      	ldr	r0, [pc, #248]	; (8000f14 <interpreteComando+0x2c4>)
 8000e1c:	f001 ff49 	bl	8002cb2 <HAL_GPIO_WritePin>
					if (buffer[3]) {
 8000e20:	4b39      	ldr	r3, [pc, #228]	; (8000f08 <interpreteComando+0x2b8>)
 8000e22:	78db      	ldrb	r3, [r3, #3]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	f000 811f 	beq.w	8001068 <interpreteComando+0x418>
						consigna = atof(&buffer[3]);
 8000e2a:	483b      	ldr	r0, [pc, #236]	; (8000f18 <interpreteComando+0x2c8>)
 8000e2c:	f004 fd13 	bl	8005856 <atof>
 8000e30:	e9c7 0102 	strd	r0, r1, [r7, #8]
						if (consigna < 35) {
 8000e34:	f04f 0200 	mov.w	r2, #0
 8000e38:	4b38      	ldr	r3, [pc, #224]	; (8000f1c <interpreteComando+0x2cc>)
 8000e3a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000e3e:	f7ff fdbd 	bl	80009bc <__aeabi_dcmplt>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d005      	beq.n	8000e54 <interpreteComando+0x204>
							velocidad_consigna = consigna;
 8000e48:	4a35      	ldr	r2, [pc, #212]	; (8000f20 <interpreteComando+0x2d0>)
 8000e4a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8000e4e:	e9c2 3400 	strd	r3, r4, [r2]
			break;
 8000e52:	e109      	b.n	8001068 <interpreteComando+0x418>
							velocidad_consigna = 35;
 8000e54:	4a32      	ldr	r2, [pc, #200]	; (8000f20 <interpreteComando+0x2d0>)
 8000e56:	f04f 0300 	mov.w	r3, #0
 8000e5a:	4c30      	ldr	r4, [pc, #192]	; (8000f1c <interpreteComando+0x2cc>)
 8000e5c:	e9c2 3400 	strd	r3, r4, [r2]
			break;
 8000e60:	e102      	b.n	8001068 <interpreteComando+0x418>
				} else if (buffer[2] == 45) {
 8000e62:	4b29      	ldr	r3, [pc, #164]	; (8000f08 <interpreteComando+0x2b8>)
 8000e64:	789b      	ldrb	r3, [r3, #2]
 8000e66:	2b2d      	cmp	r3, #45	; 0x2d
 8000e68:	d133      	bne.n	8000ed2 <interpreteComando+0x282>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	2110      	movs	r1, #16
 8000e6e:	4829      	ldr	r0, [pc, #164]	; (8000f14 <interpreteComando+0x2c4>)
 8000e70:	f001 ff1f 	bl	8002cb2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8000e74:	2201      	movs	r2, #1
 8000e76:	2120      	movs	r1, #32
 8000e78:	4826      	ldr	r0, [pc, #152]	; (8000f14 <interpreteComando+0x2c4>)
 8000e7a:	f001 ff1a 	bl	8002cb2 <HAL_GPIO_WritePin>
					stop1 = 0;
 8000e7e:	4b24      	ldr	r3, [pc, #144]	; (8000f10 <interpreteComando+0x2c0>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
					if (buffer[3]) {
 8000e84:	4b20      	ldr	r3, [pc, #128]	; (8000f08 <interpreteComando+0x2b8>)
 8000e86:	78db      	ldrb	r3, [r3, #3]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	f000 80ed 	beq.w	8001068 <interpreteComando+0x418>
						consigna = atof(&buffer[3]);
 8000e8e:	4822      	ldr	r0, [pc, #136]	; (8000f18 <interpreteComando+0x2c8>)
 8000e90:	f004 fce1 	bl	8005856 <atof>
 8000e94:	e9c7 0102 	strd	r0, r1, [r7, #8]
						if (consigna < 35) {
 8000e98:	f04f 0200 	mov.w	r2, #0
 8000e9c:	4b1f      	ldr	r3, [pc, #124]	; (8000f1c <interpreteComando+0x2cc>)
 8000e9e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000ea2:	f7ff fd8b 	bl	80009bc <__aeabi_dcmplt>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d00b      	beq.n	8000ec4 <interpreteComando+0x274>
							velocidad_consigna = -consigna;
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	603b      	str	r3, [r7, #0]
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8000eb6:	607b      	str	r3, [r7, #4]
 8000eb8:	4b19      	ldr	r3, [pc, #100]	; (8000f20 <interpreteComando+0x2d0>)
 8000eba:	e9d7 1200 	ldrd	r1, r2, [r7]
 8000ebe:	e9c3 1200 	strd	r1, r2, [r3]
			break;
 8000ec2:	e0d1      	b.n	8001068 <interpreteComando+0x418>
							velocidad_consigna = -35;
 8000ec4:	4a16      	ldr	r2, [pc, #88]	; (8000f20 <interpreteComando+0x2d0>)
 8000ec6:	f04f 0300 	mov.w	r3, #0
 8000eca:	4c16      	ldr	r4, [pc, #88]	; (8000f24 <interpreteComando+0x2d4>)
 8000ecc:	e9c2 3400 	strd	r3, r4, [r2]
			break;
 8000ed0:	e0ca      	b.n	8001068 <interpreteComando+0x418>
				} else if (buffer[2] == 48) {
 8000ed2:	4b0d      	ldr	r3, [pc, #52]	; (8000f08 <interpreteComando+0x2b8>)
 8000ed4:	789b      	ldrb	r3, [r3, #2]
 8000ed6:	2b30      	cmp	r3, #48	; 0x30
 8000ed8:	f040 80c6 	bne.w	8001068 <interpreteComando+0x418>
					velocidad_consigna = 0;
 8000edc:	4a10      	ldr	r2, [pc, #64]	; (8000f20 <interpreteComando+0x2d0>)
 8000ede:	f04f 0300 	mov.w	r3, #0
 8000ee2:	f04f 0400 	mov.w	r4, #0
 8000ee6:	e9c2 3400 	strd	r3, r4, [r2]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8000eea:	2201      	movs	r2, #1
 8000eec:	2110      	movs	r1, #16
 8000eee:	4809      	ldr	r0, [pc, #36]	; (8000f14 <interpreteComando+0x2c4>)
 8000ef0:	f001 fedf 	bl	8002cb2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	2120      	movs	r1, #32
 8000ef8:	4806      	ldr	r0, [pc, #24]	; (8000f14 <interpreteComando+0x2c4>)
 8000efa:	f001 feda 	bl	8002cb2 <HAL_GPIO_WritePin>
					stop1 = 1;
 8000efe:	4b04      	ldr	r3, [pc, #16]	; (8000f10 <interpreteComando+0x2c0>)
 8000f00:	2201      	movs	r2, #1
 8000f02:	601a      	str	r2, [r3, #0]
			break;
 8000f04:	e0b0      	b.n	8001068 <interpreteComando+0x418>
 8000f06:	bf00      	nop
 8000f08:	20000418 	.word	0x20000418
 8000f0c:	20000314 	.word	0x20000314
 8000f10:	2000004c 	.word	0x2000004c
 8000f14:	40010800 	.word	0x40010800
 8000f18:	2000041b 	.word	0x2000041b
 8000f1c:	40418000 	.word	0x40418000
 8000f20:	200002b0 	.word	0x200002b0
 8000f24:	c0418000 	.word	0xc0418000
			if (buffer[2]) {
 8000f28:	4ba7      	ldr	r3, [pc, #668]	; (80011c8 <interpreteComando+0x578>)
 8000f2a:	789b      	ldrb	r3, [r3, #2]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	f000 809d 	beq.w	800106c <interpreteComando+0x41c>
				if (buffer[2] == 43) {
 8000f32:	4ba5      	ldr	r3, [pc, #660]	; (80011c8 <interpreteComando+0x578>)
 8000f34:	789b      	ldrb	r3, [r3, #2]
 8000f36:	2b2b      	cmp	r3, #43	; 0x2b
 8000f38:	d12f      	bne.n	8000f9a <interpreteComando+0x34a>
					stop2 = 0;
 8000f3a:	4ba4      	ldr	r3, [pc, #656]	; (80011cc <interpreteComando+0x57c>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);
 8000f40:	2201      	movs	r2, #1
 8000f42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f46:	48a2      	ldr	r0, [pc, #648]	; (80011d0 <interpreteComando+0x580>)
 8000f48:	f001 feb3 	bl	8002cb2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f52:	489f      	ldr	r0, [pc, #636]	; (80011d0 <interpreteComando+0x580>)
 8000f54:	f001 fead 	bl	8002cb2 <HAL_GPIO_WritePin>
					if (buffer[3]) {
 8000f58:	4b9b      	ldr	r3, [pc, #620]	; (80011c8 <interpreteComando+0x578>)
 8000f5a:	78db      	ldrb	r3, [r3, #3]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	f000 8085 	beq.w	800106c <interpreteComando+0x41c>
						consigna = atof(&buffer[3]);
 8000f62:	489c      	ldr	r0, [pc, #624]	; (80011d4 <interpreteComando+0x584>)
 8000f64:	f004 fc77 	bl	8005856 <atof>
 8000f68:	e9c7 0102 	strd	r0, r1, [r7, #8]
						if (consigna < 35) {
 8000f6c:	f04f 0200 	mov.w	r2, #0
 8000f70:	4b99      	ldr	r3, [pc, #612]	; (80011d8 <interpreteComando+0x588>)
 8000f72:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f76:	f7ff fd21 	bl	80009bc <__aeabi_dcmplt>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d005      	beq.n	8000f8c <interpreteComando+0x33c>
							velocidad_consigna2 = consigna;
 8000f80:	4a96      	ldr	r2, [pc, #600]	; (80011dc <interpreteComando+0x58c>)
 8000f82:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8000f86:	e9c2 3400 	strd	r3, r4, [r2]
			break;
 8000f8a:	e06f      	b.n	800106c <interpreteComando+0x41c>
							velocidad_consigna2 = 35;
 8000f8c:	4a93      	ldr	r2, [pc, #588]	; (80011dc <interpreteComando+0x58c>)
 8000f8e:	f04f 0300 	mov.w	r3, #0
 8000f92:	4c91      	ldr	r4, [pc, #580]	; (80011d8 <interpreteComando+0x588>)
 8000f94:	e9c2 3400 	strd	r3, r4, [r2]
			break;
 8000f98:	e068      	b.n	800106c <interpreteComando+0x41c>
				} else if (buffer[2] == 45) {
 8000f9a:	4b8b      	ldr	r3, [pc, #556]	; (80011c8 <interpreteComando+0x578>)
 8000f9c:	789b      	ldrb	r3, [r3, #2]
 8000f9e:	2b2d      	cmp	r3, #45	; 0x2d
 8000fa0:	d143      	bne.n	800102a <interpreteComando+0x3da>
					stop2 = 0;
 8000fa2:	4b8a      	ldr	r3, [pc, #552]	; (80011cc <interpreteComando+0x57c>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);
 8000fa8:	2200      	movs	r2, #0
 8000faa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fae:	4888      	ldr	r0, [pc, #544]	; (80011d0 <interpreteComando+0x580>)
 8000fb0:	f001 fe7f 	bl	8002cb2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fba:	4885      	ldr	r0, [pc, #532]	; (80011d0 <interpreteComando+0x580>)
 8000fbc:	f001 fe79 	bl	8002cb2 <HAL_GPIO_WritePin>
					if (buffer[3]) {
 8000fc0:	4b81      	ldr	r3, [pc, #516]	; (80011c8 <interpreteComando+0x578>)
 8000fc2:	78db      	ldrb	r3, [r3, #3]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d051      	beq.n	800106c <interpreteComando+0x41c>
						consigna = atof(&buffer[3]);
 8000fc8:	4882      	ldr	r0, [pc, #520]	; (80011d4 <interpreteComando+0x584>)
 8000fca:	f004 fc44 	bl	8005856 <atof>
 8000fce:	e9c7 0102 	strd	r0, r1, [r7, #8]
						if (consigna == 0) {
 8000fd2:	f04f 0200 	mov.w	r2, #0
 8000fd6:	f04f 0300 	mov.w	r3, #0
 8000fda:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000fde:	f7ff fce3 	bl	80009a8 <__aeabi_dcmpeq>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d007      	beq.n	8000ff8 <interpreteComando+0x3a8>
							velocidad_consigna2 = 0;
 8000fe8:	4a7c      	ldr	r2, [pc, #496]	; (80011dc <interpreteComando+0x58c>)
 8000fea:	f04f 0300 	mov.w	r3, #0
 8000fee:	f04f 0400 	mov.w	r4, #0
 8000ff2:	e9c2 3400 	strd	r3, r4, [r2]
			break;
 8000ff6:	e039      	b.n	800106c <interpreteComando+0x41c>
						} else if (consigna < 35) {
 8000ff8:	f04f 0200 	mov.w	r2, #0
 8000ffc:	4b76      	ldr	r3, [pc, #472]	; (80011d8 <interpreteComando+0x588>)
 8000ffe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001002:	f7ff fcdb 	bl	80009bc <__aeabi_dcmplt>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d007      	beq.n	800101c <interpreteComando+0x3cc>
							velocidad_consigna2 = -consigna;
 800100c:	68bc      	ldr	r4, [r7, #8]
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001014:	4b71      	ldr	r3, [pc, #452]	; (80011dc <interpreteComando+0x58c>)
 8001016:	e9c3 4500 	strd	r4, r5, [r3]
			break;
 800101a:	e027      	b.n	800106c <interpreteComando+0x41c>
							velocidad_consigna2 = -35;
 800101c:	4a6f      	ldr	r2, [pc, #444]	; (80011dc <interpreteComando+0x58c>)
 800101e:	f04f 0300 	mov.w	r3, #0
 8001022:	4c6f      	ldr	r4, [pc, #444]	; (80011e0 <interpreteComando+0x590>)
 8001024:	e9c2 3400 	strd	r3, r4, [r2]
			break;
 8001028:	e020      	b.n	800106c <interpreteComando+0x41c>
				} else if (buffer[2] == 48) {
 800102a:	4b67      	ldr	r3, [pc, #412]	; (80011c8 <interpreteComando+0x578>)
 800102c:	789b      	ldrb	r3, [r3, #2]
 800102e:	2b30      	cmp	r3, #48	; 0x30
 8001030:	d11c      	bne.n	800106c <interpreteComando+0x41c>
					velocidad_consigna2 = 0;
 8001032:	4a6a      	ldr	r2, [pc, #424]	; (80011dc <interpreteComando+0x58c>)
 8001034:	f04f 0300 	mov.w	r3, #0
 8001038:	f04f 0400 	mov.w	r4, #0
 800103c:	e9c2 3400 	strd	r3, r4, [r2]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);
 8001040:	2201      	movs	r2, #1
 8001042:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001046:	4862      	ldr	r0, [pc, #392]	; (80011d0 <interpreteComando+0x580>)
 8001048:	f001 fe33 	bl	8002cb2 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 800104c:	2201      	movs	r2, #1
 800104e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001052:	485f      	ldr	r0, [pc, #380]	; (80011d0 <interpreteComando+0x580>)
 8001054:	f001 fe2d 	bl	8002cb2 <HAL_GPIO_WritePin>
					stop2 = 0;
 8001058:	4b5c      	ldr	r3, [pc, #368]	; (80011cc <interpreteComando+0x57c>)
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
			break;
 800105e:	e005      	b.n	800106c <interpreteComando+0x41c>
			indexBuf = 0;
 8001060:	4b60      	ldr	r3, [pc, #384]	; (80011e4 <interpreteComando+0x594>)
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
			break;
 8001066:	e002      	b.n	800106e <interpreteComando+0x41e>
			break;
 8001068:	bf00      	nop
 800106a:	e0a9      	b.n	80011c0 <interpreteComando+0x570>
			break;
 800106c:	bf00      	nop
		break;
 800106e:	e0a7      	b.n	80011c0 <interpreteComando+0x570>
	case 'p':
	case 'P':
		switch (buffer[1]) {
 8001070:	4b55      	ldr	r3, [pc, #340]	; (80011c8 <interpreteComando+0x578>)
 8001072:	785b      	ldrb	r3, [r3, #1]
 8001074:	2b31      	cmp	r3, #49	; 0x31
 8001076:	d002      	beq.n	800107e <interpreteComando+0x42e>
 8001078:	2b32      	cmp	r3, #50	; 0x32
 800107a:	d016      	beq.n	80010aa <interpreteComando+0x45a>
 800107c:	e02b      	b.n	80010d6 <interpreteComando+0x486>
		/*codigo ascii de '1' = 49*/
		case 49:
			consigna = atof(&buffer[2]);
 800107e:	485a      	ldr	r0, [pc, #360]	; (80011e8 <interpreteComando+0x598>)
 8001080:	f004 fbe9 	bl	8005856 <atof>
 8001084:	e9c7 0102 	strd	r0, r1, [r7, #8]
			KP1 = (float) consigna;
 8001088:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800108c:	f7ff fd06 	bl	8000a9c <__aeabi_d2f>
 8001090:	4603      	mov	r3, r0
 8001092:	4618      	mov	r0, r3
 8001094:	f7ff f9c8 	bl	8000428 <__aeabi_f2d>
 8001098:	4603      	mov	r3, r0
 800109a:	460c      	mov	r4, r1
 800109c:	4a53      	ldr	r2, [pc, #332]	; (80011ec <interpreteComando+0x59c>)
 800109e:	e9c2 3400 	strd	r3, r4, [r2]
			printf("\r\n");
 80010a2:	4853      	ldr	r0, [pc, #332]	; (80011f0 <interpreteComando+0x5a0>)
 80010a4:	f004 fc68 	bl	8005978 <puts>
			break;
 80010a8:	e019      	b.n	80010de <interpreteComando+0x48e>
			/*codigo ascii de '2' = 50*/
		case 50:
			consigna = atof(&buffer[2]);
 80010aa:	484f      	ldr	r0, [pc, #316]	; (80011e8 <interpreteComando+0x598>)
 80010ac:	f004 fbd3 	bl	8005856 <atof>
 80010b0:	e9c7 0102 	strd	r0, r1, [r7, #8]
			KP2 = (float) consigna;
 80010b4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010b8:	f7ff fcf0 	bl	8000a9c <__aeabi_d2f>
 80010bc:	4603      	mov	r3, r0
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff f9b2 	bl	8000428 <__aeabi_f2d>
 80010c4:	4603      	mov	r3, r0
 80010c6:	460c      	mov	r4, r1
 80010c8:	4a4a      	ldr	r2, [pc, #296]	; (80011f4 <interpreteComando+0x5a4>)
 80010ca:	e9c2 3400 	strd	r3, r4, [r2]
			printf("\r\n");
 80010ce:	4848      	ldr	r0, [pc, #288]	; (80011f0 <interpreteComando+0x5a0>)
 80010d0:	f004 fc52 	bl	8005978 <puts>
			break;
 80010d4:	e003      	b.n	80010de <interpreteComando+0x48e>
		default:
			printf("\r\n Por favor indicar el valor correcto ( 1  2 )\r\n");
 80010d6:	4848      	ldr	r0, [pc, #288]	; (80011f8 <interpreteComando+0x5a8>)
 80010d8:	f004 fc4e 	bl	8005978 <puts>
			break;
 80010dc:	bf00      	nop

		}
		break;
 80010de:	e06f      	b.n	80011c0 <interpreteComando+0x570>
	case 'i':
	case 'I':
		switch (buffer[1]) {
 80010e0:	4b39      	ldr	r3, [pc, #228]	; (80011c8 <interpreteComando+0x578>)
 80010e2:	785b      	ldrb	r3, [r3, #1]
 80010e4:	2b31      	cmp	r3, #49	; 0x31
 80010e6:	d002      	beq.n	80010ee <interpreteComando+0x49e>
 80010e8:	2b32      	cmp	r3, #50	; 0x32
 80010ea:	d016      	beq.n	800111a <interpreteComando+0x4ca>
 80010ec:	e02b      	b.n	8001146 <interpreteComando+0x4f6>
		/*codigo ascii de '1' = 49*/
		case 49:
			consigna = atof(&buffer[2]);
 80010ee:	483e      	ldr	r0, [pc, #248]	; (80011e8 <interpreteComando+0x598>)
 80010f0:	f004 fbb1 	bl	8005856 <atof>
 80010f4:	e9c7 0102 	strd	r0, r1, [r7, #8]
			KI1 = (float) consigna;
 80010f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010fc:	f7ff fcce 	bl	8000a9c <__aeabi_d2f>
 8001100:	4603      	mov	r3, r0
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff f990 	bl	8000428 <__aeabi_f2d>
 8001108:	4603      	mov	r3, r0
 800110a:	460c      	mov	r4, r1
 800110c:	4a3b      	ldr	r2, [pc, #236]	; (80011fc <interpreteComando+0x5ac>)
 800110e:	e9c2 3400 	strd	r3, r4, [r2]
			printf("\r\n");
 8001112:	4837      	ldr	r0, [pc, #220]	; (80011f0 <interpreteComando+0x5a0>)
 8001114:	f004 fc30 	bl	8005978 <puts>
			break;
 8001118:	e019      	b.n	800114e <interpreteComando+0x4fe>
			/*codigo ascii de '2' = 50*/
		case 50:
			consigna = atof(&buffer[2]);
 800111a:	4833      	ldr	r0, [pc, #204]	; (80011e8 <interpreteComando+0x598>)
 800111c:	f004 fb9b 	bl	8005856 <atof>
 8001120:	e9c7 0102 	strd	r0, r1, [r7, #8]
			KI2 = (float) consigna;
 8001124:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001128:	f7ff fcb8 	bl	8000a9c <__aeabi_d2f>
 800112c:	4603      	mov	r3, r0
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff f97a 	bl	8000428 <__aeabi_f2d>
 8001134:	4603      	mov	r3, r0
 8001136:	460c      	mov	r4, r1
 8001138:	4a31      	ldr	r2, [pc, #196]	; (8001200 <interpreteComando+0x5b0>)
 800113a:	e9c2 3400 	strd	r3, r4, [r2]
			printf("\r\n");
 800113e:	482c      	ldr	r0, [pc, #176]	; (80011f0 <interpreteComando+0x5a0>)
 8001140:	f004 fc1a 	bl	8005978 <puts>
			break;
 8001144:	e003      	b.n	800114e <interpreteComando+0x4fe>
		default:
			printf("\r\n Por favor indicar el valor correcto ( 1  2 )\r\n");
 8001146:	482c      	ldr	r0, [pc, #176]	; (80011f8 <interpreteComando+0x5a8>)
 8001148:	f004 fc16 	bl	8005978 <puts>
			break;
 800114c:	bf00      	nop
		}
		break;
 800114e:	e037      	b.n	80011c0 <interpreteComando+0x570>
	case 'd':
	case 'D':
		switch (buffer[1]) {
 8001150:	4b1d      	ldr	r3, [pc, #116]	; (80011c8 <interpreteComando+0x578>)
 8001152:	785b      	ldrb	r3, [r3, #1]
 8001154:	2b31      	cmp	r3, #49	; 0x31
 8001156:	d002      	beq.n	800115e <interpreteComando+0x50e>
 8001158:	2b32      	cmp	r3, #50	; 0x32
 800115a:	d016      	beq.n	800118a <interpreteComando+0x53a>
 800115c:	e02b      	b.n	80011b6 <interpreteComando+0x566>
		/*codigo ascii de '1' = 49*/
		case 49:
			consigna = atof(&buffer[2]);
 800115e:	4822      	ldr	r0, [pc, #136]	; (80011e8 <interpreteComando+0x598>)
 8001160:	f004 fb79 	bl	8005856 <atof>
 8001164:	e9c7 0102 	strd	r0, r1, [r7, #8]
			KD1 = (float) consigna;
 8001168:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800116c:	f7ff fc96 	bl	8000a9c <__aeabi_d2f>
 8001170:	4603      	mov	r3, r0
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff f958 	bl	8000428 <__aeabi_f2d>
 8001178:	4603      	mov	r3, r0
 800117a:	460c      	mov	r4, r1
 800117c:	4a21      	ldr	r2, [pc, #132]	; (8001204 <interpreteComando+0x5b4>)
 800117e:	e9c2 3400 	strd	r3, r4, [r2]
			printf("\r\n");
 8001182:	481b      	ldr	r0, [pc, #108]	; (80011f0 <interpreteComando+0x5a0>)
 8001184:	f004 fbf8 	bl	8005978 <puts>
			break;
 8001188:	e019      	b.n	80011be <interpreteComando+0x56e>
			/*codigo ascii de '2' = 50*/
		case 50:
			consigna = atof(&buffer[2]);
 800118a:	4817      	ldr	r0, [pc, #92]	; (80011e8 <interpreteComando+0x598>)
 800118c:	f004 fb63 	bl	8005856 <atof>
 8001190:	e9c7 0102 	strd	r0, r1, [r7, #8]
			KD2 = (float) consigna;
 8001194:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001198:	f7ff fc80 	bl	8000a9c <__aeabi_d2f>
 800119c:	4603      	mov	r3, r0
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff f942 	bl	8000428 <__aeabi_f2d>
 80011a4:	4603      	mov	r3, r0
 80011a6:	460c      	mov	r4, r1
 80011a8:	4a17      	ldr	r2, [pc, #92]	; (8001208 <interpreteComando+0x5b8>)
 80011aa:	e9c2 3400 	strd	r3, r4, [r2]
			printf("\r\n");
 80011ae:	4810      	ldr	r0, [pc, #64]	; (80011f0 <interpreteComando+0x5a0>)
 80011b0:	f004 fbe2 	bl	8005978 <puts>
			break;
 80011b4:	e003      	b.n	80011be <interpreteComando+0x56e>
		default:
			printf("\r\n Por favor indicar el valor correcto ( 1  2 )\r\n");
 80011b6:	4810      	ldr	r0, [pc, #64]	; (80011f8 <interpreteComando+0x5a8>)
 80011b8:	f004 fbde 	bl	8005978 <puts>
			break;
 80011bc:	bf00      	nop
		}
		break;
 80011be:	bf00      	nop
	}

}
 80011c0:	bf00      	nop
 80011c2:	3710      	adds	r7, #16
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bdb0      	pop	{r4, r5, r7, pc}
 80011c8:	20000418 	.word	0x20000418
 80011cc:	20000050 	.word	0x20000050
 80011d0:	40010800 	.word	0x40010800
 80011d4:	2000041b 	.word	0x2000041b
 80011d8:	40418000 	.word	0x40418000
 80011dc:	200002b8 	.word	0x200002b8
 80011e0:	c0418000 	.word	0xc0418000
 80011e4:	2000028c 	.word	0x2000028c
 80011e8:	2000041a 	.word	0x2000041a
 80011ec:	20000018 	.word	0x20000018
 80011f0:	08007cf8 	.word	0x08007cf8
 80011f4:	20000030 	.word	0x20000030
 80011f8:	08007cfc 	.word	0x08007cfc
 80011fc:	20000020 	.word	0x20000020
 8001200:	20000038 	.word	0x20000038
 8001204:	20000028 	.word	0x20000028
 8001208:	20000040 	.word	0x20000040
 800120c:	00000000 	.word	0x00000000

08001210 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001214:	b087      	sub	sp, #28
 8001216:	af00      	add	r7, sp, #0
 8001218:	6178      	str	r0, [r7, #20]
	if (htim->Instance == TIM1) {
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4a96      	ldr	r2, [pc, #600]	; (8001478 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001220:	4293      	cmp	r3, r2
 8001222:	f040 82e8 	bne.w	80017f6 <HAL_TIM_PeriodElapsedCallback+0x5e6>

		//pulsosAct = contOUFlow*(htim3.Instance->ARR) + __HAL_TIM_GET_COUNTER(&htim3);
		pulsosAct = (contOUFlow * 65000) + __HAL_TIM_GET_COUNTER(&htim3);
 8001226:	4b95      	ldr	r3, [pc, #596]	; (800147c <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 800122e:	fb02 f303 	mul.w	r3, r2, r3
 8001232:	461a      	mov	r2, r3
 8001234:	4b92      	ldr	r3, [pc, #584]	; (8001480 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800123a:	4413      	add	r3, r2
 800123c:	461a      	mov	r2, r3
 800123e:	4b91      	ldr	r3, [pc, #580]	; (8001484 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001240:	601a      	str	r2, [r3, #0]
		velocidadPulsos = (pulsosAct - pulsosAnt) / deltaT;
 8001242:	4b90      	ldr	r3, [pc, #576]	; (8001484 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	4b90      	ldr	r3, [pc, #576]	; (8001488 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff f8d9 	bl	8000404 <__aeabi_i2d>
 8001252:	4b8e      	ldr	r3, [pc, #568]	; (800148c <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001254:	cb18      	ldmia	r3, {r3, r4}
 8001256:	461a      	mov	r2, r3
 8001258:	4623      	mov	r3, r4
 800125a:	f7ff fa67 	bl	800072c <__aeabi_ddiv>
 800125e:	4603      	mov	r3, r0
 8001260:	460c      	mov	r4, r1
 8001262:	4a8b      	ldr	r2, [pc, #556]	; (8001490 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001264:	e9c2 3400 	strd	r3, r4, [r2]
		velocidadRPM = velocidadPulsos / (168 * 44) * 60;
 8001268:	4b89      	ldr	r3, [pc, #548]	; (8001490 <HAL_TIM_PeriodElapsedCallback+0x280>)
 800126a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800126e:	a380      	add	r3, pc, #512	; (adr r3, 8001470 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001274:	f7ff fa5a 	bl	800072c <__aeabi_ddiv>
 8001278:	4603      	mov	r3, r0
 800127a:	460c      	mov	r4, r1
 800127c:	4618      	mov	r0, r3
 800127e:	4621      	mov	r1, r4
 8001280:	f04f 0200 	mov.w	r2, #0
 8001284:	4b83      	ldr	r3, [pc, #524]	; (8001494 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001286:	f7ff f927 	bl	80004d8 <__aeabi_dmul>
 800128a:	4603      	mov	r3, r0
 800128c:	460c      	mov	r4, r1
 800128e:	4a82      	ldr	r2, [pc, #520]	; (8001498 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001290:	e9c2 3400 	strd	r3, r4, [r2]
		pulsosAnt = pulsosAct;
 8001294:	4b7b      	ldr	r3, [pc, #492]	; (8001484 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a7b      	ldr	r2, [pc, #492]	; (8001488 <HAL_TIM_PeriodElapsedCallback+0x278>)
 800129a:	6013      	str	r3, [r2, #0]

		pulsosAct2 = (contOUFlow2 * 65000) + __HAL_TIM_GET_COUNTER(&htim4);
 800129c:	4b7f      	ldr	r3, [pc, #508]	; (800149c <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 80012a4:	fb02 f303 	mul.w	r3, r2, r3
 80012a8:	461a      	mov	r2, r3
 80012aa:	4b7d      	ldr	r3, [pc, #500]	; (80014a0 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b0:	4413      	add	r3, r2
 80012b2:	461a      	mov	r2, r3
 80012b4:	4b7b      	ldr	r3, [pc, #492]	; (80014a4 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80012b6:	601a      	str	r2, [r3, #0]
		velocidadPulsos2 = (pulsosAct2 - pulsosAnt2) / deltaT;
 80012b8:	4b7a      	ldr	r3, [pc, #488]	; (80014a4 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	4b7a      	ldr	r3, [pc, #488]	; (80014a8 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff f89e 	bl	8000404 <__aeabi_i2d>
 80012c8:	4b70      	ldr	r3, [pc, #448]	; (800148c <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80012ca:	cb18      	ldmia	r3, {r3, r4}
 80012cc:	461a      	mov	r2, r3
 80012ce:	4623      	mov	r3, r4
 80012d0:	f7ff fa2c 	bl	800072c <__aeabi_ddiv>
 80012d4:	4603      	mov	r3, r0
 80012d6:	460c      	mov	r4, r1
 80012d8:	4a74      	ldr	r2, [pc, #464]	; (80014ac <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80012da:	e9c2 3400 	strd	r3, r4, [r2]
		velocidadRPM2 = velocidadPulsos2 / (168 * 44) * 60;
 80012de:	4b73      	ldr	r3, [pc, #460]	; (80014ac <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80012e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012e4:	a362      	add	r3, pc, #392	; (adr r3, 8001470 <HAL_TIM_PeriodElapsedCallback+0x260>)
 80012e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ea:	f7ff fa1f 	bl	800072c <__aeabi_ddiv>
 80012ee:	4603      	mov	r3, r0
 80012f0:	460c      	mov	r4, r1
 80012f2:	4618      	mov	r0, r3
 80012f4:	4621      	mov	r1, r4
 80012f6:	f04f 0200 	mov.w	r2, #0
 80012fa:	4b66      	ldr	r3, [pc, #408]	; (8001494 <HAL_TIM_PeriodElapsedCallback+0x284>)
 80012fc:	f7ff f8ec 	bl	80004d8 <__aeabi_dmul>
 8001300:	4603      	mov	r3, r0
 8001302:	460c      	mov	r4, r1
 8001304:	4a6a      	ldr	r2, [pc, #424]	; (80014b0 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001306:	e9c2 3400 	strd	r3, r4, [r2]
		pulsosAnt2 = pulsosAct2;
 800130a:	4b66      	ldr	r3, [pc, #408]	; (80014a4 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a66      	ldr	r2, [pc, #408]	; (80014a8 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001310:	6013      	str	r3, [r2, #0]

		//para el control
		if (control == 1) {
 8001312:	4b68      	ldr	r3, [pc, #416]	; (80014b4 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2b01      	cmp	r3, #1
 8001318:	f040 82a0 	bne.w	800185c <HAL_TIM_PeriodElapsedCallback+0x64c>
			//calculo PID:
			/*
			 *----------------  control motor 1
			 */
			error_vel_act = velocidad_consigna - velocidadRPM;
 800131c:	4b66      	ldr	r3, [pc, #408]	; (80014b8 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800131e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001322:	4b5d      	ldr	r3, [pc, #372]	; (8001498 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001324:	cb18      	ldmia	r3, {r3, r4}
 8001326:	461a      	mov	r2, r3
 8001328:	4623      	mov	r3, r4
 800132a:	f7fe ff1d 	bl	8000168 <__aeabi_dsub>
 800132e:	4603      	mov	r3, r0
 8001330:	460c      	mov	r4, r1
 8001332:	4a62      	ldr	r2, [pc, #392]	; (80014bc <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001334:	e9c2 3400 	strd	r3, r4, [r2]
//			   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
//			}
//			else if(error_vel_act==0){
//				Ui_anterior=0;
//			}
			if (stop1 == 1) {
 8001338:	4b61      	ldr	r3, [pc, #388]	; (80014c0 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d106      	bne.n	800134e <HAL_TIM_PeriodElapsedCallback+0x13e>
				Ui_anterior = 0;
 8001340:	4a60      	ldr	r2, [pc, #384]	; (80014c4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001342:	f04f 0300 	mov.w	r3, #0
 8001346:	f04f 0400 	mov.w	r4, #0
 800134a:	e9c2 3400 	strd	r3, r4, [r2]
			}
//			error_vel_acterror_vel_act);
			Up = KP1 * error_vel_act;
 800134e:	4b5e      	ldr	r3, [pc, #376]	; (80014c8 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001350:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001354:	4b59      	ldr	r3, [pc, #356]	; (80014bc <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001356:	cb18      	ldmia	r3, {r3, r4}
 8001358:	461a      	mov	r2, r3
 800135a:	4623      	mov	r3, r4
 800135c:	f7ff f8bc 	bl	80004d8 <__aeabi_dmul>
 8001360:	4603      	mov	r3, r0
 8001362:	460c      	mov	r4, r1
 8001364:	4a59      	ldr	r2, [pc, #356]	; (80014cc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001366:	e9c2 3400 	strd	r3, r4, [r2]
			Ui_actual = Ui_anterior + (KI1 * deltaT * error_vel_ant);
 800136a:	4b59      	ldr	r3, [pc, #356]	; (80014d0 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800136c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001370:	4b46      	ldr	r3, [pc, #280]	; (800148c <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001372:	cb18      	ldmia	r3, {r3, r4}
 8001374:	461a      	mov	r2, r3
 8001376:	4623      	mov	r3, r4
 8001378:	f7ff f8ae 	bl	80004d8 <__aeabi_dmul>
 800137c:	4603      	mov	r3, r0
 800137e:	460c      	mov	r4, r1
 8001380:	4618      	mov	r0, r3
 8001382:	4621      	mov	r1, r4
 8001384:	4b53      	ldr	r3, [pc, #332]	; (80014d4 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001386:	cb18      	ldmia	r3, {r3, r4}
 8001388:	461a      	mov	r2, r3
 800138a:	4623      	mov	r3, r4
 800138c:	f7ff f8a4 	bl	80004d8 <__aeabi_dmul>
 8001390:	4603      	mov	r3, r0
 8001392:	460c      	mov	r4, r1
 8001394:	4618      	mov	r0, r3
 8001396:	4621      	mov	r1, r4
 8001398:	4b4a      	ldr	r3, [pc, #296]	; (80014c4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800139a:	cb18      	ldmia	r3, {r3, r4}
 800139c:	461a      	mov	r2, r3
 800139e:	4623      	mov	r3, r4
 80013a0:	f7fe fee4 	bl	800016c <__adddf3>
 80013a4:	4603      	mov	r3, r0
 80013a6:	460c      	mov	r4, r1
 80013a8:	4a4b      	ldr	r2, [pc, #300]	; (80014d8 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80013aa:	e9c2 3400 	strd	r3, r4, [r2]
			Ud = (KD1 / deltaT) * (error_vel_act - error_vel_ant);
 80013ae:	4b4b      	ldr	r3, [pc, #300]	; (80014dc <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80013b0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013b4:	4b35      	ldr	r3, [pc, #212]	; (800148c <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80013b6:	cb18      	ldmia	r3, {r3, r4}
 80013b8:	461a      	mov	r2, r3
 80013ba:	4623      	mov	r3, r4
 80013bc:	f7ff f9b6 	bl	800072c <__aeabi_ddiv>
 80013c0:	4603      	mov	r3, r0
 80013c2:	460c      	mov	r4, r1
 80013c4:	461d      	mov	r5, r3
 80013c6:	4626      	mov	r6, r4
 80013c8:	4b3c      	ldr	r3, [pc, #240]	; (80014bc <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80013ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013ce:	4b41      	ldr	r3, [pc, #260]	; (80014d4 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80013d0:	cb18      	ldmia	r3, {r3, r4}
 80013d2:	461a      	mov	r2, r3
 80013d4:	4623      	mov	r3, r4
 80013d6:	f7fe fec7 	bl	8000168 <__aeabi_dsub>
 80013da:	4603      	mov	r3, r0
 80013dc:	460c      	mov	r4, r1
 80013de:	461a      	mov	r2, r3
 80013e0:	4623      	mov	r3, r4
 80013e2:	4628      	mov	r0, r5
 80013e4:	4631      	mov	r1, r6
 80013e6:	f7ff f877 	bl	80004d8 <__aeabi_dmul>
 80013ea:	4603      	mov	r3, r0
 80013ec:	460c      	mov	r4, r1
 80013ee:	4a3c      	ldr	r2, [pc, #240]	; (80014e0 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80013f0:	e9c2 3400 	strd	r3, r4, [r2]
			if (velocidad_consigna > 0) {
 80013f4:	4b30      	ldr	r3, [pc, #192]	; (80014b8 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 80013f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013fa:	f04f 0200 	mov.w	r2, #0
 80013fe:	f04f 0300 	mov.w	r3, #0
 8001402:	f7ff faf9 	bl	80009f8 <__aeabi_dcmpgt>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d06d      	beq.n	80014e8 <HAL_TIM_PeriodElapsedCallback+0x2d8>
				duty_cycle_pid = (uint32_t) fabs(
						duty_cycle_pid + (Up + Ui_actual + Ud));
 800140c:	4b35      	ldr	r3, [pc, #212]	; (80014e4 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4618      	mov	r0, r3
 8001412:	f7fe ffe7 	bl	80003e4 <__aeabi_ui2d>
 8001416:	4605      	mov	r5, r0
 8001418:	460e      	mov	r6, r1
 800141a:	4b2c      	ldr	r3, [pc, #176]	; (80014cc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800141c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001420:	4b2d      	ldr	r3, [pc, #180]	; (80014d8 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001422:	cb18      	ldmia	r3, {r3, r4}
 8001424:	461a      	mov	r2, r3
 8001426:	4623      	mov	r3, r4
 8001428:	f7fe fea0 	bl	800016c <__adddf3>
 800142c:	4603      	mov	r3, r0
 800142e:	460c      	mov	r4, r1
 8001430:	4618      	mov	r0, r3
 8001432:	4621      	mov	r1, r4
 8001434:	4b2a      	ldr	r3, [pc, #168]	; (80014e0 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001436:	cb18      	ldmia	r3, {r3, r4}
 8001438:	461a      	mov	r2, r3
 800143a:	4623      	mov	r3, r4
 800143c:	f7fe fe96 	bl	800016c <__adddf3>
 8001440:	4603      	mov	r3, r0
 8001442:	460c      	mov	r4, r1
 8001444:	461a      	mov	r2, r3
 8001446:	4623      	mov	r3, r4
 8001448:	4628      	mov	r0, r5
 800144a:	4631      	mov	r1, r6
 800144c:	f7fe fe8e 	bl	800016c <__adddf3>
 8001450:	4603      	mov	r3, r0
 8001452:	460c      	mov	r4, r1
				duty_cycle_pid = (uint32_t) fabs(
 8001454:	469a      	mov	sl, r3
 8001456:	f024 4b00 	bic.w	fp, r4, #2147483648	; 0x80000000
 800145a:	4650      	mov	r0, sl
 800145c:	4659      	mov	r1, fp
 800145e:	f7ff fafd 	bl	8000a5c <__aeabi_d2uiz>
 8001462:	4602      	mov	r2, r0
 8001464:	4b1f      	ldr	r3, [pc, #124]	; (80014e4 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	e07c      	b.n	8001564 <HAL_TIM_PeriodElapsedCallback+0x354>
 800146a:	bf00      	nop
 800146c:	f3af 8000 	nop.w
 8001470:	00000000 	.word	0x00000000
 8001474:	40bce000 	.word	0x40bce000
 8001478:	40012c00 	.word	0x40012c00
 800147c:	20000250 	.word	0x20000250
 8001480:	200003cc 	.word	0x200003cc
 8001484:	20000258 	.word	0x20000258
 8001488:	20000254 	.word	0x20000254
 800148c:	20000000 	.word	0x20000000
 8001490:	20000268 	.word	0x20000268
 8001494:	404e0000 	.word	0x404e0000
 8001498:	20000270 	.word	0x20000270
 800149c:	2000025c 	.word	0x2000025c
 80014a0:	2000036c 	.word	0x2000036c
 80014a4:	20000264 	.word	0x20000264
 80014a8:	20000260 	.word	0x20000260
 80014ac:	20000278 	.word	0x20000278
 80014b0:	20000280 	.word	0x20000280
 80014b4:	20000048 	.word	0x20000048
 80014b8:	200002b0 	.word	0x200002b0
 80014bc:	20000290 	.word	0x20000290
 80014c0:	2000004c 	.word	0x2000004c
 80014c4:	200002c0 	.word	0x200002c0
 80014c8:	20000018 	.word	0x20000018
 80014cc:	200002d0 	.word	0x200002d0
 80014d0:	20000020 	.word	0x20000020
 80014d4:	20000298 	.word	0x20000298
 80014d8:	200002c8 	.word	0x200002c8
 80014dc:	20000028 	.word	0x20000028
 80014e0:	200002d8 	.word	0x200002d8
 80014e4:	20000300 	.word	0x20000300
			} else if (velocidad_consigna < 0) {
 80014e8:	4b9d      	ldr	r3, [pc, #628]	; (8001760 <HAL_TIM_PeriodElapsedCallback+0x550>)
 80014ea:	e9d3 0100 	ldrd	r0, r1, [r3]
 80014ee:	f04f 0200 	mov.w	r2, #0
 80014f2:	f04f 0300 	mov.w	r3, #0
 80014f6:	f7ff fa61 	bl	80009bc <__aeabi_dcmplt>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d02e      	beq.n	800155e <HAL_TIM_PeriodElapsedCallback+0x34e>
				duty_cycle_pid = (uint32_t) fabs(
						duty_cycle_pid - (Up + Ui_actual + Ud));
 8001500:	4b98      	ldr	r3, [pc, #608]	; (8001764 <HAL_TIM_PeriodElapsedCallback+0x554>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4618      	mov	r0, r3
 8001506:	f7fe ff6d 	bl	80003e4 <__aeabi_ui2d>
 800150a:	4605      	mov	r5, r0
 800150c:	460e      	mov	r6, r1
 800150e:	4b96      	ldr	r3, [pc, #600]	; (8001768 <HAL_TIM_PeriodElapsedCallback+0x558>)
 8001510:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001514:	4b95      	ldr	r3, [pc, #596]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x55c>)
 8001516:	cb18      	ldmia	r3, {r3, r4}
 8001518:	461a      	mov	r2, r3
 800151a:	4623      	mov	r3, r4
 800151c:	f7fe fe26 	bl	800016c <__adddf3>
 8001520:	4603      	mov	r3, r0
 8001522:	460c      	mov	r4, r1
 8001524:	4618      	mov	r0, r3
 8001526:	4621      	mov	r1, r4
 8001528:	4b91      	ldr	r3, [pc, #580]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800152a:	cb18      	ldmia	r3, {r3, r4}
 800152c:	461a      	mov	r2, r3
 800152e:	4623      	mov	r3, r4
 8001530:	f7fe fe1c 	bl	800016c <__adddf3>
 8001534:	4603      	mov	r3, r0
 8001536:	460c      	mov	r4, r1
 8001538:	461a      	mov	r2, r3
 800153a:	4623      	mov	r3, r4
 800153c:	4628      	mov	r0, r5
 800153e:	4631      	mov	r1, r6
 8001540:	f7fe fe12 	bl	8000168 <__aeabi_dsub>
 8001544:	4603      	mov	r3, r0
 8001546:	460c      	mov	r4, r1
				duty_cycle_pid = (uint32_t) fabs(
 8001548:	4698      	mov	r8, r3
 800154a:	f024 4900 	bic.w	r9, r4, #2147483648	; 0x80000000
 800154e:	4640      	mov	r0, r8
 8001550:	4649      	mov	r1, r9
 8001552:	f7ff fa83 	bl	8000a5c <__aeabi_d2uiz>
 8001556:	4602      	mov	r2, r0
 8001558:	4b82      	ldr	r3, [pc, #520]	; (8001764 <HAL_TIM_PeriodElapsedCallback+0x554>)
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	e002      	b.n	8001564 <HAL_TIM_PeriodElapsedCallback+0x354>
			} else {
				duty_cycle_pid = 0;
 800155e:	4b81      	ldr	r3, [pc, #516]	; (8001764 <HAL_TIM_PeriodElapsedCallback+0x554>)
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
			}

			if (duty_cycle_pid > 14000) {
 8001564:	4b7f      	ldr	r3, [pc, #508]	; (8001764 <HAL_TIM_PeriodElapsedCallback+0x554>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f243 62b0 	movw	r2, #14000	; 0x36b0
 800156c:	4293      	cmp	r3, r2
 800156e:	d903      	bls.n	8001578 <HAL_TIM_PeriodElapsedCallback+0x368>
				duty_cycle_pid = 14000;
 8001570:	4b7c      	ldr	r3, [pc, #496]	; (8001764 <HAL_TIM_PeriodElapsedCallback+0x554>)
 8001572:	f243 62b0 	movw	r2, #14000	; 0x36b0
 8001576:	601a      	str	r2, [r3, #0]
			}
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, duty_cycle_pid);
 8001578:	4b7e      	ldr	r3, [pc, #504]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x564>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a79      	ldr	r2, [pc, #484]	; (8001764 <HAL_TIM_PeriodElapsedCallback+0x554>)
 800157e:	6812      	ldr	r2, [r2, #0]
 8001580:	635a      	str	r2, [r3, #52]	; 0x34
			Ui_anterior = Ui_actual;
 8001582:	4b7a      	ldr	r3, [pc, #488]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x55c>)
 8001584:	cb18      	ldmia	r3, {r3, r4}
 8001586:	4a7c      	ldr	r2, [pc, #496]	; (8001778 <HAL_TIM_PeriodElapsedCallback+0x568>)
 8001588:	e9c2 3400 	strd	r3, r4, [r2]
			error_vel_ant = error_vel_act;
 800158c:	4b7b      	ldr	r3, [pc, #492]	; (800177c <HAL_TIM_PeriodElapsedCallback+0x56c>)
 800158e:	cb18      	ldmia	r3, {r3, r4}
 8001590:	4a7b      	ldr	r2, [pc, #492]	; (8001780 <HAL_TIM_PeriodElapsedCallback+0x570>)
 8001592:	e9c2 3400 	strd	r3, r4, [r2]

			/*
			 * ------------------control motor 2
			 */
			error_vel_act2 = velocidad_consigna2 - velocidadRPM2;
 8001596:	4b7b      	ldr	r3, [pc, #492]	; (8001784 <HAL_TIM_PeriodElapsedCallback+0x574>)
 8001598:	e9d3 0100 	ldrd	r0, r1, [r3]
 800159c:	4b7a      	ldr	r3, [pc, #488]	; (8001788 <HAL_TIM_PeriodElapsedCallback+0x578>)
 800159e:	cb18      	ldmia	r3, {r3, r4}
 80015a0:	461a      	mov	r2, r3
 80015a2:	4623      	mov	r3, r4
 80015a4:	f7fe fde0 	bl	8000168 <__aeabi_dsub>
 80015a8:	4603      	mov	r3, r0
 80015aa:	460c      	mov	r4, r1
 80015ac:	4a77      	ldr	r2, [pc, #476]	; (800178c <HAL_TIM_PeriodElapsedCallback+0x57c>)
 80015ae:	e9c2 3400 	strd	r3, r4, [r2]
//			}
//			else if(error_vel_act2==0){
//				Ui_anterior2=0;
//			}
//			error_vel_act2= fabs(error_vel_act2);
			if (stop2 == 1) {
 80015b2:	4b77      	ldr	r3, [pc, #476]	; (8001790 <HAL_TIM_PeriodElapsedCallback+0x580>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d106      	bne.n	80015c8 <HAL_TIM_PeriodElapsedCallback+0x3b8>
				Ui_anterior2 = 0;
 80015ba:	4a76      	ldr	r2, [pc, #472]	; (8001794 <HAL_TIM_PeriodElapsedCallback+0x584>)
 80015bc:	f04f 0300 	mov.w	r3, #0
 80015c0:	f04f 0400 	mov.w	r4, #0
 80015c4:	e9c2 3400 	strd	r3, r4, [r2]
			}
			Up2 = KP2 * error_vel_act2;
 80015c8:	4b73      	ldr	r3, [pc, #460]	; (8001798 <HAL_TIM_PeriodElapsedCallback+0x588>)
 80015ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015ce:	4b6f      	ldr	r3, [pc, #444]	; (800178c <HAL_TIM_PeriodElapsedCallback+0x57c>)
 80015d0:	cb18      	ldmia	r3, {r3, r4}
 80015d2:	461a      	mov	r2, r3
 80015d4:	4623      	mov	r3, r4
 80015d6:	f7fe ff7f 	bl	80004d8 <__aeabi_dmul>
 80015da:	4603      	mov	r3, r0
 80015dc:	460c      	mov	r4, r1
 80015de:	4a6f      	ldr	r2, [pc, #444]	; (800179c <HAL_TIM_PeriodElapsedCallback+0x58c>)
 80015e0:	e9c2 3400 	strd	r3, r4, [r2]
			Ui_actual2 = Ui_anterior2 + KI2 * deltaT * error_vel_ant2;
 80015e4:	4b6e      	ldr	r3, [pc, #440]	; (80017a0 <HAL_TIM_PeriodElapsedCallback+0x590>)
 80015e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015ea:	4b6e      	ldr	r3, [pc, #440]	; (80017a4 <HAL_TIM_PeriodElapsedCallback+0x594>)
 80015ec:	cb18      	ldmia	r3, {r3, r4}
 80015ee:	461a      	mov	r2, r3
 80015f0:	4623      	mov	r3, r4
 80015f2:	f7fe ff71 	bl	80004d8 <__aeabi_dmul>
 80015f6:	4603      	mov	r3, r0
 80015f8:	460c      	mov	r4, r1
 80015fa:	4618      	mov	r0, r3
 80015fc:	4621      	mov	r1, r4
 80015fe:	4b6a      	ldr	r3, [pc, #424]	; (80017a8 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8001600:	cb18      	ldmia	r3, {r3, r4}
 8001602:	461a      	mov	r2, r3
 8001604:	4623      	mov	r3, r4
 8001606:	f7fe ff67 	bl	80004d8 <__aeabi_dmul>
 800160a:	4603      	mov	r3, r0
 800160c:	460c      	mov	r4, r1
 800160e:	4618      	mov	r0, r3
 8001610:	4621      	mov	r1, r4
 8001612:	4b60      	ldr	r3, [pc, #384]	; (8001794 <HAL_TIM_PeriodElapsedCallback+0x584>)
 8001614:	cb18      	ldmia	r3, {r3, r4}
 8001616:	461a      	mov	r2, r3
 8001618:	4623      	mov	r3, r4
 800161a:	f7fe fda7 	bl	800016c <__adddf3>
 800161e:	4603      	mov	r3, r0
 8001620:	460c      	mov	r4, r1
 8001622:	4a62      	ldr	r2, [pc, #392]	; (80017ac <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8001624:	e9c2 3400 	strd	r3, r4, [r2]
			Ud2 = KD2 / deltaT * (error_vel_act2 - error_vel_ant2);
 8001628:	4b61      	ldr	r3, [pc, #388]	; (80017b0 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 800162a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800162e:	4b5d      	ldr	r3, [pc, #372]	; (80017a4 <HAL_TIM_PeriodElapsedCallback+0x594>)
 8001630:	cb18      	ldmia	r3, {r3, r4}
 8001632:	461a      	mov	r2, r3
 8001634:	4623      	mov	r3, r4
 8001636:	f7ff f879 	bl	800072c <__aeabi_ddiv>
 800163a:	4603      	mov	r3, r0
 800163c:	460c      	mov	r4, r1
 800163e:	461d      	mov	r5, r3
 8001640:	4626      	mov	r6, r4
 8001642:	4b52      	ldr	r3, [pc, #328]	; (800178c <HAL_TIM_PeriodElapsedCallback+0x57c>)
 8001644:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001648:	4b57      	ldr	r3, [pc, #348]	; (80017a8 <HAL_TIM_PeriodElapsedCallback+0x598>)
 800164a:	cb18      	ldmia	r3, {r3, r4}
 800164c:	461a      	mov	r2, r3
 800164e:	4623      	mov	r3, r4
 8001650:	f7fe fd8a 	bl	8000168 <__aeabi_dsub>
 8001654:	4603      	mov	r3, r0
 8001656:	460c      	mov	r4, r1
 8001658:	461a      	mov	r2, r3
 800165a:	4623      	mov	r3, r4
 800165c:	4628      	mov	r0, r5
 800165e:	4631      	mov	r1, r6
 8001660:	f7fe ff3a 	bl	80004d8 <__aeabi_dmul>
 8001664:	4603      	mov	r3, r0
 8001666:	460c      	mov	r4, r1
 8001668:	4a52      	ldr	r2, [pc, #328]	; (80017b4 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 800166a:	e9c2 3400 	strd	r3, r4, [r2]
			if (velocidad_consigna2 > 0) {
 800166e:	4b45      	ldr	r3, [pc, #276]	; (8001784 <HAL_TIM_PeriodElapsedCallback+0x574>)
 8001670:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001674:	f04f 0200 	mov.w	r2, #0
 8001678:	f04f 0300 	mov.w	r3, #0
 800167c:	f7ff f9bc 	bl	80009f8 <__aeabi_dcmpgt>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d02f      	beq.n	80016e6 <HAL_TIM_PeriodElapsedCallback+0x4d6>
				duty_cycle_pid2 = (uint32_t) fabs(
						duty_cycle_pid2 + (Up2 + Ui_actual2 + Ud2));
 8001686:	4b4c      	ldr	r3, [pc, #304]	; (80017b8 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4618      	mov	r0, r3
 800168c:	f7fe feaa 	bl	80003e4 <__aeabi_ui2d>
 8001690:	4605      	mov	r5, r0
 8001692:	460e      	mov	r6, r1
 8001694:	4b41      	ldr	r3, [pc, #260]	; (800179c <HAL_TIM_PeriodElapsedCallback+0x58c>)
 8001696:	e9d3 0100 	ldrd	r0, r1, [r3]
 800169a:	4b44      	ldr	r3, [pc, #272]	; (80017ac <HAL_TIM_PeriodElapsedCallback+0x59c>)
 800169c:	cb18      	ldmia	r3, {r3, r4}
 800169e:	461a      	mov	r2, r3
 80016a0:	4623      	mov	r3, r4
 80016a2:	f7fe fd63 	bl	800016c <__adddf3>
 80016a6:	4603      	mov	r3, r0
 80016a8:	460c      	mov	r4, r1
 80016aa:	4618      	mov	r0, r3
 80016ac:	4621      	mov	r1, r4
 80016ae:	4b41      	ldr	r3, [pc, #260]	; (80017b4 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 80016b0:	cb18      	ldmia	r3, {r3, r4}
 80016b2:	461a      	mov	r2, r3
 80016b4:	4623      	mov	r3, r4
 80016b6:	f7fe fd59 	bl	800016c <__adddf3>
 80016ba:	4603      	mov	r3, r0
 80016bc:	460c      	mov	r4, r1
 80016be:	461a      	mov	r2, r3
 80016c0:	4623      	mov	r3, r4
 80016c2:	4628      	mov	r0, r5
 80016c4:	4631      	mov	r1, r6
 80016c6:	f7fe fd51 	bl	800016c <__adddf3>
 80016ca:	4603      	mov	r3, r0
 80016cc:	460c      	mov	r4, r1
				duty_cycle_pid2 = (uint32_t) fabs(
 80016ce:	60bb      	str	r3, [r7, #8]
 80016d0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80016d4:	60fb      	str	r3, [r7, #12]
 80016d6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80016da:	f7ff f9bf 	bl	8000a5c <__aeabi_d2uiz>
 80016de:	4602      	mov	r2, r0
 80016e0:	4b35      	ldr	r3, [pc, #212]	; (80017b8 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	e06d      	b.n	80017c2 <HAL_TIM_PeriodElapsedCallback+0x5b2>
			} else if (velocidad_consigna2 < 0) {
 80016e6:	4b27      	ldr	r3, [pc, #156]	; (8001784 <HAL_TIM_PeriodElapsedCallback+0x574>)
 80016e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016ec:	f04f 0200 	mov.w	r2, #0
 80016f0:	f04f 0300 	mov.w	r3, #0
 80016f4:	f7ff f962 	bl	80009bc <__aeabi_dcmplt>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d05e      	beq.n	80017bc <HAL_TIM_PeriodElapsedCallback+0x5ac>
				duty_cycle_pid2 = (uint32_t) fabs(
						duty_cycle_pid2 - (Up2 + Ui_actual2 + Ud2));
 80016fe:	4b2e      	ldr	r3, [pc, #184]	; (80017b8 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4618      	mov	r0, r3
 8001704:	f7fe fe6e 	bl	80003e4 <__aeabi_ui2d>
 8001708:	4605      	mov	r5, r0
 800170a:	460e      	mov	r6, r1
 800170c:	4b23      	ldr	r3, [pc, #140]	; (800179c <HAL_TIM_PeriodElapsedCallback+0x58c>)
 800170e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001712:	4b26      	ldr	r3, [pc, #152]	; (80017ac <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8001714:	cb18      	ldmia	r3, {r3, r4}
 8001716:	461a      	mov	r2, r3
 8001718:	4623      	mov	r3, r4
 800171a:	f7fe fd27 	bl	800016c <__adddf3>
 800171e:	4603      	mov	r3, r0
 8001720:	460c      	mov	r4, r1
 8001722:	4618      	mov	r0, r3
 8001724:	4621      	mov	r1, r4
 8001726:	4b23      	ldr	r3, [pc, #140]	; (80017b4 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 8001728:	cb18      	ldmia	r3, {r3, r4}
 800172a:	461a      	mov	r2, r3
 800172c:	4623      	mov	r3, r4
 800172e:	f7fe fd1d 	bl	800016c <__adddf3>
 8001732:	4603      	mov	r3, r0
 8001734:	460c      	mov	r4, r1
 8001736:	461a      	mov	r2, r3
 8001738:	4623      	mov	r3, r4
 800173a:	4628      	mov	r0, r5
 800173c:	4631      	mov	r1, r6
 800173e:	f7fe fd13 	bl	8000168 <__aeabi_dsub>
 8001742:	4603      	mov	r3, r0
 8001744:	460c      	mov	r4, r1
				duty_cycle_pid2 = (uint32_t) fabs(
 8001746:	603b      	str	r3, [r7, #0]
 8001748:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800174c:	607b      	str	r3, [r7, #4]
 800174e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001752:	f7ff f983 	bl	8000a5c <__aeabi_d2uiz>
 8001756:	4602      	mov	r2, r0
 8001758:	4b17      	ldr	r3, [pc, #92]	; (80017b8 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	e031      	b.n	80017c2 <HAL_TIM_PeriodElapsedCallback+0x5b2>
 800175e:	bf00      	nop
 8001760:	200002b0 	.word	0x200002b0
 8001764:	20000300 	.word	0x20000300
 8001768:	200002d0 	.word	0x200002d0
 800176c:	200002c8 	.word	0x200002c8
 8001770:	200002d8 	.word	0x200002d8
 8001774:	2000048c 	.word	0x2000048c
 8001778:	200002c0 	.word	0x200002c0
 800177c:	20000290 	.word	0x20000290
 8001780:	20000298 	.word	0x20000298
 8001784:	200002b8 	.word	0x200002b8
 8001788:	20000280 	.word	0x20000280
 800178c:	200002a0 	.word	0x200002a0
 8001790:	20000050 	.word	0x20000050
 8001794:	200002e0 	.word	0x200002e0
 8001798:	20000030 	.word	0x20000030
 800179c:	200002f0 	.word	0x200002f0
 80017a0:	20000038 	.word	0x20000038
 80017a4:	20000000 	.word	0x20000000
 80017a8:	200002a8 	.word	0x200002a8
 80017ac:	200002e8 	.word	0x200002e8
 80017b0:	20000040 	.word	0x20000040
 80017b4:	200002f8 	.word	0x200002f8
 80017b8:	20000304 	.word	0x20000304
			} else {
				duty_cycle_pid2 = 0;
 80017bc:	4b2a      	ldr	r3, [pc, #168]	; (8001868 <HAL_TIM_PeriodElapsedCallback+0x658>)
 80017be:	2200      	movs	r2, #0
 80017c0:	601a      	str	r2, [r3, #0]
			}
			if (duty_cycle_pid2 > 14000) {
 80017c2:	4b29      	ldr	r3, [pc, #164]	; (8001868 <HAL_TIM_PeriodElapsedCallback+0x658>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f243 62b0 	movw	r2, #14000	; 0x36b0
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d903      	bls.n	80017d6 <HAL_TIM_PeriodElapsedCallback+0x5c6>
				duty_cycle_pid2 = 14000;
 80017ce:	4b26      	ldr	r3, [pc, #152]	; (8001868 <HAL_TIM_PeriodElapsedCallback+0x658>)
 80017d0:	f243 62b0 	movw	r2, #14000	; 0x36b0
 80017d4:	601a      	str	r2, [r3, #0]
			}
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, duty_cycle_pid2);
 80017d6:	4b25      	ldr	r3, [pc, #148]	; (800186c <HAL_TIM_PeriodElapsedCallback+0x65c>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4a23      	ldr	r2, [pc, #140]	; (8001868 <HAL_TIM_PeriodElapsedCallback+0x658>)
 80017dc:	6812      	ldr	r2, [r2, #0]
 80017de:	63da      	str	r2, [r3, #60]	; 0x3c
			Ui_anterior2 = Ui_actual2;
 80017e0:	4b23      	ldr	r3, [pc, #140]	; (8001870 <HAL_TIM_PeriodElapsedCallback+0x660>)
 80017e2:	cb18      	ldmia	r3, {r3, r4}
 80017e4:	4a23      	ldr	r2, [pc, #140]	; (8001874 <HAL_TIM_PeriodElapsedCallback+0x664>)
 80017e6:	e9c2 3400 	strd	r3, r4, [r2]
			error_vel_ant2 = error_vel_act2;
 80017ea:	4b23      	ldr	r3, [pc, #140]	; (8001878 <HAL_TIM_PeriodElapsedCallback+0x668>)
 80017ec:	cb18      	ldmia	r3, {r3, r4}
 80017ee:	4a23      	ldr	r2, [pc, #140]	; (800187c <HAL_TIM_PeriodElapsedCallback+0x66c>)
 80017f0:	e9c2 3400 	strd	r3, r4, [r2]
		} else { //Overflow
			contOUFlow2++;
//			printf("overflow motor 2 \r\n");
		}
	}
}
 80017f4:	e032      	b.n	800185c <HAL_TIM_PeriodElapsedCallback+0x64c>
	} else if (htim->Instance == TIM3) {
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a21      	ldr	r2, [pc, #132]	; (8001880 <HAL_TIM_PeriodElapsedCallback+0x670>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d114      	bne.n	800182a <HAL_TIM_PeriodElapsedCallback+0x61a>
		if (__HAL_TIM_GET_COUNTER(&htim3) > (htim->Init.Period + 1) / 2) { //Underflow
 8001800:	4b20      	ldr	r3, [pc, #128]	; (8001884 <HAL_TIM_PeriodElapsedCallback+0x674>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	3301      	adds	r3, #1
 800180c:	085b      	lsrs	r3, r3, #1
 800180e:	429a      	cmp	r2, r3
 8001810:	d905      	bls.n	800181e <HAL_TIM_PeriodElapsedCallback+0x60e>
			contOUFlow--;
 8001812:	4b1d      	ldr	r3, [pc, #116]	; (8001888 <HAL_TIM_PeriodElapsedCallback+0x678>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	3b01      	subs	r3, #1
 8001818:	4a1b      	ldr	r2, [pc, #108]	; (8001888 <HAL_TIM_PeriodElapsedCallback+0x678>)
 800181a:	6013      	str	r3, [r2, #0]
}
 800181c:	e01e      	b.n	800185c <HAL_TIM_PeriodElapsedCallback+0x64c>
			contOUFlow++;
 800181e:	4b1a      	ldr	r3, [pc, #104]	; (8001888 <HAL_TIM_PeriodElapsedCallback+0x678>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	3301      	adds	r3, #1
 8001824:	4a18      	ldr	r2, [pc, #96]	; (8001888 <HAL_TIM_PeriodElapsedCallback+0x678>)
 8001826:	6013      	str	r3, [r2, #0]
}
 8001828:	e018      	b.n	800185c <HAL_TIM_PeriodElapsedCallback+0x64c>
	} else if (htim->Instance == TIM4) {
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a17      	ldr	r2, [pc, #92]	; (800188c <HAL_TIM_PeriodElapsedCallback+0x67c>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d113      	bne.n	800185c <HAL_TIM_PeriodElapsedCallback+0x64c>
		if (__HAL_TIM_GET_COUNTER(&htim4) > (htim->Init.Period + 1) / 2) { //Underflow
 8001834:	4b16      	ldr	r3, [pc, #88]	; (8001890 <HAL_TIM_PeriodElapsedCallback+0x680>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	68db      	ldr	r3, [r3, #12]
 800183e:	3301      	adds	r3, #1
 8001840:	085b      	lsrs	r3, r3, #1
 8001842:	429a      	cmp	r2, r3
 8001844:	d905      	bls.n	8001852 <HAL_TIM_PeriodElapsedCallback+0x642>
			contOUFlow2--;
 8001846:	4b13      	ldr	r3, [pc, #76]	; (8001894 <HAL_TIM_PeriodElapsedCallback+0x684>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	3b01      	subs	r3, #1
 800184c:	4a11      	ldr	r2, [pc, #68]	; (8001894 <HAL_TIM_PeriodElapsedCallback+0x684>)
 800184e:	6013      	str	r3, [r2, #0]
}
 8001850:	e004      	b.n	800185c <HAL_TIM_PeriodElapsedCallback+0x64c>
			contOUFlow2++;
 8001852:	4b10      	ldr	r3, [pc, #64]	; (8001894 <HAL_TIM_PeriodElapsedCallback+0x684>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	3301      	adds	r3, #1
 8001858:	4a0e      	ldr	r2, [pc, #56]	; (8001894 <HAL_TIM_PeriodElapsedCallback+0x684>)
 800185a:	6013      	str	r3, [r2, #0]
}
 800185c:	bf00      	nop
 800185e:	371c      	adds	r7, #28
 8001860:	46bd      	mov	sp, r7
 8001862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001866:	bf00      	nop
 8001868:	20000304 	.word	0x20000304
 800186c:	2000048c 	.word	0x2000048c
 8001870:	200002e8 	.word	0x200002e8
 8001874:	200002e0 	.word	0x200002e0
 8001878:	200002a0 	.word	0x200002a0
 800187c:	200002a8 	.word	0x200002a8
 8001880:	40000400 	.word	0x40000400
 8001884:	200003cc 	.word	0x200003cc
 8001888:	20000250 	.word	0x20000250
 800188c:	40000800 	.word	0x40000800
 8001890:	2000036c 	.word	0x2000036c
 8001894:	2000025c 	.word	0x2000025c

08001898 <HAL_SPI_RxCpltCallback>:

/**
 * @brief  The application entry point.
 * @retval int
 */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
	num_spi = num_spi + 10;
 80018a0:	4b33      	ldr	r3, [pc, #204]	; (8001970 <HAL_SPI_RxCpltCallback+0xd8>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	330a      	adds	r3, #10
 80018a6:	4a32      	ldr	r2, [pc, #200]	; (8001970 <HAL_SPI_RxCpltCallback+0xd8>)
 80018a8:	6013      	str	r3, [r2, #0]
	if (hspi->Instance == SPI2) {
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a31      	ldr	r2, [pc, #196]	; (8001974 <HAL_SPI_RxCpltCallback+0xdc>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d158      	bne.n	8001966 <HAL_SPI_RxCpltCallback+0xce>
		switch (byte) {
 80018b4:	4b30      	ldr	r3, [pc, #192]	; (8001978 <HAL_SPI_RxCpltCallback+0xe0>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2b0d      	cmp	r3, #13
 80018ba:	d010      	beq.n	80018de <HAL_SPI_RxCpltCallback+0x46>
 80018bc:	2b0d      	cmp	r3, #13
 80018be:	dc02      	bgt.n	80018c6 <HAL_SPI_RxCpltCallback+0x2e>
 80018c0:	2b08      	cmp	r3, #8
 80018c2:	d01c      	beq.n	80018fe <HAL_SPI_RxCpltCallback+0x66>
 80018c4:	e02a      	b.n	800191c <HAL_SPI_RxCpltCallback+0x84>
 80018c6:	2b3a      	cmp	r3, #58	; 0x3a
 80018c8:	d002      	beq.n	80018d0 <HAL_SPI_RxCpltCallback+0x38>
 80018ca:	2b3b      	cmp	r3, #59	; 0x3b
 80018cc:	d007      	beq.n	80018de <HAL_SPI_RxCpltCallback+0x46>
 80018ce:	e025      	b.n	800191c <HAL_SPI_RxCpltCallback+0x84>
		case ':': //Comienzo de la trama
			flagRx = 1;
 80018d0:	4b2a      	ldr	r3, [pc, #168]	; (800197c <HAL_SPI_RxCpltCallback+0xe4>)
 80018d2:	2201      	movs	r2, #1
 80018d4:	701a      	strb	r2, [r3, #0]
			indRx = 0;
 80018d6:	4b2a      	ldr	r3, [pc, #168]	; (8001980 <HAL_SPI_RxCpltCallback+0xe8>)
 80018d8:	2200      	movs	r2, #0
 80018da:	701a      	strb	r2, [r3, #0]
//
//				  interpreteComando(&in_buffer[1]);//Consigna motor 1
//				  interpreteComando(&in_buffer[8]);//Consigna motor 2
			//interpreteComando(&in_buffer[15]); //Consulta velocidades
			break;
 80018dc:	e039      	b.n	8001952 <HAL_SPI_RxCpltCallback+0xba>
		case '\r': //Retorno, fin de trama.
		case ';':  //Fin de trama.
			if (flagRx) {
 80018de:	4b27      	ldr	r3, [pc, #156]	; (800197c <HAL_SPI_RxCpltCallback+0xe4>)
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d030      	beq.n	8001948 <HAL_SPI_RxCpltCallback+0xb0>
				flagRx = 0;
 80018e6:	4b25      	ldr	r3, [pc, #148]	; (800197c <HAL_SPI_RxCpltCallback+0xe4>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	701a      	strb	r2, [r3, #0]
				buffer[indRx] = 0;
 80018ec:	4b24      	ldr	r3, [pc, #144]	; (8001980 <HAL_SPI_RxCpltCallback+0xe8>)
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	461a      	mov	r2, r3
 80018f2:	4b24      	ldr	r3, [pc, #144]	; (8001984 <HAL_SPI_RxCpltCallback+0xec>)
 80018f4:	2100      	movs	r1, #0
 80018f6:	5499      	strb	r1, [r3, r2]
				interpreteComando();
 80018f8:	f7ff f9aa 	bl	8000c50 <interpreteComando>
			}
			break;
 80018fc:	e024      	b.n	8001948 <HAL_SPI_RxCpltCallback+0xb0>
		case 8: //Retroceso es permitido de esta manera.
			if (flagRx) {
 80018fe:	4b1f      	ldr	r3, [pc, #124]	; (800197c <HAL_SPI_RxCpltCallback+0xe4>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d022      	beq.n	800194c <HAL_SPI_RxCpltCallback+0xb4>
				if (indRx > 0) {
 8001906:	4b1e      	ldr	r3, [pc, #120]	; (8001980 <HAL_SPI_RxCpltCallback+0xe8>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d01e      	beq.n	800194c <HAL_SPI_RxCpltCallback+0xb4>
					indRx--;
 800190e:	4b1c      	ldr	r3, [pc, #112]	; (8001980 <HAL_SPI_RxCpltCallback+0xe8>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	3b01      	subs	r3, #1
 8001914:	b2da      	uxtb	r2, r3
 8001916:	4b1a      	ldr	r3, [pc, #104]	; (8001980 <HAL_SPI_RxCpltCallback+0xe8>)
 8001918:	701a      	strb	r2, [r3, #0]
				}
			}
			break;
 800191a:	e017      	b.n	800194c <HAL_SPI_RxCpltCallback+0xb4>
		default: //Almacenamiento de la trama.
			if (flagRx) {
 800191c:	4b17      	ldr	r3, [pc, #92]	; (800197c <HAL_SPI_RxCpltCallback+0xe4>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d015      	beq.n	8001950 <HAL_SPI_RxCpltCallback+0xb8>
				buffer[indRx] = byte;
 8001924:	4b16      	ldr	r3, [pc, #88]	; (8001980 <HAL_SPI_RxCpltCallback+0xe8>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	461a      	mov	r2, r3
 800192a:	4b13      	ldr	r3, [pc, #76]	; (8001978 <HAL_SPI_RxCpltCallback+0xe0>)
 800192c:	7819      	ldrb	r1, [r3, #0]
 800192e:	4b15      	ldr	r3, [pc, #84]	; (8001984 <HAL_SPI_RxCpltCallback+0xec>)
 8001930:	5499      	strb	r1, [r3, r2]
				if (indRx < MAX_BUFFER - 1) {
 8001932:	4b13      	ldr	r3, [pc, #76]	; (8001980 <HAL_SPI_RxCpltCallback+0xe8>)
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	2b26      	cmp	r3, #38	; 0x26
 8001938:	d80a      	bhi.n	8001950 <HAL_SPI_RxCpltCallback+0xb8>
					indRx++;
 800193a:	4b11      	ldr	r3, [pc, #68]	; (8001980 <HAL_SPI_RxCpltCallback+0xe8>)
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	3301      	adds	r3, #1
 8001940:	b2da      	uxtb	r2, r3
 8001942:	4b0f      	ldr	r3, [pc, #60]	; (8001980 <HAL_SPI_RxCpltCallback+0xe8>)
 8001944:	701a      	strb	r2, [r3, #0]
				}

			}
			break;
 8001946:	e003      	b.n	8001950 <HAL_SPI_RxCpltCallback+0xb8>
			break;
 8001948:	bf00      	nop
 800194a:	e002      	b.n	8001952 <HAL_SPI_RxCpltCallback+0xba>
			break;
 800194c:	bf00      	nop
 800194e:	e000      	b.n	8001952 <HAL_SPI_RxCpltCallback+0xba>
			break;
 8001950:	bf00      	nop
		}
		indexBuf++;
 8001952:	4b0d      	ldr	r3, [pc, #52]	; (8001988 <HAL_SPI_RxCpltCallback+0xf0>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	3301      	adds	r3, #1
 8001958:	4a0b      	ldr	r2, [pc, #44]	; (8001988 <HAL_SPI_RxCpltCallback+0xf0>)
 800195a:	6013      	str	r3, [r2, #0]
		/* Receive one byte in interrupt mode */
		//HAL_SPI_TransmitReceive_IT(&hspi2, &out_buffer[indexBuf], &byte, 1);
//		  HAL_SPI_Receive_IT(&hspi2, &byte, 1);
		HAL_SPI_Receive_IT(&hspi2, &byte, 1);
 800195c:	2201      	movs	r2, #1
 800195e:	4906      	ldr	r1, [pc, #24]	; (8001978 <HAL_SPI_RxCpltCallback+0xe0>)
 8001960:	480a      	ldr	r0, [pc, #40]	; (800198c <HAL_SPI_RxCpltCallback+0xf4>)
 8001962:	f001 ff69 	bl	8003838 <HAL_SPI_Receive_IT>
	}
}
 8001966:	bf00      	nop
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	20000288 	.word	0x20000288
 8001974:	40003800 	.word	0x40003800
 8001978:	20000440 	.word	0x20000440
 800197c:	200003c9 	.word	0x200003c9
 8001980:	2000024c 	.word	0x2000024c
 8001984:	20000418 	.word	0x20000418
 8001988:	2000028c 	.word	0x2000028c
 800198c:	20000314 	.word	0x20000314

08001990 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001994:	f000 fe14 	bl	80025c0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001998:	f000 f872 	bl	8001a80 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800199c:	f000 fab0 	bl	8001f00 <MX_GPIO_Init>
	MX_TIM1_Init();
 80019a0:	f000 f8e8 	bl	8001b74 <MX_TIM1_Init>
	MX_TIM2_Init();
 80019a4:	f000 f984 	bl	8001cb0 <MX_TIM2_Init>
	MX_TIM3_Init();
 80019a8:	f000 fa02 	bl	8001db0 <MX_TIM3_Init>
	MX_TIM4_Init();
 80019ac:	f000 fa54 	bl	8001e58 <MX_TIM4_Init>
	MX_SPI2_Init();
 80019b0:	f000 f8ac 	bl	8001b0c <MX_SPI2_Init>
	/* USER CODE BEGIN 2 */

	//HAL_UART_Receive_IT(&huart2, &byte, 1);
	HAL_SPI_Receive_IT(&hspi2, &byte, 1);
 80019b4:	2201      	movs	r2, #1
 80019b6:	492a      	ldr	r1, [pc, #168]	; (8001a60 <main+0xd0>)
 80019b8:	482a      	ldr	r0, [pc, #168]	; (8001a64 <main+0xd4>)
 80019ba:	f001 ff3d 	bl	8003838 <HAL_SPI_Receive_IT>

	HAL_TIM_Base_Start_IT(&htim1);
 80019be:	482a      	ldr	r0, [pc, #168]	; (8001a68 <main+0xd8>)
 80019c0:	f002 fcc8 	bl	8004354 <HAL_TIM_Base_Start_IT>
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 80019c4:	2100      	movs	r1, #0
 80019c6:	4828      	ldr	r0, [pc, #160]	; (8001a68 <main+0xd8>)
 80019c8:	f002 fd6e 	bl	80044a8 <HAL_TIM_OC_Start_IT>

	/*Se activan canales para generacion PWM- */
	/*canal 1 para motor 1 */
	/*canal  para motor 2*/
	HAL_TIM_Base_Start(&htim2);
 80019cc:	4827      	ldr	r0, [pc, #156]	; (8001a6c <main+0xdc>)
 80019ce:	f002 fc77 	bl	80042c0 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);
 80019d2:	2100      	movs	r1, #0
 80019d4:	4825      	ldr	r0, [pc, #148]	; (8001a6c <main+0xdc>)
 80019d6:	f002 fea7 	bl	8004728 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_3);
 80019da:	2108      	movs	r1, #8
 80019dc:	4823      	ldr	r0, [pc, #140]	; (8001a6c <main+0xdc>)
 80019de:	f002 fea3 	bl	8004728 <HAL_TIM_PWM_Start_IT>

	HAL_TIM_Base_Start_IT(&htim3);
 80019e2:	4823      	ldr	r0, [pc, #140]	; (8001a70 <main+0xe0>)
 80019e4:	f002 fcb6 	bl	8004354 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 80019e8:	213c      	movs	r1, #60	; 0x3c
 80019ea:	4821      	ldr	r0, [pc, #132]	; (8001a70 <main+0xe0>)
 80019ec:	f003 f826 	bl	8004a3c <HAL_TIM_Encoder_Start_IT>

	HAL_TIM_Base_Start_IT(&htim4);
 80019f0:	4820      	ldr	r0, [pc, #128]	; (8001a74 <main+0xe4>)
 80019f2:	f002 fcaf 	bl	8004354 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 80019f6:	213c      	movs	r1, #60	; 0x3c
 80019f8:	481e      	ldr	r0, [pc, #120]	; (8001a74 <main+0xe4>)
 80019fa:	f003 f81f 	bl	8004a3c <HAL_TIM_Encoder_Start_IT>

	/*Se activa en sentido positivo del motor  1*/
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80019fe:	2201      	movs	r2, #1
 8001a00:	2110      	movs	r1, #16
 8001a02:	481d      	ldr	r0, [pc, #116]	; (8001a78 <main+0xe8>)
 8001a04:	f001 f955 	bl	8002cb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 8001a08:	2200      	movs	r2, #0
 8001a0a:	2120      	movs	r1, #32
 8001a0c:	481a      	ldr	r0, [pc, #104]	; (8001a78 <main+0xe8>)
 8001a0e:	f001 f950 	bl	8002cb2 <HAL_GPIO_WritePin>

	/*Se activa el sentido positivo del motor 2*/
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);
 8001a12:	2200      	movs	r2, #0
 8001a14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a18:	4817      	ldr	r0, [pc, #92]	; (8001a78 <main+0xe8>)
 8001a1a:	f001 f94a 	bl	8002cb2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 8001a1e:	2201      	movs	r2, #1
 8001a20:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a24:	4814      	ldr	r0, [pc, #80]	; (8001a78 <main+0xe8>)
 8001a26:	f001 f944 	bl	8002cb2 <HAL_GPIO_WritePin>
	/*Se fuerza valor del contador del timer 3 y 4 para lecturas de encoders*/
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001a2a:	4b11      	ldr	r3, [pc, #68]	; (8001a70 <main+0xe0>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 8001a32:	4b10      	ldr	r3, [pc, #64]	; (8001a74 <main+0xe4>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2200      	movs	r2, #0
 8001a38:	625a      	str	r2, [r3, #36]	; 0x24

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a40:	480e      	ldr	r0, [pc, #56]	; (8001a7c <main+0xec>)
 8001a42:	f001 f936 	bl	8002cb2 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8001a46:	2064      	movs	r0, #100	; 0x64
 8001a48:	f000 fe1c 	bl	8002684 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a52:	480a      	ldr	r0, [pc, #40]	; (8001a7c <main+0xec>)
 8001a54:	f001 f92d 	bl	8002cb2 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8001a58:	2064      	movs	r0, #100	; 0x64
 8001a5a:	f000 fe13 	bl	8002684 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8001a5e:	e7ec      	b.n	8001a3a <main+0xaa>
 8001a60:	20000440 	.word	0x20000440
 8001a64:	20000314 	.word	0x20000314
 8001a68:	20000444 	.word	0x20000444
 8001a6c:	2000048c 	.word	0x2000048c
 8001a70:	200003cc 	.word	0x200003cc
 8001a74:	2000036c 	.word	0x2000036c
 8001a78:	40010800 	.word	0x40010800
 8001a7c:	40011000 	.word	0x40011000

08001a80 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b090      	sub	sp, #64	; 0x40
 8001a84:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001a86:	f107 0318 	add.w	r3, r7, #24
 8001a8a:	2228      	movs	r2, #40	; 0x28
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f003 ff0e 	bl	80058b0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001a94:	1d3b      	adds	r3, r7, #4
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]
 8001a9c:	609a      	str	r2, [r3, #8]
 8001a9e:	60da      	str	r2, [r3, #12]
 8001aa0:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001aa6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001aaa:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001aac:	2300      	movs	r3, #0
 8001aae:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ab8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001abc:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001abe:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001ac2:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001ac4:	f107 0318 	add.w	r3, r7, #24
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f001 f90b 	bl	8002ce4 <HAL_RCC_OscConfig>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <SystemClock_Config+0x58>
		Error_Handler();
 8001ad4:	f000 fa82 	bl	8001fdc <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001ad8:	230f      	movs	r3, #15
 8001ada:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001adc:	2302      	movs	r3, #2
 8001ade:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ae4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ae8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001aea:	2300      	movs	r3, #0
 8001aec:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001aee:	1d3b      	adds	r3, r7, #4
 8001af0:	2102      	movs	r1, #2
 8001af2:	4618      	mov	r0, r3
 8001af4:	f001 fb76 	bl	80031e4 <HAL_RCC_ClockConfig>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <SystemClock_Config+0x82>
		Error_Handler();
 8001afe:	f000 fa6d 	bl	8001fdc <Error_Handler>
	}
}
 8001b02:	bf00      	nop
 8001b04:	3740      	adds	r7, #64	; 0x40
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
	...

08001b0c <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001b10:	4b16      	ldr	r3, [pc, #88]	; (8001b6c <MX_SPI2_Init+0x60>)
 8001b12:	4a17      	ldr	r2, [pc, #92]	; (8001b70 <MX_SPI2_Init+0x64>)
 8001b14:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_SLAVE;
 8001b16:	4b15      	ldr	r3, [pc, #84]	; (8001b6c <MX_SPI2_Init+0x60>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001b1c:	4b13      	ldr	r3, [pc, #76]	; (8001b6c <MX_SPI2_Init+0x60>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b22:	4b12      	ldr	r3, [pc, #72]	; (8001b6c <MX_SPI2_Init+0x60>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b28:	4b10      	ldr	r3, [pc, #64]	; (8001b6c <MX_SPI2_Init+0x60>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b2e:	4b0f      	ldr	r3, [pc, #60]	; (8001b6c <MX_SPI2_Init+0x60>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8001b34:	4b0d      	ldr	r3, [pc, #52]	; (8001b6c <MX_SPI2_Init+0x60>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001b3a:	4b0c      	ldr	r3, [pc, #48]	; (8001b6c <MX_SPI2_Init+0x60>)
 8001b3c:	2238      	movs	r2, #56	; 0x38
 8001b3e:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b40:	4b0a      	ldr	r3, [pc, #40]	; (8001b6c <MX_SPI2_Init+0x60>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b46:	4b09      	ldr	r3, [pc, #36]	; (8001b6c <MX_SPI2_Init+0x60>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b4c:	4b07      	ldr	r3, [pc, #28]	; (8001b6c <MX_SPI2_Init+0x60>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 8001b52:	4b06      	ldr	r3, [pc, #24]	; (8001b6c <MX_SPI2_Init+0x60>)
 8001b54:	220a      	movs	r2, #10
 8001b56:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8001b58:	4804      	ldr	r0, [pc, #16]	; (8001b6c <MX_SPI2_Init+0x60>)
 8001b5a:	f001 fcad 	bl	80034b8 <HAL_SPI_Init>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <MX_SPI2_Init+0x5c>
		Error_Handler();
 8001b64:	f000 fa3a 	bl	8001fdc <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8001b68:	bf00      	nop
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	20000314 	.word	0x20000314
 8001b70:	40003800 	.word	0x40003800

08001b74 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b096      	sub	sp, #88	; 0x58
 8001b78:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001b7a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b7e:	2200      	movs	r2, #0
 8001b80:	601a      	str	r2, [r3, #0]
 8001b82:	605a      	str	r2, [r3, #4]
 8001b84:	609a      	str	r2, [r3, #8]
 8001b86:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001b88:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001b92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b96:	2200      	movs	r2, #0
 8001b98:	601a      	str	r2, [r3, #0]
 8001b9a:	605a      	str	r2, [r3, #4]
 8001b9c:	609a      	str	r2, [r3, #8]
 8001b9e:	60da      	str	r2, [r3, #12]
 8001ba0:	611a      	str	r2, [r3, #16]
 8001ba2:	615a      	str	r2, [r3, #20]
 8001ba4:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8001ba6:	1d3b      	adds	r3, r7, #4
 8001ba8:	2220      	movs	r2, #32
 8001baa:	2100      	movs	r1, #0
 8001bac:	4618      	mov	r0, r3
 8001bae:	f003 fe7f 	bl	80058b0 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001bb2:	4b3d      	ldr	r3, [pc, #244]	; (8001ca8 <MX_TIM1_Init+0x134>)
 8001bb4:	4a3d      	ldr	r2, [pc, #244]	; (8001cac <MX_TIM1_Init+0x138>)
 8001bb6:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 11;
 8001bb8:	4b3b      	ldr	r3, [pc, #236]	; (8001ca8 <MX_TIM1_Init+0x134>)
 8001bba:	220b      	movs	r2, #11
 8001bbc:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bbe:	4b3a      	ldr	r3, [pc, #232]	; (8001ca8 <MX_TIM1_Init+0x134>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 59999;
 8001bc4:	4b38      	ldr	r3, [pc, #224]	; (8001ca8 <MX_TIM1_Init+0x134>)
 8001bc6:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001bca:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bcc:	4b36      	ldr	r3, [pc, #216]	; (8001ca8 <MX_TIM1_Init+0x134>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001bd2:	4b35      	ldr	r3, [pc, #212]	; (8001ca8 <MX_TIM1_Init+0x134>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bd8:	4b33      	ldr	r3, [pc, #204]	; (8001ca8 <MX_TIM1_Init+0x134>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8001bde:	4832      	ldr	r0, [pc, #200]	; (8001ca8 <MX_TIM1_Init+0x134>)
 8001be0:	f002 fb1f 	bl	8004222 <HAL_TIM_Base_Init>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_TIM1_Init+0x7a>
		Error_Handler();
 8001bea:	f000 f9f7 	bl	8001fdc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bf2:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8001bf4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	482b      	ldr	r0, [pc, #172]	; (8001ca8 <MX_TIM1_Init+0x134>)
 8001bfc:	f003 f9ea 	bl	8004fd4 <HAL_TIM_ConfigClockSource>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_TIM1_Init+0x96>
		Error_Handler();
 8001c06:	f000 f9e9 	bl	8001fdc <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim1) != HAL_OK) {
 8001c0a:	4827      	ldr	r0, [pc, #156]	; (8001ca8 <MX_TIM1_Init+0x134>)
 8001c0c:	f002 fbf4 	bl	80043f8 <HAL_TIM_OC_Init>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_TIM1_Init+0xa6>
		Error_Handler();
 8001c16:	f000 f9e1 	bl	8001fdc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	643b      	str	r3, [r7, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001c22:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c26:	4619      	mov	r1, r3
 8001c28:	481f      	ldr	r0, [pc, #124]	; (8001ca8 <MX_TIM1_Init+0x134>)
 8001c2a:	f003 fd53 	bl	80056d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <MX_TIM1_Init+0xc4>
			!= HAL_OK) {
		Error_Handler();
 8001c34:	f000 f9d2 	bl	8001fdc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.Pulse = 0;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c40:	2300      	movs	r3, #0
 8001c42:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c44:	2300      	movs	r3, #0
 8001c46:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c50:	2300      	movs	r3, #0
 8001c52:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8001c54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c58:	2200      	movs	r2, #0
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4812      	ldr	r0, [pc, #72]	; (8001ca8 <MX_TIM1_Init+0x134>)
 8001c5e:	f003 f8a3 	bl	8004da8 <HAL_TIM_OC_ConfigChannel>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <MX_TIM1_Init+0xf8>
		Error_Handler();
 8001c68:	f000 f9b8 	bl	8001fdc <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c70:	2300      	movs	r3, #0
 8001c72:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c74:	2300      	movs	r3, #0
 8001c76:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c84:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c86:	2300      	movs	r3, #0
 8001c88:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8001c8a:	1d3b      	adds	r3, r7, #4
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	4806      	ldr	r0, [pc, #24]	; (8001ca8 <MX_TIM1_Init+0x134>)
 8001c90:	f003 fd7e 	bl	8005790 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_TIM1_Init+0x12a>
			!= HAL_OK) {
		Error_Handler();
 8001c9a:	f000 f99f 	bl	8001fdc <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8001c9e:	bf00      	nop
 8001ca0:	3758      	adds	r7, #88	; 0x58
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	20000444 	.word	0x20000444
 8001cac:	40012c00 	.word	0x40012c00

08001cb0 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b08e      	sub	sp, #56	; 0x38
 8001cb4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001cb6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001cba:	2200      	movs	r2, #0
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	605a      	str	r2, [r3, #4]
 8001cc0:	609a      	str	r2, [r3, #8]
 8001cc2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001cc4:	f107 0320 	add.w	r3, r7, #32
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001cce:	1d3b      	adds	r3, r7, #4
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	605a      	str	r2, [r3, #4]
 8001cd6:	609a      	str	r2, [r3, #8]
 8001cd8:	60da      	str	r2, [r3, #12]
 8001cda:	611a      	str	r2, [r3, #16]
 8001cdc:	615a      	str	r2, [r3, #20]
 8001cde:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001ce0:	4b32      	ldr	r3, [pc, #200]	; (8001dac <MX_TIM2_Init+0xfc>)
 8001ce2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ce6:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8001ce8:	4b30      	ldr	r3, [pc, #192]	; (8001dac <MX_TIM2_Init+0xfc>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cee:	4b2f      	ldr	r3, [pc, #188]	; (8001dac <MX_TIM2_Init+0xfc>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 15000;
 8001cf4:	4b2d      	ldr	r3, [pc, #180]	; (8001dac <MX_TIM2_Init+0xfc>)
 8001cf6:	f643 2298 	movw	r2, #15000	; 0x3a98
 8001cfa:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cfc:	4b2b      	ldr	r3, [pc, #172]	; (8001dac <MX_TIM2_Init+0xfc>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d02:	4b2a      	ldr	r3, [pc, #168]	; (8001dac <MX_TIM2_Init+0xfc>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001d08:	4828      	ldr	r0, [pc, #160]	; (8001dac <MX_TIM2_Init+0xfc>)
 8001d0a:	f002 fa8a 	bl	8004222 <HAL_TIM_Base_Init>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <MX_TIM2_Init+0x68>
		Error_Handler();
 8001d14:	f000 f962 	bl	8001fdc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d1c:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001d1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d22:	4619      	mov	r1, r3
 8001d24:	4821      	ldr	r0, [pc, #132]	; (8001dac <MX_TIM2_Init+0xfc>)
 8001d26:	f003 f955 	bl	8004fd4 <HAL_TIM_ConfigClockSource>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <MX_TIM2_Init+0x84>
		Error_Handler();
 8001d30:	f000 f954 	bl	8001fdc <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8001d34:	481d      	ldr	r0, [pc, #116]	; (8001dac <MX_TIM2_Init+0xfc>)
 8001d36:	f002 fc9f 	bl	8004678 <HAL_TIM_PWM_Init>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_TIM2_Init+0x94>
		Error_Handler();
 8001d40:	f000 f94c 	bl	8001fdc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d44:	2300      	movs	r3, #0
 8001d46:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001d4c:	f107 0320 	add.w	r3, r7, #32
 8001d50:	4619      	mov	r1, r3
 8001d52:	4816      	ldr	r0, [pc, #88]	; (8001dac <MX_TIM2_Init+0xfc>)
 8001d54:	f003 fcbe 	bl	80056d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <MX_TIM2_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 8001d5e:	f000 f93d 	bl	8001fdc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d62:	2360      	movs	r3, #96	; 0x60
 8001d64:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001d66:	2300      	movs	r3, #0
 8001d68:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 8001d72:	1d3b      	adds	r3, r7, #4
 8001d74:	2200      	movs	r2, #0
 8001d76:	4619      	mov	r1, r3
 8001d78:	480c      	ldr	r0, [pc, #48]	; (8001dac <MX_TIM2_Init+0xfc>)
 8001d7a:	f003 f86d 	bl	8004e58 <HAL_TIM_PWM_ConfigChannel>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <MX_TIM2_Init+0xd8>
			!= HAL_OK) {
		Error_Handler();
 8001d84:	f000 f92a 	bl	8001fdc <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 8001d88:	1d3b      	adds	r3, r7, #4
 8001d8a:	2208      	movs	r2, #8
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	4807      	ldr	r0, [pc, #28]	; (8001dac <MX_TIM2_Init+0xfc>)
 8001d90:	f003 f862 	bl	8004e58 <HAL_TIM_PWM_ConfigChannel>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <MX_TIM2_Init+0xee>
			!= HAL_OK) {
		Error_Handler();
 8001d9a:	f000 f91f 	bl	8001fdc <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8001d9e:	4803      	ldr	r0, [pc, #12]	; (8001dac <MX_TIM2_Init+0xfc>)
 8001da0:	f000 fa74 	bl	800228c <HAL_TIM_MspPostInit>

}
 8001da4:	bf00      	nop
 8001da6:	3738      	adds	r7, #56	; 0x38
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	2000048c 	.word	0x2000048c

08001db0 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b08c      	sub	sp, #48	; 0x30
 8001db4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8001db6:	f107 030c 	add.w	r3, r7, #12
 8001dba:	2224      	movs	r2, #36	; 0x24
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f003 fd76 	bl	80058b0 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001dc4:	1d3b      	adds	r3, r7, #4
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	601a      	str	r2, [r3, #0]
 8001dca:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001dcc:	4b20      	ldr	r3, [pc, #128]	; (8001e50 <MX_TIM3_Init+0xa0>)
 8001dce:	4a21      	ldr	r2, [pc, #132]	; (8001e54 <MX_TIM3_Init+0xa4>)
 8001dd0:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8001dd2:	4b1f      	ldr	r3, [pc, #124]	; (8001e50 <MX_TIM3_Init+0xa0>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd8:	4b1d      	ldr	r3, [pc, #116]	; (8001e50 <MX_TIM3_Init+0xa0>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 64999;
 8001dde:	4b1c      	ldr	r3, [pc, #112]	; (8001e50 <MX_TIM3_Init+0xa0>)
 8001de0:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8001de4:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001de6:	4b1a      	ldr	r3, [pc, #104]	; (8001e50 <MX_TIM3_Init+0xa0>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dec:	4b18      	ldr	r3, [pc, #96]	; (8001e50 <MX_TIM3_Init+0xa0>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001df2:	2303      	movs	r3, #3
 8001df4:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001df6:	2300      	movs	r3, #0
 8001df8:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001e02:	2300      	movs	r3, #0
 8001e04:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001e06:	2300      	movs	r3, #0
 8001e08:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001e12:	2300      	movs	r3, #0
 8001e14:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK) {
 8001e16:	f107 030c 	add.w	r3, r7, #12
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	480c      	ldr	r0, [pc, #48]	; (8001e50 <MX_TIM3_Init+0xa0>)
 8001e1e:	f002 fd6b 	bl	80048f8 <HAL_TIM_Encoder_Init>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <MX_TIM3_Init+0x7c>
		Error_Handler();
 8001e28:	f000 f8d8 	bl	8001fdc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e30:	2300      	movs	r3, #0
 8001e32:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001e34:	1d3b      	adds	r3, r7, #4
 8001e36:	4619      	mov	r1, r3
 8001e38:	4805      	ldr	r0, [pc, #20]	; (8001e50 <MX_TIM3_Init+0xa0>)
 8001e3a:	f003 fc4b 	bl	80056d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <MX_TIM3_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 8001e44:	f000 f8ca 	bl	8001fdc <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001e48:	bf00      	nop
 8001e4a:	3730      	adds	r7, #48	; 0x30
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	200003cc 	.word	0x200003cc
 8001e54:	40000400 	.word	0x40000400

08001e58 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b08c      	sub	sp, #48	; 0x30
 8001e5c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8001e5e:	f107 030c 	add.w	r3, r7, #12
 8001e62:	2224      	movs	r2, #36	; 0x24
 8001e64:	2100      	movs	r1, #0
 8001e66:	4618      	mov	r0, r3
 8001e68:	f003 fd22 	bl	80058b0 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001e6c:	1d3b      	adds	r3, r7, #4
 8001e6e:	2200      	movs	r2, #0
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8001e74:	4b20      	ldr	r3, [pc, #128]	; (8001ef8 <MX_TIM4_Init+0xa0>)
 8001e76:	4a21      	ldr	r2, [pc, #132]	; (8001efc <MX_TIM4_Init+0xa4>)
 8001e78:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 0;
 8001e7a:	4b1f      	ldr	r3, [pc, #124]	; (8001ef8 <MX_TIM4_Init+0xa0>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e80:	4b1d      	ldr	r3, [pc, #116]	; (8001ef8 <MX_TIM4_Init+0xa0>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 64999;
 8001e86:	4b1c      	ldr	r3, [pc, #112]	; (8001ef8 <MX_TIM4_Init+0xa0>)
 8001e88:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8001e8c:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e8e:	4b1a      	ldr	r3, [pc, #104]	; (8001ef8 <MX_TIM4_Init+0xa0>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e94:	4b18      	ldr	r3, [pc, #96]	; (8001ef8 <MX_TIM4_Init+0xa0>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK) {
 8001ebe:	f107 030c 	add.w	r3, r7, #12
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	480c      	ldr	r0, [pc, #48]	; (8001ef8 <MX_TIM4_Init+0xa0>)
 8001ec6:	f002 fd17 	bl	80048f8 <HAL_TIM_Encoder_Init>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <MX_TIM4_Init+0x7c>
		Error_Handler();
 8001ed0:	f000 f884 	bl	8001fdc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8001edc:	1d3b      	adds	r3, r7, #4
 8001ede:	4619      	mov	r1, r3
 8001ee0:	4805      	ldr	r0, [pc, #20]	; (8001ef8 <MX_TIM4_Init+0xa0>)
 8001ee2:	f003 fbf7 	bl	80056d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <MX_TIM4_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 8001eec:	f000 f876 	bl	8001fdc <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 8001ef0:	bf00      	nop
 8001ef2:	3730      	adds	r7, #48	; 0x30
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	2000036c 	.word	0x2000036c
 8001efc:	40000800 	.word	0x40000800

08001f00 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b088      	sub	sp, #32
 8001f04:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001f06:	f107 0310 	add.w	r3, r7, #16
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	605a      	str	r2, [r3, #4]
 8001f10:	609a      	str	r2, [r3, #8]
 8001f12:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001f14:	4b2e      	ldr	r3, [pc, #184]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f16:	699b      	ldr	r3, [r3, #24]
 8001f18:	4a2d      	ldr	r2, [pc, #180]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f1a:	f043 0310 	orr.w	r3, r3, #16
 8001f1e:	6193      	str	r3, [r2, #24]
 8001f20:	4b2b      	ldr	r3, [pc, #172]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f22:	699b      	ldr	r3, [r3, #24]
 8001f24:	f003 0310 	and.w	r3, r3, #16
 8001f28:	60fb      	str	r3, [r7, #12]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001f2c:	4b28      	ldr	r3, [pc, #160]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f2e:	699b      	ldr	r3, [r3, #24]
 8001f30:	4a27      	ldr	r2, [pc, #156]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f32:	f043 0320 	orr.w	r3, r3, #32
 8001f36:	6193      	str	r3, [r2, #24]
 8001f38:	4b25      	ldr	r3, [pc, #148]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	f003 0320 	and.w	r3, r3, #32
 8001f40:	60bb      	str	r3, [r7, #8]
 8001f42:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001f44:	4b22      	ldr	r3, [pc, #136]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	4a21      	ldr	r2, [pc, #132]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f4a:	f043 0304 	orr.w	r3, r3, #4
 8001f4e:	6193      	str	r3, [r2, #24]
 8001f50:	4b1f      	ldr	r3, [pc, #124]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f52:	699b      	ldr	r3, [r3, #24]
 8001f54:	f003 0304 	and.w	r3, r3, #4
 8001f58:	607b      	str	r3, [r7, #4]
 8001f5a:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001f5c:	4b1c      	ldr	r3, [pc, #112]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f5e:	699b      	ldr	r3, [r3, #24]
 8001f60:	4a1b      	ldr	r2, [pc, #108]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f62:	f043 0308 	orr.w	r3, r3, #8
 8001f66:	6193      	str	r3, [r2, #24]
 8001f68:	4b19      	ldr	r3, [pc, #100]	; (8001fd0 <MX_GPIO_Init+0xd0>)
 8001f6a:	699b      	ldr	r3, [r3, #24]
 8001f6c:	f003 0308 	and.w	r3, r3, #8
 8001f70:	603b      	str	r3, [r7, #0]
 8001f72:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001f74:	2200      	movs	r2, #0
 8001f76:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f7a:	4816      	ldr	r0, [pc, #88]	; (8001fd4 <MX_GPIO_Init+0xd4>)
 8001f7c:	f000 fe99 	bl	8002cb2 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_9 | GPIO_PIN_11,
 8001f80:	2200      	movs	r2, #0
 8001f82:	f44f 6123 	mov.w	r1, #2608	; 0xa30
 8001f86:	4814      	ldr	r0, [pc, #80]	; (8001fd8 <MX_GPIO_Init+0xd8>)
 8001f88:	f000 fe93 	bl	8002cb2 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001f8c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f90:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f92:	2301      	movs	r3, #1
 8001f94:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f96:	2300      	movs	r3, #0
 8001f98:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f9e:	f107 0310 	add.w	r3, r7, #16
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	480b      	ldr	r0, [pc, #44]	; (8001fd4 <MX_GPIO_Init+0xd4>)
 8001fa6:	f000 fd13 	bl	80029d0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA4 PA5 PA9 PA11 */
	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_9 | GPIO_PIN_11;
 8001faa:	f44f 6323 	mov.w	r3, #2608	; 0xa30
 8001fae:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb8:	2302      	movs	r3, #2
 8001fba:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fbc:	f107 0310 	add.w	r3, r7, #16
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	4805      	ldr	r0, [pc, #20]	; (8001fd8 <MX_GPIO_Init+0xd8>)
 8001fc4:	f000 fd04 	bl	80029d0 <HAL_GPIO_Init>

}
 8001fc8:	bf00      	nop
 8001fca:	3720      	adds	r7, #32
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	40021000 	.word	0x40021000
 8001fd4:	40011000 	.word	0x40011000
 8001fd8:	40010800 	.word	0x40010800

08001fdc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
	/* User can add his own implementation to report the HAL error return state */
//	__disable_irq();
//	while (1) {
//	}
	/* USER CODE END Error_Handler_Debug */
}
 8001fe0:	bf00      	nop
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bc80      	pop	{r7}
 8001fe6:	4770      	bx	lr

08001fe8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b085      	sub	sp, #20
 8001fec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001fee:	4b15      	ldr	r3, [pc, #84]	; (8002044 <HAL_MspInit+0x5c>)
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	4a14      	ldr	r2, [pc, #80]	; (8002044 <HAL_MspInit+0x5c>)
 8001ff4:	f043 0301 	orr.w	r3, r3, #1
 8001ff8:	6193      	str	r3, [r2, #24]
 8001ffa:	4b12      	ldr	r3, [pc, #72]	; (8002044 <HAL_MspInit+0x5c>)
 8001ffc:	699b      	ldr	r3, [r3, #24]
 8001ffe:	f003 0301 	and.w	r3, r3, #1
 8002002:	60bb      	str	r3, [r7, #8]
 8002004:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002006:	4b0f      	ldr	r3, [pc, #60]	; (8002044 <HAL_MspInit+0x5c>)
 8002008:	69db      	ldr	r3, [r3, #28]
 800200a:	4a0e      	ldr	r2, [pc, #56]	; (8002044 <HAL_MspInit+0x5c>)
 800200c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002010:	61d3      	str	r3, [r2, #28]
 8002012:	4b0c      	ldr	r3, [pc, #48]	; (8002044 <HAL_MspInit+0x5c>)
 8002014:	69db      	ldr	r3, [r3, #28]
 8002016:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800201a:	607b      	str	r3, [r7, #4]
 800201c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800201e:	4b0a      	ldr	r3, [pc, #40]	; (8002048 <HAL_MspInit+0x60>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800202a:	60fb      	str	r3, [r7, #12]
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002032:	60fb      	str	r3, [r7, #12]
 8002034:	4a04      	ldr	r2, [pc, #16]	; (8002048 <HAL_MspInit+0x60>)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800203a:	bf00      	nop
 800203c:	3714      	adds	r7, #20
 800203e:	46bd      	mov	sp, r7
 8002040:	bc80      	pop	{r7}
 8002042:	4770      	bx	lr
 8002044:	40021000 	.word	0x40021000
 8002048:	40010000 	.word	0x40010000

0800204c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b088      	sub	sp, #32
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002054:	f107 0310 	add.w	r3, r7, #16
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	605a      	str	r2, [r3, #4]
 800205e:	609a      	str	r2, [r3, #8]
 8002060:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a20      	ldr	r2, [pc, #128]	; (80020e8 <HAL_SPI_MspInit+0x9c>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d139      	bne.n	80020e0 <HAL_SPI_MspInit+0x94>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800206c:	4b1f      	ldr	r3, [pc, #124]	; (80020ec <HAL_SPI_MspInit+0xa0>)
 800206e:	69db      	ldr	r3, [r3, #28]
 8002070:	4a1e      	ldr	r2, [pc, #120]	; (80020ec <HAL_SPI_MspInit+0xa0>)
 8002072:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002076:	61d3      	str	r3, [r2, #28]
 8002078:	4b1c      	ldr	r3, [pc, #112]	; (80020ec <HAL_SPI_MspInit+0xa0>)
 800207a:	69db      	ldr	r3, [r3, #28]
 800207c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002080:	60fb      	str	r3, [r7, #12]
 8002082:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002084:	4b19      	ldr	r3, [pc, #100]	; (80020ec <HAL_SPI_MspInit+0xa0>)
 8002086:	699b      	ldr	r3, [r3, #24]
 8002088:	4a18      	ldr	r2, [pc, #96]	; (80020ec <HAL_SPI_MspInit+0xa0>)
 800208a:	f043 0308 	orr.w	r3, r3, #8
 800208e:	6193      	str	r3, [r2, #24]
 8002090:	4b16      	ldr	r3, [pc, #88]	; (80020ec <HAL_SPI_MspInit+0xa0>)
 8002092:	699b      	ldr	r3, [r3, #24]
 8002094:	f003 0308 	and.w	r3, r3, #8
 8002098:	60bb      	str	r3, [r7, #8]
 800209a:	68bb      	ldr	r3, [r7, #8]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800209c:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80020a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020a2:	2300      	movs	r3, #0
 80020a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020aa:	f107 0310 	add.w	r3, r7, #16
 80020ae:	4619      	mov	r1, r3
 80020b0:	480f      	ldr	r0, [pc, #60]	; (80020f0 <HAL_SPI_MspInit+0xa4>)
 80020b2:	f000 fc8d 	bl	80029d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80020b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80020ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020bc:	2302      	movs	r3, #2
 80020be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020c0:	2303      	movs	r3, #3
 80020c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020c4:	f107 0310 	add.w	r3, r7, #16
 80020c8:	4619      	mov	r1, r3
 80020ca:	4809      	ldr	r0, [pc, #36]	; (80020f0 <HAL_SPI_MspInit+0xa4>)
 80020cc:	f000 fc80 	bl	80029d0 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80020d0:	2200      	movs	r2, #0
 80020d2:	2100      	movs	r1, #0
 80020d4:	2024      	movs	r0, #36	; 0x24
 80020d6:	f000 fbce 	bl	8002876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80020da:	2024      	movs	r0, #36	; 0x24
 80020dc:	f000 fbe7 	bl	80028ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80020e0:	bf00      	nop
 80020e2:	3720      	adds	r7, #32
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	40003800 	.word	0x40003800
 80020ec:	40021000 	.word	0x40021000
 80020f0:	40010c00 	.word	0x40010c00

080020f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a22      	ldr	r2, [pc, #136]	; (800218c <HAL_TIM_Base_MspInit+0x98>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d12c      	bne.n	8002160 <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002106:	4b22      	ldr	r3, [pc, #136]	; (8002190 <HAL_TIM_Base_MspInit+0x9c>)
 8002108:	699b      	ldr	r3, [r3, #24]
 800210a:	4a21      	ldr	r2, [pc, #132]	; (8002190 <HAL_TIM_Base_MspInit+0x9c>)
 800210c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002110:	6193      	str	r3, [r2, #24]
 8002112:	4b1f      	ldr	r3, [pc, #124]	; (8002190 <HAL_TIM_Base_MspInit+0x9c>)
 8002114:	699b      	ldr	r3, [r3, #24]
 8002116:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 800211e:	2200      	movs	r2, #0
 8002120:	2100      	movs	r1, #0
 8002122:	2018      	movs	r0, #24
 8002124:	f000 fba7 	bl	8002876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8002128:	2018      	movs	r0, #24
 800212a:	f000 fbc0 	bl	80028ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 800212e:	2200      	movs	r2, #0
 8002130:	2100      	movs	r1, #0
 8002132:	2019      	movs	r0, #25
 8002134:	f000 fb9f 	bl	8002876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002138:	2019      	movs	r0, #25
 800213a:	f000 fbb8 	bl	80028ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 800213e:	2200      	movs	r2, #0
 8002140:	2100      	movs	r1, #0
 8002142:	201a      	movs	r0, #26
 8002144:	f000 fb97 	bl	8002876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8002148:	201a      	movs	r0, #26
 800214a:	f000 fbb0 	bl	80028ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800214e:	2200      	movs	r2, #0
 8002150:	2100      	movs	r1, #0
 8002152:	201b      	movs	r0, #27
 8002154:	f000 fb8f 	bl	8002876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002158:	201b      	movs	r0, #27
 800215a:	f000 fba8 	bl	80028ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800215e:	e010      	b.n	8002182 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002168:	d10b      	bne.n	8002182 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800216a:	4b09      	ldr	r3, [pc, #36]	; (8002190 <HAL_TIM_Base_MspInit+0x9c>)
 800216c:	69db      	ldr	r3, [r3, #28]
 800216e:	4a08      	ldr	r2, [pc, #32]	; (8002190 <HAL_TIM_Base_MspInit+0x9c>)
 8002170:	f043 0301 	orr.w	r3, r3, #1
 8002174:	61d3      	str	r3, [r2, #28]
 8002176:	4b06      	ldr	r3, [pc, #24]	; (8002190 <HAL_TIM_Base_MspInit+0x9c>)
 8002178:	69db      	ldr	r3, [r3, #28]
 800217a:	f003 0301 	and.w	r3, r3, #1
 800217e:	60bb      	str	r3, [r7, #8]
 8002180:	68bb      	ldr	r3, [r7, #8]
}
 8002182:	bf00      	nop
 8002184:	3710      	adds	r7, #16
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40012c00 	.word	0x40012c00
 8002190:	40021000 	.word	0x40021000

08002194 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b08a      	sub	sp, #40	; 0x28
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800219c:	f107 0318 	add.w	r3, r7, #24
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]
 80021a6:	609a      	str	r2, [r3, #8]
 80021a8:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a32      	ldr	r2, [pc, #200]	; (8002278 <HAL_TIM_Encoder_MspInit+0xe4>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d12c      	bne.n	800220e <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80021b4:	4b31      	ldr	r3, [pc, #196]	; (800227c <HAL_TIM_Encoder_MspInit+0xe8>)
 80021b6:	69db      	ldr	r3, [r3, #28]
 80021b8:	4a30      	ldr	r2, [pc, #192]	; (800227c <HAL_TIM_Encoder_MspInit+0xe8>)
 80021ba:	f043 0302 	orr.w	r3, r3, #2
 80021be:	61d3      	str	r3, [r2, #28]
 80021c0:	4b2e      	ldr	r3, [pc, #184]	; (800227c <HAL_TIM_Encoder_MspInit+0xe8>)
 80021c2:	69db      	ldr	r3, [r3, #28]
 80021c4:	f003 0302 	and.w	r3, r3, #2
 80021c8:	617b      	str	r3, [r7, #20]
 80021ca:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021cc:	4b2b      	ldr	r3, [pc, #172]	; (800227c <HAL_TIM_Encoder_MspInit+0xe8>)
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	4a2a      	ldr	r2, [pc, #168]	; (800227c <HAL_TIM_Encoder_MspInit+0xe8>)
 80021d2:	f043 0304 	orr.w	r3, r3, #4
 80021d6:	6193      	str	r3, [r2, #24]
 80021d8:	4b28      	ldr	r3, [pc, #160]	; (800227c <HAL_TIM_Encoder_MspInit+0xe8>)
 80021da:	699b      	ldr	r3, [r3, #24]
 80021dc:	f003 0304 	and.w	r3, r3, #4
 80021e0:	613b      	str	r3, [r7, #16]
 80021e2:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021e4:	23c0      	movs	r3, #192	; 0xc0
 80021e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021e8:	2300      	movs	r3, #0
 80021ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ec:	2300      	movs	r3, #0
 80021ee:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f0:	f107 0318 	add.w	r3, r7, #24
 80021f4:	4619      	mov	r1, r3
 80021f6:	4822      	ldr	r0, [pc, #136]	; (8002280 <HAL_TIM_Encoder_MspInit+0xec>)
 80021f8:	f000 fbea 	bl	80029d0 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80021fc:	2200      	movs	r2, #0
 80021fe:	2100      	movs	r1, #0
 8002200:	201d      	movs	r0, #29
 8002202:	f000 fb38 	bl	8002876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002206:	201d      	movs	r0, #29
 8002208:	f000 fb51 	bl	80028ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800220c:	e030      	b.n	8002270 <HAL_TIM_Encoder_MspInit+0xdc>
  else if(htim_encoder->Instance==TIM4)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a1c      	ldr	r2, [pc, #112]	; (8002284 <HAL_TIM_Encoder_MspInit+0xf0>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d12b      	bne.n	8002270 <HAL_TIM_Encoder_MspInit+0xdc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002218:	4b18      	ldr	r3, [pc, #96]	; (800227c <HAL_TIM_Encoder_MspInit+0xe8>)
 800221a:	69db      	ldr	r3, [r3, #28]
 800221c:	4a17      	ldr	r2, [pc, #92]	; (800227c <HAL_TIM_Encoder_MspInit+0xe8>)
 800221e:	f043 0304 	orr.w	r3, r3, #4
 8002222:	61d3      	str	r3, [r2, #28]
 8002224:	4b15      	ldr	r3, [pc, #84]	; (800227c <HAL_TIM_Encoder_MspInit+0xe8>)
 8002226:	69db      	ldr	r3, [r3, #28]
 8002228:	f003 0304 	and.w	r3, r3, #4
 800222c:	60fb      	str	r3, [r7, #12]
 800222e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002230:	4b12      	ldr	r3, [pc, #72]	; (800227c <HAL_TIM_Encoder_MspInit+0xe8>)
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	4a11      	ldr	r2, [pc, #68]	; (800227c <HAL_TIM_Encoder_MspInit+0xe8>)
 8002236:	f043 0308 	orr.w	r3, r3, #8
 800223a:	6193      	str	r3, [r2, #24]
 800223c:	4b0f      	ldr	r3, [pc, #60]	; (800227c <HAL_TIM_Encoder_MspInit+0xe8>)
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	f003 0308 	and.w	r3, r3, #8
 8002244:	60bb      	str	r3, [r7, #8]
 8002246:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002248:	23c0      	movs	r3, #192	; 0xc0
 800224a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800224c:	2300      	movs	r3, #0
 800224e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002250:	2300      	movs	r3, #0
 8002252:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002254:	f107 0318 	add.w	r3, r7, #24
 8002258:	4619      	mov	r1, r3
 800225a:	480b      	ldr	r0, [pc, #44]	; (8002288 <HAL_TIM_Encoder_MspInit+0xf4>)
 800225c:	f000 fbb8 	bl	80029d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002260:	2200      	movs	r2, #0
 8002262:	2100      	movs	r1, #0
 8002264:	201e      	movs	r0, #30
 8002266:	f000 fb06 	bl	8002876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800226a:	201e      	movs	r0, #30
 800226c:	f000 fb1f 	bl	80028ae <HAL_NVIC_EnableIRQ>
}
 8002270:	bf00      	nop
 8002272:	3728      	adds	r7, #40	; 0x28
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	40000400 	.word	0x40000400
 800227c:	40021000 	.word	0x40021000
 8002280:	40010800 	.word	0x40010800
 8002284:	40000800 	.word	0x40000800
 8002288:	40010c00 	.word	0x40010c00

0800228c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b08a      	sub	sp, #40	; 0x28
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002294:	f107 0314 	add.w	r3, r7, #20
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	605a      	str	r2, [r3, #4]
 800229e:	609a      	str	r2, [r3, #8]
 80022a0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022aa:	d142      	bne.n	8002332 <HAL_TIM_MspPostInit+0xa6>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ac:	4b23      	ldr	r3, [pc, #140]	; (800233c <HAL_TIM_MspPostInit+0xb0>)
 80022ae:	699b      	ldr	r3, [r3, #24]
 80022b0:	4a22      	ldr	r2, [pc, #136]	; (800233c <HAL_TIM_MspPostInit+0xb0>)
 80022b2:	f043 0304 	orr.w	r3, r3, #4
 80022b6:	6193      	str	r3, [r2, #24]
 80022b8:	4b20      	ldr	r3, [pc, #128]	; (800233c <HAL_TIM_MspPostInit+0xb0>)
 80022ba:	699b      	ldr	r3, [r3, #24]
 80022bc:	f003 0304 	and.w	r3, r3, #4
 80022c0:	613b      	str	r3, [r7, #16]
 80022c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022c4:	4b1d      	ldr	r3, [pc, #116]	; (800233c <HAL_TIM_MspPostInit+0xb0>)
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	4a1c      	ldr	r2, [pc, #112]	; (800233c <HAL_TIM_MspPostInit+0xb0>)
 80022ca:	f043 0308 	orr.w	r3, r3, #8
 80022ce:	6193      	str	r3, [r2, #24]
 80022d0:	4b1a      	ldr	r3, [pc, #104]	; (800233c <HAL_TIM_MspPostInit+0xb0>)
 80022d2:	699b      	ldr	r3, [r3, #24]
 80022d4:	f003 0308 	and.w	r3, r3, #8
 80022d8:	60fb      	str	r3, [r7, #12]
 80022da:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80022dc:	2301      	movs	r3, #1
 80022de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e0:	2302      	movs	r3, #2
 80022e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e4:	2302      	movs	r3, #2
 80022e6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022e8:	f107 0314 	add.w	r3, r7, #20
 80022ec:	4619      	mov	r1, r3
 80022ee:	4814      	ldr	r0, [pc, #80]	; (8002340 <HAL_TIM_MspPostInit+0xb4>)
 80022f0:	f000 fb6e 	bl	80029d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80022f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fa:	2302      	movs	r3, #2
 80022fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022fe:	2302      	movs	r3, #2
 8002300:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002302:	f107 0314 	add.w	r3, r7, #20
 8002306:	4619      	mov	r1, r3
 8002308:	480e      	ldr	r0, [pc, #56]	; (8002344 <HAL_TIM_MspPostInit+0xb8>)
 800230a:	f000 fb61 	bl	80029d0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 800230e:	4b0e      	ldr	r3, [pc, #56]	; (8002348 <HAL_TIM_MspPostInit+0xbc>)
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	627b      	str	r3, [r7, #36]	; 0x24
 8002314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002316:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800231a:	627b      	str	r3, [r7, #36]	; 0x24
 800231c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002322:	627b      	str	r3, [r7, #36]	; 0x24
 8002324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002326:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800232a:	627b      	str	r3, [r7, #36]	; 0x24
 800232c:	4a06      	ldr	r2, [pc, #24]	; (8002348 <HAL_TIM_MspPostInit+0xbc>)
 800232e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002330:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002332:	bf00      	nop
 8002334:	3728      	adds	r7, #40	; 0x28
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	40021000 	.word	0x40021000
 8002340:	40010800 	.word	0x40010800
 8002344:	40010c00 	.word	0x40010c00
 8002348:	40010000 	.word	0x40010000

0800234c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002350:	e7fe      	b.n	8002350 <NMI_Handler+0x4>

08002352 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002352:	b480      	push	{r7}
 8002354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002356:	e7fe      	b.n	8002356 <HardFault_Handler+0x4>

08002358 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800235c:	e7fe      	b.n	800235c <MemManage_Handler+0x4>

0800235e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800235e:	b480      	push	{r7}
 8002360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002362:	e7fe      	b.n	8002362 <BusFault_Handler+0x4>

08002364 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002368:	e7fe      	b.n	8002368 <UsageFault_Handler+0x4>

0800236a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800236a:	b480      	push	{r7}
 800236c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800236e:	bf00      	nop
 8002370:	46bd      	mov	sp, r7
 8002372:	bc80      	pop	{r7}
 8002374:	4770      	bx	lr

08002376 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002376:	b480      	push	{r7}
 8002378:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800237a:	bf00      	nop
 800237c:	46bd      	mov	sp, r7
 800237e:	bc80      	pop	{r7}
 8002380:	4770      	bx	lr

08002382 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002382:	b480      	push	{r7}
 8002384:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002386:	bf00      	nop
 8002388:	46bd      	mov	sp, r7
 800238a:	bc80      	pop	{r7}
 800238c:	4770      	bx	lr

0800238e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800238e:	b580      	push	{r7, lr}
 8002390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002392:	f000 f95b 	bl	800264c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002396:	bf00      	nop
 8002398:	bd80      	pop	{r7, pc}
	...

0800239c <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023a0:	4802      	ldr	r0, [pc, #8]	; (80023ac <TIM1_BRK_IRQHandler+0x10>)
 80023a2:	f002 fbf8 	bl	8004b96 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 80023a6:	bf00      	nop
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	20000444 	.word	0x20000444

080023b0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023b4:	4802      	ldr	r0, [pc, #8]	; (80023c0 <TIM1_UP_IRQHandler+0x10>)
 80023b6:	f002 fbee 	bl	8004b96 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	20000444 	.word	0x20000444

080023c4 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023c8:	4802      	ldr	r0, [pc, #8]	; (80023d4 <TIM1_TRG_COM_IRQHandler+0x10>)
 80023ca:	f002 fbe4 	bl	8004b96 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 80023ce:	bf00      	nop
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	20000444 	.word	0x20000444

080023d8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023dc:	4802      	ldr	r0, [pc, #8]	; (80023e8 <TIM1_CC_IRQHandler+0x10>)
 80023de:	f002 fbda 	bl	8004b96 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80023e2:	bf00      	nop
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	20000444 	.word	0x20000444

080023ec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80023f0:	4802      	ldr	r0, [pc, #8]	; (80023fc <TIM3_IRQHandler+0x10>)
 80023f2:	f002 fbd0 	bl	8004b96 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80023f6:	bf00      	nop
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	200003cc 	.word	0x200003cc

08002400 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002404:	4802      	ldr	r0, [pc, #8]	; (8002410 <TIM4_IRQHandler+0x10>)
 8002406:	f002 fbc6 	bl	8004b96 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800240a:	bf00      	nop
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	2000036c 	.word	0x2000036c

08002414 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002418:	4802      	ldr	r0, [pc, #8]	; (8002424 <SPI2_IRQHandler+0x10>)
 800241a:	f001 fb3f 	bl	8003a9c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800241e:	bf00      	nop
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	20000314 	.word	0x20000314

08002428 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b086      	sub	sp, #24
 800242c:	af00      	add	r7, sp, #0
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002434:	2300      	movs	r3, #0
 8002436:	617b      	str	r3, [r7, #20]
 8002438:	e00a      	b.n	8002450 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800243a:	f3af 8000 	nop.w
 800243e:	4601      	mov	r1, r0
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	1c5a      	adds	r2, r3, #1
 8002444:	60ba      	str	r2, [r7, #8]
 8002446:	b2ca      	uxtb	r2, r1
 8002448:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	3301      	adds	r3, #1
 800244e:	617b      	str	r3, [r7, #20]
 8002450:	697a      	ldr	r2, [r7, #20]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	429a      	cmp	r2, r3
 8002456:	dbf0      	blt.n	800243a <_read+0x12>
	}

return len;
 8002458:	687b      	ldr	r3, [r7, #4]
}
 800245a:	4618      	mov	r0, r3
 800245c:	3718      	adds	r7, #24
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b086      	sub	sp, #24
 8002466:	af00      	add	r7, sp, #0
 8002468:	60f8      	str	r0, [r7, #12]
 800246a:	60b9      	str	r1, [r7, #8]
 800246c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800246e:	2300      	movs	r3, #0
 8002470:	617b      	str	r3, [r7, #20]
 8002472:	e009      	b.n	8002488 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	1c5a      	adds	r2, r3, #1
 8002478:	60ba      	str	r2, [r7, #8]
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	4618      	mov	r0, r3
 800247e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	3301      	adds	r3, #1
 8002486:	617b      	str	r3, [r7, #20]
 8002488:	697a      	ldr	r2, [r7, #20]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	429a      	cmp	r2, r3
 800248e:	dbf1      	blt.n	8002474 <_write+0x12>
	}
	return len;
 8002490:	687b      	ldr	r3, [r7, #4]
}
 8002492:	4618      	mov	r0, r3
 8002494:	3718      	adds	r7, #24
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <_close>:

int _close(int file)
{
 800249a:	b480      	push	{r7}
 800249c:	b083      	sub	sp, #12
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
	return -1;
 80024a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	370c      	adds	r7, #12
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bc80      	pop	{r7}
 80024ae:	4770      	bx	lr

080024b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024c0:	605a      	str	r2, [r3, #4]
	return 0;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bc80      	pop	{r7}
 80024cc:	4770      	bx	lr

080024ce <_isatty>:

int _isatty(int file)
{
 80024ce:	b480      	push	{r7}
 80024d0:	b083      	sub	sp, #12
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
	return 1;
 80024d6:	2301      	movs	r3, #1
}
 80024d8:	4618      	mov	r0, r3
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	bc80      	pop	{r7}
 80024e0:	4770      	bx	lr

080024e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024e2:	b480      	push	{r7}
 80024e4:	b085      	sub	sp, #20
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	60f8      	str	r0, [r7, #12]
 80024ea:	60b9      	str	r1, [r7, #8]
 80024ec:	607a      	str	r2, [r7, #4]
	return 0;
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bc80      	pop	{r7}
 80024f8:	4770      	bx	lr
	...

080024fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b086      	sub	sp, #24
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002504:	4a14      	ldr	r2, [pc, #80]	; (8002558 <_sbrk+0x5c>)
 8002506:	4b15      	ldr	r3, [pc, #84]	; (800255c <_sbrk+0x60>)
 8002508:	1ad3      	subs	r3, r2, r3
 800250a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002510:	4b13      	ldr	r3, [pc, #76]	; (8002560 <_sbrk+0x64>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d102      	bne.n	800251e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002518:	4b11      	ldr	r3, [pc, #68]	; (8002560 <_sbrk+0x64>)
 800251a:	4a12      	ldr	r2, [pc, #72]	; (8002564 <_sbrk+0x68>)
 800251c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800251e:	4b10      	ldr	r3, [pc, #64]	; (8002560 <_sbrk+0x64>)
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4413      	add	r3, r2
 8002526:	693a      	ldr	r2, [r7, #16]
 8002528:	429a      	cmp	r2, r3
 800252a:	d207      	bcs.n	800253c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800252c:	f003 f996 	bl	800585c <__errno>
 8002530:	4602      	mov	r2, r0
 8002532:	230c      	movs	r3, #12
 8002534:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002536:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800253a:	e009      	b.n	8002550 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800253c:	4b08      	ldr	r3, [pc, #32]	; (8002560 <_sbrk+0x64>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002542:	4b07      	ldr	r3, [pc, #28]	; (8002560 <_sbrk+0x64>)
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	4413      	add	r3, r2
 800254a:	4a05      	ldr	r2, [pc, #20]	; (8002560 <_sbrk+0x64>)
 800254c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800254e:	68fb      	ldr	r3, [r7, #12]
}
 8002550:	4618      	mov	r0, r3
 8002552:	3718      	adds	r7, #24
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	20005000 	.word	0x20005000
 800255c:	00000400 	.word	0x00000400
 8002560:	20000308 	.word	0x20000308
 8002564:	200004e0 	.word	0x200004e0

08002568 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800256c:	bf00      	nop
 800256e:	46bd      	mov	sp, r7
 8002570:	bc80      	pop	{r7}
 8002572:	4770      	bx	lr

08002574 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002574:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002576:	e003      	b.n	8002580 <LoopCopyDataInit>

08002578 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002578:	4b0b      	ldr	r3, [pc, #44]	; (80025a8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800257a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800257c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800257e:	3104      	adds	r1, #4

08002580 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002580:	480a      	ldr	r0, [pc, #40]	; (80025ac <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002582:	4b0b      	ldr	r3, [pc, #44]	; (80025b0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002584:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002586:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002588:	d3f6      	bcc.n	8002578 <CopyDataInit>
  ldr r2, =_sbss
 800258a:	4a0a      	ldr	r2, [pc, #40]	; (80025b4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800258c:	e002      	b.n	8002594 <LoopFillZerobss>

0800258e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800258e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002590:	f842 3b04 	str.w	r3, [r2], #4

08002594 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002594:	4b08      	ldr	r3, [pc, #32]	; (80025b8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002596:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002598:	d3f9      	bcc.n	800258e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800259a:	f7ff ffe5 	bl	8002568 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800259e:	f003 f963 	bl	8005868 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025a2:	f7ff f9f5 	bl	8001990 <main>
  bx lr
 80025a6:	4770      	bx	lr
  ldr r3, =_sidata
 80025a8:	08008030 	.word	0x08008030
  ldr r0, =_sdata
 80025ac:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80025b0:	20000230 	.word	0x20000230
  ldr r2, =_sbss
 80025b4:	20000230 	.word	0x20000230
  ldr r3, = _ebss
 80025b8:	200004dc 	.word	0x200004dc

080025bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80025bc:	e7fe      	b.n	80025bc <ADC1_2_IRQHandler>
	...

080025c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025c4:	4b08      	ldr	r3, [pc, #32]	; (80025e8 <HAL_Init+0x28>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a07      	ldr	r2, [pc, #28]	; (80025e8 <HAL_Init+0x28>)
 80025ca:	f043 0310 	orr.w	r3, r3, #16
 80025ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025d0:	2003      	movs	r0, #3
 80025d2:	f000 f945 	bl	8002860 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025d6:	2000      	movs	r0, #0
 80025d8:	f000 f808 	bl	80025ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025dc:	f7ff fd04 	bl	8001fe8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025e0:	2300      	movs	r3, #0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	40022000 	.word	0x40022000

080025ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025f4:	4b12      	ldr	r3, [pc, #72]	; (8002640 <HAL_InitTick+0x54>)
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	4b12      	ldr	r3, [pc, #72]	; (8002644 <HAL_InitTick+0x58>)
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	4619      	mov	r1, r3
 80025fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002602:	fbb3 f3f1 	udiv	r3, r3, r1
 8002606:	fbb2 f3f3 	udiv	r3, r2, r3
 800260a:	4618      	mov	r0, r3
 800260c:	f000 f95d 	bl	80028ca <HAL_SYSTICK_Config>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e00e      	b.n	8002638 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2b0f      	cmp	r3, #15
 800261e:	d80a      	bhi.n	8002636 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002620:	2200      	movs	r2, #0
 8002622:	6879      	ldr	r1, [r7, #4]
 8002624:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002628:	f000 f925 	bl	8002876 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800262c:	4a06      	ldr	r2, [pc, #24]	; (8002648 <HAL_InitTick+0x5c>)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002632:	2300      	movs	r3, #0
 8002634:	e000      	b.n	8002638 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
}
 8002638:	4618      	mov	r0, r3
 800263a:	3708      	adds	r7, #8
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	20000054 	.word	0x20000054
 8002644:	2000005c 	.word	0x2000005c
 8002648:	20000058 	.word	0x20000058

0800264c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002650:	4b05      	ldr	r3, [pc, #20]	; (8002668 <HAL_IncTick+0x1c>)
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	461a      	mov	r2, r3
 8002656:	4b05      	ldr	r3, [pc, #20]	; (800266c <HAL_IncTick+0x20>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4413      	add	r3, r2
 800265c:	4a03      	ldr	r2, [pc, #12]	; (800266c <HAL_IncTick+0x20>)
 800265e:	6013      	str	r3, [r2, #0]
}
 8002660:	bf00      	nop
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr
 8002668:	2000005c 	.word	0x2000005c
 800266c:	200004d4 	.word	0x200004d4

08002670 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  return uwTick;
 8002674:	4b02      	ldr	r3, [pc, #8]	; (8002680 <HAL_GetTick+0x10>)
 8002676:	681b      	ldr	r3, [r3, #0]
}
 8002678:	4618      	mov	r0, r3
 800267a:	46bd      	mov	sp, r7
 800267c:	bc80      	pop	{r7}
 800267e:	4770      	bx	lr
 8002680:	200004d4 	.word	0x200004d4

08002684 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800268c:	f7ff fff0 	bl	8002670 <HAL_GetTick>
 8002690:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800269c:	d005      	beq.n	80026aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800269e:	4b09      	ldr	r3, [pc, #36]	; (80026c4 <HAL_Delay+0x40>)
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	461a      	mov	r2, r3
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	4413      	add	r3, r2
 80026a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026aa:	bf00      	nop
 80026ac:	f7ff ffe0 	bl	8002670 <HAL_GetTick>
 80026b0:	4602      	mov	r2, r0
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	68fa      	ldr	r2, [r7, #12]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d8f7      	bhi.n	80026ac <HAL_Delay+0x28>
  {
  }
}
 80026bc:	bf00      	nop
 80026be:	3710      	adds	r7, #16
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	2000005c 	.word	0x2000005c

080026c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b085      	sub	sp, #20
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f003 0307 	and.w	r3, r3, #7
 80026d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026d8:	4b0c      	ldr	r3, [pc, #48]	; (800270c <__NVIC_SetPriorityGrouping+0x44>)
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026de:	68ba      	ldr	r2, [r7, #8]
 80026e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026e4:	4013      	ands	r3, r2
 80026e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026fa:	4a04      	ldr	r2, [pc, #16]	; (800270c <__NVIC_SetPriorityGrouping+0x44>)
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	60d3      	str	r3, [r2, #12]
}
 8002700:	bf00      	nop
 8002702:	3714      	adds	r7, #20
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	e000ed00 	.word	0xe000ed00

08002710 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002714:	4b04      	ldr	r3, [pc, #16]	; (8002728 <__NVIC_GetPriorityGrouping+0x18>)
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	0a1b      	lsrs	r3, r3, #8
 800271a:	f003 0307 	and.w	r3, r3, #7
}
 800271e:	4618      	mov	r0, r3
 8002720:	46bd      	mov	sp, r7
 8002722:	bc80      	pop	{r7}
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	e000ed00 	.word	0xe000ed00

0800272c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273a:	2b00      	cmp	r3, #0
 800273c:	db0b      	blt.n	8002756 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800273e:	79fb      	ldrb	r3, [r7, #7]
 8002740:	f003 021f 	and.w	r2, r3, #31
 8002744:	4906      	ldr	r1, [pc, #24]	; (8002760 <__NVIC_EnableIRQ+0x34>)
 8002746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800274a:	095b      	lsrs	r3, r3, #5
 800274c:	2001      	movs	r0, #1
 800274e:	fa00 f202 	lsl.w	r2, r0, r2
 8002752:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002756:	bf00      	nop
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	bc80      	pop	{r7}
 800275e:	4770      	bx	lr
 8002760:	e000e100 	.word	0xe000e100

08002764 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	4603      	mov	r3, r0
 800276c:	6039      	str	r1, [r7, #0]
 800276e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002774:	2b00      	cmp	r3, #0
 8002776:	db0a      	blt.n	800278e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	b2da      	uxtb	r2, r3
 800277c:	490c      	ldr	r1, [pc, #48]	; (80027b0 <__NVIC_SetPriority+0x4c>)
 800277e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002782:	0112      	lsls	r2, r2, #4
 8002784:	b2d2      	uxtb	r2, r2
 8002786:	440b      	add	r3, r1
 8002788:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800278c:	e00a      	b.n	80027a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	b2da      	uxtb	r2, r3
 8002792:	4908      	ldr	r1, [pc, #32]	; (80027b4 <__NVIC_SetPriority+0x50>)
 8002794:	79fb      	ldrb	r3, [r7, #7]
 8002796:	f003 030f 	and.w	r3, r3, #15
 800279a:	3b04      	subs	r3, #4
 800279c:	0112      	lsls	r2, r2, #4
 800279e:	b2d2      	uxtb	r2, r2
 80027a0:	440b      	add	r3, r1
 80027a2:	761a      	strb	r2, [r3, #24]
}
 80027a4:	bf00      	nop
 80027a6:	370c      	adds	r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bc80      	pop	{r7}
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	e000e100 	.word	0xe000e100
 80027b4:	e000ed00 	.word	0xe000ed00

080027b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b089      	sub	sp, #36	; 0x24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	60f8      	str	r0, [r7, #12]
 80027c0:	60b9      	str	r1, [r7, #8]
 80027c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f003 0307 	and.w	r3, r3, #7
 80027ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	f1c3 0307 	rsb	r3, r3, #7
 80027d2:	2b04      	cmp	r3, #4
 80027d4:	bf28      	it	cs
 80027d6:	2304      	movcs	r3, #4
 80027d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	3304      	adds	r3, #4
 80027de:	2b06      	cmp	r3, #6
 80027e0:	d902      	bls.n	80027e8 <NVIC_EncodePriority+0x30>
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	3b03      	subs	r3, #3
 80027e6:	e000      	b.n	80027ea <NVIC_EncodePriority+0x32>
 80027e8:	2300      	movs	r3, #0
 80027ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	fa02 f303 	lsl.w	r3, r2, r3
 80027f6:	43da      	mvns	r2, r3
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	401a      	ands	r2, r3
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002800:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	fa01 f303 	lsl.w	r3, r1, r3
 800280a:	43d9      	mvns	r1, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002810:	4313      	orrs	r3, r2
         );
}
 8002812:	4618      	mov	r0, r3
 8002814:	3724      	adds	r7, #36	; 0x24
 8002816:	46bd      	mov	sp, r7
 8002818:	bc80      	pop	{r7}
 800281a:	4770      	bx	lr

0800281c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	3b01      	subs	r3, #1
 8002828:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800282c:	d301      	bcc.n	8002832 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800282e:	2301      	movs	r3, #1
 8002830:	e00f      	b.n	8002852 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002832:	4a0a      	ldr	r2, [pc, #40]	; (800285c <SysTick_Config+0x40>)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	3b01      	subs	r3, #1
 8002838:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800283a:	210f      	movs	r1, #15
 800283c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002840:	f7ff ff90 	bl	8002764 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002844:	4b05      	ldr	r3, [pc, #20]	; (800285c <SysTick_Config+0x40>)
 8002846:	2200      	movs	r2, #0
 8002848:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800284a:	4b04      	ldr	r3, [pc, #16]	; (800285c <SysTick_Config+0x40>)
 800284c:	2207      	movs	r2, #7
 800284e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3708      	adds	r7, #8
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	e000e010 	.word	0xe000e010

08002860 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	f7ff ff2d 	bl	80026c8 <__NVIC_SetPriorityGrouping>
}
 800286e:	bf00      	nop
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}

08002876 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002876:	b580      	push	{r7, lr}
 8002878:	b086      	sub	sp, #24
 800287a:	af00      	add	r7, sp, #0
 800287c:	4603      	mov	r3, r0
 800287e:	60b9      	str	r1, [r7, #8]
 8002880:	607a      	str	r2, [r7, #4]
 8002882:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002884:	2300      	movs	r3, #0
 8002886:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002888:	f7ff ff42 	bl	8002710 <__NVIC_GetPriorityGrouping>
 800288c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	68b9      	ldr	r1, [r7, #8]
 8002892:	6978      	ldr	r0, [r7, #20]
 8002894:	f7ff ff90 	bl	80027b8 <NVIC_EncodePriority>
 8002898:	4602      	mov	r2, r0
 800289a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800289e:	4611      	mov	r1, r2
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7ff ff5f 	bl	8002764 <__NVIC_SetPriority>
}
 80028a6:	bf00      	nop
 80028a8:	3718      	adds	r7, #24
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}

080028ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028ae:	b580      	push	{r7, lr}
 80028b0:	b082      	sub	sp, #8
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	4603      	mov	r3, r0
 80028b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028bc:	4618      	mov	r0, r3
 80028be:	f7ff ff35 	bl	800272c <__NVIC_EnableIRQ>
}
 80028c2:	bf00      	nop
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}

080028ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028ca:	b580      	push	{r7, lr}
 80028cc:	b082      	sub	sp, #8
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f7ff ffa2 	bl	800281c <SysTick_Config>
 80028d8:	4603      	mov	r3, r0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3708      	adds	r7, #8
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
	...

080028e4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028ec:	2300      	movs	r3, #0
 80028ee:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d005      	beq.n	8002906 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2204      	movs	r2, #4
 80028fe:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	73fb      	strb	r3, [r7, #15]
 8002904:	e051      	b.n	80029aa <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f022 020e 	bic.w	r2, r2, #14
 8002914:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f022 0201 	bic.w	r2, r2, #1
 8002924:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a22      	ldr	r2, [pc, #136]	; (80029b4 <HAL_DMA_Abort_IT+0xd0>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d029      	beq.n	8002984 <HAL_DMA_Abort_IT+0xa0>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a20      	ldr	r2, [pc, #128]	; (80029b8 <HAL_DMA_Abort_IT+0xd4>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d022      	beq.n	8002980 <HAL_DMA_Abort_IT+0x9c>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a1f      	ldr	r2, [pc, #124]	; (80029bc <HAL_DMA_Abort_IT+0xd8>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d01a      	beq.n	800297a <HAL_DMA_Abort_IT+0x96>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a1d      	ldr	r2, [pc, #116]	; (80029c0 <HAL_DMA_Abort_IT+0xdc>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d012      	beq.n	8002974 <HAL_DMA_Abort_IT+0x90>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a1c      	ldr	r2, [pc, #112]	; (80029c4 <HAL_DMA_Abort_IT+0xe0>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d00a      	beq.n	800296e <HAL_DMA_Abort_IT+0x8a>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a1a      	ldr	r2, [pc, #104]	; (80029c8 <HAL_DMA_Abort_IT+0xe4>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d102      	bne.n	8002968 <HAL_DMA_Abort_IT+0x84>
 8002962:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002966:	e00e      	b.n	8002986 <HAL_DMA_Abort_IT+0xa2>
 8002968:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800296c:	e00b      	b.n	8002986 <HAL_DMA_Abort_IT+0xa2>
 800296e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002972:	e008      	b.n	8002986 <HAL_DMA_Abort_IT+0xa2>
 8002974:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002978:	e005      	b.n	8002986 <HAL_DMA_Abort_IT+0xa2>
 800297a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800297e:	e002      	b.n	8002986 <HAL_DMA_Abort_IT+0xa2>
 8002980:	2310      	movs	r3, #16
 8002982:	e000      	b.n	8002986 <HAL_DMA_Abort_IT+0xa2>
 8002984:	2301      	movs	r3, #1
 8002986:	4a11      	ldr	r2, [pc, #68]	; (80029cc <HAL_DMA_Abort_IT+0xe8>)
 8002988:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2201      	movs	r2, #1
 800298e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d003      	beq.n	80029aa <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	4798      	blx	r3
    } 
  }
  return status;
 80029aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3710      	adds	r7, #16
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	40020008 	.word	0x40020008
 80029b8:	4002001c 	.word	0x4002001c
 80029bc:	40020030 	.word	0x40020030
 80029c0:	40020044 	.word	0x40020044
 80029c4:	40020058 	.word	0x40020058
 80029c8:	4002006c 	.word	0x4002006c
 80029cc:	40020000 	.word	0x40020000

080029d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b08b      	sub	sp, #44	; 0x2c
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80029da:	2300      	movs	r3, #0
 80029dc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80029de:	2300      	movs	r3, #0
 80029e0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029e2:	e127      	b.n	8002c34 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80029e4:	2201      	movs	r2, #1
 80029e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	69fa      	ldr	r2, [r7, #28]
 80029f4:	4013      	ands	r3, r2
 80029f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	f040 8116 	bne.w	8002c2e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	2b12      	cmp	r3, #18
 8002a08:	d034      	beq.n	8002a74 <HAL_GPIO_Init+0xa4>
 8002a0a:	2b12      	cmp	r3, #18
 8002a0c:	d80d      	bhi.n	8002a2a <HAL_GPIO_Init+0x5a>
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d02b      	beq.n	8002a6a <HAL_GPIO_Init+0x9a>
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d804      	bhi.n	8002a20 <HAL_GPIO_Init+0x50>
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d031      	beq.n	8002a7e <HAL_GPIO_Init+0xae>
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d01c      	beq.n	8002a58 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002a1e:	e048      	b.n	8002ab2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002a20:	2b03      	cmp	r3, #3
 8002a22:	d043      	beq.n	8002aac <HAL_GPIO_Init+0xdc>
 8002a24:	2b11      	cmp	r3, #17
 8002a26:	d01b      	beq.n	8002a60 <HAL_GPIO_Init+0x90>
          break;
 8002a28:	e043      	b.n	8002ab2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002a2a:	4a89      	ldr	r2, [pc, #548]	; (8002c50 <HAL_GPIO_Init+0x280>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d026      	beq.n	8002a7e <HAL_GPIO_Init+0xae>
 8002a30:	4a87      	ldr	r2, [pc, #540]	; (8002c50 <HAL_GPIO_Init+0x280>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d806      	bhi.n	8002a44 <HAL_GPIO_Init+0x74>
 8002a36:	4a87      	ldr	r2, [pc, #540]	; (8002c54 <HAL_GPIO_Init+0x284>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d020      	beq.n	8002a7e <HAL_GPIO_Init+0xae>
 8002a3c:	4a86      	ldr	r2, [pc, #536]	; (8002c58 <HAL_GPIO_Init+0x288>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d01d      	beq.n	8002a7e <HAL_GPIO_Init+0xae>
          break;
 8002a42:	e036      	b.n	8002ab2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002a44:	4a85      	ldr	r2, [pc, #532]	; (8002c5c <HAL_GPIO_Init+0x28c>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d019      	beq.n	8002a7e <HAL_GPIO_Init+0xae>
 8002a4a:	4a85      	ldr	r2, [pc, #532]	; (8002c60 <HAL_GPIO_Init+0x290>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d016      	beq.n	8002a7e <HAL_GPIO_Init+0xae>
 8002a50:	4a84      	ldr	r2, [pc, #528]	; (8002c64 <HAL_GPIO_Init+0x294>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d013      	beq.n	8002a7e <HAL_GPIO_Init+0xae>
          break;
 8002a56:	e02c      	b.n	8002ab2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	623b      	str	r3, [r7, #32]
          break;
 8002a5e:	e028      	b.n	8002ab2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	3304      	adds	r3, #4
 8002a66:	623b      	str	r3, [r7, #32]
          break;
 8002a68:	e023      	b.n	8002ab2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	3308      	adds	r3, #8
 8002a70:	623b      	str	r3, [r7, #32]
          break;
 8002a72:	e01e      	b.n	8002ab2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	330c      	adds	r3, #12
 8002a7a:	623b      	str	r3, [r7, #32]
          break;
 8002a7c:	e019      	b.n	8002ab2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d102      	bne.n	8002a8c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a86:	2304      	movs	r3, #4
 8002a88:	623b      	str	r3, [r7, #32]
          break;
 8002a8a:	e012      	b.n	8002ab2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d105      	bne.n	8002aa0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a94:	2308      	movs	r3, #8
 8002a96:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	69fa      	ldr	r2, [r7, #28]
 8002a9c:	611a      	str	r2, [r3, #16]
          break;
 8002a9e:	e008      	b.n	8002ab2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002aa0:	2308      	movs	r3, #8
 8002aa2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	69fa      	ldr	r2, [r7, #28]
 8002aa8:	615a      	str	r2, [r3, #20]
          break;
 8002aaa:	e002      	b.n	8002ab2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002aac:	2300      	movs	r3, #0
 8002aae:	623b      	str	r3, [r7, #32]
          break;
 8002ab0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ab2:	69bb      	ldr	r3, [r7, #24]
 8002ab4:	2bff      	cmp	r3, #255	; 0xff
 8002ab6:	d801      	bhi.n	8002abc <HAL_GPIO_Init+0xec>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	e001      	b.n	8002ac0 <HAL_GPIO_Init+0xf0>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	3304      	adds	r3, #4
 8002ac0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ac2:	69bb      	ldr	r3, [r7, #24]
 8002ac4:	2bff      	cmp	r3, #255	; 0xff
 8002ac6:	d802      	bhi.n	8002ace <HAL_GPIO_Init+0xfe>
 8002ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	e002      	b.n	8002ad4 <HAL_GPIO_Init+0x104>
 8002ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad0:	3b08      	subs	r3, #8
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	210f      	movs	r1, #15
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	fa01 f303 	lsl.w	r3, r1, r3
 8002ae2:	43db      	mvns	r3, r3
 8002ae4:	401a      	ands	r2, r3
 8002ae6:	6a39      	ldr	r1, [r7, #32]
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	fa01 f303 	lsl.w	r3, r1, r3
 8002aee:	431a      	orrs	r2, r3
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	f000 8096 	beq.w	8002c2e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b02:	4b59      	ldr	r3, [pc, #356]	; (8002c68 <HAL_GPIO_Init+0x298>)
 8002b04:	699b      	ldr	r3, [r3, #24]
 8002b06:	4a58      	ldr	r2, [pc, #352]	; (8002c68 <HAL_GPIO_Init+0x298>)
 8002b08:	f043 0301 	orr.w	r3, r3, #1
 8002b0c:	6193      	str	r3, [r2, #24]
 8002b0e:	4b56      	ldr	r3, [pc, #344]	; (8002c68 <HAL_GPIO_Init+0x298>)
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	60bb      	str	r3, [r7, #8]
 8002b18:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002b1a:	4a54      	ldr	r2, [pc, #336]	; (8002c6c <HAL_GPIO_Init+0x29c>)
 8002b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b1e:	089b      	lsrs	r3, r3, #2
 8002b20:	3302      	adds	r3, #2
 8002b22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b26:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2a:	f003 0303 	and.w	r3, r3, #3
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	220f      	movs	r2, #15
 8002b32:	fa02 f303 	lsl.w	r3, r2, r3
 8002b36:	43db      	mvns	r3, r3
 8002b38:	68fa      	ldr	r2, [r7, #12]
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4a4b      	ldr	r2, [pc, #300]	; (8002c70 <HAL_GPIO_Init+0x2a0>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d013      	beq.n	8002b6e <HAL_GPIO_Init+0x19e>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4a4a      	ldr	r2, [pc, #296]	; (8002c74 <HAL_GPIO_Init+0x2a4>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d00d      	beq.n	8002b6a <HAL_GPIO_Init+0x19a>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a49      	ldr	r2, [pc, #292]	; (8002c78 <HAL_GPIO_Init+0x2a8>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d007      	beq.n	8002b66 <HAL_GPIO_Init+0x196>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4a48      	ldr	r2, [pc, #288]	; (8002c7c <HAL_GPIO_Init+0x2ac>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d101      	bne.n	8002b62 <HAL_GPIO_Init+0x192>
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e006      	b.n	8002b70 <HAL_GPIO_Init+0x1a0>
 8002b62:	2304      	movs	r3, #4
 8002b64:	e004      	b.n	8002b70 <HAL_GPIO_Init+0x1a0>
 8002b66:	2302      	movs	r3, #2
 8002b68:	e002      	b.n	8002b70 <HAL_GPIO_Init+0x1a0>
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e000      	b.n	8002b70 <HAL_GPIO_Init+0x1a0>
 8002b6e:	2300      	movs	r3, #0
 8002b70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b72:	f002 0203 	and.w	r2, r2, #3
 8002b76:	0092      	lsls	r2, r2, #2
 8002b78:	4093      	lsls	r3, r2
 8002b7a:	68fa      	ldr	r2, [r7, #12]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002b80:	493a      	ldr	r1, [pc, #232]	; (8002c6c <HAL_GPIO_Init+0x29c>)
 8002b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b84:	089b      	lsrs	r3, r3, #2
 8002b86:	3302      	adds	r3, #2
 8002b88:	68fa      	ldr	r2, [r7, #12]
 8002b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d006      	beq.n	8002ba8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b9a:	4b39      	ldr	r3, [pc, #228]	; (8002c80 <HAL_GPIO_Init+0x2b0>)
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	4938      	ldr	r1, [pc, #224]	; (8002c80 <HAL_GPIO_Init+0x2b0>)
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	600b      	str	r3, [r1, #0]
 8002ba6:	e006      	b.n	8002bb6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002ba8:	4b35      	ldr	r3, [pc, #212]	; (8002c80 <HAL_GPIO_Init+0x2b0>)
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	43db      	mvns	r3, r3
 8002bb0:	4933      	ldr	r1, [pc, #204]	; (8002c80 <HAL_GPIO_Init+0x2b0>)
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d006      	beq.n	8002bd0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002bc2:	4b2f      	ldr	r3, [pc, #188]	; (8002c80 <HAL_GPIO_Init+0x2b0>)
 8002bc4:	685a      	ldr	r2, [r3, #4]
 8002bc6:	492e      	ldr	r1, [pc, #184]	; (8002c80 <HAL_GPIO_Init+0x2b0>)
 8002bc8:	69bb      	ldr	r3, [r7, #24]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	604b      	str	r3, [r1, #4]
 8002bce:	e006      	b.n	8002bde <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002bd0:	4b2b      	ldr	r3, [pc, #172]	; (8002c80 <HAL_GPIO_Init+0x2b0>)
 8002bd2:	685a      	ldr	r2, [r3, #4]
 8002bd4:	69bb      	ldr	r3, [r7, #24]
 8002bd6:	43db      	mvns	r3, r3
 8002bd8:	4929      	ldr	r1, [pc, #164]	; (8002c80 <HAL_GPIO_Init+0x2b0>)
 8002bda:	4013      	ands	r3, r2
 8002bdc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d006      	beq.n	8002bf8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002bea:	4b25      	ldr	r3, [pc, #148]	; (8002c80 <HAL_GPIO_Init+0x2b0>)
 8002bec:	689a      	ldr	r2, [r3, #8]
 8002bee:	4924      	ldr	r1, [pc, #144]	; (8002c80 <HAL_GPIO_Init+0x2b0>)
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	608b      	str	r3, [r1, #8]
 8002bf6:	e006      	b.n	8002c06 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002bf8:	4b21      	ldr	r3, [pc, #132]	; (8002c80 <HAL_GPIO_Init+0x2b0>)
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	69bb      	ldr	r3, [r7, #24]
 8002bfe:	43db      	mvns	r3, r3
 8002c00:	491f      	ldr	r1, [pc, #124]	; (8002c80 <HAL_GPIO_Init+0x2b0>)
 8002c02:	4013      	ands	r3, r2
 8002c04:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d006      	beq.n	8002c20 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c12:	4b1b      	ldr	r3, [pc, #108]	; (8002c80 <HAL_GPIO_Init+0x2b0>)
 8002c14:	68da      	ldr	r2, [r3, #12]
 8002c16:	491a      	ldr	r1, [pc, #104]	; (8002c80 <HAL_GPIO_Init+0x2b0>)
 8002c18:	69bb      	ldr	r3, [r7, #24]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	60cb      	str	r3, [r1, #12]
 8002c1e:	e006      	b.n	8002c2e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c20:	4b17      	ldr	r3, [pc, #92]	; (8002c80 <HAL_GPIO_Init+0x2b0>)
 8002c22:	68da      	ldr	r2, [r3, #12]
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	43db      	mvns	r3, r3
 8002c28:	4915      	ldr	r1, [pc, #84]	; (8002c80 <HAL_GPIO_Init+0x2b0>)
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c30:	3301      	adds	r3, #1
 8002c32:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	f47f aed0 	bne.w	80029e4 <HAL_GPIO_Init+0x14>
  }
}
 8002c44:	bf00      	nop
 8002c46:	372c      	adds	r7, #44	; 0x2c
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bc80      	pop	{r7}
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	10210000 	.word	0x10210000
 8002c54:	10110000 	.word	0x10110000
 8002c58:	10120000 	.word	0x10120000
 8002c5c:	10310000 	.word	0x10310000
 8002c60:	10320000 	.word	0x10320000
 8002c64:	10220000 	.word	0x10220000
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	40010000 	.word	0x40010000
 8002c70:	40010800 	.word	0x40010800
 8002c74:	40010c00 	.word	0x40010c00
 8002c78:	40011000 	.word	0x40011000
 8002c7c:	40011400 	.word	0x40011400
 8002c80:	40010400 	.word	0x40010400

08002c84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b085      	sub	sp, #20
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	689a      	ldr	r2, [r3, #8]
 8002c94:	887b      	ldrh	r3, [r7, #2]
 8002c96:	4013      	ands	r3, r2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d002      	beq.n	8002ca2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	73fb      	strb	r3, [r7, #15]
 8002ca0:	e001      	b.n	8002ca6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ca6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3714      	adds	r7, #20
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bc80      	pop	{r7}
 8002cb0:	4770      	bx	lr

08002cb2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	b083      	sub	sp, #12
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
 8002cba:	460b      	mov	r3, r1
 8002cbc:	807b      	strh	r3, [r7, #2]
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002cc2:	787b      	ldrb	r3, [r7, #1]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d003      	beq.n	8002cd0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cc8:	887a      	ldrh	r2, [r7, #2]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002cce:	e003      	b.n	8002cd8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002cd0:	887b      	ldrh	r3, [r7, #2]
 8002cd2:	041a      	lsls	r2, r3, #16
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	611a      	str	r2, [r3, #16]
}
 8002cd8:	bf00      	nop
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bc80      	pop	{r7}
 8002ce0:	4770      	bx	lr
	...

08002ce4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e26c      	b.n	80031d0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0301 	and.w	r3, r3, #1
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	f000 8087 	beq.w	8002e12 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d04:	4b92      	ldr	r3, [pc, #584]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f003 030c 	and.w	r3, r3, #12
 8002d0c:	2b04      	cmp	r3, #4
 8002d0e:	d00c      	beq.n	8002d2a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d10:	4b8f      	ldr	r3, [pc, #572]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f003 030c 	and.w	r3, r3, #12
 8002d18:	2b08      	cmp	r3, #8
 8002d1a:	d112      	bne.n	8002d42 <HAL_RCC_OscConfig+0x5e>
 8002d1c:	4b8c      	ldr	r3, [pc, #560]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d28:	d10b      	bne.n	8002d42 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d2a:	4b89      	ldr	r3, [pc, #548]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d06c      	beq.n	8002e10 <HAL_RCC_OscConfig+0x12c>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d168      	bne.n	8002e10 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e246      	b.n	80031d0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d4a:	d106      	bne.n	8002d5a <HAL_RCC_OscConfig+0x76>
 8002d4c:	4b80      	ldr	r3, [pc, #512]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a7f      	ldr	r2, [pc, #508]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d56:	6013      	str	r3, [r2, #0]
 8002d58:	e02e      	b.n	8002db8 <HAL_RCC_OscConfig+0xd4>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d10c      	bne.n	8002d7c <HAL_RCC_OscConfig+0x98>
 8002d62:	4b7b      	ldr	r3, [pc, #492]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a7a      	ldr	r2, [pc, #488]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d6c:	6013      	str	r3, [r2, #0]
 8002d6e:	4b78      	ldr	r3, [pc, #480]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a77      	ldr	r2, [pc, #476]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d78:	6013      	str	r3, [r2, #0]
 8002d7a:	e01d      	b.n	8002db8 <HAL_RCC_OscConfig+0xd4>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d84:	d10c      	bne.n	8002da0 <HAL_RCC_OscConfig+0xbc>
 8002d86:	4b72      	ldr	r3, [pc, #456]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a71      	ldr	r2, [pc, #452]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d90:	6013      	str	r3, [r2, #0]
 8002d92:	4b6f      	ldr	r3, [pc, #444]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a6e      	ldr	r2, [pc, #440]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002d98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d9c:	6013      	str	r3, [r2, #0]
 8002d9e:	e00b      	b.n	8002db8 <HAL_RCC_OscConfig+0xd4>
 8002da0:	4b6b      	ldr	r3, [pc, #428]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a6a      	ldr	r2, [pc, #424]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002da6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002daa:	6013      	str	r3, [r2, #0]
 8002dac:	4b68      	ldr	r3, [pc, #416]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a67      	ldr	r2, [pc, #412]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002db2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002db6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d013      	beq.n	8002de8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc0:	f7ff fc56 	bl	8002670 <HAL_GetTick>
 8002dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dc6:	e008      	b.n	8002dda <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dc8:	f7ff fc52 	bl	8002670 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	2b64      	cmp	r3, #100	; 0x64
 8002dd4:	d901      	bls.n	8002dda <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e1fa      	b.n	80031d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dda:	4b5d      	ldr	r3, [pc, #372]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d0f0      	beq.n	8002dc8 <HAL_RCC_OscConfig+0xe4>
 8002de6:	e014      	b.n	8002e12 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002de8:	f7ff fc42 	bl	8002670 <HAL_GetTick>
 8002dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dee:	e008      	b.n	8002e02 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002df0:	f7ff fc3e 	bl	8002670 <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	2b64      	cmp	r3, #100	; 0x64
 8002dfc:	d901      	bls.n	8002e02 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e1e6      	b.n	80031d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e02:	4b53      	ldr	r3, [pc, #332]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d1f0      	bne.n	8002df0 <HAL_RCC_OscConfig+0x10c>
 8002e0e:	e000      	b.n	8002e12 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d063      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e1e:	4b4c      	ldr	r3, [pc, #304]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	f003 030c 	and.w	r3, r3, #12
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d00b      	beq.n	8002e42 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002e2a:	4b49      	ldr	r3, [pc, #292]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f003 030c 	and.w	r3, r3, #12
 8002e32:	2b08      	cmp	r3, #8
 8002e34:	d11c      	bne.n	8002e70 <HAL_RCC_OscConfig+0x18c>
 8002e36:	4b46      	ldr	r3, [pc, #280]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d116      	bne.n	8002e70 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e42:	4b43      	ldr	r3, [pc, #268]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0302 	and.w	r3, r3, #2
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d005      	beq.n	8002e5a <HAL_RCC_OscConfig+0x176>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d001      	beq.n	8002e5a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e1ba      	b.n	80031d0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e5a:	4b3d      	ldr	r3, [pc, #244]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	695b      	ldr	r3, [r3, #20]
 8002e66:	00db      	lsls	r3, r3, #3
 8002e68:	4939      	ldr	r1, [pc, #228]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e6e:	e03a      	b.n	8002ee6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d020      	beq.n	8002eba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e78:	4b36      	ldr	r3, [pc, #216]	; (8002f54 <HAL_RCC_OscConfig+0x270>)
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e7e:	f7ff fbf7 	bl	8002670 <HAL_GetTick>
 8002e82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e84:	e008      	b.n	8002e98 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e86:	f7ff fbf3 	bl	8002670 <HAL_GetTick>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d901      	bls.n	8002e98 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e19b      	b.n	80031d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e98:	4b2d      	ldr	r3, [pc, #180]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d0f0      	beq.n	8002e86 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ea4:	4b2a      	ldr	r3, [pc, #168]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	695b      	ldr	r3, [r3, #20]
 8002eb0:	00db      	lsls	r3, r3, #3
 8002eb2:	4927      	ldr	r1, [pc, #156]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	600b      	str	r3, [r1, #0]
 8002eb8:	e015      	b.n	8002ee6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002eba:	4b26      	ldr	r3, [pc, #152]	; (8002f54 <HAL_RCC_OscConfig+0x270>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ec0:	f7ff fbd6 	bl	8002670 <HAL_GetTick>
 8002ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ec6:	e008      	b.n	8002eda <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ec8:	f7ff fbd2 	bl	8002670 <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d901      	bls.n	8002eda <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e17a      	b.n	80031d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eda:	4b1d      	ldr	r3, [pc, #116]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0302 	and.w	r3, r3, #2
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d1f0      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0308 	and.w	r3, r3, #8
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d03a      	beq.n	8002f68 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	699b      	ldr	r3, [r3, #24]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d019      	beq.n	8002f2e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002efa:	4b17      	ldr	r3, [pc, #92]	; (8002f58 <HAL_RCC_OscConfig+0x274>)
 8002efc:	2201      	movs	r2, #1
 8002efe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f00:	f7ff fbb6 	bl	8002670 <HAL_GetTick>
 8002f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f06:	e008      	b.n	8002f1a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f08:	f7ff fbb2 	bl	8002670 <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d901      	bls.n	8002f1a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e15a      	b.n	80031d0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f1a:	4b0d      	ldr	r3, [pc, #52]	; (8002f50 <HAL_RCC_OscConfig+0x26c>)
 8002f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1e:	f003 0302 	and.w	r3, r3, #2
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d0f0      	beq.n	8002f08 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002f26:	2001      	movs	r0, #1
 8002f28:	f000 faa8 	bl	800347c <RCC_Delay>
 8002f2c:	e01c      	b.n	8002f68 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f2e:	4b0a      	ldr	r3, [pc, #40]	; (8002f58 <HAL_RCC_OscConfig+0x274>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f34:	f7ff fb9c 	bl	8002670 <HAL_GetTick>
 8002f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f3a:	e00f      	b.n	8002f5c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f3c:	f7ff fb98 	bl	8002670 <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	d908      	bls.n	8002f5c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e140      	b.n	80031d0 <HAL_RCC_OscConfig+0x4ec>
 8002f4e:	bf00      	nop
 8002f50:	40021000 	.word	0x40021000
 8002f54:	42420000 	.word	0x42420000
 8002f58:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f5c:	4b9e      	ldr	r3, [pc, #632]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8002f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f60:	f003 0302 	and.w	r3, r3, #2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d1e9      	bne.n	8002f3c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0304 	and.w	r3, r3, #4
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	f000 80a6 	beq.w	80030c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f76:	2300      	movs	r3, #0
 8002f78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f7a:	4b97      	ldr	r3, [pc, #604]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8002f7c:	69db      	ldr	r3, [r3, #28]
 8002f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d10d      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f86:	4b94      	ldr	r3, [pc, #592]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8002f88:	69db      	ldr	r3, [r3, #28]
 8002f8a:	4a93      	ldr	r2, [pc, #588]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8002f8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f90:	61d3      	str	r3, [r2, #28]
 8002f92:	4b91      	ldr	r3, [pc, #580]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8002f94:	69db      	ldr	r3, [r3, #28]
 8002f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f9a:	60bb      	str	r3, [r7, #8]
 8002f9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fa2:	4b8e      	ldr	r3, [pc, #568]	; (80031dc <HAL_RCC_OscConfig+0x4f8>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d118      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fae:	4b8b      	ldr	r3, [pc, #556]	; (80031dc <HAL_RCC_OscConfig+0x4f8>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a8a      	ldr	r2, [pc, #552]	; (80031dc <HAL_RCC_OscConfig+0x4f8>)
 8002fb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fba:	f7ff fb59 	bl	8002670 <HAL_GetTick>
 8002fbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fc0:	e008      	b.n	8002fd4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fc2:	f7ff fb55 	bl	8002670 <HAL_GetTick>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	2b64      	cmp	r3, #100	; 0x64
 8002fce:	d901      	bls.n	8002fd4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e0fd      	b.n	80031d0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fd4:	4b81      	ldr	r3, [pc, #516]	; (80031dc <HAL_RCC_OscConfig+0x4f8>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d0f0      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d106      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x312>
 8002fe8:	4b7b      	ldr	r3, [pc, #492]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	4a7a      	ldr	r2, [pc, #488]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8002fee:	f043 0301 	orr.w	r3, r3, #1
 8002ff2:	6213      	str	r3, [r2, #32]
 8002ff4:	e02d      	b.n	8003052 <HAL_RCC_OscConfig+0x36e>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d10c      	bne.n	8003018 <HAL_RCC_OscConfig+0x334>
 8002ffe:	4b76      	ldr	r3, [pc, #472]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8003000:	6a1b      	ldr	r3, [r3, #32]
 8003002:	4a75      	ldr	r2, [pc, #468]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8003004:	f023 0301 	bic.w	r3, r3, #1
 8003008:	6213      	str	r3, [r2, #32]
 800300a:	4b73      	ldr	r3, [pc, #460]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 800300c:	6a1b      	ldr	r3, [r3, #32]
 800300e:	4a72      	ldr	r2, [pc, #456]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8003010:	f023 0304 	bic.w	r3, r3, #4
 8003014:	6213      	str	r3, [r2, #32]
 8003016:	e01c      	b.n	8003052 <HAL_RCC_OscConfig+0x36e>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	2b05      	cmp	r3, #5
 800301e:	d10c      	bne.n	800303a <HAL_RCC_OscConfig+0x356>
 8003020:	4b6d      	ldr	r3, [pc, #436]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8003022:	6a1b      	ldr	r3, [r3, #32]
 8003024:	4a6c      	ldr	r2, [pc, #432]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8003026:	f043 0304 	orr.w	r3, r3, #4
 800302a:	6213      	str	r3, [r2, #32]
 800302c:	4b6a      	ldr	r3, [pc, #424]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 800302e:	6a1b      	ldr	r3, [r3, #32]
 8003030:	4a69      	ldr	r2, [pc, #420]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8003032:	f043 0301 	orr.w	r3, r3, #1
 8003036:	6213      	str	r3, [r2, #32]
 8003038:	e00b      	b.n	8003052 <HAL_RCC_OscConfig+0x36e>
 800303a:	4b67      	ldr	r3, [pc, #412]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 800303c:	6a1b      	ldr	r3, [r3, #32]
 800303e:	4a66      	ldr	r2, [pc, #408]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8003040:	f023 0301 	bic.w	r3, r3, #1
 8003044:	6213      	str	r3, [r2, #32]
 8003046:	4b64      	ldr	r3, [pc, #400]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8003048:	6a1b      	ldr	r3, [r3, #32]
 800304a:	4a63      	ldr	r2, [pc, #396]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 800304c:	f023 0304 	bic.w	r3, r3, #4
 8003050:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d015      	beq.n	8003086 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800305a:	f7ff fb09 	bl	8002670 <HAL_GetTick>
 800305e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003060:	e00a      	b.n	8003078 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003062:	f7ff fb05 	bl	8002670 <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003070:	4293      	cmp	r3, r2
 8003072:	d901      	bls.n	8003078 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	e0ab      	b.n	80031d0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003078:	4b57      	ldr	r3, [pc, #348]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 800307a:	6a1b      	ldr	r3, [r3, #32]
 800307c:	f003 0302 	and.w	r3, r3, #2
 8003080:	2b00      	cmp	r3, #0
 8003082:	d0ee      	beq.n	8003062 <HAL_RCC_OscConfig+0x37e>
 8003084:	e014      	b.n	80030b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003086:	f7ff faf3 	bl	8002670 <HAL_GetTick>
 800308a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800308c:	e00a      	b.n	80030a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800308e:	f7ff faef 	bl	8002670 <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	f241 3288 	movw	r2, #5000	; 0x1388
 800309c:	4293      	cmp	r3, r2
 800309e:	d901      	bls.n	80030a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e095      	b.n	80031d0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030a4:	4b4c      	ldr	r3, [pc, #304]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 80030a6:	6a1b      	ldr	r3, [r3, #32]
 80030a8:	f003 0302 	and.w	r3, r3, #2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d1ee      	bne.n	800308e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80030b0:	7dfb      	ldrb	r3, [r7, #23]
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d105      	bne.n	80030c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030b6:	4b48      	ldr	r3, [pc, #288]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 80030b8:	69db      	ldr	r3, [r3, #28]
 80030ba:	4a47      	ldr	r2, [pc, #284]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 80030bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	69db      	ldr	r3, [r3, #28]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	f000 8081 	beq.w	80031ce <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030cc:	4b42      	ldr	r3, [pc, #264]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f003 030c 	and.w	r3, r3, #12
 80030d4:	2b08      	cmp	r3, #8
 80030d6:	d061      	beq.n	800319c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	69db      	ldr	r3, [r3, #28]
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d146      	bne.n	800316e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030e0:	4b3f      	ldr	r3, [pc, #252]	; (80031e0 <HAL_RCC_OscConfig+0x4fc>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030e6:	f7ff fac3 	bl	8002670 <HAL_GetTick>
 80030ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030ec:	e008      	b.n	8003100 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030ee:	f7ff fabf 	bl	8002670 <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	2b02      	cmp	r3, #2
 80030fa:	d901      	bls.n	8003100 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e067      	b.n	80031d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003100:	4b35      	ldr	r3, [pc, #212]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003108:	2b00      	cmp	r3, #0
 800310a:	d1f0      	bne.n	80030ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a1b      	ldr	r3, [r3, #32]
 8003110:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003114:	d108      	bne.n	8003128 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003116:	4b30      	ldr	r3, [pc, #192]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	492d      	ldr	r1, [pc, #180]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8003124:	4313      	orrs	r3, r2
 8003126:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003128:	4b2b      	ldr	r3, [pc, #172]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6a19      	ldr	r1, [r3, #32]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003138:	430b      	orrs	r3, r1
 800313a:	4927      	ldr	r1, [pc, #156]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 800313c:	4313      	orrs	r3, r2
 800313e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003140:	4b27      	ldr	r3, [pc, #156]	; (80031e0 <HAL_RCC_OscConfig+0x4fc>)
 8003142:	2201      	movs	r2, #1
 8003144:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003146:	f7ff fa93 	bl	8002670 <HAL_GetTick>
 800314a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800314c:	e008      	b.n	8003160 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800314e:	f7ff fa8f 	bl	8002670 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	2b02      	cmp	r3, #2
 800315a:	d901      	bls.n	8003160 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e037      	b.n	80031d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003160:	4b1d      	ldr	r3, [pc, #116]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d0f0      	beq.n	800314e <HAL_RCC_OscConfig+0x46a>
 800316c:	e02f      	b.n	80031ce <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800316e:	4b1c      	ldr	r3, [pc, #112]	; (80031e0 <HAL_RCC_OscConfig+0x4fc>)
 8003170:	2200      	movs	r2, #0
 8003172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003174:	f7ff fa7c 	bl	8002670 <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800317a:	e008      	b.n	800318e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800317c:	f7ff fa78 	bl	8002670 <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	2b02      	cmp	r3, #2
 8003188:	d901      	bls.n	800318e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	e020      	b.n	80031d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800318e:	4b12      	ldr	r3, [pc, #72]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1f0      	bne.n	800317c <HAL_RCC_OscConfig+0x498>
 800319a:	e018      	b.n	80031ce <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	69db      	ldr	r3, [r3, #28]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d101      	bne.n	80031a8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e013      	b.n	80031d0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80031a8:	4b0b      	ldr	r3, [pc, #44]	; (80031d8 <HAL_RCC_OscConfig+0x4f4>)
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6a1b      	ldr	r3, [r3, #32]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d106      	bne.n	80031ca <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d001      	beq.n	80031ce <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e000      	b.n	80031d0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80031ce:	2300      	movs	r3, #0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3718      	adds	r7, #24
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	40021000 	.word	0x40021000
 80031dc:	40007000 	.word	0x40007000
 80031e0:	42420060 	.word	0x42420060

080031e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d101      	bne.n	80031f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e0d0      	b.n	800339a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80031f8:	4b6a      	ldr	r3, [pc, #424]	; (80033a4 <HAL_RCC_ClockConfig+0x1c0>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0307 	and.w	r3, r3, #7
 8003200:	683a      	ldr	r2, [r7, #0]
 8003202:	429a      	cmp	r2, r3
 8003204:	d910      	bls.n	8003228 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003206:	4b67      	ldr	r3, [pc, #412]	; (80033a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f023 0207 	bic.w	r2, r3, #7
 800320e:	4965      	ldr	r1, [pc, #404]	; (80033a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	4313      	orrs	r3, r2
 8003214:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003216:	4b63      	ldr	r3, [pc, #396]	; (80033a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0307 	and.w	r3, r3, #7
 800321e:	683a      	ldr	r2, [r7, #0]
 8003220:	429a      	cmp	r2, r3
 8003222:	d001      	beq.n	8003228 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e0b8      	b.n	800339a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 0302 	and.w	r3, r3, #2
 8003230:	2b00      	cmp	r3, #0
 8003232:	d020      	beq.n	8003276 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0304 	and.w	r3, r3, #4
 800323c:	2b00      	cmp	r3, #0
 800323e:	d005      	beq.n	800324c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003240:	4b59      	ldr	r3, [pc, #356]	; (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	4a58      	ldr	r2, [pc, #352]	; (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003246:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800324a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0308 	and.w	r3, r3, #8
 8003254:	2b00      	cmp	r3, #0
 8003256:	d005      	beq.n	8003264 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003258:	4b53      	ldr	r3, [pc, #332]	; (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	4a52      	ldr	r2, [pc, #328]	; (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 800325e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003262:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003264:	4b50      	ldr	r3, [pc, #320]	; (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	494d      	ldr	r1, [pc, #308]	; (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003272:	4313      	orrs	r3, r2
 8003274:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b00      	cmp	r3, #0
 8003280:	d040      	beq.n	8003304 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	2b01      	cmp	r3, #1
 8003288:	d107      	bne.n	800329a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800328a:	4b47      	ldr	r3, [pc, #284]	; (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d115      	bne.n	80032c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e07f      	b.n	800339a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d107      	bne.n	80032b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032a2:	4b41      	ldr	r3, [pc, #260]	; (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d109      	bne.n	80032c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e073      	b.n	800339a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032b2:	4b3d      	ldr	r3, [pc, #244]	; (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0302 	and.w	r3, r3, #2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d101      	bne.n	80032c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e06b      	b.n	800339a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032c2:	4b39      	ldr	r3, [pc, #228]	; (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f023 0203 	bic.w	r2, r3, #3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	4936      	ldr	r1, [pc, #216]	; (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 80032d0:	4313      	orrs	r3, r2
 80032d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032d4:	f7ff f9cc 	bl	8002670 <HAL_GetTick>
 80032d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032da:	e00a      	b.n	80032f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032dc:	f7ff f9c8 	bl	8002670 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e053      	b.n	800339a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032f2:	4b2d      	ldr	r3, [pc, #180]	; (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f003 020c 	and.w	r2, r3, #12
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	429a      	cmp	r2, r3
 8003302:	d1eb      	bne.n	80032dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003304:	4b27      	ldr	r3, [pc, #156]	; (80033a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 0307 	and.w	r3, r3, #7
 800330c:	683a      	ldr	r2, [r7, #0]
 800330e:	429a      	cmp	r2, r3
 8003310:	d210      	bcs.n	8003334 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003312:	4b24      	ldr	r3, [pc, #144]	; (80033a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f023 0207 	bic.w	r2, r3, #7
 800331a:	4922      	ldr	r1, [pc, #136]	; (80033a4 <HAL_RCC_ClockConfig+0x1c0>)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	4313      	orrs	r3, r2
 8003320:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003322:	4b20      	ldr	r3, [pc, #128]	; (80033a4 <HAL_RCC_ClockConfig+0x1c0>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0307 	and.w	r3, r3, #7
 800332a:	683a      	ldr	r2, [r7, #0]
 800332c:	429a      	cmp	r2, r3
 800332e:	d001      	beq.n	8003334 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e032      	b.n	800339a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0304 	and.w	r3, r3, #4
 800333c:	2b00      	cmp	r3, #0
 800333e:	d008      	beq.n	8003352 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003340:	4b19      	ldr	r3, [pc, #100]	; (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	4916      	ldr	r1, [pc, #88]	; (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 800334e:	4313      	orrs	r3, r2
 8003350:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0308 	and.w	r3, r3, #8
 800335a:	2b00      	cmp	r3, #0
 800335c:	d009      	beq.n	8003372 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800335e:	4b12      	ldr	r3, [pc, #72]	; (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	691b      	ldr	r3, [r3, #16]
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	490e      	ldr	r1, [pc, #56]	; (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 800336e:	4313      	orrs	r3, r2
 8003370:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003372:	f000 f821 	bl	80033b8 <HAL_RCC_GetSysClockFreq>
 8003376:	4601      	mov	r1, r0
 8003378:	4b0b      	ldr	r3, [pc, #44]	; (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	091b      	lsrs	r3, r3, #4
 800337e:	f003 030f 	and.w	r3, r3, #15
 8003382:	4a0a      	ldr	r2, [pc, #40]	; (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 8003384:	5cd3      	ldrb	r3, [r2, r3]
 8003386:	fa21 f303 	lsr.w	r3, r1, r3
 800338a:	4a09      	ldr	r2, [pc, #36]	; (80033b0 <HAL_RCC_ClockConfig+0x1cc>)
 800338c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800338e:	4b09      	ldr	r3, [pc, #36]	; (80033b4 <HAL_RCC_ClockConfig+0x1d0>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4618      	mov	r0, r3
 8003394:	f7ff f92a 	bl	80025ec <HAL_InitTick>

  return HAL_OK;
 8003398:	2300      	movs	r3, #0
}
 800339a:	4618      	mov	r0, r3
 800339c:	3710      	adds	r7, #16
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	40022000 	.word	0x40022000
 80033a8:	40021000 	.word	0x40021000
 80033ac:	08007d44 	.word	0x08007d44
 80033b0:	20000054 	.word	0x20000054
 80033b4:	20000058 	.word	0x20000058

080033b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033b8:	b490      	push	{r4, r7}
 80033ba:	b08a      	sub	sp, #40	; 0x28
 80033bc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80033be:	4b2a      	ldr	r3, [pc, #168]	; (8003468 <HAL_RCC_GetSysClockFreq+0xb0>)
 80033c0:	1d3c      	adds	r4, r7, #4
 80033c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80033c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80033c8:	4b28      	ldr	r3, [pc, #160]	; (800346c <HAL_RCC_GetSysClockFreq+0xb4>)
 80033ca:	881b      	ldrh	r3, [r3, #0]
 80033cc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80033ce:	2300      	movs	r3, #0
 80033d0:	61fb      	str	r3, [r7, #28]
 80033d2:	2300      	movs	r3, #0
 80033d4:	61bb      	str	r3, [r7, #24]
 80033d6:	2300      	movs	r3, #0
 80033d8:	627b      	str	r3, [r7, #36]	; 0x24
 80033da:	2300      	movs	r3, #0
 80033dc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80033de:	2300      	movs	r3, #0
 80033e0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80033e2:	4b23      	ldr	r3, [pc, #140]	; (8003470 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	f003 030c 	and.w	r3, r3, #12
 80033ee:	2b04      	cmp	r3, #4
 80033f0:	d002      	beq.n	80033f8 <HAL_RCC_GetSysClockFreq+0x40>
 80033f2:	2b08      	cmp	r3, #8
 80033f4:	d003      	beq.n	80033fe <HAL_RCC_GetSysClockFreq+0x46>
 80033f6:	e02d      	b.n	8003454 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80033f8:	4b1e      	ldr	r3, [pc, #120]	; (8003474 <HAL_RCC_GetSysClockFreq+0xbc>)
 80033fa:	623b      	str	r3, [r7, #32]
      break;
 80033fc:	e02d      	b.n	800345a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	0c9b      	lsrs	r3, r3, #18
 8003402:	f003 030f 	and.w	r3, r3, #15
 8003406:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800340a:	4413      	add	r3, r2
 800340c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003410:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d013      	beq.n	8003444 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800341c:	4b14      	ldr	r3, [pc, #80]	; (8003470 <HAL_RCC_GetSysClockFreq+0xb8>)
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	0c5b      	lsrs	r3, r3, #17
 8003422:	f003 0301 	and.w	r3, r3, #1
 8003426:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800342a:	4413      	add	r3, r2
 800342c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003430:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	4a0f      	ldr	r2, [pc, #60]	; (8003474 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003436:	fb02 f203 	mul.w	r2, r2, r3
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003440:	627b      	str	r3, [r7, #36]	; 0x24
 8003442:	e004      	b.n	800344e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	4a0c      	ldr	r2, [pc, #48]	; (8003478 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003448:	fb02 f303 	mul.w	r3, r2, r3
 800344c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800344e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003450:	623b      	str	r3, [r7, #32]
      break;
 8003452:	e002      	b.n	800345a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003454:	4b07      	ldr	r3, [pc, #28]	; (8003474 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003456:	623b      	str	r3, [r7, #32]
      break;
 8003458:	bf00      	nop
    }
  }
  return sysclockfreq;
 800345a:	6a3b      	ldr	r3, [r7, #32]
}
 800345c:	4618      	mov	r0, r3
 800345e:	3728      	adds	r7, #40	; 0x28
 8003460:	46bd      	mov	sp, r7
 8003462:	bc90      	pop	{r4, r7}
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	08007d30 	.word	0x08007d30
 800346c:	08007d40 	.word	0x08007d40
 8003470:	40021000 	.word	0x40021000
 8003474:	007a1200 	.word	0x007a1200
 8003478:	003d0900 	.word	0x003d0900

0800347c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800347c:	b480      	push	{r7}
 800347e:	b085      	sub	sp, #20
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003484:	4b0a      	ldr	r3, [pc, #40]	; (80034b0 <RCC_Delay+0x34>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a0a      	ldr	r2, [pc, #40]	; (80034b4 <RCC_Delay+0x38>)
 800348a:	fba2 2303 	umull	r2, r3, r2, r3
 800348e:	0a5b      	lsrs	r3, r3, #9
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	fb02 f303 	mul.w	r3, r2, r3
 8003496:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003498:	bf00      	nop
  }
  while (Delay --);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	1e5a      	subs	r2, r3, #1
 800349e:	60fa      	str	r2, [r7, #12]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d1f9      	bne.n	8003498 <RCC_Delay+0x1c>
}
 80034a4:	bf00      	nop
 80034a6:	3714      	adds	r7, #20
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bc80      	pop	{r7}
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	20000054 	.word	0x20000054
 80034b4:	10624dd3 	.word	0x10624dd3

080034b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b082      	sub	sp, #8
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e076      	b.n	80035b8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d108      	bne.n	80034e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80034da:	d009      	beq.n	80034f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	61da      	str	r2, [r3, #28]
 80034e2:	e005      	b.n	80034f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d106      	bne.n	8003510 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2200      	movs	r2, #0
 8003506:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f7fe fd9e 	bl	800204c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2202      	movs	r2, #2
 8003514:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003526:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003538:	431a      	orrs	r2, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003542:	431a      	orrs	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	f003 0302 	and.w	r3, r3, #2
 800354c:	431a      	orrs	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	695b      	ldr	r3, [r3, #20]
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	431a      	orrs	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003560:	431a      	orrs	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	69db      	ldr	r3, [r3, #28]
 8003566:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800356a:	431a      	orrs	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6a1b      	ldr	r3, [r3, #32]
 8003570:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003574:	ea42 0103 	orr.w	r1, r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800357c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	430a      	orrs	r2, r1
 8003586:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	699b      	ldr	r3, [r3, #24]
 800358c:	0c1a      	lsrs	r2, r3, #16
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f002 0204 	and.w	r2, r2, #4
 8003596:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	69da      	ldr	r2, [r3, #28]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035a6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80035b6:	2300      	movs	r3, #0
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3708      	adds	r7, #8
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}

080035c0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b088      	sub	sp, #32
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	603b      	str	r3, [r7, #0]
 80035cc:	4613      	mov	r3, r2
 80035ce:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80035d0:	2300      	movs	r3, #0
 80035d2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d101      	bne.n	80035e2 <HAL_SPI_Transmit+0x22>
 80035de:	2302      	movs	r3, #2
 80035e0:	e126      	b.n	8003830 <HAL_SPI_Transmit+0x270>
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2201      	movs	r2, #1
 80035e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035ea:	f7ff f841 	bl	8002670 <HAL_GetTick>
 80035ee:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80035f0:	88fb      	ldrh	r3, [r7, #6]
 80035f2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d002      	beq.n	8003606 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003600:	2302      	movs	r3, #2
 8003602:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003604:	e10b      	b.n	800381e <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d002      	beq.n	8003612 <HAL_SPI_Transmit+0x52>
 800360c:	88fb      	ldrh	r3, [r7, #6]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d102      	bne.n	8003618 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003616:	e102      	b.n	800381e <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2203      	movs	r2, #3
 800361c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2200      	movs	r2, #0
 8003624:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	68ba      	ldr	r2, [r7, #8]
 800362a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	88fa      	ldrh	r2, [r7, #6]
 8003630:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	88fa      	ldrh	r2, [r7, #6]
 8003636:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2200      	movs	r2, #0
 800363c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2200      	movs	r2, #0
 8003642:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2200      	movs	r2, #0
 8003654:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800365e:	d10f      	bne.n	8003680 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800366e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800367e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800368a:	2b40      	cmp	r3, #64	; 0x40
 800368c:	d007      	beq.n	800369e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800369c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036a6:	d14b      	bne.n	8003740 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d002      	beq.n	80036b6 <HAL_SPI_Transmit+0xf6>
 80036b0:	8afb      	ldrh	r3, [r7, #22]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d13e      	bne.n	8003734 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ba:	881a      	ldrh	r2, [r3, #0]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c6:	1c9a      	adds	r2, r3, #2
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	3b01      	subs	r3, #1
 80036d4:	b29a      	uxth	r2, r3
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80036da:	e02b      	b.n	8003734 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	f003 0302 	and.w	r3, r3, #2
 80036e6:	2b02      	cmp	r3, #2
 80036e8:	d112      	bne.n	8003710 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ee:	881a      	ldrh	r2, [r3, #0]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036fa:	1c9a      	adds	r2, r3, #2
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003704:	b29b      	uxth	r3, r3
 8003706:	3b01      	subs	r3, #1
 8003708:	b29a      	uxth	r2, r3
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	86da      	strh	r2, [r3, #54]	; 0x36
 800370e:	e011      	b.n	8003734 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003710:	f7fe ffae 	bl	8002670 <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	69bb      	ldr	r3, [r7, #24]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	683a      	ldr	r2, [r7, #0]
 800371c:	429a      	cmp	r2, r3
 800371e:	d803      	bhi.n	8003728 <HAL_SPI_Transmit+0x168>
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003726:	d102      	bne.n	800372e <HAL_SPI_Transmit+0x16e>
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d102      	bne.n	8003734 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003732:	e074      	b.n	800381e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003738:	b29b      	uxth	r3, r3
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1ce      	bne.n	80036dc <HAL_SPI_Transmit+0x11c>
 800373e:	e04c      	b.n	80037da <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d002      	beq.n	800374e <HAL_SPI_Transmit+0x18e>
 8003748:	8afb      	ldrh	r3, [r7, #22]
 800374a:	2b01      	cmp	r3, #1
 800374c:	d140      	bne.n	80037d0 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	330c      	adds	r3, #12
 8003758:	7812      	ldrb	r2, [r2, #0]
 800375a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003760:	1c5a      	adds	r2, r3, #1
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800376a:	b29b      	uxth	r3, r3
 800376c:	3b01      	subs	r3, #1
 800376e:	b29a      	uxth	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003774:	e02c      	b.n	80037d0 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	f003 0302 	and.w	r3, r3, #2
 8003780:	2b02      	cmp	r3, #2
 8003782:	d113      	bne.n	80037ac <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	330c      	adds	r3, #12
 800378e:	7812      	ldrb	r2, [r2, #0]
 8003790:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003796:	1c5a      	adds	r2, r3, #1
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	3b01      	subs	r3, #1
 80037a4:	b29a      	uxth	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	86da      	strh	r2, [r3, #54]	; 0x36
 80037aa:	e011      	b.n	80037d0 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037ac:	f7fe ff60 	bl	8002670 <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	69bb      	ldr	r3, [r7, #24]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	683a      	ldr	r2, [r7, #0]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d803      	bhi.n	80037c4 <HAL_SPI_Transmit+0x204>
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80037c2:	d102      	bne.n	80037ca <HAL_SPI_Transmit+0x20a>
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d102      	bne.n	80037d0 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80037ce:	e026      	b.n	800381e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037d4:	b29b      	uxth	r3, r3
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d1cd      	bne.n	8003776 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80037da:	69ba      	ldr	r2, [r7, #24]
 80037dc:	6839      	ldr	r1, [r7, #0]
 80037de:	68f8      	ldr	r0, [r7, #12]
 80037e0:	f000 fc4e 	bl	8004080 <SPI_EndRxTxTransaction>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d002      	beq.n	80037f0 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2220      	movs	r2, #32
 80037ee:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d10a      	bne.n	800380e <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80037f8:	2300      	movs	r3, #0
 80037fa:	613b      	str	r3, [r7, #16]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	613b      	str	r3, [r7, #16]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	613b      	str	r3, [r7, #16]
 800380c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003812:	2b00      	cmp	r3, #0
 8003814:	d002      	beq.n	800381c <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	77fb      	strb	r3, [r7, #31]
 800381a:	e000      	b.n	800381e <HAL_SPI_Transmit+0x25e>
  }

error:
 800381c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2201      	movs	r2, #1
 8003822:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800382e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003830:	4618      	mov	r0, r3
 8003832:	3720      	adds	r7, #32
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}

08003838 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b086      	sub	sp, #24
 800383c:	af00      	add	r7, sp, #0
 800383e:	60f8      	str	r0, [r7, #12]
 8003840:	60b9      	str	r1, [r7, #8]
 8003842:	4613      	mov	r3, r2
 8003844:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003846:	2300      	movs	r3, #0
 8003848:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d110      	bne.n	8003874 <HAL_SPI_Receive_IT+0x3c>
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800385a:	d10b      	bne.n	8003874 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2204      	movs	r2, #4
 8003860:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8003864:	88fb      	ldrh	r3, [r7, #6]
 8003866:	68ba      	ldr	r2, [r7, #8]
 8003868:	68b9      	ldr	r1, [r7, #8]
 800386a:	68f8      	ldr	r0, [r7, #12]
 800386c:	f000 f882 	bl	8003974 <HAL_SPI_TransmitReceive_IT>
 8003870:	4603      	mov	r3, r0
 8003872:	e076      	b.n	8003962 <HAL_SPI_Receive_IT+0x12a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800387a:	2b01      	cmp	r3, #1
 800387c:	d101      	bne.n	8003882 <HAL_SPI_Receive_IT+0x4a>
 800387e:	2302      	movs	r3, #2
 8003880:	e06f      	b.n	8003962 <HAL_SPI_Receive_IT+0x12a>
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2201      	movs	r2, #1
 8003886:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003890:	b2db      	uxtb	r3, r3
 8003892:	2b01      	cmp	r3, #1
 8003894:	d002      	beq.n	800389c <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 8003896:	2302      	movs	r3, #2
 8003898:	75fb      	strb	r3, [r7, #23]
    goto error;
 800389a:	e05d      	b.n	8003958 <HAL_SPI_Receive_IT+0x120>
  }

  if ((pData == NULL) || (Size == 0U))
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d002      	beq.n	80038a8 <HAL_SPI_Receive_IT+0x70>
 80038a2:	88fb      	ldrh	r3, [r7, #6]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d102      	bne.n	80038ae <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	75fb      	strb	r3, [r7, #23]
    goto error;
 80038ac:	e054      	b.n	8003958 <HAL_SPI_Receive_IT+0x120>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2204      	movs	r2, #4
 80038b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2200      	movs	r2, #0
 80038ba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	68ba      	ldr	r2, [r7, #8]
 80038c0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	88fa      	ldrh	r2, [r7, #6]
 80038c6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	88fa      	ldrh	r2, [r7, #6]
 80038cc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2200      	movs	r2, #0
 80038e4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d003      	beq.n	80038f6 <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	4a1e      	ldr	r2, [pc, #120]	; (800396c <HAL_SPI_Receive_IT+0x134>)
 80038f2:	641a      	str	r2, [r3, #64]	; 0x40
 80038f4:	e002      	b.n	80038fc <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	4a1d      	ldr	r2, [pc, #116]	; (8003970 <HAL_SPI_Receive_IT+0x138>)
 80038fa:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003904:	d10f      	bne.n	8003926 <HAL_SPI_Receive_IT+0xee>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003914:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003924:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	685a      	ldr	r2, [r3, #4]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8003934:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003940:	2b40      	cmp	r3, #64	; 0x40
 8003942:	d008      	beq.n	8003956 <HAL_SPI_Receive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003952:	601a      	str	r2, [r3, #0]
 8003954:	e000      	b.n	8003958 <HAL_SPI_Receive_IT+0x120>
  }

error :
 8003956:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2200      	movs	r2, #0
 800395c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003960:	7dfb      	ldrb	r3, [r7, #23]
}
 8003962:	4618      	mov	r0, r3
 8003964:	3718      	adds	r7, #24
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	08003e85 	.word	0x08003e85
 8003970:	08003e3b 	.word	0x08003e3b

08003974 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8003974:	b480      	push	{r7}
 8003976:	b087      	sub	sp, #28
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
 8003980:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003982:	2300      	movs	r3, #0
 8003984:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800398c:	2b01      	cmp	r3, #1
 800398e:	d101      	bne.n	8003994 <HAL_SPI_TransmitReceive_IT+0x20>
 8003990:	2302      	movs	r3, #2
 8003992:	e075      	b.n	8003a80 <HAL_SPI_TransmitReceive_IT+0x10c>
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2201      	movs	r2, #1
 8003998:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80039a2:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80039aa:	7dbb      	ldrb	r3, [r7, #22]
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d00d      	beq.n	80039cc <HAL_SPI_TransmitReceive_IT+0x58>
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80039b6:	d106      	bne.n	80039c6 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d102      	bne.n	80039c6 <HAL_SPI_TransmitReceive_IT+0x52>
 80039c0:	7dbb      	ldrb	r3, [r7, #22]
 80039c2:	2b04      	cmp	r3, #4
 80039c4:	d002      	beq.n	80039cc <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 80039c6:	2302      	movs	r3, #2
 80039c8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80039ca:	e054      	b.n	8003a76 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d005      	beq.n	80039de <HAL_SPI_TransmitReceive_IT+0x6a>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d002      	beq.n	80039de <HAL_SPI_TransmitReceive_IT+0x6a>
 80039d8:	887b      	ldrh	r3, [r7, #2]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d102      	bne.n	80039e4 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80039e2:	e048      	b.n	8003a76 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	2b04      	cmp	r3, #4
 80039ee:	d003      	beq.n	80039f8 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2205      	movs	r2, #5
 80039f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	68ba      	ldr	r2, [r7, #8]
 8003a02:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	887a      	ldrh	r2, [r7, #2]
 8003a08:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	887a      	ldrh	r2, [r7, #2]
 8003a0e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	687a      	ldr	r2, [r7, #4]
 8003a14:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	887a      	ldrh	r2, [r7, #2]
 8003a1a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	887a      	ldrh	r2, [r7, #2]
 8003a20:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d006      	beq.n	8003a38 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	4a17      	ldr	r2, [pc, #92]	; (8003a8c <HAL_SPI_TransmitReceive_IT+0x118>)
 8003a2e:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	4a17      	ldr	r2, [pc, #92]	; (8003a90 <HAL_SPI_TransmitReceive_IT+0x11c>)
 8003a34:	645a      	str	r2, [r3, #68]	; 0x44
 8003a36:	e005      	b.n	8003a44 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	4a16      	ldr	r2, [pc, #88]	; (8003a94 <HAL_SPI_TransmitReceive_IT+0x120>)
 8003a3c:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	4a15      	ldr	r2, [pc, #84]	; (8003a98 <HAL_SPI_TransmitReceive_IT+0x124>)
 8003a42:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	685a      	ldr	r2, [r3, #4]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8003a52:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a5e:	2b40      	cmp	r3, #64	; 0x40
 8003a60:	d008      	beq.n	8003a74 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a70:	601a      	str	r2, [r3, #0]
 8003a72:	e000      	b.n	8003a76 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 8003a74:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003a7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	371c      	adds	r7, #28
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bc80      	pop	{r7}
 8003a88:	4770      	bx	lr
 8003a8a:	bf00      	nop
 8003a8c:	08003d7d 	.word	0x08003d7d
 8003a90:	08003ddd 	.word	0x08003ddd
 8003a94:	08003cb9 	.word	0x08003cb9
 8003a98:	08003d1d 	.word	0x08003d1d

08003a9c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b088      	sub	sp, #32
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003ab4:	69bb      	ldr	r3, [r7, #24]
 8003ab6:	099b      	lsrs	r3, r3, #6
 8003ab8:	f003 0301 	and.w	r3, r3, #1
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d10f      	bne.n	8003ae0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003ac0:	69bb      	ldr	r3, [r7, #24]
 8003ac2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d00a      	beq.n	8003ae0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	099b      	lsrs	r3, r3, #6
 8003ace:	f003 0301 	and.w	r3, r3, #1
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d004      	beq.n	8003ae0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	4798      	blx	r3
    return;
 8003ade:	e0bf      	b.n	8003c60 <HAL_SPI_IRQHandler+0x1c4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	085b      	lsrs	r3, r3, #1
 8003ae4:	f003 0301 	and.w	r3, r3, #1
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d00a      	beq.n	8003b02 <HAL_SPI_IRQHandler+0x66>
 8003aec:	69fb      	ldr	r3, [r7, #28]
 8003aee:	09db      	lsrs	r3, r3, #7
 8003af0:	f003 0301 	and.w	r3, r3, #1
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d004      	beq.n	8003b02 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	4798      	blx	r3
    return;
 8003b00:	e0ae      	b.n	8003c60 <HAL_SPI_IRQHandler+0x1c4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8003b02:	69bb      	ldr	r3, [r7, #24]
 8003b04:	095b      	lsrs	r3, r3, #5
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d106      	bne.n	8003b1c <HAL_SPI_IRQHandler+0x80>
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	099b      	lsrs	r3, r3, #6
 8003b12:	f003 0301 	and.w	r3, r3, #1
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	f000 80a2 	beq.w	8003c60 <HAL_SPI_IRQHandler+0x1c4>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	095b      	lsrs	r3, r3, #5
 8003b20:	f003 0301 	and.w	r3, r3, #1
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	f000 809b 	beq.w	8003c60 <HAL_SPI_IRQHandler+0x1c4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	099b      	lsrs	r3, r3, #6
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d023      	beq.n	8003b7e <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	2b03      	cmp	r3, #3
 8003b40:	d011      	beq.n	8003b66 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b46:	f043 0204 	orr.w	r2, r3, #4
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b4e:	2300      	movs	r3, #0
 8003b50:	617b      	str	r3, [r7, #20]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	617b      	str	r3, [r7, #20]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	617b      	str	r3, [r7, #20]
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	e00b      	b.n	8003b7e <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b66:	2300      	movs	r3, #0
 8003b68:	613b      	str	r3, [r7, #16]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	613b      	str	r3, [r7, #16]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	613b      	str	r3, [r7, #16]
 8003b7a:	693b      	ldr	r3, [r7, #16]
        return;
 8003b7c:	e070      	b.n	8003c60 <HAL_SPI_IRQHandler+0x1c4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	095b      	lsrs	r3, r3, #5
 8003b82:	f003 0301 	and.w	r3, r3, #1
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d014      	beq.n	8003bb4 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b8e:	f043 0201 	orr.w	r2, r3, #1
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003b96:	2300      	movs	r3, #0
 8003b98:	60fb      	str	r3, [r7, #12]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	60fb      	str	r3, [r7, #12]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bb0:	601a      	str	r2, [r3, #0]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d050      	beq.n	8003c5e <HAL_SPI_IRQHandler+0x1c2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	685a      	ldr	r2, [r3, #4]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003bca:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	f003 0302 	and.w	r3, r3, #2
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d104      	bne.n	8003be8 <HAL_SPI_IRQHandler+0x14c>
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	f003 0301 	and.w	r3, r3, #1
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d034      	beq.n	8003c52 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	685a      	ldr	r2, [r3, #4]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f022 0203 	bic.w	r2, r2, #3
 8003bf6:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d011      	beq.n	8003c24 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c04:	4a18      	ldr	r2, [pc, #96]	; (8003c68 <HAL_SPI_IRQHandler+0x1cc>)
 8003c06:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f7fe fe69 	bl	80028e4 <HAL_DMA_Abort_IT>
 8003c12:	4603      	mov	r3, r0
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d005      	beq.n	8003c24 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c1c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d016      	beq.n	8003c5a <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c30:	4a0d      	ldr	r2, [pc, #52]	; (8003c68 <HAL_SPI_IRQHandler+0x1cc>)
 8003c32:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f7fe fe53 	bl	80028e4 <HAL_DMA_Abort_IT>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d00a      	beq.n	8003c5a <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c48:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8003c50:	e003      	b.n	8003c5a <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f000 f813 	bl	8003c7e <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003c58:	e000      	b.n	8003c5c <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8003c5a:	bf00      	nop
    return;
 8003c5c:	bf00      	nop
 8003c5e:	bf00      	nop
  }
}
 8003c60:	3720      	adds	r7, #32
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	08003c91 	.word	0x08003c91

08003c6c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8003c74:	bf00      	nop
 8003c76:	370c      	adds	r7, #12
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bc80      	pop	{r7}
 8003c7c:	4770      	bx	lr

08003c7e <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003c7e:	b480      	push	{r7}
 8003c80:	b083      	sub	sp, #12
 8003c82:	af00      	add	r7, sp, #0
 8003c84:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003c86:	bf00      	nop
 8003c88:	370c      	adds	r7, #12
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bc80      	pop	{r7}
 8003c8e:	4770      	bx	lr

08003c90 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003caa:	68f8      	ldr	r0, [r7, #12]
 8003cac:	f7ff ffe7 	bl	8003c7e <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003cb0:	bf00      	nop
 8003cb2:	3710      	adds	r7, #16
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}

08003cb8 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b082      	sub	sp, #8
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f103 020c 	add.w	r2, r3, #12
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ccc:	7812      	ldrb	r2, [r2, #0]
 8003cce:	b2d2      	uxtb	r2, r2
 8003cd0:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cd6:	1c5a      	adds	r2, r3, #1
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	3b01      	subs	r3, #1
 8003ce4:	b29a      	uxth	r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d10f      	bne.n	8003d14 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	685a      	ldr	r2, [r3, #4]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003d02:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d08:	b29b      	uxth	r3, r3
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d102      	bne.n	8003d14 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f000 f9d4 	bl	80040bc <SPI_CloseRxTx_ISR>
    }
  }
}
 8003d14:	bf00      	nop
 8003d16:	3708      	adds	r7, #8
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	330c      	adds	r3, #12
 8003d2e:	7812      	ldrb	r2, [r2, #0]
 8003d30:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d36:	1c5a      	adds	r2, r3, #1
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	3b01      	subs	r3, #1
 8003d44:	b29a      	uxth	r2, r3
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d10f      	bne.n	8003d74 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	685a      	ldr	r2, [r3, #4]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d62:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d102      	bne.n	8003d74 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f000 f9a4 	bl	80040bc <SPI_CloseRxTx_ISR>
    }
  }
}
 8003d74:	bf00      	nop
 8003d76:	3708      	adds	r7, #8
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	68da      	ldr	r2, [r3, #12]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d8e:	b292      	uxth	r2, r2
 8003d90:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d96:	1c9a      	adds	r2, r3, #2
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	3b01      	subs	r3, #1
 8003da4:	b29a      	uxth	r2, r3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d10f      	bne.n	8003dd4 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	685a      	ldr	r2, [r3, #4]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003dc2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d102      	bne.n	8003dd4 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f000 f974 	bl	80040bc <SPI_CloseRxTx_ISR>
    }
  }
}
 8003dd4:	bf00      	nop
 8003dd6:	3708      	adds	r7, #8
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b082      	sub	sp, #8
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de8:	881a      	ldrh	r2, [r3, #0]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003df4:	1c9a      	adds	r2, r3, #2
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	3b01      	subs	r3, #1
 8003e02:	b29a      	uxth	r2, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d10f      	bne.n	8003e32 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	685a      	ldr	r2, [r3, #4]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e20:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d102      	bne.n	8003e32 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f000 f945 	bl	80040bc <SPI_CloseRxTx_ISR>
    }
  }
}
 8003e32:	bf00      	nop
 8003e34:	3708      	adds	r7, #8
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}

08003e3a <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003e3a:	b580      	push	{r7, lr}
 8003e3c:	b082      	sub	sp, #8
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f103 020c 	add.w	r2, r3, #12
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e4e:	7812      	ldrb	r2, [r2, #0]
 8003e50:	b2d2      	uxtb	r2, r2
 8003e52:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e58:	1c5a      	adds	r2, r3, #1
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	3b01      	subs	r3, #1
 8003e66:	b29a      	uxth	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	87da      	strh	r2, [r3, #62]	; 0x3e
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }

#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d102      	bne.n	8003e7c <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f000 f994 	bl	80041a4 <SPI_CloseRx_ISR>
  }
}
 8003e7c:	bf00      	nop
 8003e7e:	3708      	adds	r7, #8
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	68da      	ldr	r2, [r3, #12]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e96:	b292      	uxth	r2, r2
 8003e98:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e9e:	1c9a      	adds	r2, r3, #2
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	3b01      	subs	r3, #1
 8003eac:	b29a      	uxth	r2, r3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	87da      	strh	r2, [r3, #62]	; 0x3e
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }

#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d102      	bne.n	8003ec2 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f000 f971 	bl	80041a4 <SPI_CloseRx_ISR>
  }
}
 8003ec2:	bf00      	nop
 8003ec4:	3708      	adds	r7, #8
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
	...

08003ecc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b088      	sub	sp, #32
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	60f8      	str	r0, [r7, #12]
 8003ed4:	60b9      	str	r1, [r7, #8]
 8003ed6:	603b      	str	r3, [r7, #0]
 8003ed8:	4613      	mov	r3, r2
 8003eda:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003edc:	f7fe fbc8 	bl	8002670 <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ee4:	1a9b      	subs	r3, r3, r2
 8003ee6:	683a      	ldr	r2, [r7, #0]
 8003ee8:	4413      	add	r3, r2
 8003eea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003eec:	f7fe fbc0 	bl	8002670 <HAL_GetTick>
 8003ef0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003ef2:	4b39      	ldr	r3, [pc, #228]	; (8003fd8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	015b      	lsls	r3, r3, #5
 8003ef8:	0d1b      	lsrs	r3, r3, #20
 8003efa:	69fa      	ldr	r2, [r7, #28]
 8003efc:	fb02 f303 	mul.w	r3, r2, r3
 8003f00:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f02:	e054      	b.n	8003fae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f0a:	d050      	beq.n	8003fae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f0c:	f7fe fbb0 	bl	8002670 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	69bb      	ldr	r3, [r7, #24]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	69fa      	ldr	r2, [r7, #28]
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d902      	bls.n	8003f22 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d13d      	bne.n	8003f9e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	685a      	ldr	r2, [r3, #4]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003f30:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f3a:	d111      	bne.n	8003f60 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f44:	d004      	beq.n	8003f50 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f4e:	d107      	bne.n	8003f60 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f5e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f68:	d10f      	bne.n	8003f8a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f78:	601a      	str	r2, [r3, #0]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f88:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e017      	b.n	8003fce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d101      	bne.n	8003fa8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	3b01      	subs	r3, #1
 8003fac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	689a      	ldr	r2, [r3, #8]
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	68ba      	ldr	r2, [r7, #8]
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	bf0c      	ite	eq
 8003fbe:	2301      	moveq	r3, #1
 8003fc0:	2300      	movne	r3, #0
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	79fb      	ldrb	r3, [r7, #7]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d19b      	bne.n	8003f04 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003fcc:	2300      	movs	r3, #0
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3720      	adds	r7, #32
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
 8003fd6:	bf00      	nop
 8003fd8:	20000054 	.word	0x20000054

08003fdc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b086      	sub	sp, #24
 8003fe0:	af02      	add	r7, sp, #8
 8003fe2:	60f8      	str	r0, [r7, #12]
 8003fe4:	60b9      	str	r1, [r7, #8]
 8003fe6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ff0:	d111      	bne.n	8004016 <SPI_EndRxTransaction+0x3a>
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ffa:	d004      	beq.n	8004006 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004004:	d107      	bne.n	8004016 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004014:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800401e:	d117      	bne.n	8004050 <SPI_EndRxTransaction+0x74>
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004028:	d112      	bne.n	8004050 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	9300      	str	r3, [sp, #0]
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	2200      	movs	r2, #0
 8004032:	2101      	movs	r1, #1
 8004034:	68f8      	ldr	r0, [r7, #12]
 8004036:	f7ff ff49 	bl	8003ecc <SPI_WaitFlagStateUntilTimeout>
 800403a:	4603      	mov	r3, r0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d01a      	beq.n	8004076 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004044:	f043 0220 	orr.w	r2, r3, #32
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800404c:	2303      	movs	r3, #3
 800404e:	e013      	b.n	8004078 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	9300      	str	r3, [sp, #0]
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	2200      	movs	r2, #0
 8004058:	2180      	movs	r1, #128	; 0x80
 800405a:	68f8      	ldr	r0, [r7, #12]
 800405c:	f7ff ff36 	bl	8003ecc <SPI_WaitFlagStateUntilTimeout>
 8004060:	4603      	mov	r3, r0
 8004062:	2b00      	cmp	r3, #0
 8004064:	d007      	beq.n	8004076 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800406a:	f043 0220 	orr.w	r2, r3, #32
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	e000      	b.n	8004078 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004076:	2300      	movs	r3, #0
}
 8004078:	4618      	mov	r0, r3
 800407a:	3710      	adds	r7, #16
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}

08004080 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b086      	sub	sp, #24
 8004084:	af02      	add	r7, sp, #8
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	60b9      	str	r1, [r7, #8]
 800408a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	9300      	str	r3, [sp, #0]
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	2200      	movs	r2, #0
 8004094:	2180      	movs	r1, #128	; 0x80
 8004096:	68f8      	ldr	r0, [r7, #12]
 8004098:	f7ff ff18 	bl	8003ecc <SPI_WaitFlagStateUntilTimeout>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d007      	beq.n	80040b2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040a6:	f043 0220 	orr.w	r2, r3, #32
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e000      	b.n	80040b4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3710      	adds	r7, #16
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b086      	sub	sp, #24
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80040c4:	4b35      	ldr	r3, [pc, #212]	; (800419c <SPI_CloseRxTx_ISR+0xe0>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a35      	ldr	r2, [pc, #212]	; (80041a0 <SPI_CloseRxTx_ISR+0xe4>)
 80040ca:	fba2 2303 	umull	r2, r3, r2, r3
 80040ce:	0a5b      	lsrs	r3, r3, #9
 80040d0:	2264      	movs	r2, #100	; 0x64
 80040d2:	fb02 f303 	mul.w	r3, r2, r3
 80040d6:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80040d8:	f7fe faca 	bl	8002670 <HAL_GetTick>
 80040dc:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	685a      	ldr	r2, [r3, #4]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f022 0220 	bic.w	r2, r2, #32
 80040ec:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d106      	bne.n	8004102 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040f8:	f043 0220 	orr.w	r2, r3, #32
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004100:	e009      	b.n	8004116 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	3b01      	subs	r3, #1
 8004106:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	2b00      	cmp	r3, #0
 8004114:	d0eb      	beq.n	80040ee <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	2164      	movs	r1, #100	; 0x64
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7ff ffb0 	bl	8004080 <SPI_EndRxTxTransaction>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d005      	beq.n	8004132 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800412a:	f043 0220 	orr.w	r2, r3, #32
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d10a      	bne.n	8004150 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800413a:	2300      	movs	r3, #0
 800413c:	60fb      	str	r3, [r7, #12]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	60fb      	str	r3, [r7, #12]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	60fb      	str	r3, [r7, #12]
 800414e:	68fb      	ldr	r3, [r7, #12]
    }
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004154:	2b00      	cmp	r3, #0
 8004156:	d115      	bne.n	8004184 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800415e:	b2db      	uxtb	r3, r3
 8004160:	2b04      	cmp	r3, #4
 8004162:	d107      	bne.n	8004174 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f7fd fb93 	bl	8001898 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8004172:	e00e      	b.n	8004192 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f7ff fd75 	bl	8003c6c <HAL_SPI_TxRxCpltCallback>
}
 8004182:	e006      	b.n	8004192 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f7ff fd76 	bl	8003c7e <HAL_SPI_ErrorCallback>
}
 8004192:	bf00      	nop
 8004194:	3718      	adds	r7, #24
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	20000054 	.word	0x20000054
 80041a0:	057619f1 	.word	0x057619f1

080041a4 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b084      	sub	sp, #16
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	685a      	ldr	r2, [r3, #4]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80041ba:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80041bc:	f7fe fa58 	bl	8002670 <HAL_GetTick>
 80041c0:	4603      	mov	r3, r0
 80041c2:	461a      	mov	r2, r3
 80041c4:	2164      	movs	r1, #100	; 0x64
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f7ff ff08 	bl	8003fdc <SPI_EndRxTransaction>
 80041cc:	4603      	mov	r3, r0
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d005      	beq.n	80041de <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041d6:	f043 0220 	orr.w	r2, r3, #32
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d10a      	bne.n	80041fc <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80041e6:	2300      	movs	r3, #0
 80041e8:	60fb      	str	r3, [r7, #12]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	60fb      	str	r3, [r7, #12]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	60fb      	str	r3, [r7, #12]
 80041fa:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    }
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004208:	2b00      	cmp	r3, #0
 800420a:	d103      	bne.n	8004214 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f7fd fb43 	bl	8001898 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8004212:	e002      	b.n	800421a <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f7ff fd32 	bl	8003c7e <HAL_SPI_ErrorCallback>
}
 800421a:	bf00      	nop
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004222:	b580      	push	{r7, lr}
 8004224:	b082      	sub	sp, #8
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d101      	bne.n	8004234 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e041      	b.n	80042b8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800423a:	b2db      	uxtb	r3, r3
 800423c:	2b00      	cmp	r3, #0
 800423e:	d106      	bne.n	800424e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2200      	movs	r2, #0
 8004244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f7fd ff53 	bl	80020f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2202      	movs	r2, #2
 8004252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	3304      	adds	r3, #4
 800425e:	4619      	mov	r1, r3
 8004260:	4610      	mov	r0, r2
 8004262:	f000 ff93 	bl	800518c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2201      	movs	r2, #1
 800426a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2201      	movs	r2, #1
 8004272:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2201      	movs	r2, #1
 800427a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2201      	movs	r2, #1
 8004282:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2201      	movs	r2, #1
 800428a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2201      	movs	r2, #1
 8004292:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2201      	movs	r2, #1
 800429a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2201      	movs	r2, #1
 80042a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2201      	movs	r2, #1
 80042aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2201      	movs	r2, #1
 80042b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042b6:	2300      	movs	r3, #0
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	3708      	adds	r7, #8
 80042bc:	46bd      	mov	sp, r7
 80042be:	bd80      	pop	{r7, pc}

080042c0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b085      	sub	sp, #20
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d001      	beq.n	80042d8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e032      	b.n	800433e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2202      	movs	r2, #2
 80042dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a18      	ldr	r2, [pc, #96]	; (8004348 <HAL_TIM_Base_Start+0x88>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d00e      	beq.n	8004308 <HAL_TIM_Base_Start+0x48>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042f2:	d009      	beq.n	8004308 <HAL_TIM_Base_Start+0x48>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a14      	ldr	r2, [pc, #80]	; (800434c <HAL_TIM_Base_Start+0x8c>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d004      	beq.n	8004308 <HAL_TIM_Base_Start+0x48>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a13      	ldr	r2, [pc, #76]	; (8004350 <HAL_TIM_Base_Start+0x90>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d111      	bne.n	800432c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	f003 0307 	and.w	r3, r3, #7
 8004312:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2b06      	cmp	r3, #6
 8004318:	d010      	beq.n	800433c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f042 0201 	orr.w	r2, r2, #1
 8004328:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800432a:	e007      	b.n	800433c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f042 0201 	orr.w	r2, r2, #1
 800433a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800433c:	2300      	movs	r3, #0
}
 800433e:	4618      	mov	r0, r3
 8004340:	3714      	adds	r7, #20
 8004342:	46bd      	mov	sp, r7
 8004344:	bc80      	pop	{r7}
 8004346:	4770      	bx	lr
 8004348:	40012c00 	.word	0x40012c00
 800434c:	40000400 	.word	0x40000400
 8004350:	40000800 	.word	0x40000800

08004354 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004354:	b480      	push	{r7}
 8004356:	b085      	sub	sp, #20
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004362:	b2db      	uxtb	r3, r3
 8004364:	2b01      	cmp	r3, #1
 8004366:	d001      	beq.n	800436c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e03a      	b.n	80043e2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2202      	movs	r2, #2
 8004370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	68da      	ldr	r2, [r3, #12]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f042 0201 	orr.w	r2, r2, #1
 8004382:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a18      	ldr	r2, [pc, #96]	; (80043ec <HAL_TIM_Base_Start_IT+0x98>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d00e      	beq.n	80043ac <HAL_TIM_Base_Start_IT+0x58>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004396:	d009      	beq.n	80043ac <HAL_TIM_Base_Start_IT+0x58>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a14      	ldr	r2, [pc, #80]	; (80043f0 <HAL_TIM_Base_Start_IT+0x9c>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d004      	beq.n	80043ac <HAL_TIM_Base_Start_IT+0x58>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a13      	ldr	r2, [pc, #76]	; (80043f4 <HAL_TIM_Base_Start_IT+0xa0>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d111      	bne.n	80043d0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	f003 0307 	and.w	r3, r3, #7
 80043b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2b06      	cmp	r3, #6
 80043bc:	d010      	beq.n	80043e0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f042 0201 	orr.w	r2, r2, #1
 80043cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043ce:	e007      	b.n	80043e0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f042 0201 	orr.w	r2, r2, #1
 80043de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043e0:	2300      	movs	r3, #0
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3714      	adds	r7, #20
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bc80      	pop	{r7}
 80043ea:	4770      	bx	lr
 80043ec:	40012c00 	.word	0x40012c00
 80043f0:	40000400 	.word	0x40000400
 80043f4:	40000800 	.word	0x40000800

080043f8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e041      	b.n	800448e <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b00      	cmp	r3, #0
 8004414:	d106      	bne.n	8004424 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2200      	movs	r2, #0
 800441a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 f839 	bl	8004496 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2202      	movs	r2, #2
 8004428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	3304      	adds	r3, #4
 8004434:	4619      	mov	r1, r3
 8004436:	4610      	mov	r0, r2
 8004438:	f000 fea8 	bl	800518c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2201      	movs	r2, #1
 8004480:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800448c:	2300      	movs	r3, #0
}
 800448e:	4618      	mov	r0, r3
 8004490:	3708      	adds	r7, #8
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}

08004496 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004496:	b480      	push	{r7}
 8004498:	b083      	sub	sp, #12
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800449e:	bf00      	nop
 80044a0:	370c      	adds	r7, #12
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bc80      	pop	{r7}
 80044a6:	4770      	bx	lr

080044a8 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
 80044b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d109      	bne.n	80044cc <HAL_TIM_OC_Start_IT+0x24>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044be:	b2db      	uxtb	r3, r3
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	bf14      	ite	ne
 80044c4:	2301      	movne	r3, #1
 80044c6:	2300      	moveq	r3, #0
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	e022      	b.n	8004512 <HAL_TIM_OC_Start_IT+0x6a>
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	2b04      	cmp	r3, #4
 80044d0:	d109      	bne.n	80044e6 <HAL_TIM_OC_Start_IT+0x3e>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b01      	cmp	r3, #1
 80044dc:	bf14      	ite	ne
 80044de:	2301      	movne	r3, #1
 80044e0:	2300      	moveq	r3, #0
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	e015      	b.n	8004512 <HAL_TIM_OC_Start_IT+0x6a>
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	2b08      	cmp	r3, #8
 80044ea:	d109      	bne.n	8004500 <HAL_TIM_OC_Start_IT+0x58>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	bf14      	ite	ne
 80044f8:	2301      	movne	r3, #1
 80044fa:	2300      	moveq	r3, #0
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	e008      	b.n	8004512 <HAL_TIM_OC_Start_IT+0x6a>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004506:	b2db      	uxtb	r3, r3
 8004508:	2b01      	cmp	r3, #1
 800450a:	bf14      	ite	ne
 800450c:	2301      	movne	r3, #1
 800450e:	2300      	moveq	r3, #0
 8004510:	b2db      	uxtb	r3, r3
 8004512:	2b00      	cmp	r3, #0
 8004514:	d001      	beq.n	800451a <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e0a4      	b.n	8004664 <HAL_TIM_OC_Start_IT+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d104      	bne.n	800452a <HAL_TIM_OC_Start_IT+0x82>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2202      	movs	r2, #2
 8004524:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004528:	e013      	b.n	8004552 <HAL_TIM_OC_Start_IT+0xaa>
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	2b04      	cmp	r3, #4
 800452e:	d104      	bne.n	800453a <HAL_TIM_OC_Start_IT+0x92>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2202      	movs	r2, #2
 8004534:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004538:	e00b      	b.n	8004552 <HAL_TIM_OC_Start_IT+0xaa>
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	2b08      	cmp	r3, #8
 800453e:	d104      	bne.n	800454a <HAL_TIM_OC_Start_IT+0xa2>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2202      	movs	r2, #2
 8004544:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004548:	e003      	b.n	8004552 <HAL_TIM_OC_Start_IT+0xaa>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2202      	movs	r2, #2
 800454e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	2b0c      	cmp	r3, #12
 8004556:	d841      	bhi.n	80045dc <HAL_TIM_OC_Start_IT+0x134>
 8004558:	a201      	add	r2, pc, #4	; (adr r2, 8004560 <HAL_TIM_OC_Start_IT+0xb8>)
 800455a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800455e:	bf00      	nop
 8004560:	08004595 	.word	0x08004595
 8004564:	080045dd 	.word	0x080045dd
 8004568:	080045dd 	.word	0x080045dd
 800456c:	080045dd 	.word	0x080045dd
 8004570:	080045a7 	.word	0x080045a7
 8004574:	080045dd 	.word	0x080045dd
 8004578:	080045dd 	.word	0x080045dd
 800457c:	080045dd 	.word	0x080045dd
 8004580:	080045b9 	.word	0x080045b9
 8004584:	080045dd 	.word	0x080045dd
 8004588:	080045dd 	.word	0x080045dd
 800458c:	080045dd 	.word	0x080045dd
 8004590:	080045cb 	.word	0x080045cb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	68da      	ldr	r2, [r3, #12]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f042 0202 	orr.w	r2, r2, #2
 80045a2:	60da      	str	r2, [r3, #12]
      break;
 80045a4:	e01b      	b.n	80045de <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68da      	ldr	r2, [r3, #12]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f042 0204 	orr.w	r2, r2, #4
 80045b4:	60da      	str	r2, [r3, #12]
      break;
 80045b6:	e012      	b.n	80045de <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68da      	ldr	r2, [r3, #12]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f042 0208 	orr.w	r2, r2, #8
 80045c6:	60da      	str	r2, [r3, #12]
      break;
 80045c8:	e009      	b.n	80045de <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	68da      	ldr	r2, [r3, #12]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f042 0210 	orr.w	r2, r2, #16
 80045d8:	60da      	str	r2, [r3, #12]
      break;
 80045da:	e000      	b.n	80045de <HAL_TIM_OC_Start_IT+0x136>
    }

    default:
      break;
 80045dc:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	2201      	movs	r2, #1
 80045e4:	6839      	ldr	r1, [r7, #0]
 80045e6:	4618      	mov	r0, r3
 80045e8:	f001 f850 	bl	800568c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a1e      	ldr	r2, [pc, #120]	; (800466c <HAL_TIM_OC_Start_IT+0x1c4>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d107      	bne.n	8004606 <HAL_TIM_OC_Start_IT+0x15e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004604:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a18      	ldr	r2, [pc, #96]	; (800466c <HAL_TIM_OC_Start_IT+0x1c4>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d00e      	beq.n	800462e <HAL_TIM_OC_Start_IT+0x186>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004618:	d009      	beq.n	800462e <HAL_TIM_OC_Start_IT+0x186>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a14      	ldr	r2, [pc, #80]	; (8004670 <HAL_TIM_OC_Start_IT+0x1c8>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d004      	beq.n	800462e <HAL_TIM_OC_Start_IT+0x186>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a12      	ldr	r2, [pc, #72]	; (8004674 <HAL_TIM_OC_Start_IT+0x1cc>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d111      	bne.n	8004652 <HAL_TIM_OC_Start_IT+0x1aa>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	f003 0307 	and.w	r3, r3, #7
 8004638:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2b06      	cmp	r3, #6
 800463e:	d010      	beq.n	8004662 <HAL_TIM_OC_Start_IT+0x1ba>
    {
      __HAL_TIM_ENABLE(htim);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f042 0201 	orr.w	r2, r2, #1
 800464e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004650:	e007      	b.n	8004662 <HAL_TIM_OC_Start_IT+0x1ba>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f042 0201 	orr.w	r2, r2, #1
 8004660:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004662:	2300      	movs	r3, #0
}
 8004664:	4618      	mov	r0, r3
 8004666:	3710      	adds	r7, #16
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}
 800466c:	40012c00 	.word	0x40012c00
 8004670:	40000400 	.word	0x40000400
 8004674:	40000800 	.word	0x40000800

08004678 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d101      	bne.n	800468a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e041      	b.n	800470e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004690:	b2db      	uxtb	r3, r3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d106      	bne.n	80046a4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 f839 	bl	8004716 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2202      	movs	r2, #2
 80046a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	3304      	adds	r3, #4
 80046b4:	4619      	mov	r1, r3
 80046b6:	4610      	mov	r0, r2
 80046b8:	f000 fd68 	bl	800518c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800470c:	2300      	movs	r3, #0
}
 800470e:	4618      	mov	r0, r3
 8004710:	3708      	adds	r7, #8
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}

08004716 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004716:	b480      	push	{r7}
 8004718:	b083      	sub	sp, #12
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800471e:	bf00      	nop
 8004720:	370c      	adds	r7, #12
 8004722:	46bd      	mov	sp, r7
 8004724:	bc80      	pop	{r7}
 8004726:	4770      	bx	lr

08004728 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d109      	bne.n	800474c <HAL_TIM_PWM_Start_IT+0x24>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800473e:	b2db      	uxtb	r3, r3
 8004740:	2b01      	cmp	r3, #1
 8004742:	bf14      	ite	ne
 8004744:	2301      	movne	r3, #1
 8004746:	2300      	moveq	r3, #0
 8004748:	b2db      	uxtb	r3, r3
 800474a:	e022      	b.n	8004792 <HAL_TIM_PWM_Start_IT+0x6a>
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	2b04      	cmp	r3, #4
 8004750:	d109      	bne.n	8004766 <HAL_TIM_PWM_Start_IT+0x3e>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b01      	cmp	r3, #1
 800475c:	bf14      	ite	ne
 800475e:	2301      	movne	r3, #1
 8004760:	2300      	moveq	r3, #0
 8004762:	b2db      	uxtb	r3, r3
 8004764:	e015      	b.n	8004792 <HAL_TIM_PWM_Start_IT+0x6a>
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	2b08      	cmp	r3, #8
 800476a:	d109      	bne.n	8004780 <HAL_TIM_PWM_Start_IT+0x58>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004772:	b2db      	uxtb	r3, r3
 8004774:	2b01      	cmp	r3, #1
 8004776:	bf14      	ite	ne
 8004778:	2301      	movne	r3, #1
 800477a:	2300      	moveq	r3, #0
 800477c:	b2db      	uxtb	r3, r3
 800477e:	e008      	b.n	8004792 <HAL_TIM_PWM_Start_IT+0x6a>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004786:	b2db      	uxtb	r3, r3
 8004788:	2b01      	cmp	r3, #1
 800478a:	bf14      	ite	ne
 800478c:	2301      	movne	r3, #1
 800478e:	2300      	moveq	r3, #0
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b00      	cmp	r3, #0
 8004794:	d001      	beq.n	800479a <HAL_TIM_PWM_Start_IT+0x72>
  {
    return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e0a4      	b.n	80048e4 <HAL_TIM_PWM_Start_IT+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d104      	bne.n	80047aa <HAL_TIM_PWM_Start_IT+0x82>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2202      	movs	r2, #2
 80047a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047a8:	e013      	b.n	80047d2 <HAL_TIM_PWM_Start_IT+0xaa>
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	2b04      	cmp	r3, #4
 80047ae:	d104      	bne.n	80047ba <HAL_TIM_PWM_Start_IT+0x92>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2202      	movs	r2, #2
 80047b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047b8:	e00b      	b.n	80047d2 <HAL_TIM_PWM_Start_IT+0xaa>
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	2b08      	cmp	r3, #8
 80047be:	d104      	bne.n	80047ca <HAL_TIM_PWM_Start_IT+0xa2>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2202      	movs	r2, #2
 80047c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047c8:	e003      	b.n	80047d2 <HAL_TIM_PWM_Start_IT+0xaa>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2202      	movs	r2, #2
 80047ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	2b0c      	cmp	r3, #12
 80047d6:	d841      	bhi.n	800485c <HAL_TIM_PWM_Start_IT+0x134>
 80047d8:	a201      	add	r2, pc, #4	; (adr r2, 80047e0 <HAL_TIM_PWM_Start_IT+0xb8>)
 80047da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047de:	bf00      	nop
 80047e0:	08004815 	.word	0x08004815
 80047e4:	0800485d 	.word	0x0800485d
 80047e8:	0800485d 	.word	0x0800485d
 80047ec:	0800485d 	.word	0x0800485d
 80047f0:	08004827 	.word	0x08004827
 80047f4:	0800485d 	.word	0x0800485d
 80047f8:	0800485d 	.word	0x0800485d
 80047fc:	0800485d 	.word	0x0800485d
 8004800:	08004839 	.word	0x08004839
 8004804:	0800485d 	.word	0x0800485d
 8004808:	0800485d 	.word	0x0800485d
 800480c:	0800485d 	.word	0x0800485d
 8004810:	0800484b 	.word	0x0800484b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	68da      	ldr	r2, [r3, #12]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f042 0202 	orr.w	r2, r2, #2
 8004822:	60da      	str	r2, [r3, #12]
      break;
 8004824:	e01b      	b.n	800485e <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68da      	ldr	r2, [r3, #12]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f042 0204 	orr.w	r2, r2, #4
 8004834:	60da      	str	r2, [r3, #12]
      break;
 8004836:	e012      	b.n	800485e <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68da      	ldr	r2, [r3, #12]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f042 0208 	orr.w	r2, r2, #8
 8004846:	60da      	str	r2, [r3, #12]
      break;
 8004848:	e009      	b.n	800485e <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68da      	ldr	r2, [r3, #12]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f042 0210 	orr.w	r2, r2, #16
 8004858:	60da      	str	r2, [r3, #12]
      break;
 800485a:	e000      	b.n	800485e <HAL_TIM_PWM_Start_IT+0x136>
    }

    default:
      break;
 800485c:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	2201      	movs	r2, #1
 8004864:	6839      	ldr	r1, [r7, #0]
 8004866:	4618      	mov	r0, r3
 8004868:	f000 ff10 	bl	800568c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a1e      	ldr	r2, [pc, #120]	; (80048ec <HAL_TIM_PWM_Start_IT+0x1c4>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d107      	bne.n	8004886 <HAL_TIM_PWM_Start_IT+0x15e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004884:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a18      	ldr	r2, [pc, #96]	; (80048ec <HAL_TIM_PWM_Start_IT+0x1c4>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d00e      	beq.n	80048ae <HAL_TIM_PWM_Start_IT+0x186>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004898:	d009      	beq.n	80048ae <HAL_TIM_PWM_Start_IT+0x186>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a14      	ldr	r2, [pc, #80]	; (80048f0 <HAL_TIM_PWM_Start_IT+0x1c8>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d004      	beq.n	80048ae <HAL_TIM_PWM_Start_IT+0x186>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a12      	ldr	r2, [pc, #72]	; (80048f4 <HAL_TIM_PWM_Start_IT+0x1cc>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d111      	bne.n	80048d2 <HAL_TIM_PWM_Start_IT+0x1aa>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f003 0307 	and.w	r3, r3, #7
 80048b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2b06      	cmp	r3, #6
 80048be:	d010      	beq.n	80048e2 <HAL_TIM_PWM_Start_IT+0x1ba>
    {
      __HAL_TIM_ENABLE(htim);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f042 0201 	orr.w	r2, r2, #1
 80048ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048d0:	e007      	b.n	80048e2 <HAL_TIM_PWM_Start_IT+0x1ba>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f042 0201 	orr.w	r2, r2, #1
 80048e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048e2:	2300      	movs	r3, #0
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3710      	adds	r7, #16
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	40012c00 	.word	0x40012c00
 80048f0:	40000400 	.word	0x40000400
 80048f4:	40000800 	.word	0x40000800

080048f8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b086      	sub	sp, #24
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d101      	bne.n	800490c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e093      	b.n	8004a34 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004912:	b2db      	uxtb	r3, r3
 8004914:	2b00      	cmp	r3, #0
 8004916:	d106      	bne.n	8004926 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f7fd fc37 	bl	8002194 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2202      	movs	r2, #2
 800492a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	6812      	ldr	r2, [r2, #0]
 8004938:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800493c:	f023 0307 	bic.w	r3, r3, #7
 8004940:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	3304      	adds	r3, #4
 800494a:	4619      	mov	r1, r3
 800494c:	4610      	mov	r0, r2
 800494e:	f000 fc1d 	bl	800518c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	699b      	ldr	r3, [r3, #24]
 8004960:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	6a1b      	ldr	r3, [r3, #32]
 8004968:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	697a      	ldr	r2, [r7, #20]
 8004970:	4313      	orrs	r3, r2
 8004972:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800497a:	f023 0303 	bic.w	r3, r3, #3
 800497e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	689a      	ldr	r2, [r3, #8]
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	699b      	ldr	r3, [r3, #24]
 8004988:	021b      	lsls	r3, r3, #8
 800498a:	4313      	orrs	r3, r2
 800498c:	693a      	ldr	r2, [r7, #16]
 800498e:	4313      	orrs	r3, r2
 8004990:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004998:	f023 030c 	bic.w	r3, r3, #12
 800499c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80049a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	68da      	ldr	r2, [r3, #12]
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	69db      	ldr	r3, [r3, #28]
 80049b2:	021b      	lsls	r3, r3, #8
 80049b4:	4313      	orrs	r3, r2
 80049b6:	693a      	ldr	r2, [r7, #16]
 80049b8:	4313      	orrs	r3, r2
 80049ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	691b      	ldr	r3, [r3, #16]
 80049c0:	011a      	lsls	r2, r3, #4
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	6a1b      	ldr	r3, [r3, #32]
 80049c6:	031b      	lsls	r3, r3, #12
 80049c8:	4313      	orrs	r3, r2
 80049ca:	693a      	ldr	r2, [r7, #16]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80049d6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	685a      	ldr	r2, [r3, #4]
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	011b      	lsls	r3, r3, #4
 80049e2:	4313      	orrs	r3, r2
 80049e4:	68fa      	ldr	r2, [r7, #12]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	697a      	ldr	r2, [r7, #20]
 80049f0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	693a      	ldr	r2, [r7, #16]
 80049f8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	68fa      	ldr	r2, [r7, #12]
 8004a00:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2201      	movs	r2, #1
 8004a06:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2201      	movs	r2, #1
 8004a16:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2201      	movs	r2, #1
 8004a26:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a32:	2300      	movs	r3, #0
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3718      	adds	r7, #24
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a4c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004a54:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004a5c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004a64:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d110      	bne.n	8004a8e <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004a6c:	7bfb      	ldrb	r3, [r7, #15]
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d102      	bne.n	8004a78 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004a72:	7b7b      	ldrb	r3, [r7, #13]
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	d001      	beq.n	8004a7c <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e088      	b.n	8004b8e <HAL_TIM_Encoder_Start_IT+0x152>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2202      	movs	r2, #2
 8004a80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2202      	movs	r2, #2
 8004a88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a8c:	e031      	b.n	8004af2 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	2b04      	cmp	r3, #4
 8004a92:	d110      	bne.n	8004ab6 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004a94:	7bbb      	ldrb	r3, [r7, #14]
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	d102      	bne.n	8004aa0 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004a9a:	7b3b      	ldrb	r3, [r7, #12]
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d001      	beq.n	8004aa4 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e074      	b.n	8004b8e <HAL_TIM_Encoder_Start_IT+0x152>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2202      	movs	r2, #2
 8004aa8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2202      	movs	r2, #2
 8004ab0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ab4:	e01d      	b.n	8004af2 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ab6:	7bfb      	ldrb	r3, [r7, #15]
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d108      	bne.n	8004ace <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004abc:	7bbb      	ldrb	r3, [r7, #14]
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d105      	bne.n	8004ace <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ac2:	7b7b      	ldrb	r3, [r7, #13]
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d102      	bne.n	8004ace <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004ac8:	7b3b      	ldrb	r3, [r7, #12]
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d001      	beq.n	8004ad2 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e05d      	b.n	8004b8e <HAL_TIM_Encoder_Start_IT+0x152>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2202      	movs	r2, #2
 8004ad6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2202      	movs	r2, #2
 8004ade:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2202      	movs	r2, #2
 8004ae6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2202      	movs	r2, #2
 8004aee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d002      	beq.n	8004afe <HAL_TIM_Encoder_Start_IT+0xc2>
 8004af8:	2b04      	cmp	r3, #4
 8004afa:	d010      	beq.n	8004b1e <HAL_TIM_Encoder_Start_IT+0xe2>
 8004afc:	e01f      	b.n	8004b3e <HAL_TIM_Encoder_Start_IT+0x102>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	2201      	movs	r2, #1
 8004b04:	2100      	movs	r1, #0
 8004b06:	4618      	mov	r0, r3
 8004b08:	f000 fdc0 	bl	800568c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	68da      	ldr	r2, [r3, #12]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f042 0202 	orr.w	r2, r2, #2
 8004b1a:	60da      	str	r2, [r3, #12]
      break;
 8004b1c:	e02e      	b.n	8004b7c <HAL_TIM_Encoder_Start_IT+0x140>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	2201      	movs	r2, #1
 8004b24:	2104      	movs	r1, #4
 8004b26:	4618      	mov	r0, r3
 8004b28:	f000 fdb0 	bl	800568c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68da      	ldr	r2, [r3, #12]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f042 0204 	orr.w	r2, r2, #4
 8004b3a:	60da      	str	r2, [r3, #12]
      break;
 8004b3c:	e01e      	b.n	8004b7c <HAL_TIM_Encoder_Start_IT+0x140>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	2201      	movs	r2, #1
 8004b44:	2100      	movs	r1, #0
 8004b46:	4618      	mov	r0, r3
 8004b48:	f000 fda0 	bl	800568c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2201      	movs	r2, #1
 8004b52:	2104      	movs	r1, #4
 8004b54:	4618      	mov	r0, r3
 8004b56:	f000 fd99 	bl	800568c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	68da      	ldr	r2, [r3, #12]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f042 0202 	orr.w	r2, r2, #2
 8004b68:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	68da      	ldr	r2, [r3, #12]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f042 0204 	orr.w	r2, r2, #4
 8004b78:	60da      	str	r2, [r3, #12]
      break;
 8004b7a:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f042 0201 	orr.w	r2, r2, #1
 8004b8a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3710      	adds	r7, #16
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}

08004b96 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b96:	b580      	push	{r7, lr}
 8004b98:	b082      	sub	sp, #8
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	691b      	ldr	r3, [r3, #16]
 8004ba4:	f003 0302 	and.w	r3, r3, #2
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	d122      	bne.n	8004bf2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	f003 0302 	and.w	r3, r3, #2
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d11b      	bne.n	8004bf2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f06f 0202 	mvn.w	r2, #2
 8004bc2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	699b      	ldr	r3, [r3, #24]
 8004bd0:	f003 0303 	and.w	r3, r3, #3
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d003      	beq.n	8004be0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	f000 fabb 	bl	8005154 <HAL_TIM_IC_CaptureCallback>
 8004bde:	e005      	b.n	8004bec <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f000 faae 	bl	8005142 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 fabd 	bl	8005166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	691b      	ldr	r3, [r3, #16]
 8004bf8:	f003 0304 	and.w	r3, r3, #4
 8004bfc:	2b04      	cmp	r3, #4
 8004bfe:	d122      	bne.n	8004c46 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	68db      	ldr	r3, [r3, #12]
 8004c06:	f003 0304 	and.w	r3, r3, #4
 8004c0a:	2b04      	cmp	r3, #4
 8004c0c:	d11b      	bne.n	8004c46 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f06f 0204 	mvn.w	r2, #4
 8004c16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2202      	movs	r2, #2
 8004c1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	699b      	ldr	r3, [r3, #24]
 8004c24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d003      	beq.n	8004c34 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c2c:	6878      	ldr	r0, [r7, #4]
 8004c2e:	f000 fa91 	bl	8005154 <HAL_TIM_IC_CaptureCallback>
 8004c32:	e005      	b.n	8004c40 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f000 fa84 	bl	8005142 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f000 fa93 	bl	8005166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	691b      	ldr	r3, [r3, #16]
 8004c4c:	f003 0308 	and.w	r3, r3, #8
 8004c50:	2b08      	cmp	r3, #8
 8004c52:	d122      	bne.n	8004c9a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	f003 0308 	and.w	r3, r3, #8
 8004c5e:	2b08      	cmp	r3, #8
 8004c60:	d11b      	bne.n	8004c9a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f06f 0208 	mvn.w	r2, #8
 8004c6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2204      	movs	r2, #4
 8004c70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	69db      	ldr	r3, [r3, #28]
 8004c78:	f003 0303 	and.w	r3, r3, #3
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d003      	beq.n	8004c88 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f000 fa67 	bl	8005154 <HAL_TIM_IC_CaptureCallback>
 8004c86:	e005      	b.n	8004c94 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f000 fa5a 	bl	8005142 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f000 fa69 	bl	8005166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2200      	movs	r2, #0
 8004c98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	f003 0310 	and.w	r3, r3, #16
 8004ca4:	2b10      	cmp	r3, #16
 8004ca6:	d122      	bne.n	8004cee <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	f003 0310 	and.w	r3, r3, #16
 8004cb2:	2b10      	cmp	r3, #16
 8004cb4:	d11b      	bne.n	8004cee <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f06f 0210 	mvn.w	r2, #16
 8004cbe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2208      	movs	r2, #8
 8004cc4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	69db      	ldr	r3, [r3, #28]
 8004ccc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d003      	beq.n	8004cdc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	f000 fa3d 	bl	8005154 <HAL_TIM_IC_CaptureCallback>
 8004cda:	e005      	b.n	8004ce8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f000 fa30 	bl	8005142 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f000 fa3f 	bl	8005166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2200      	movs	r2, #0
 8004cec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	691b      	ldr	r3, [r3, #16]
 8004cf4:	f003 0301 	and.w	r3, r3, #1
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d10e      	bne.n	8004d1a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	f003 0301 	and.w	r3, r3, #1
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d107      	bne.n	8004d1a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f06f 0201 	mvn.w	r2, #1
 8004d12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f7fc fa7b 	bl	8001210 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d24:	2b80      	cmp	r3, #128	; 0x80
 8004d26:	d10e      	bne.n	8004d46 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d32:	2b80      	cmp	r3, #128	; 0x80
 8004d34:	d107      	bne.n	8004d46 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004d3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f000 fd7f 	bl	8005844 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d50:	2b40      	cmp	r3, #64	; 0x40
 8004d52:	d10e      	bne.n	8004d72 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d5e:	2b40      	cmp	r3, #64	; 0x40
 8004d60:	d107      	bne.n	8004d72 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004d6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f000 fa03 	bl	8005178 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	691b      	ldr	r3, [r3, #16]
 8004d78:	f003 0320 	and.w	r3, r3, #32
 8004d7c:	2b20      	cmp	r3, #32
 8004d7e:	d10e      	bne.n	8004d9e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	f003 0320 	and.w	r3, r3, #32
 8004d8a:	2b20      	cmp	r3, #32
 8004d8c:	d107      	bne.n	8004d9e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f06f 0220 	mvn.w	r2, #32
 8004d96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d98:	6878      	ldr	r0, [r7, #4]
 8004d9a:	f000 fd4a 	bl	8005832 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d9e:	bf00      	nop
 8004da0:	3708      	adds	r7, #8
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
	...

08004da8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b084      	sub	sp, #16
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	60b9      	str	r1, [r7, #8]
 8004db2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d101      	bne.n	8004dc2 <HAL_TIM_OC_ConfigChannel+0x1a>
 8004dbe:	2302      	movs	r3, #2
 8004dc0:	e046      	b.n	8004e50 <HAL_TIM_OC_ConfigChannel+0xa8>
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2b0c      	cmp	r3, #12
 8004dce:	d839      	bhi.n	8004e44 <HAL_TIM_OC_ConfigChannel+0x9c>
 8004dd0:	a201      	add	r2, pc, #4	; (adr r2, 8004dd8 <HAL_TIM_OC_ConfigChannel+0x30>)
 8004dd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dd6:	bf00      	nop
 8004dd8:	08004e0d 	.word	0x08004e0d
 8004ddc:	08004e45 	.word	0x08004e45
 8004de0:	08004e45 	.word	0x08004e45
 8004de4:	08004e45 	.word	0x08004e45
 8004de8:	08004e1b 	.word	0x08004e1b
 8004dec:	08004e45 	.word	0x08004e45
 8004df0:	08004e45 	.word	0x08004e45
 8004df4:	08004e45 	.word	0x08004e45
 8004df8:	08004e29 	.word	0x08004e29
 8004dfc:	08004e45 	.word	0x08004e45
 8004e00:	08004e45 	.word	0x08004e45
 8004e04:	08004e45 	.word	0x08004e45
 8004e08:	08004e37 	.word	0x08004e37
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68b9      	ldr	r1, [r7, #8]
 8004e12:	4618      	mov	r0, r3
 8004e14:	f000 fa1c 	bl	8005250 <TIM_OC1_SetConfig>
      break;
 8004e18:	e015      	b.n	8004e46 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	68b9      	ldr	r1, [r7, #8]
 8004e20:	4618      	mov	r0, r3
 8004e22:	f000 fa7b 	bl	800531c <TIM_OC2_SetConfig>
      break;
 8004e26:	e00e      	b.n	8004e46 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	68b9      	ldr	r1, [r7, #8]
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f000 fade 	bl	80053f0 <TIM_OC3_SetConfig>
      break;
 8004e34:	e007      	b.n	8004e46 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	68b9      	ldr	r1, [r7, #8]
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f000 fb41 	bl	80054c4 <TIM_OC4_SetConfig>
      break;
 8004e42:	e000      	b.n	8004e46 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8004e44:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e4e:	2300      	movs	r3, #0
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3710      	adds	r7, #16
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b084      	sub	sp, #16
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d101      	bne.n	8004e72 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004e6e:	2302      	movs	r3, #2
 8004e70:	e0ac      	b.n	8004fcc <HAL_TIM_PWM_ConfigChannel+0x174>
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2201      	movs	r2, #1
 8004e76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2b0c      	cmp	r3, #12
 8004e7e:	f200 809f 	bhi.w	8004fc0 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004e82:	a201      	add	r2, pc, #4	; (adr r2, 8004e88 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e88:	08004ebd 	.word	0x08004ebd
 8004e8c:	08004fc1 	.word	0x08004fc1
 8004e90:	08004fc1 	.word	0x08004fc1
 8004e94:	08004fc1 	.word	0x08004fc1
 8004e98:	08004efd 	.word	0x08004efd
 8004e9c:	08004fc1 	.word	0x08004fc1
 8004ea0:	08004fc1 	.word	0x08004fc1
 8004ea4:	08004fc1 	.word	0x08004fc1
 8004ea8:	08004f3f 	.word	0x08004f3f
 8004eac:	08004fc1 	.word	0x08004fc1
 8004eb0:	08004fc1 	.word	0x08004fc1
 8004eb4:	08004fc1 	.word	0x08004fc1
 8004eb8:	08004f7f 	.word	0x08004f7f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	68b9      	ldr	r1, [r7, #8]
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f000 f9c4 	bl	8005250 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	699a      	ldr	r2, [r3, #24]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f042 0208 	orr.w	r2, r2, #8
 8004ed6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	699a      	ldr	r2, [r3, #24]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f022 0204 	bic.w	r2, r2, #4
 8004ee6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	6999      	ldr	r1, [r3, #24]
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	691a      	ldr	r2, [r3, #16]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	430a      	orrs	r2, r1
 8004ef8:	619a      	str	r2, [r3, #24]
      break;
 8004efa:	e062      	b.n	8004fc2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	68b9      	ldr	r1, [r7, #8]
 8004f02:	4618      	mov	r0, r3
 8004f04:	f000 fa0a 	bl	800531c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	699a      	ldr	r2, [r3, #24]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	699a      	ldr	r2, [r3, #24]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	6999      	ldr	r1, [r3, #24]
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	691b      	ldr	r3, [r3, #16]
 8004f32:	021a      	lsls	r2, r3, #8
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	430a      	orrs	r2, r1
 8004f3a:	619a      	str	r2, [r3, #24]
      break;
 8004f3c:	e041      	b.n	8004fc2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	68b9      	ldr	r1, [r7, #8]
 8004f44:	4618      	mov	r0, r3
 8004f46:	f000 fa53 	bl	80053f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	69da      	ldr	r2, [r3, #28]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f042 0208 	orr.w	r2, r2, #8
 8004f58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	69da      	ldr	r2, [r3, #28]
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f022 0204 	bic.w	r2, r2, #4
 8004f68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	69d9      	ldr	r1, [r3, #28]
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	691a      	ldr	r2, [r3, #16]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	430a      	orrs	r2, r1
 8004f7a:	61da      	str	r2, [r3, #28]
      break;
 8004f7c:	e021      	b.n	8004fc2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	68b9      	ldr	r1, [r7, #8]
 8004f84:	4618      	mov	r0, r3
 8004f86:	f000 fa9d 	bl	80054c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	69da      	ldr	r2, [r3, #28]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	69da      	ldr	r2, [r3, #28]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fa8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	69d9      	ldr	r1, [r3, #28]
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	691b      	ldr	r3, [r3, #16]
 8004fb4:	021a      	lsls	r2, r3, #8
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	430a      	orrs	r2, r1
 8004fbc:	61da      	str	r2, [r3, #28]
      break;
 8004fbe:	e000      	b.n	8004fc2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004fc0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fca:	2300      	movs	r3, #0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3710      	adds	r7, #16
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b084      	sub	sp, #16
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
 8004fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d101      	bne.n	8004fec <HAL_TIM_ConfigClockSource+0x18>
 8004fe8:	2302      	movs	r3, #2
 8004fea:	e0a6      	b.n	800513a <HAL_TIM_ConfigClockSource+0x166>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2202      	movs	r2, #2
 8004ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800500a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005012:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	68fa      	ldr	r2, [r7, #12]
 800501a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2b40      	cmp	r3, #64	; 0x40
 8005022:	d067      	beq.n	80050f4 <HAL_TIM_ConfigClockSource+0x120>
 8005024:	2b40      	cmp	r3, #64	; 0x40
 8005026:	d80b      	bhi.n	8005040 <HAL_TIM_ConfigClockSource+0x6c>
 8005028:	2b10      	cmp	r3, #16
 800502a:	d073      	beq.n	8005114 <HAL_TIM_ConfigClockSource+0x140>
 800502c:	2b10      	cmp	r3, #16
 800502e:	d802      	bhi.n	8005036 <HAL_TIM_ConfigClockSource+0x62>
 8005030:	2b00      	cmp	r3, #0
 8005032:	d06f      	beq.n	8005114 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005034:	e078      	b.n	8005128 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005036:	2b20      	cmp	r3, #32
 8005038:	d06c      	beq.n	8005114 <HAL_TIM_ConfigClockSource+0x140>
 800503a:	2b30      	cmp	r3, #48	; 0x30
 800503c:	d06a      	beq.n	8005114 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800503e:	e073      	b.n	8005128 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005040:	2b70      	cmp	r3, #112	; 0x70
 8005042:	d00d      	beq.n	8005060 <HAL_TIM_ConfigClockSource+0x8c>
 8005044:	2b70      	cmp	r3, #112	; 0x70
 8005046:	d804      	bhi.n	8005052 <HAL_TIM_ConfigClockSource+0x7e>
 8005048:	2b50      	cmp	r3, #80	; 0x50
 800504a:	d033      	beq.n	80050b4 <HAL_TIM_ConfigClockSource+0xe0>
 800504c:	2b60      	cmp	r3, #96	; 0x60
 800504e:	d041      	beq.n	80050d4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005050:	e06a      	b.n	8005128 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005052:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005056:	d066      	beq.n	8005126 <HAL_TIM_ConfigClockSource+0x152>
 8005058:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800505c:	d017      	beq.n	800508e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800505e:	e063      	b.n	8005128 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6818      	ldr	r0, [r3, #0]
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	6899      	ldr	r1, [r3, #8]
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	685a      	ldr	r2, [r3, #4]
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	f000 faed 	bl	800564e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005082:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68fa      	ldr	r2, [r7, #12]
 800508a:	609a      	str	r2, [r3, #8]
      break;
 800508c:	e04c      	b.n	8005128 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6818      	ldr	r0, [r3, #0]
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	6899      	ldr	r1, [r3, #8]
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	685a      	ldr	r2, [r3, #4]
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	f000 fad6 	bl	800564e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	689a      	ldr	r2, [r3, #8]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80050b0:	609a      	str	r2, [r3, #8]
      break;
 80050b2:	e039      	b.n	8005128 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6818      	ldr	r0, [r3, #0]
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	6859      	ldr	r1, [r3, #4]
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	461a      	mov	r2, r3
 80050c2:	f000 fa4d 	bl	8005560 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	2150      	movs	r1, #80	; 0x50
 80050cc:	4618      	mov	r0, r3
 80050ce:	f000 faa4 	bl	800561a <TIM_ITRx_SetConfig>
      break;
 80050d2:	e029      	b.n	8005128 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6818      	ldr	r0, [r3, #0]
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	6859      	ldr	r1, [r3, #4]
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	461a      	mov	r2, r3
 80050e2:	f000 fa6b 	bl	80055bc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2160      	movs	r1, #96	; 0x60
 80050ec:	4618      	mov	r0, r3
 80050ee:	f000 fa94 	bl	800561a <TIM_ITRx_SetConfig>
      break;
 80050f2:	e019      	b.n	8005128 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6818      	ldr	r0, [r3, #0]
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	6859      	ldr	r1, [r3, #4]
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	68db      	ldr	r3, [r3, #12]
 8005100:	461a      	mov	r2, r3
 8005102:	f000 fa2d 	bl	8005560 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	2140      	movs	r1, #64	; 0x40
 800510c:	4618      	mov	r0, r3
 800510e:	f000 fa84 	bl	800561a <TIM_ITRx_SetConfig>
      break;
 8005112:	e009      	b.n	8005128 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4619      	mov	r1, r3
 800511e:	4610      	mov	r0, r2
 8005120:	f000 fa7b 	bl	800561a <TIM_ITRx_SetConfig>
        break;
 8005124:	e000      	b.n	8005128 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005126:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005138:	2300      	movs	r3, #0
}
 800513a:	4618      	mov	r0, r3
 800513c:	3710      	adds	r7, #16
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}

08005142 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005142:	b480      	push	{r7}
 8005144:	b083      	sub	sp, #12
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800514a:	bf00      	nop
 800514c:	370c      	adds	r7, #12
 800514e:	46bd      	mov	sp, r7
 8005150:	bc80      	pop	{r7}
 8005152:	4770      	bx	lr

08005154 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005154:	b480      	push	{r7}
 8005156:	b083      	sub	sp, #12
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800515c:	bf00      	nop
 800515e:	370c      	adds	r7, #12
 8005160:	46bd      	mov	sp, r7
 8005162:	bc80      	pop	{r7}
 8005164:	4770      	bx	lr

08005166 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005166:	b480      	push	{r7}
 8005168:	b083      	sub	sp, #12
 800516a:	af00      	add	r7, sp, #0
 800516c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800516e:	bf00      	nop
 8005170:	370c      	adds	r7, #12
 8005172:	46bd      	mov	sp, r7
 8005174:	bc80      	pop	{r7}
 8005176:	4770      	bx	lr

08005178 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005178:	b480      	push	{r7}
 800517a:	b083      	sub	sp, #12
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005180:	bf00      	nop
 8005182:	370c      	adds	r7, #12
 8005184:	46bd      	mov	sp, r7
 8005186:	bc80      	pop	{r7}
 8005188:	4770      	bx	lr
	...

0800518c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800518c:	b480      	push	{r7}
 800518e:	b085      	sub	sp, #20
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4a29      	ldr	r2, [pc, #164]	; (8005244 <TIM_Base_SetConfig+0xb8>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d00b      	beq.n	80051bc <TIM_Base_SetConfig+0x30>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051aa:	d007      	beq.n	80051bc <TIM_Base_SetConfig+0x30>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	4a26      	ldr	r2, [pc, #152]	; (8005248 <TIM_Base_SetConfig+0xbc>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d003      	beq.n	80051bc <TIM_Base_SetConfig+0x30>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a25      	ldr	r2, [pc, #148]	; (800524c <TIM_Base_SetConfig+0xc0>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d108      	bne.n	80051ce <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a1c      	ldr	r2, [pc, #112]	; (8005244 <TIM_Base_SetConfig+0xb8>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d00b      	beq.n	80051ee <TIM_Base_SetConfig+0x62>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051dc:	d007      	beq.n	80051ee <TIM_Base_SetConfig+0x62>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a19      	ldr	r2, [pc, #100]	; (8005248 <TIM_Base_SetConfig+0xbc>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d003      	beq.n	80051ee <TIM_Base_SetConfig+0x62>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a18      	ldr	r2, [pc, #96]	; (800524c <TIM_Base_SetConfig+0xc0>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d108      	bne.n	8005200 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	68fa      	ldr	r2, [r7, #12]
 80051fc:	4313      	orrs	r3, r2
 80051fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	695b      	ldr	r3, [r3, #20]
 800520a:	4313      	orrs	r3, r2
 800520c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	68fa      	ldr	r2, [r7, #12]
 8005212:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	689a      	ldr	r2, [r3, #8]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a07      	ldr	r2, [pc, #28]	; (8005244 <TIM_Base_SetConfig+0xb8>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d103      	bne.n	8005234 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	691a      	ldr	r2, [r3, #16]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2201      	movs	r2, #1
 8005238:	615a      	str	r2, [r3, #20]
}
 800523a:	bf00      	nop
 800523c:	3714      	adds	r7, #20
 800523e:	46bd      	mov	sp, r7
 8005240:	bc80      	pop	{r7}
 8005242:	4770      	bx	lr
 8005244:	40012c00 	.word	0x40012c00
 8005248:	40000400 	.word	0x40000400
 800524c:	40000800 	.word	0x40000800

08005250 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005250:	b480      	push	{r7}
 8005252:	b087      	sub	sp, #28
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6a1b      	ldr	r3, [r3, #32]
 800525e:	f023 0201 	bic.w	r2, r3, #1
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6a1b      	ldr	r3, [r3, #32]
 800526a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	699b      	ldr	r3, [r3, #24]
 8005276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800527e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f023 0303 	bic.w	r3, r3, #3
 8005286:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	4313      	orrs	r3, r2
 8005290:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	f023 0302 	bic.w	r3, r3, #2
 8005298:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	697a      	ldr	r2, [r7, #20]
 80052a0:	4313      	orrs	r3, r2
 80052a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	4a1c      	ldr	r2, [pc, #112]	; (8005318 <TIM_OC1_SetConfig+0xc8>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d10c      	bne.n	80052c6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	f023 0308 	bic.w	r3, r3, #8
 80052b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	697a      	ldr	r2, [r7, #20]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	f023 0304 	bic.w	r3, r3, #4
 80052c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	4a13      	ldr	r2, [pc, #76]	; (8005318 <TIM_OC1_SetConfig+0xc8>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d111      	bne.n	80052f2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80052dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	695b      	ldr	r3, [r3, #20]
 80052e2:	693a      	ldr	r2, [r7, #16]
 80052e4:	4313      	orrs	r3, r2
 80052e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	699b      	ldr	r3, [r3, #24]
 80052ec:	693a      	ldr	r2, [r7, #16]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	693a      	ldr	r2, [r7, #16]
 80052f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	68fa      	ldr	r2, [r7, #12]
 80052fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	685a      	ldr	r2, [r3, #4]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	697a      	ldr	r2, [r7, #20]
 800530a:	621a      	str	r2, [r3, #32]
}
 800530c:	bf00      	nop
 800530e:	371c      	adds	r7, #28
 8005310:	46bd      	mov	sp, r7
 8005312:	bc80      	pop	{r7}
 8005314:	4770      	bx	lr
 8005316:	bf00      	nop
 8005318:	40012c00 	.word	0x40012c00

0800531c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800531c:	b480      	push	{r7}
 800531e:	b087      	sub	sp, #28
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6a1b      	ldr	r3, [r3, #32]
 800532a:	f023 0210 	bic.w	r2, r3, #16
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a1b      	ldr	r3, [r3, #32]
 8005336:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	699b      	ldr	r3, [r3, #24]
 8005342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800534a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005352:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	021b      	lsls	r3, r3, #8
 800535a:	68fa      	ldr	r2, [r7, #12]
 800535c:	4313      	orrs	r3, r2
 800535e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	f023 0320 	bic.w	r3, r3, #32
 8005366:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	011b      	lsls	r3, r3, #4
 800536e:	697a      	ldr	r2, [r7, #20]
 8005370:	4313      	orrs	r3, r2
 8005372:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	4a1d      	ldr	r2, [pc, #116]	; (80053ec <TIM_OC2_SetConfig+0xd0>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d10d      	bne.n	8005398 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005382:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	011b      	lsls	r3, r3, #4
 800538a:	697a      	ldr	r2, [r7, #20]
 800538c:	4313      	orrs	r3, r2
 800538e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005396:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	4a14      	ldr	r2, [pc, #80]	; (80053ec <TIM_OC2_SetConfig+0xd0>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d113      	bne.n	80053c8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80053a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80053ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	695b      	ldr	r3, [r3, #20]
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	693a      	ldr	r2, [r7, #16]
 80053b8:	4313      	orrs	r3, r2
 80053ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	699b      	ldr	r3, [r3, #24]
 80053c0:	009b      	lsls	r3, r3, #2
 80053c2:	693a      	ldr	r2, [r7, #16]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	693a      	ldr	r2, [r7, #16]
 80053cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	68fa      	ldr	r2, [r7, #12]
 80053d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	685a      	ldr	r2, [r3, #4]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	697a      	ldr	r2, [r7, #20]
 80053e0:	621a      	str	r2, [r3, #32]
}
 80053e2:	bf00      	nop
 80053e4:	371c      	adds	r7, #28
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bc80      	pop	{r7}
 80053ea:	4770      	bx	lr
 80053ec:	40012c00 	.word	0x40012c00

080053f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b087      	sub	sp, #28
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a1b      	ldr	r3, [r3, #32]
 80053fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a1b      	ldr	r3, [r3, #32]
 800540a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	69db      	ldr	r3, [r3, #28]
 8005416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800541e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f023 0303 	bic.w	r3, r3, #3
 8005426:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	68fa      	ldr	r2, [r7, #12]
 800542e:	4313      	orrs	r3, r2
 8005430:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005438:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	021b      	lsls	r3, r3, #8
 8005440:	697a      	ldr	r2, [r7, #20]
 8005442:	4313      	orrs	r3, r2
 8005444:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a1d      	ldr	r2, [pc, #116]	; (80054c0 <TIM_OC3_SetConfig+0xd0>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d10d      	bne.n	800546a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005454:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	68db      	ldr	r3, [r3, #12]
 800545a:	021b      	lsls	r3, r3, #8
 800545c:	697a      	ldr	r2, [r7, #20]
 800545e:	4313      	orrs	r3, r2
 8005460:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005468:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	4a14      	ldr	r2, [pc, #80]	; (80054c0 <TIM_OC3_SetConfig+0xd0>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d113      	bne.n	800549a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005478:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005480:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	695b      	ldr	r3, [r3, #20]
 8005486:	011b      	lsls	r3, r3, #4
 8005488:	693a      	ldr	r2, [r7, #16]
 800548a:	4313      	orrs	r3, r2
 800548c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	699b      	ldr	r3, [r3, #24]
 8005492:	011b      	lsls	r3, r3, #4
 8005494:	693a      	ldr	r2, [r7, #16]
 8005496:	4313      	orrs	r3, r2
 8005498:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	693a      	ldr	r2, [r7, #16]
 800549e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	685a      	ldr	r2, [r3, #4]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	697a      	ldr	r2, [r7, #20]
 80054b2:	621a      	str	r2, [r3, #32]
}
 80054b4:	bf00      	nop
 80054b6:	371c      	adds	r7, #28
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bc80      	pop	{r7}
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	40012c00 	.word	0x40012c00

080054c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b087      	sub	sp, #28
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a1b      	ldr	r3, [r3, #32]
 80054d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a1b      	ldr	r3, [r3, #32]
 80054de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	69db      	ldr	r3, [r3, #28]
 80054ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	021b      	lsls	r3, r3, #8
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	4313      	orrs	r3, r2
 8005506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800550e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	031b      	lsls	r3, r3, #12
 8005516:	693a      	ldr	r2, [r7, #16]
 8005518:	4313      	orrs	r3, r2
 800551a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a0f      	ldr	r2, [pc, #60]	; (800555c <TIM_OC4_SetConfig+0x98>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d109      	bne.n	8005538 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800552a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	695b      	ldr	r3, [r3, #20]
 8005530:	019b      	lsls	r3, r3, #6
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	4313      	orrs	r3, r2
 8005536:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	697a      	ldr	r2, [r7, #20]
 800553c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	68fa      	ldr	r2, [r7, #12]
 8005542:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	685a      	ldr	r2, [r3, #4]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	693a      	ldr	r2, [r7, #16]
 8005550:	621a      	str	r2, [r3, #32]
}
 8005552:	bf00      	nop
 8005554:	371c      	adds	r7, #28
 8005556:	46bd      	mov	sp, r7
 8005558:	bc80      	pop	{r7}
 800555a:	4770      	bx	lr
 800555c:	40012c00 	.word	0x40012c00

08005560 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005560:	b480      	push	{r7}
 8005562:	b087      	sub	sp, #28
 8005564:	af00      	add	r7, sp, #0
 8005566:	60f8      	str	r0, [r7, #12]
 8005568:	60b9      	str	r1, [r7, #8]
 800556a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6a1b      	ldr	r3, [r3, #32]
 8005570:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6a1b      	ldr	r3, [r3, #32]
 8005576:	f023 0201 	bic.w	r2, r3, #1
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	699b      	ldr	r3, [r3, #24]
 8005582:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800558a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	011b      	lsls	r3, r3, #4
 8005590:	693a      	ldr	r2, [r7, #16]
 8005592:	4313      	orrs	r3, r2
 8005594:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	f023 030a 	bic.w	r3, r3, #10
 800559c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800559e:	697a      	ldr	r2, [r7, #20]
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	693a      	ldr	r2, [r7, #16]
 80055aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	697a      	ldr	r2, [r7, #20]
 80055b0:	621a      	str	r2, [r3, #32]
}
 80055b2:	bf00      	nop
 80055b4:	371c      	adds	r7, #28
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bc80      	pop	{r7}
 80055ba:	4770      	bx	lr

080055bc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055bc:	b480      	push	{r7}
 80055be:	b087      	sub	sp, #28
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	60f8      	str	r0, [r7, #12]
 80055c4:	60b9      	str	r1, [r7, #8]
 80055c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6a1b      	ldr	r3, [r3, #32]
 80055cc:	f023 0210 	bic.w	r2, r3, #16
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	699b      	ldr	r3, [r3, #24]
 80055d8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	6a1b      	ldr	r3, [r3, #32]
 80055de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80055e6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	031b      	lsls	r3, r3, #12
 80055ec:	697a      	ldr	r2, [r7, #20]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80055f8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	011b      	lsls	r3, r3, #4
 80055fe:	693a      	ldr	r2, [r7, #16]
 8005600:	4313      	orrs	r3, r2
 8005602:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	697a      	ldr	r2, [r7, #20]
 8005608:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	693a      	ldr	r2, [r7, #16]
 800560e:	621a      	str	r2, [r3, #32]
}
 8005610:	bf00      	nop
 8005612:	371c      	adds	r7, #28
 8005614:	46bd      	mov	sp, r7
 8005616:	bc80      	pop	{r7}
 8005618:	4770      	bx	lr

0800561a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800561a:	b480      	push	{r7}
 800561c:	b085      	sub	sp, #20
 800561e:	af00      	add	r7, sp, #0
 8005620:	6078      	str	r0, [r7, #4]
 8005622:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005630:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005632:	683a      	ldr	r2, [r7, #0]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	4313      	orrs	r3, r2
 8005638:	f043 0307 	orr.w	r3, r3, #7
 800563c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	68fa      	ldr	r2, [r7, #12]
 8005642:	609a      	str	r2, [r3, #8]
}
 8005644:	bf00      	nop
 8005646:	3714      	adds	r7, #20
 8005648:	46bd      	mov	sp, r7
 800564a:	bc80      	pop	{r7}
 800564c:	4770      	bx	lr

0800564e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800564e:	b480      	push	{r7}
 8005650:	b087      	sub	sp, #28
 8005652:	af00      	add	r7, sp, #0
 8005654:	60f8      	str	r0, [r7, #12]
 8005656:	60b9      	str	r1, [r7, #8]
 8005658:	607a      	str	r2, [r7, #4]
 800565a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005668:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	021a      	lsls	r2, r3, #8
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	431a      	orrs	r2, r3
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	4313      	orrs	r3, r2
 8005676:	697a      	ldr	r2, [r7, #20]
 8005678:	4313      	orrs	r3, r2
 800567a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	697a      	ldr	r2, [r7, #20]
 8005680:	609a      	str	r2, [r3, #8]
}
 8005682:	bf00      	nop
 8005684:	371c      	adds	r7, #28
 8005686:	46bd      	mov	sp, r7
 8005688:	bc80      	pop	{r7}
 800568a:	4770      	bx	lr

0800568c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800568c:	b480      	push	{r7}
 800568e:	b087      	sub	sp, #28
 8005690:	af00      	add	r7, sp, #0
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	60b9      	str	r1, [r7, #8]
 8005696:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	f003 031f 	and.w	r3, r3, #31
 800569e:	2201      	movs	r2, #1
 80056a0:	fa02 f303 	lsl.w	r3, r2, r3
 80056a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	6a1a      	ldr	r2, [r3, #32]
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	43db      	mvns	r3, r3
 80056ae:	401a      	ands	r2, r3
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6a1a      	ldr	r2, [r3, #32]
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	f003 031f 	and.w	r3, r3, #31
 80056be:	6879      	ldr	r1, [r7, #4]
 80056c0:	fa01 f303 	lsl.w	r3, r1, r3
 80056c4:	431a      	orrs	r2, r3
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	621a      	str	r2, [r3, #32]
}
 80056ca:	bf00      	nop
 80056cc:	371c      	adds	r7, #28
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bc80      	pop	{r7}
 80056d2:	4770      	bx	lr

080056d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056d4:	b480      	push	{r7}
 80056d6:	b085      	sub	sp, #20
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d101      	bne.n	80056ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056e8:	2302      	movs	r3, #2
 80056ea:	e046      	b.n	800577a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2202      	movs	r2, #2
 80056f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005712:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	68fa      	ldr	r2, [r7, #12]
 800571a:	4313      	orrs	r3, r2
 800571c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68fa      	ldr	r2, [r7, #12]
 8005724:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a16      	ldr	r2, [pc, #88]	; (8005784 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d00e      	beq.n	800574e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005738:	d009      	beq.n	800574e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a12      	ldr	r2, [pc, #72]	; (8005788 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d004      	beq.n	800574e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a10      	ldr	r2, [pc, #64]	; (800578c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d10c      	bne.n	8005768 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005754:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	68ba      	ldr	r2, [r7, #8]
 800575c:	4313      	orrs	r3, r2
 800575e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	68ba      	ldr	r2, [r7, #8]
 8005766:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2200      	movs	r2, #0
 8005774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3714      	adds	r7, #20
 800577e:	46bd      	mov	sp, r7
 8005780:	bc80      	pop	{r7}
 8005782:	4770      	bx	lr
 8005784:	40012c00 	.word	0x40012c00
 8005788:	40000400 	.word	0x40000400
 800578c:	40000800 	.word	0x40000800

08005790 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005790:	b480      	push	{r7}
 8005792:	b085      	sub	sp, #20
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800579a:	2300      	movs	r3, #0
 800579c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d101      	bne.n	80057ac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80057a8:	2302      	movs	r3, #2
 80057aa:	e03d      	b.n	8005828 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	68db      	ldr	r3, [r3, #12]
 80057be:	4313      	orrs	r3, r2
 80057c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	4313      	orrs	r3, r2
 80057ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	4313      	orrs	r3, r2
 80057dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4313      	orrs	r3, r2
 80057ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	4313      	orrs	r3, r2
 80057f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	695b      	ldr	r3, [r3, #20]
 8005804:	4313      	orrs	r3, r2
 8005806:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	69db      	ldr	r3, [r3, #28]
 8005812:	4313      	orrs	r3, r2
 8005814:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	68fa      	ldr	r2, [r7, #12]
 800581c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005826:	2300      	movs	r3, #0
}
 8005828:	4618      	mov	r0, r3
 800582a:	3714      	adds	r7, #20
 800582c:	46bd      	mov	sp, r7
 800582e:	bc80      	pop	{r7}
 8005830:	4770      	bx	lr

08005832 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005832:	b480      	push	{r7}
 8005834:	b083      	sub	sp, #12
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800583a:	bf00      	nop
 800583c:	370c      	adds	r7, #12
 800583e:	46bd      	mov	sp, r7
 8005840:	bc80      	pop	{r7}
 8005842:	4770      	bx	lr

08005844 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800584c:	bf00      	nop
 800584e:	370c      	adds	r7, #12
 8005850:	46bd      	mov	sp, r7
 8005852:	bc80      	pop	{r7}
 8005854:	4770      	bx	lr

08005856 <atof>:
 8005856:	2100      	movs	r1, #0
 8005858:	f000 beba 	b.w	80065d0 <strtod>

0800585c <__errno>:
 800585c:	4b01      	ldr	r3, [pc, #4]	; (8005864 <__errno+0x8>)
 800585e:	6818      	ldr	r0, [r3, #0]
 8005860:	4770      	bx	lr
 8005862:	bf00      	nop
 8005864:	20000060 	.word	0x20000060

08005868 <__libc_init_array>:
 8005868:	b570      	push	{r4, r5, r6, lr}
 800586a:	2500      	movs	r5, #0
 800586c:	4e0c      	ldr	r6, [pc, #48]	; (80058a0 <__libc_init_array+0x38>)
 800586e:	4c0d      	ldr	r4, [pc, #52]	; (80058a4 <__libc_init_array+0x3c>)
 8005870:	1ba4      	subs	r4, r4, r6
 8005872:	10a4      	asrs	r4, r4, #2
 8005874:	42a5      	cmp	r5, r4
 8005876:	d109      	bne.n	800588c <__libc_init_array+0x24>
 8005878:	f002 fa32 	bl	8007ce0 <_init>
 800587c:	2500      	movs	r5, #0
 800587e:	4e0a      	ldr	r6, [pc, #40]	; (80058a8 <__libc_init_array+0x40>)
 8005880:	4c0a      	ldr	r4, [pc, #40]	; (80058ac <__libc_init_array+0x44>)
 8005882:	1ba4      	subs	r4, r4, r6
 8005884:	10a4      	asrs	r4, r4, #2
 8005886:	42a5      	cmp	r5, r4
 8005888:	d105      	bne.n	8005896 <__libc_init_array+0x2e>
 800588a:	bd70      	pop	{r4, r5, r6, pc}
 800588c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005890:	4798      	blx	r3
 8005892:	3501      	adds	r5, #1
 8005894:	e7ee      	b.n	8005874 <__libc_init_array+0xc>
 8005896:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800589a:	4798      	blx	r3
 800589c:	3501      	adds	r5, #1
 800589e:	e7f2      	b.n	8005886 <__libc_init_array+0x1e>
 80058a0:	08008028 	.word	0x08008028
 80058a4:	08008028 	.word	0x08008028
 80058a8:	08008028 	.word	0x08008028
 80058ac:	0800802c 	.word	0x0800802c

080058b0 <memset>:
 80058b0:	4603      	mov	r3, r0
 80058b2:	4402      	add	r2, r0
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d100      	bne.n	80058ba <memset+0xa>
 80058b8:	4770      	bx	lr
 80058ba:	f803 1b01 	strb.w	r1, [r3], #1
 80058be:	e7f9      	b.n	80058b4 <memset+0x4>

080058c0 <_puts_r>:
 80058c0:	b570      	push	{r4, r5, r6, lr}
 80058c2:	460e      	mov	r6, r1
 80058c4:	4605      	mov	r5, r0
 80058c6:	b118      	cbz	r0, 80058d0 <_puts_r+0x10>
 80058c8:	6983      	ldr	r3, [r0, #24]
 80058ca:	b90b      	cbnz	r3, 80058d0 <_puts_r+0x10>
 80058cc:	f001 f842 	bl	8006954 <__sinit>
 80058d0:	69ab      	ldr	r3, [r5, #24]
 80058d2:	68ac      	ldr	r4, [r5, #8]
 80058d4:	b913      	cbnz	r3, 80058dc <_puts_r+0x1c>
 80058d6:	4628      	mov	r0, r5
 80058d8:	f001 f83c 	bl	8006954 <__sinit>
 80058dc:	4b23      	ldr	r3, [pc, #140]	; (800596c <_puts_r+0xac>)
 80058de:	429c      	cmp	r4, r3
 80058e0:	d117      	bne.n	8005912 <_puts_r+0x52>
 80058e2:	686c      	ldr	r4, [r5, #4]
 80058e4:	89a3      	ldrh	r3, [r4, #12]
 80058e6:	071b      	lsls	r3, r3, #28
 80058e8:	d51d      	bpl.n	8005926 <_puts_r+0x66>
 80058ea:	6923      	ldr	r3, [r4, #16]
 80058ec:	b1db      	cbz	r3, 8005926 <_puts_r+0x66>
 80058ee:	3e01      	subs	r6, #1
 80058f0:	68a3      	ldr	r3, [r4, #8]
 80058f2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80058f6:	3b01      	subs	r3, #1
 80058f8:	60a3      	str	r3, [r4, #8]
 80058fa:	b9e9      	cbnz	r1, 8005938 <_puts_r+0x78>
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	da2e      	bge.n	800595e <_puts_r+0x9e>
 8005900:	4622      	mov	r2, r4
 8005902:	210a      	movs	r1, #10
 8005904:	4628      	mov	r0, r5
 8005906:	f000 fe75 	bl	80065f4 <__swbuf_r>
 800590a:	3001      	adds	r0, #1
 800590c:	d011      	beq.n	8005932 <_puts_r+0x72>
 800590e:	200a      	movs	r0, #10
 8005910:	e011      	b.n	8005936 <_puts_r+0x76>
 8005912:	4b17      	ldr	r3, [pc, #92]	; (8005970 <_puts_r+0xb0>)
 8005914:	429c      	cmp	r4, r3
 8005916:	d101      	bne.n	800591c <_puts_r+0x5c>
 8005918:	68ac      	ldr	r4, [r5, #8]
 800591a:	e7e3      	b.n	80058e4 <_puts_r+0x24>
 800591c:	4b15      	ldr	r3, [pc, #84]	; (8005974 <_puts_r+0xb4>)
 800591e:	429c      	cmp	r4, r3
 8005920:	bf08      	it	eq
 8005922:	68ec      	ldreq	r4, [r5, #12]
 8005924:	e7de      	b.n	80058e4 <_puts_r+0x24>
 8005926:	4621      	mov	r1, r4
 8005928:	4628      	mov	r0, r5
 800592a:	f000 feb5 	bl	8006698 <__swsetup_r>
 800592e:	2800      	cmp	r0, #0
 8005930:	d0dd      	beq.n	80058ee <_puts_r+0x2e>
 8005932:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005936:	bd70      	pop	{r4, r5, r6, pc}
 8005938:	2b00      	cmp	r3, #0
 800593a:	da04      	bge.n	8005946 <_puts_r+0x86>
 800593c:	69a2      	ldr	r2, [r4, #24]
 800593e:	429a      	cmp	r2, r3
 8005940:	dc06      	bgt.n	8005950 <_puts_r+0x90>
 8005942:	290a      	cmp	r1, #10
 8005944:	d004      	beq.n	8005950 <_puts_r+0x90>
 8005946:	6823      	ldr	r3, [r4, #0]
 8005948:	1c5a      	adds	r2, r3, #1
 800594a:	6022      	str	r2, [r4, #0]
 800594c:	7019      	strb	r1, [r3, #0]
 800594e:	e7cf      	b.n	80058f0 <_puts_r+0x30>
 8005950:	4622      	mov	r2, r4
 8005952:	4628      	mov	r0, r5
 8005954:	f000 fe4e 	bl	80065f4 <__swbuf_r>
 8005958:	3001      	adds	r0, #1
 800595a:	d1c9      	bne.n	80058f0 <_puts_r+0x30>
 800595c:	e7e9      	b.n	8005932 <_puts_r+0x72>
 800595e:	200a      	movs	r0, #10
 8005960:	6823      	ldr	r3, [r4, #0]
 8005962:	1c5a      	adds	r2, r3, #1
 8005964:	6022      	str	r2, [r4, #0]
 8005966:	7018      	strb	r0, [r3, #0]
 8005968:	e7e5      	b.n	8005936 <_puts_r+0x76>
 800596a:	bf00      	nop
 800596c:	08007dd8 	.word	0x08007dd8
 8005970:	08007df8 	.word	0x08007df8
 8005974:	08007db8 	.word	0x08007db8

08005978 <puts>:
 8005978:	4b02      	ldr	r3, [pc, #8]	; (8005984 <puts+0xc>)
 800597a:	4601      	mov	r1, r0
 800597c:	6818      	ldr	r0, [r3, #0]
 800597e:	f7ff bf9f 	b.w	80058c0 <_puts_r>
 8005982:	bf00      	nop
 8005984:	20000060 	.word	0x20000060

08005988 <sulp>:
 8005988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800598c:	460f      	mov	r7, r1
 800598e:	4690      	mov	r8, r2
 8005990:	f001 fee0 	bl	8007754 <__ulp>
 8005994:	4604      	mov	r4, r0
 8005996:	460d      	mov	r5, r1
 8005998:	f1b8 0f00 	cmp.w	r8, #0
 800599c:	d011      	beq.n	80059c2 <sulp+0x3a>
 800599e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80059a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	dd0b      	ble.n	80059c2 <sulp+0x3a>
 80059aa:	2400      	movs	r4, #0
 80059ac:	051b      	lsls	r3, r3, #20
 80059ae:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80059b2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80059b6:	4622      	mov	r2, r4
 80059b8:	462b      	mov	r3, r5
 80059ba:	f7fa fd8d 	bl	80004d8 <__aeabi_dmul>
 80059be:	4604      	mov	r4, r0
 80059c0:	460d      	mov	r5, r1
 80059c2:	4620      	mov	r0, r4
 80059c4:	4629      	mov	r1, r5
 80059c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059ca:	0000      	movs	r0, r0
 80059cc:	0000      	movs	r0, r0
	...

080059d0 <_strtod_l>:
 80059d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059d4:	461f      	mov	r7, r3
 80059d6:	2300      	movs	r3, #0
 80059d8:	b0a1      	sub	sp, #132	; 0x84
 80059da:	4683      	mov	fp, r0
 80059dc:	4638      	mov	r0, r7
 80059de:	460e      	mov	r6, r1
 80059e0:	9217      	str	r2, [sp, #92]	; 0x5c
 80059e2:	931c      	str	r3, [sp, #112]	; 0x70
 80059e4:	f001 fb68 	bl	80070b8 <__localeconv_l>
 80059e8:	4680      	mov	r8, r0
 80059ea:	6800      	ldr	r0, [r0, #0]
 80059ec:	f7fa fbb0 	bl	8000150 <strlen>
 80059f0:	f04f 0900 	mov.w	r9, #0
 80059f4:	4604      	mov	r4, r0
 80059f6:	f04f 0a00 	mov.w	sl, #0
 80059fa:	961b      	str	r6, [sp, #108]	; 0x6c
 80059fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80059fe:	781a      	ldrb	r2, [r3, #0]
 8005a00:	2a0d      	cmp	r2, #13
 8005a02:	d832      	bhi.n	8005a6a <_strtod_l+0x9a>
 8005a04:	2a09      	cmp	r2, #9
 8005a06:	d236      	bcs.n	8005a76 <_strtod_l+0xa6>
 8005a08:	2a00      	cmp	r2, #0
 8005a0a:	d03e      	beq.n	8005a8a <_strtod_l+0xba>
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	930d      	str	r3, [sp, #52]	; 0x34
 8005a10:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005a12:	782b      	ldrb	r3, [r5, #0]
 8005a14:	2b30      	cmp	r3, #48	; 0x30
 8005a16:	f040 80ac 	bne.w	8005b72 <_strtod_l+0x1a2>
 8005a1a:	786b      	ldrb	r3, [r5, #1]
 8005a1c:	2b58      	cmp	r3, #88	; 0x58
 8005a1e:	d001      	beq.n	8005a24 <_strtod_l+0x54>
 8005a20:	2b78      	cmp	r3, #120	; 0x78
 8005a22:	d167      	bne.n	8005af4 <_strtod_l+0x124>
 8005a24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a26:	9702      	str	r7, [sp, #8]
 8005a28:	9301      	str	r3, [sp, #4]
 8005a2a:	ab1c      	add	r3, sp, #112	; 0x70
 8005a2c:	9300      	str	r3, [sp, #0]
 8005a2e:	4a89      	ldr	r2, [pc, #548]	; (8005c54 <_strtod_l+0x284>)
 8005a30:	ab1d      	add	r3, sp, #116	; 0x74
 8005a32:	a91b      	add	r1, sp, #108	; 0x6c
 8005a34:	4658      	mov	r0, fp
 8005a36:	f001 f867 	bl	8006b08 <__gethex>
 8005a3a:	f010 0407 	ands.w	r4, r0, #7
 8005a3e:	4606      	mov	r6, r0
 8005a40:	d005      	beq.n	8005a4e <_strtod_l+0x7e>
 8005a42:	2c06      	cmp	r4, #6
 8005a44:	d12b      	bne.n	8005a9e <_strtod_l+0xce>
 8005a46:	2300      	movs	r3, #0
 8005a48:	3501      	adds	r5, #1
 8005a4a:	951b      	str	r5, [sp, #108]	; 0x6c
 8005a4c:	930d      	str	r3, [sp, #52]	; 0x34
 8005a4e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	f040 85a6 	bne.w	80065a2 <_strtod_l+0xbd2>
 8005a56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a58:	b1e3      	cbz	r3, 8005a94 <_strtod_l+0xc4>
 8005a5a:	464a      	mov	r2, r9
 8005a5c:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8005a60:	4610      	mov	r0, r2
 8005a62:	4619      	mov	r1, r3
 8005a64:	b021      	add	sp, #132	; 0x84
 8005a66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a6a:	2a2b      	cmp	r2, #43	; 0x2b
 8005a6c:	d015      	beq.n	8005a9a <_strtod_l+0xca>
 8005a6e:	2a2d      	cmp	r2, #45	; 0x2d
 8005a70:	d004      	beq.n	8005a7c <_strtod_l+0xac>
 8005a72:	2a20      	cmp	r2, #32
 8005a74:	d1ca      	bne.n	8005a0c <_strtod_l+0x3c>
 8005a76:	3301      	adds	r3, #1
 8005a78:	931b      	str	r3, [sp, #108]	; 0x6c
 8005a7a:	e7bf      	b.n	80059fc <_strtod_l+0x2c>
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	920d      	str	r2, [sp, #52]	; 0x34
 8005a80:	1c5a      	adds	r2, r3, #1
 8005a82:	921b      	str	r2, [sp, #108]	; 0x6c
 8005a84:	785b      	ldrb	r3, [r3, #1]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1c2      	bne.n	8005a10 <_strtod_l+0x40>
 8005a8a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005a8c:	961b      	str	r6, [sp, #108]	; 0x6c
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	f040 8585 	bne.w	800659e <_strtod_l+0xbce>
 8005a94:	464a      	mov	r2, r9
 8005a96:	4653      	mov	r3, sl
 8005a98:	e7e2      	b.n	8005a60 <_strtod_l+0x90>
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	e7ef      	b.n	8005a7e <_strtod_l+0xae>
 8005a9e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005aa0:	b13a      	cbz	r2, 8005ab2 <_strtod_l+0xe2>
 8005aa2:	2135      	movs	r1, #53	; 0x35
 8005aa4:	a81e      	add	r0, sp, #120	; 0x78
 8005aa6:	f001 ff48 	bl	800793a <__copybits>
 8005aaa:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005aac:	4658      	mov	r0, fp
 8005aae:	f001 fbba 	bl	8007226 <_Bfree>
 8005ab2:	3c01      	subs	r4, #1
 8005ab4:	2c04      	cmp	r4, #4
 8005ab6:	d806      	bhi.n	8005ac6 <_strtod_l+0xf6>
 8005ab8:	e8df f004 	tbb	[pc, r4]
 8005abc:	1714030a 	.word	0x1714030a
 8005ac0:	0a          	.byte	0x0a
 8005ac1:	00          	.byte	0x00
 8005ac2:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 8005ac6:	0731      	lsls	r1, r6, #28
 8005ac8:	d5c1      	bpl.n	8005a4e <_strtod_l+0x7e>
 8005aca:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 8005ace:	e7be      	b.n	8005a4e <_strtod_l+0x7e>
 8005ad0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005ad2:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 8005ad6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005ada:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005ade:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 8005ae2:	e7f0      	b.n	8005ac6 <_strtod_l+0xf6>
 8005ae4:	f8df a170 	ldr.w	sl, [pc, #368]	; 8005c58 <_strtod_l+0x288>
 8005ae8:	e7ed      	b.n	8005ac6 <_strtod_l+0xf6>
 8005aea:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8005aee:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8005af2:	e7e8      	b.n	8005ac6 <_strtod_l+0xf6>
 8005af4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005af6:	1c5a      	adds	r2, r3, #1
 8005af8:	921b      	str	r2, [sp, #108]	; 0x6c
 8005afa:	785b      	ldrb	r3, [r3, #1]
 8005afc:	2b30      	cmp	r3, #48	; 0x30
 8005afe:	d0f9      	beq.n	8005af4 <_strtod_l+0x124>
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d0a4      	beq.n	8005a4e <_strtod_l+0x7e>
 8005b04:	2301      	movs	r3, #1
 8005b06:	2500      	movs	r5, #0
 8005b08:	220a      	movs	r2, #10
 8005b0a:	9307      	str	r3, [sp, #28]
 8005b0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005b0e:	9506      	str	r5, [sp, #24]
 8005b10:	9308      	str	r3, [sp, #32]
 8005b12:	9504      	str	r5, [sp, #16]
 8005b14:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005b16:	7807      	ldrb	r7, [r0, #0]
 8005b18:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8005b1c:	b2d9      	uxtb	r1, r3
 8005b1e:	2909      	cmp	r1, #9
 8005b20:	d929      	bls.n	8005b76 <_strtod_l+0x1a6>
 8005b22:	4622      	mov	r2, r4
 8005b24:	f8d8 1000 	ldr.w	r1, [r8]
 8005b28:	f002 f849 	bl	8007bbe <strncmp>
 8005b2c:	2800      	cmp	r0, #0
 8005b2e:	d031      	beq.n	8005b94 <_strtod_l+0x1c4>
 8005b30:	2000      	movs	r0, #0
 8005b32:	463b      	mov	r3, r7
 8005b34:	4602      	mov	r2, r0
 8005b36:	9c04      	ldr	r4, [sp, #16]
 8005b38:	9005      	str	r0, [sp, #20]
 8005b3a:	2b65      	cmp	r3, #101	; 0x65
 8005b3c:	d001      	beq.n	8005b42 <_strtod_l+0x172>
 8005b3e:	2b45      	cmp	r3, #69	; 0x45
 8005b40:	d114      	bne.n	8005b6c <_strtod_l+0x19c>
 8005b42:	b924      	cbnz	r4, 8005b4e <_strtod_l+0x17e>
 8005b44:	b910      	cbnz	r0, 8005b4c <_strtod_l+0x17c>
 8005b46:	9b07      	ldr	r3, [sp, #28]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d09e      	beq.n	8005a8a <_strtod_l+0xba>
 8005b4c:	2400      	movs	r4, #0
 8005b4e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8005b50:	1c73      	adds	r3, r6, #1
 8005b52:	931b      	str	r3, [sp, #108]	; 0x6c
 8005b54:	7873      	ldrb	r3, [r6, #1]
 8005b56:	2b2b      	cmp	r3, #43	; 0x2b
 8005b58:	d078      	beq.n	8005c4c <_strtod_l+0x27c>
 8005b5a:	2b2d      	cmp	r3, #45	; 0x2d
 8005b5c:	d070      	beq.n	8005c40 <_strtod_l+0x270>
 8005b5e:	f04f 0c00 	mov.w	ip, #0
 8005b62:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8005b66:	2f09      	cmp	r7, #9
 8005b68:	d97c      	bls.n	8005c64 <_strtod_l+0x294>
 8005b6a:	961b      	str	r6, [sp, #108]	; 0x6c
 8005b6c:	f04f 0e00 	mov.w	lr, #0
 8005b70:	e09a      	b.n	8005ca8 <_strtod_l+0x2d8>
 8005b72:	2300      	movs	r3, #0
 8005b74:	e7c7      	b.n	8005b06 <_strtod_l+0x136>
 8005b76:	9904      	ldr	r1, [sp, #16]
 8005b78:	3001      	adds	r0, #1
 8005b7a:	2908      	cmp	r1, #8
 8005b7c:	bfd7      	itett	le
 8005b7e:	9906      	ldrle	r1, [sp, #24]
 8005b80:	fb02 3505 	mlagt	r5, r2, r5, r3
 8005b84:	fb02 3301 	mlale	r3, r2, r1, r3
 8005b88:	9306      	strle	r3, [sp, #24]
 8005b8a:	9b04      	ldr	r3, [sp, #16]
 8005b8c:	901b      	str	r0, [sp, #108]	; 0x6c
 8005b8e:	3301      	adds	r3, #1
 8005b90:	9304      	str	r3, [sp, #16]
 8005b92:	e7bf      	b.n	8005b14 <_strtod_l+0x144>
 8005b94:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005b96:	191a      	adds	r2, r3, r4
 8005b98:	921b      	str	r2, [sp, #108]	; 0x6c
 8005b9a:	9a04      	ldr	r2, [sp, #16]
 8005b9c:	5d1b      	ldrb	r3, [r3, r4]
 8005b9e:	2a00      	cmp	r2, #0
 8005ba0:	d037      	beq.n	8005c12 <_strtod_l+0x242>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	9c04      	ldr	r4, [sp, #16]
 8005ba6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8005baa:	2909      	cmp	r1, #9
 8005bac:	d913      	bls.n	8005bd6 <_strtod_l+0x206>
 8005bae:	2101      	movs	r1, #1
 8005bb0:	9105      	str	r1, [sp, #20]
 8005bb2:	e7c2      	b.n	8005b3a <_strtod_l+0x16a>
 8005bb4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005bb6:	3001      	adds	r0, #1
 8005bb8:	1c5a      	adds	r2, r3, #1
 8005bba:	921b      	str	r2, [sp, #108]	; 0x6c
 8005bbc:	785b      	ldrb	r3, [r3, #1]
 8005bbe:	2b30      	cmp	r3, #48	; 0x30
 8005bc0:	d0f8      	beq.n	8005bb4 <_strtod_l+0x1e4>
 8005bc2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8005bc6:	2a08      	cmp	r2, #8
 8005bc8:	f200 84f0 	bhi.w	80065ac <_strtod_l+0xbdc>
 8005bcc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005bce:	9208      	str	r2, [sp, #32]
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	2000      	movs	r0, #0
 8005bd4:	4604      	mov	r4, r0
 8005bd6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8005bda:	f100 0101 	add.w	r1, r0, #1
 8005bde:	d012      	beq.n	8005c06 <_strtod_l+0x236>
 8005be0:	440a      	add	r2, r1
 8005be2:	270a      	movs	r7, #10
 8005be4:	4621      	mov	r1, r4
 8005be6:	eb00 0c04 	add.w	ip, r0, r4
 8005bea:	458c      	cmp	ip, r1
 8005bec:	d113      	bne.n	8005c16 <_strtod_l+0x246>
 8005bee:	1821      	adds	r1, r4, r0
 8005bf0:	2908      	cmp	r1, #8
 8005bf2:	f104 0401 	add.w	r4, r4, #1
 8005bf6:	4404      	add	r4, r0
 8005bf8:	dc19      	bgt.n	8005c2e <_strtod_l+0x25e>
 8005bfa:	210a      	movs	r1, #10
 8005bfc:	9b06      	ldr	r3, [sp, #24]
 8005bfe:	fb01 e303 	mla	r3, r1, r3, lr
 8005c02:	9306      	str	r3, [sp, #24]
 8005c04:	2100      	movs	r1, #0
 8005c06:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005c08:	1c58      	adds	r0, r3, #1
 8005c0a:	901b      	str	r0, [sp, #108]	; 0x6c
 8005c0c:	785b      	ldrb	r3, [r3, #1]
 8005c0e:	4608      	mov	r0, r1
 8005c10:	e7c9      	b.n	8005ba6 <_strtod_l+0x1d6>
 8005c12:	9804      	ldr	r0, [sp, #16]
 8005c14:	e7d3      	b.n	8005bbe <_strtod_l+0x1ee>
 8005c16:	2908      	cmp	r1, #8
 8005c18:	f101 0101 	add.w	r1, r1, #1
 8005c1c:	dc03      	bgt.n	8005c26 <_strtod_l+0x256>
 8005c1e:	9b06      	ldr	r3, [sp, #24]
 8005c20:	437b      	muls	r3, r7
 8005c22:	9306      	str	r3, [sp, #24]
 8005c24:	e7e1      	b.n	8005bea <_strtod_l+0x21a>
 8005c26:	2910      	cmp	r1, #16
 8005c28:	bfd8      	it	le
 8005c2a:	437d      	mulle	r5, r7
 8005c2c:	e7dd      	b.n	8005bea <_strtod_l+0x21a>
 8005c2e:	2c10      	cmp	r4, #16
 8005c30:	bfdc      	itt	le
 8005c32:	210a      	movle	r1, #10
 8005c34:	fb01 e505 	mlale	r5, r1, r5, lr
 8005c38:	e7e4      	b.n	8005c04 <_strtod_l+0x234>
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	9305      	str	r3, [sp, #20]
 8005c3e:	e781      	b.n	8005b44 <_strtod_l+0x174>
 8005c40:	f04f 0c01 	mov.w	ip, #1
 8005c44:	1cb3      	adds	r3, r6, #2
 8005c46:	931b      	str	r3, [sp, #108]	; 0x6c
 8005c48:	78b3      	ldrb	r3, [r6, #2]
 8005c4a:	e78a      	b.n	8005b62 <_strtod_l+0x192>
 8005c4c:	f04f 0c00 	mov.w	ip, #0
 8005c50:	e7f8      	b.n	8005c44 <_strtod_l+0x274>
 8005c52:	bf00      	nop
 8005c54:	08007d64 	.word	0x08007d64
 8005c58:	7ff00000 	.word	0x7ff00000
 8005c5c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005c5e:	1c5f      	adds	r7, r3, #1
 8005c60:	971b      	str	r7, [sp, #108]	; 0x6c
 8005c62:	785b      	ldrb	r3, [r3, #1]
 8005c64:	2b30      	cmp	r3, #48	; 0x30
 8005c66:	d0f9      	beq.n	8005c5c <_strtod_l+0x28c>
 8005c68:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8005c6c:	2f08      	cmp	r7, #8
 8005c6e:	f63f af7d 	bhi.w	8005b6c <_strtod_l+0x19c>
 8005c72:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8005c76:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005c78:	9309      	str	r3, [sp, #36]	; 0x24
 8005c7a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005c7c:	1c5f      	adds	r7, r3, #1
 8005c7e:	971b      	str	r7, [sp, #108]	; 0x6c
 8005c80:	785b      	ldrb	r3, [r3, #1]
 8005c82:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8005c86:	f1b8 0f09 	cmp.w	r8, #9
 8005c8a:	d937      	bls.n	8005cfc <_strtod_l+0x32c>
 8005c8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c8e:	1a7f      	subs	r7, r7, r1
 8005c90:	2f08      	cmp	r7, #8
 8005c92:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8005c96:	dc37      	bgt.n	8005d08 <_strtod_l+0x338>
 8005c98:	45be      	cmp	lr, r7
 8005c9a:	bfa8      	it	ge
 8005c9c:	46be      	movge	lr, r7
 8005c9e:	f1bc 0f00 	cmp.w	ip, #0
 8005ca2:	d001      	beq.n	8005ca8 <_strtod_l+0x2d8>
 8005ca4:	f1ce 0e00 	rsb	lr, lr, #0
 8005ca8:	2c00      	cmp	r4, #0
 8005caa:	d151      	bne.n	8005d50 <_strtod_l+0x380>
 8005cac:	2800      	cmp	r0, #0
 8005cae:	f47f aece 	bne.w	8005a4e <_strtod_l+0x7e>
 8005cb2:	9a07      	ldr	r2, [sp, #28]
 8005cb4:	2a00      	cmp	r2, #0
 8005cb6:	f47f aeca 	bne.w	8005a4e <_strtod_l+0x7e>
 8005cba:	9a05      	ldr	r2, [sp, #20]
 8005cbc:	2a00      	cmp	r2, #0
 8005cbe:	f47f aee4 	bne.w	8005a8a <_strtod_l+0xba>
 8005cc2:	2b4e      	cmp	r3, #78	; 0x4e
 8005cc4:	d027      	beq.n	8005d16 <_strtod_l+0x346>
 8005cc6:	dc21      	bgt.n	8005d0c <_strtod_l+0x33c>
 8005cc8:	2b49      	cmp	r3, #73	; 0x49
 8005cca:	f47f aede 	bne.w	8005a8a <_strtod_l+0xba>
 8005cce:	49a4      	ldr	r1, [pc, #656]	; (8005f60 <_strtod_l+0x590>)
 8005cd0:	a81b      	add	r0, sp, #108	; 0x6c
 8005cd2:	f001 f94d 	bl	8006f70 <__match>
 8005cd6:	2800      	cmp	r0, #0
 8005cd8:	f43f aed7 	beq.w	8005a8a <_strtod_l+0xba>
 8005cdc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005cde:	49a1      	ldr	r1, [pc, #644]	; (8005f64 <_strtod_l+0x594>)
 8005ce0:	3b01      	subs	r3, #1
 8005ce2:	a81b      	add	r0, sp, #108	; 0x6c
 8005ce4:	931b      	str	r3, [sp, #108]	; 0x6c
 8005ce6:	f001 f943 	bl	8006f70 <__match>
 8005cea:	b910      	cbnz	r0, 8005cf2 <_strtod_l+0x322>
 8005cec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005cee:	3301      	adds	r3, #1
 8005cf0:	931b      	str	r3, [sp, #108]	; 0x6c
 8005cf2:	f8df a284 	ldr.w	sl, [pc, #644]	; 8005f78 <_strtod_l+0x5a8>
 8005cf6:	f04f 0900 	mov.w	r9, #0
 8005cfa:	e6a8      	b.n	8005a4e <_strtod_l+0x7e>
 8005cfc:	210a      	movs	r1, #10
 8005cfe:	fb01 3e0e 	mla	lr, r1, lr, r3
 8005d02:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005d06:	e7b8      	b.n	8005c7a <_strtod_l+0x2aa>
 8005d08:	46be      	mov	lr, r7
 8005d0a:	e7c8      	b.n	8005c9e <_strtod_l+0x2ce>
 8005d0c:	2b69      	cmp	r3, #105	; 0x69
 8005d0e:	d0de      	beq.n	8005cce <_strtod_l+0x2fe>
 8005d10:	2b6e      	cmp	r3, #110	; 0x6e
 8005d12:	f47f aeba 	bne.w	8005a8a <_strtod_l+0xba>
 8005d16:	4994      	ldr	r1, [pc, #592]	; (8005f68 <_strtod_l+0x598>)
 8005d18:	a81b      	add	r0, sp, #108	; 0x6c
 8005d1a:	f001 f929 	bl	8006f70 <__match>
 8005d1e:	2800      	cmp	r0, #0
 8005d20:	f43f aeb3 	beq.w	8005a8a <_strtod_l+0xba>
 8005d24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005d26:	781b      	ldrb	r3, [r3, #0]
 8005d28:	2b28      	cmp	r3, #40	; 0x28
 8005d2a:	d10e      	bne.n	8005d4a <_strtod_l+0x37a>
 8005d2c:	aa1e      	add	r2, sp, #120	; 0x78
 8005d2e:	498f      	ldr	r1, [pc, #572]	; (8005f6c <_strtod_l+0x59c>)
 8005d30:	a81b      	add	r0, sp, #108	; 0x6c
 8005d32:	f001 f931 	bl	8006f98 <__hexnan>
 8005d36:	2805      	cmp	r0, #5
 8005d38:	d107      	bne.n	8005d4a <_strtod_l+0x37a>
 8005d3a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005d3c:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 8005d40:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 8005d44:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 8005d48:	e681      	b.n	8005a4e <_strtod_l+0x7e>
 8005d4a:	f8df a234 	ldr.w	sl, [pc, #564]	; 8005f80 <_strtod_l+0x5b0>
 8005d4e:	e7d2      	b.n	8005cf6 <_strtod_l+0x326>
 8005d50:	ebae 0302 	sub.w	r3, lr, r2
 8005d54:	9307      	str	r3, [sp, #28]
 8005d56:	9b04      	ldr	r3, [sp, #16]
 8005d58:	9806      	ldr	r0, [sp, #24]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	bf08      	it	eq
 8005d5e:	4623      	moveq	r3, r4
 8005d60:	2c10      	cmp	r4, #16
 8005d62:	9304      	str	r3, [sp, #16]
 8005d64:	46a0      	mov	r8, r4
 8005d66:	bfa8      	it	ge
 8005d68:	f04f 0810 	movge.w	r8, #16
 8005d6c:	f7fa fb3a 	bl	80003e4 <__aeabi_ui2d>
 8005d70:	2c09      	cmp	r4, #9
 8005d72:	4681      	mov	r9, r0
 8005d74:	468a      	mov	sl, r1
 8005d76:	dc13      	bgt.n	8005da0 <_strtod_l+0x3d0>
 8005d78:	9b07      	ldr	r3, [sp, #28]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	f43f ae67 	beq.w	8005a4e <_strtod_l+0x7e>
 8005d80:	9b07      	ldr	r3, [sp, #28]
 8005d82:	dd7e      	ble.n	8005e82 <_strtod_l+0x4b2>
 8005d84:	2b16      	cmp	r3, #22
 8005d86:	dc65      	bgt.n	8005e54 <_strtod_l+0x484>
 8005d88:	4a79      	ldr	r2, [pc, #484]	; (8005f70 <_strtod_l+0x5a0>)
 8005d8a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8005d8e:	464a      	mov	r2, r9
 8005d90:	e9de 0100 	ldrd	r0, r1, [lr]
 8005d94:	4653      	mov	r3, sl
 8005d96:	f7fa fb9f 	bl	80004d8 <__aeabi_dmul>
 8005d9a:	4681      	mov	r9, r0
 8005d9c:	468a      	mov	sl, r1
 8005d9e:	e656      	b.n	8005a4e <_strtod_l+0x7e>
 8005da0:	4b73      	ldr	r3, [pc, #460]	; (8005f70 <_strtod_l+0x5a0>)
 8005da2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005da6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005daa:	f7fa fb95 	bl	80004d8 <__aeabi_dmul>
 8005dae:	4606      	mov	r6, r0
 8005db0:	4628      	mov	r0, r5
 8005db2:	460f      	mov	r7, r1
 8005db4:	f7fa fb16 	bl	80003e4 <__aeabi_ui2d>
 8005db8:	4602      	mov	r2, r0
 8005dba:	460b      	mov	r3, r1
 8005dbc:	4630      	mov	r0, r6
 8005dbe:	4639      	mov	r1, r7
 8005dc0:	f7fa f9d4 	bl	800016c <__adddf3>
 8005dc4:	2c0f      	cmp	r4, #15
 8005dc6:	4681      	mov	r9, r0
 8005dc8:	468a      	mov	sl, r1
 8005dca:	ddd5      	ble.n	8005d78 <_strtod_l+0x3a8>
 8005dcc:	9b07      	ldr	r3, [sp, #28]
 8005dce:	eba4 0808 	sub.w	r8, r4, r8
 8005dd2:	4498      	add	r8, r3
 8005dd4:	f1b8 0f00 	cmp.w	r8, #0
 8005dd8:	f340 809a 	ble.w	8005f10 <_strtod_l+0x540>
 8005ddc:	f018 030f 	ands.w	r3, r8, #15
 8005de0:	d00a      	beq.n	8005df8 <_strtod_l+0x428>
 8005de2:	4963      	ldr	r1, [pc, #396]	; (8005f70 <_strtod_l+0x5a0>)
 8005de4:	464a      	mov	r2, r9
 8005de6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005dea:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005dee:	4653      	mov	r3, sl
 8005df0:	f7fa fb72 	bl	80004d8 <__aeabi_dmul>
 8005df4:	4681      	mov	r9, r0
 8005df6:	468a      	mov	sl, r1
 8005df8:	f038 080f 	bics.w	r8, r8, #15
 8005dfc:	d077      	beq.n	8005eee <_strtod_l+0x51e>
 8005dfe:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8005e02:	dd4b      	ble.n	8005e9c <_strtod_l+0x4cc>
 8005e04:	f04f 0800 	mov.w	r8, #0
 8005e08:	f8cd 8010 	str.w	r8, [sp, #16]
 8005e0c:	f8cd 8020 	str.w	r8, [sp, #32]
 8005e10:	f8cd 8018 	str.w	r8, [sp, #24]
 8005e14:	2322      	movs	r3, #34	; 0x22
 8005e16:	f04f 0900 	mov.w	r9, #0
 8005e1a:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8005f78 <_strtod_l+0x5a8>
 8005e1e:	f8cb 3000 	str.w	r3, [fp]
 8005e22:	9b08      	ldr	r3, [sp, #32]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	f43f ae12 	beq.w	8005a4e <_strtod_l+0x7e>
 8005e2a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005e2c:	4658      	mov	r0, fp
 8005e2e:	f001 f9fa 	bl	8007226 <_Bfree>
 8005e32:	9906      	ldr	r1, [sp, #24]
 8005e34:	4658      	mov	r0, fp
 8005e36:	f001 f9f6 	bl	8007226 <_Bfree>
 8005e3a:	9904      	ldr	r1, [sp, #16]
 8005e3c:	4658      	mov	r0, fp
 8005e3e:	f001 f9f2 	bl	8007226 <_Bfree>
 8005e42:	9908      	ldr	r1, [sp, #32]
 8005e44:	4658      	mov	r0, fp
 8005e46:	f001 f9ee 	bl	8007226 <_Bfree>
 8005e4a:	4641      	mov	r1, r8
 8005e4c:	4658      	mov	r0, fp
 8005e4e:	f001 f9ea 	bl	8007226 <_Bfree>
 8005e52:	e5fc      	b.n	8005a4e <_strtod_l+0x7e>
 8005e54:	9a07      	ldr	r2, [sp, #28]
 8005e56:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	dbb6      	blt.n	8005dcc <_strtod_l+0x3fc>
 8005e5e:	4d44      	ldr	r5, [pc, #272]	; (8005f70 <_strtod_l+0x5a0>)
 8005e60:	f1c4 040f 	rsb	r4, r4, #15
 8005e64:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8005e68:	464a      	mov	r2, r9
 8005e6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e6e:	4653      	mov	r3, sl
 8005e70:	f7fa fb32 	bl	80004d8 <__aeabi_dmul>
 8005e74:	9b07      	ldr	r3, [sp, #28]
 8005e76:	1b1c      	subs	r4, r3, r4
 8005e78:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8005e7c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005e80:	e789      	b.n	8005d96 <_strtod_l+0x3c6>
 8005e82:	f113 0f16 	cmn.w	r3, #22
 8005e86:	dba1      	blt.n	8005dcc <_strtod_l+0x3fc>
 8005e88:	4a39      	ldr	r2, [pc, #228]	; (8005f70 <_strtod_l+0x5a0>)
 8005e8a:	4648      	mov	r0, r9
 8005e8c:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8005e90:	e9d2 2300 	ldrd	r2, r3, [r2]
 8005e94:	4651      	mov	r1, sl
 8005e96:	f7fa fc49 	bl	800072c <__aeabi_ddiv>
 8005e9a:	e77e      	b.n	8005d9a <_strtod_l+0x3ca>
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	4648      	mov	r0, r9
 8005ea0:	4651      	mov	r1, sl
 8005ea2:	461d      	mov	r5, r3
 8005ea4:	4e33      	ldr	r6, [pc, #204]	; (8005f74 <_strtod_l+0x5a4>)
 8005ea6:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005eaa:	f1b8 0f01 	cmp.w	r8, #1
 8005eae:	dc21      	bgt.n	8005ef4 <_strtod_l+0x524>
 8005eb0:	b10b      	cbz	r3, 8005eb6 <_strtod_l+0x4e6>
 8005eb2:	4681      	mov	r9, r0
 8005eb4:	468a      	mov	sl, r1
 8005eb6:	4b2f      	ldr	r3, [pc, #188]	; (8005f74 <_strtod_l+0x5a4>)
 8005eb8:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 8005ebc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005ec0:	464a      	mov	r2, r9
 8005ec2:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005ec6:	4653      	mov	r3, sl
 8005ec8:	f7fa fb06 	bl	80004d8 <__aeabi_dmul>
 8005ecc:	4b2a      	ldr	r3, [pc, #168]	; (8005f78 <_strtod_l+0x5a8>)
 8005ece:	460a      	mov	r2, r1
 8005ed0:	400b      	ands	r3, r1
 8005ed2:	492a      	ldr	r1, [pc, #168]	; (8005f7c <_strtod_l+0x5ac>)
 8005ed4:	4681      	mov	r9, r0
 8005ed6:	428b      	cmp	r3, r1
 8005ed8:	d894      	bhi.n	8005e04 <_strtod_l+0x434>
 8005eda:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005ede:	428b      	cmp	r3, r1
 8005ee0:	bf86      	itte	hi
 8005ee2:	f04f 39ff 	movhi.w	r9, #4294967295	; 0xffffffff
 8005ee6:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 8005f84 <_strtod_l+0x5b4>
 8005eea:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 8005eee:	2300      	movs	r3, #0
 8005ef0:	9305      	str	r3, [sp, #20]
 8005ef2:	e07b      	b.n	8005fec <_strtod_l+0x61c>
 8005ef4:	f018 0f01 	tst.w	r8, #1
 8005ef8:	d006      	beq.n	8005f08 <_strtod_l+0x538>
 8005efa:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8005efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f02:	f7fa fae9 	bl	80004d8 <__aeabi_dmul>
 8005f06:	2301      	movs	r3, #1
 8005f08:	3501      	adds	r5, #1
 8005f0a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005f0e:	e7cc      	b.n	8005eaa <_strtod_l+0x4da>
 8005f10:	d0ed      	beq.n	8005eee <_strtod_l+0x51e>
 8005f12:	f1c8 0800 	rsb	r8, r8, #0
 8005f16:	f018 020f 	ands.w	r2, r8, #15
 8005f1a:	d00a      	beq.n	8005f32 <_strtod_l+0x562>
 8005f1c:	4b14      	ldr	r3, [pc, #80]	; (8005f70 <_strtod_l+0x5a0>)
 8005f1e:	4648      	mov	r0, r9
 8005f20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f24:	4651      	mov	r1, sl
 8005f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f2a:	f7fa fbff 	bl	800072c <__aeabi_ddiv>
 8005f2e:	4681      	mov	r9, r0
 8005f30:	468a      	mov	sl, r1
 8005f32:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005f36:	d0da      	beq.n	8005eee <_strtod_l+0x51e>
 8005f38:	f1b8 0f1f 	cmp.w	r8, #31
 8005f3c:	dd24      	ble.n	8005f88 <_strtod_l+0x5b8>
 8005f3e:	f04f 0800 	mov.w	r8, #0
 8005f42:	f8cd 8010 	str.w	r8, [sp, #16]
 8005f46:	f8cd 8020 	str.w	r8, [sp, #32]
 8005f4a:	f8cd 8018 	str.w	r8, [sp, #24]
 8005f4e:	2322      	movs	r3, #34	; 0x22
 8005f50:	f04f 0900 	mov.w	r9, #0
 8005f54:	f04f 0a00 	mov.w	sl, #0
 8005f58:	f8cb 3000 	str.w	r3, [fp]
 8005f5c:	e761      	b.n	8005e22 <_strtod_l+0x452>
 8005f5e:	bf00      	nop
 8005f60:	08007d58 	.word	0x08007d58
 8005f64:	08007d5b 	.word	0x08007d5b
 8005f68:	08007d61 	.word	0x08007d61
 8005f6c:	08007d78 	.word	0x08007d78
 8005f70:	08007e50 	.word	0x08007e50
 8005f74:	08007e28 	.word	0x08007e28
 8005f78:	7ff00000 	.word	0x7ff00000
 8005f7c:	7ca00000 	.word	0x7ca00000
 8005f80:	fff80000 	.word	0xfff80000
 8005f84:	7fefffff 	.word	0x7fefffff
 8005f88:	f018 0310 	ands.w	r3, r8, #16
 8005f8c:	bf18      	it	ne
 8005f8e:	236a      	movne	r3, #106	; 0x6a
 8005f90:	4648      	mov	r0, r9
 8005f92:	9305      	str	r3, [sp, #20]
 8005f94:	4651      	mov	r1, sl
 8005f96:	2300      	movs	r3, #0
 8005f98:	4da1      	ldr	r5, [pc, #644]	; (8006220 <_strtod_l+0x850>)
 8005f9a:	f1b8 0f00 	cmp.w	r8, #0
 8005f9e:	f300 8113 	bgt.w	80061c8 <_strtod_l+0x7f8>
 8005fa2:	b10b      	cbz	r3, 8005fa8 <_strtod_l+0x5d8>
 8005fa4:	4681      	mov	r9, r0
 8005fa6:	468a      	mov	sl, r1
 8005fa8:	9b05      	ldr	r3, [sp, #20]
 8005faa:	b1bb      	cbz	r3, 8005fdc <_strtod_l+0x60c>
 8005fac:	f3ca 530a 	ubfx	r3, sl, #20, #11
 8005fb0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	4651      	mov	r1, sl
 8005fb8:	dd10      	ble.n	8005fdc <_strtod_l+0x60c>
 8005fba:	2b1f      	cmp	r3, #31
 8005fbc:	f340 8110 	ble.w	80061e0 <_strtod_l+0x810>
 8005fc0:	2b34      	cmp	r3, #52	; 0x34
 8005fc2:	bfd8      	it	le
 8005fc4:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 8005fc8:	f04f 0900 	mov.w	r9, #0
 8005fcc:	bfcf      	iteee	gt
 8005fce:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 8005fd2:	3b20      	suble	r3, #32
 8005fd4:	fa02 f303 	lslle.w	r3, r2, r3
 8005fd8:	ea03 0a01 	andle.w	sl, r3, r1
 8005fdc:	2200      	movs	r2, #0
 8005fde:	2300      	movs	r3, #0
 8005fe0:	4648      	mov	r0, r9
 8005fe2:	4651      	mov	r1, sl
 8005fe4:	f7fa fce0 	bl	80009a8 <__aeabi_dcmpeq>
 8005fe8:	2800      	cmp	r0, #0
 8005fea:	d1a8      	bne.n	8005f3e <_strtod_l+0x56e>
 8005fec:	9b06      	ldr	r3, [sp, #24]
 8005fee:	9a04      	ldr	r2, [sp, #16]
 8005ff0:	9300      	str	r3, [sp, #0]
 8005ff2:	9908      	ldr	r1, [sp, #32]
 8005ff4:	4623      	mov	r3, r4
 8005ff6:	4658      	mov	r0, fp
 8005ff8:	f001 f967 	bl	80072ca <__s2b>
 8005ffc:	9008      	str	r0, [sp, #32]
 8005ffe:	2800      	cmp	r0, #0
 8006000:	f43f af00 	beq.w	8005e04 <_strtod_l+0x434>
 8006004:	9a07      	ldr	r2, [sp, #28]
 8006006:	9b07      	ldr	r3, [sp, #28]
 8006008:	2a00      	cmp	r2, #0
 800600a:	f1c3 0300 	rsb	r3, r3, #0
 800600e:	bfa8      	it	ge
 8006010:	2300      	movge	r3, #0
 8006012:	f04f 0800 	mov.w	r8, #0
 8006016:	930e      	str	r3, [sp, #56]	; 0x38
 8006018:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800601c:	9316      	str	r3, [sp, #88]	; 0x58
 800601e:	f8cd 8010 	str.w	r8, [sp, #16]
 8006022:	9b08      	ldr	r3, [sp, #32]
 8006024:	4658      	mov	r0, fp
 8006026:	6859      	ldr	r1, [r3, #4]
 8006028:	f001 f8c9 	bl	80071be <_Balloc>
 800602c:	9006      	str	r0, [sp, #24]
 800602e:	2800      	cmp	r0, #0
 8006030:	f43f aef0 	beq.w	8005e14 <_strtod_l+0x444>
 8006034:	9b08      	ldr	r3, [sp, #32]
 8006036:	300c      	adds	r0, #12
 8006038:	691a      	ldr	r2, [r3, #16]
 800603a:	f103 010c 	add.w	r1, r3, #12
 800603e:	3202      	adds	r2, #2
 8006040:	0092      	lsls	r2, r2, #2
 8006042:	f001 f8b1 	bl	80071a8 <memcpy>
 8006046:	ab1e      	add	r3, sp, #120	; 0x78
 8006048:	9301      	str	r3, [sp, #4]
 800604a:	ab1d      	add	r3, sp, #116	; 0x74
 800604c:	9300      	str	r3, [sp, #0]
 800604e:	464a      	mov	r2, r9
 8006050:	4653      	mov	r3, sl
 8006052:	4658      	mov	r0, fp
 8006054:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 8006058:	f001 fbf2 	bl	8007840 <__d2b>
 800605c:	901c      	str	r0, [sp, #112]	; 0x70
 800605e:	2800      	cmp	r0, #0
 8006060:	f43f aed8 	beq.w	8005e14 <_strtod_l+0x444>
 8006064:	2101      	movs	r1, #1
 8006066:	4658      	mov	r0, fp
 8006068:	f001 f9bb 	bl	80073e2 <__i2b>
 800606c:	9004      	str	r0, [sp, #16]
 800606e:	4603      	mov	r3, r0
 8006070:	2800      	cmp	r0, #0
 8006072:	f43f aecf 	beq.w	8005e14 <_strtod_l+0x444>
 8006076:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8006078:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800607a:	2d00      	cmp	r5, #0
 800607c:	bfab      	itete	ge
 800607e:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8006080:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8006082:	18ee      	addge	r6, r5, r3
 8006084:	1b5c      	sublt	r4, r3, r5
 8006086:	9b05      	ldr	r3, [sp, #20]
 8006088:	bfa8      	it	ge
 800608a:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 800608c:	eba5 0503 	sub.w	r5, r5, r3
 8006090:	4415      	add	r5, r2
 8006092:	4b64      	ldr	r3, [pc, #400]	; (8006224 <_strtod_l+0x854>)
 8006094:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8006098:	bfb8      	it	lt
 800609a:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800609c:	429d      	cmp	r5, r3
 800609e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80060a2:	f280 80af 	bge.w	8006204 <_strtod_l+0x834>
 80060a6:	1b5b      	subs	r3, r3, r5
 80060a8:	2b1f      	cmp	r3, #31
 80060aa:	eba2 0203 	sub.w	r2, r2, r3
 80060ae:	f04f 0701 	mov.w	r7, #1
 80060b2:	f300 809c 	bgt.w	80061ee <_strtod_l+0x81e>
 80060b6:	2500      	movs	r5, #0
 80060b8:	fa07 f303 	lsl.w	r3, r7, r3
 80060bc:	930f      	str	r3, [sp, #60]	; 0x3c
 80060be:	18b7      	adds	r7, r6, r2
 80060c0:	9b05      	ldr	r3, [sp, #20]
 80060c2:	42be      	cmp	r6, r7
 80060c4:	4414      	add	r4, r2
 80060c6:	441c      	add	r4, r3
 80060c8:	4633      	mov	r3, r6
 80060ca:	bfa8      	it	ge
 80060cc:	463b      	movge	r3, r7
 80060ce:	42a3      	cmp	r3, r4
 80060d0:	bfa8      	it	ge
 80060d2:	4623      	movge	r3, r4
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	bfc2      	ittt	gt
 80060d8:	1aff      	subgt	r7, r7, r3
 80060da:	1ae4      	subgt	r4, r4, r3
 80060dc:	1af6      	subgt	r6, r6, r3
 80060de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80060e0:	b1bb      	cbz	r3, 8006112 <_strtod_l+0x742>
 80060e2:	461a      	mov	r2, r3
 80060e4:	9904      	ldr	r1, [sp, #16]
 80060e6:	4658      	mov	r0, fp
 80060e8:	f001 fa1a 	bl	8007520 <__pow5mult>
 80060ec:	9004      	str	r0, [sp, #16]
 80060ee:	2800      	cmp	r0, #0
 80060f0:	f43f ae90 	beq.w	8005e14 <_strtod_l+0x444>
 80060f4:	4601      	mov	r1, r0
 80060f6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80060f8:	4658      	mov	r0, fp
 80060fa:	f001 f97b 	bl	80073f4 <__multiply>
 80060fe:	9009      	str	r0, [sp, #36]	; 0x24
 8006100:	2800      	cmp	r0, #0
 8006102:	f43f ae87 	beq.w	8005e14 <_strtod_l+0x444>
 8006106:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006108:	4658      	mov	r0, fp
 800610a:	f001 f88c 	bl	8007226 <_Bfree>
 800610e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006110:	931c      	str	r3, [sp, #112]	; 0x70
 8006112:	2f00      	cmp	r7, #0
 8006114:	dc7a      	bgt.n	800620c <_strtod_l+0x83c>
 8006116:	9b07      	ldr	r3, [sp, #28]
 8006118:	2b00      	cmp	r3, #0
 800611a:	dd08      	ble.n	800612e <_strtod_l+0x75e>
 800611c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800611e:	9906      	ldr	r1, [sp, #24]
 8006120:	4658      	mov	r0, fp
 8006122:	f001 f9fd 	bl	8007520 <__pow5mult>
 8006126:	9006      	str	r0, [sp, #24]
 8006128:	2800      	cmp	r0, #0
 800612a:	f43f ae73 	beq.w	8005e14 <_strtod_l+0x444>
 800612e:	2c00      	cmp	r4, #0
 8006130:	dd08      	ble.n	8006144 <_strtod_l+0x774>
 8006132:	4622      	mov	r2, r4
 8006134:	9906      	ldr	r1, [sp, #24]
 8006136:	4658      	mov	r0, fp
 8006138:	f001 fa40 	bl	80075bc <__lshift>
 800613c:	9006      	str	r0, [sp, #24]
 800613e:	2800      	cmp	r0, #0
 8006140:	f43f ae68 	beq.w	8005e14 <_strtod_l+0x444>
 8006144:	2e00      	cmp	r6, #0
 8006146:	dd08      	ble.n	800615a <_strtod_l+0x78a>
 8006148:	4632      	mov	r2, r6
 800614a:	9904      	ldr	r1, [sp, #16]
 800614c:	4658      	mov	r0, fp
 800614e:	f001 fa35 	bl	80075bc <__lshift>
 8006152:	9004      	str	r0, [sp, #16]
 8006154:	2800      	cmp	r0, #0
 8006156:	f43f ae5d 	beq.w	8005e14 <_strtod_l+0x444>
 800615a:	9a06      	ldr	r2, [sp, #24]
 800615c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800615e:	4658      	mov	r0, fp
 8006160:	f001 fa9a 	bl	8007698 <__mdiff>
 8006164:	4680      	mov	r8, r0
 8006166:	2800      	cmp	r0, #0
 8006168:	f43f ae54 	beq.w	8005e14 <_strtod_l+0x444>
 800616c:	2400      	movs	r4, #0
 800616e:	68c3      	ldr	r3, [r0, #12]
 8006170:	9904      	ldr	r1, [sp, #16]
 8006172:	60c4      	str	r4, [r0, #12]
 8006174:	930c      	str	r3, [sp, #48]	; 0x30
 8006176:	f001 fa75 	bl	8007664 <__mcmp>
 800617a:	42a0      	cmp	r0, r4
 800617c:	da54      	bge.n	8006228 <_strtod_l+0x858>
 800617e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006180:	b9f3      	cbnz	r3, 80061c0 <_strtod_l+0x7f0>
 8006182:	f1b9 0f00 	cmp.w	r9, #0
 8006186:	d11b      	bne.n	80061c0 <_strtod_l+0x7f0>
 8006188:	f3ca 0313 	ubfx	r3, sl, #0, #20
 800618c:	b9c3      	cbnz	r3, 80061c0 <_strtod_l+0x7f0>
 800618e:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006192:	0d1b      	lsrs	r3, r3, #20
 8006194:	051b      	lsls	r3, r3, #20
 8006196:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800619a:	d911      	bls.n	80061c0 <_strtod_l+0x7f0>
 800619c:	f8d8 3014 	ldr.w	r3, [r8, #20]
 80061a0:	b91b      	cbnz	r3, 80061aa <_strtod_l+0x7da>
 80061a2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80061a6:	2b01      	cmp	r3, #1
 80061a8:	dd0a      	ble.n	80061c0 <_strtod_l+0x7f0>
 80061aa:	4641      	mov	r1, r8
 80061ac:	2201      	movs	r2, #1
 80061ae:	4658      	mov	r0, fp
 80061b0:	f001 fa04 	bl	80075bc <__lshift>
 80061b4:	9904      	ldr	r1, [sp, #16]
 80061b6:	4680      	mov	r8, r0
 80061b8:	f001 fa54 	bl	8007664 <__mcmp>
 80061bc:	2800      	cmp	r0, #0
 80061be:	dc68      	bgt.n	8006292 <_strtod_l+0x8c2>
 80061c0:	9b05      	ldr	r3, [sp, #20]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d172      	bne.n	80062ac <_strtod_l+0x8dc>
 80061c6:	e630      	b.n	8005e2a <_strtod_l+0x45a>
 80061c8:	f018 0f01 	tst.w	r8, #1
 80061cc:	d004      	beq.n	80061d8 <_strtod_l+0x808>
 80061ce:	e9d5 2300 	ldrd	r2, r3, [r5]
 80061d2:	f7fa f981 	bl	80004d8 <__aeabi_dmul>
 80061d6:	2301      	movs	r3, #1
 80061d8:	ea4f 0868 	mov.w	r8, r8, asr #1
 80061dc:	3508      	adds	r5, #8
 80061de:	e6dc      	b.n	8005f9a <_strtod_l+0x5ca>
 80061e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80061e4:	fa02 f303 	lsl.w	r3, r2, r3
 80061e8:	ea03 0909 	and.w	r9, r3, r9
 80061ec:	e6f6      	b.n	8005fdc <_strtod_l+0x60c>
 80061ee:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80061f2:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80061f6:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80061fa:	35e2      	adds	r5, #226	; 0xe2
 80061fc:	fa07 f505 	lsl.w	r5, r7, r5
 8006200:	970f      	str	r7, [sp, #60]	; 0x3c
 8006202:	e75c      	b.n	80060be <_strtod_l+0x6ee>
 8006204:	2301      	movs	r3, #1
 8006206:	2500      	movs	r5, #0
 8006208:	930f      	str	r3, [sp, #60]	; 0x3c
 800620a:	e758      	b.n	80060be <_strtod_l+0x6ee>
 800620c:	463a      	mov	r2, r7
 800620e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006210:	4658      	mov	r0, fp
 8006212:	f001 f9d3 	bl	80075bc <__lshift>
 8006216:	901c      	str	r0, [sp, #112]	; 0x70
 8006218:	2800      	cmp	r0, #0
 800621a:	f47f af7c 	bne.w	8006116 <_strtod_l+0x746>
 800621e:	e5f9      	b.n	8005e14 <_strtod_l+0x444>
 8006220:	08007d90 	.word	0x08007d90
 8006224:	fffffc02 	.word	0xfffffc02
 8006228:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800622c:	f040 8089 	bne.w	8006342 <_strtod_l+0x972>
 8006230:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006232:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8006236:	b342      	cbz	r2, 800628a <_strtod_l+0x8ba>
 8006238:	4aaf      	ldr	r2, [pc, #700]	; (80064f8 <_strtod_l+0xb28>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d156      	bne.n	80062ec <_strtod_l+0x91c>
 800623e:	9b05      	ldr	r3, [sp, #20]
 8006240:	4648      	mov	r0, r9
 8006242:	b1eb      	cbz	r3, 8006280 <_strtod_l+0x8b0>
 8006244:	4653      	mov	r3, sl
 8006246:	4aad      	ldr	r2, [pc, #692]	; (80064fc <_strtod_l+0xb2c>)
 8006248:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800624c:	401a      	ands	r2, r3
 800624e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8006252:	d818      	bhi.n	8006286 <_strtod_l+0x8b6>
 8006254:	0d12      	lsrs	r2, r2, #20
 8006256:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800625a:	fa01 f303 	lsl.w	r3, r1, r3
 800625e:	4298      	cmp	r0, r3
 8006260:	d144      	bne.n	80062ec <_strtod_l+0x91c>
 8006262:	4ba7      	ldr	r3, [pc, #668]	; (8006500 <_strtod_l+0xb30>)
 8006264:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006266:	429a      	cmp	r2, r3
 8006268:	d102      	bne.n	8006270 <_strtod_l+0x8a0>
 800626a:	3001      	adds	r0, #1
 800626c:	f43f add2 	beq.w	8005e14 <_strtod_l+0x444>
 8006270:	4ba2      	ldr	r3, [pc, #648]	; (80064fc <_strtod_l+0xb2c>)
 8006272:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006274:	f04f 0900 	mov.w	r9, #0
 8006278:	401a      	ands	r2, r3
 800627a:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 800627e:	e79f      	b.n	80061c0 <_strtod_l+0x7f0>
 8006280:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006284:	e7eb      	b.n	800625e <_strtod_l+0x88e>
 8006286:	460b      	mov	r3, r1
 8006288:	e7e9      	b.n	800625e <_strtod_l+0x88e>
 800628a:	bb7b      	cbnz	r3, 80062ec <_strtod_l+0x91c>
 800628c:	f1b9 0f00 	cmp.w	r9, #0
 8006290:	d12c      	bne.n	80062ec <_strtod_l+0x91c>
 8006292:	9905      	ldr	r1, [sp, #20]
 8006294:	4653      	mov	r3, sl
 8006296:	4a99      	ldr	r2, [pc, #612]	; (80064fc <_strtod_l+0xb2c>)
 8006298:	b1f1      	cbz	r1, 80062d8 <_strtod_l+0x908>
 800629a:	ea02 010a 	and.w	r1, r2, sl
 800629e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80062a2:	dc19      	bgt.n	80062d8 <_strtod_l+0x908>
 80062a4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80062a8:	f77f ae51 	ble.w	8005f4e <_strtod_l+0x57e>
 80062ac:	2300      	movs	r3, #0
 80062ae:	4a95      	ldr	r2, [pc, #596]	; (8006504 <_strtod_l+0xb34>)
 80062b0:	4648      	mov	r0, r9
 80062b2:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80062b6:	4651      	mov	r1, sl
 80062b8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80062bc:	f7fa f90c 	bl	80004d8 <__aeabi_dmul>
 80062c0:	4681      	mov	r9, r0
 80062c2:	468a      	mov	sl, r1
 80062c4:	2900      	cmp	r1, #0
 80062c6:	f47f adb0 	bne.w	8005e2a <_strtod_l+0x45a>
 80062ca:	2800      	cmp	r0, #0
 80062cc:	f47f adad 	bne.w	8005e2a <_strtod_l+0x45a>
 80062d0:	2322      	movs	r3, #34	; 0x22
 80062d2:	f8cb 3000 	str.w	r3, [fp]
 80062d6:	e5a8      	b.n	8005e2a <_strtod_l+0x45a>
 80062d8:	4013      	ands	r3, r2
 80062da:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80062de:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 80062e2:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80062e6:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 80062ea:	e769      	b.n	80061c0 <_strtod_l+0x7f0>
 80062ec:	b19d      	cbz	r5, 8006316 <_strtod_l+0x946>
 80062ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062f0:	421d      	tst	r5, r3
 80062f2:	f43f af65 	beq.w	80061c0 <_strtod_l+0x7f0>
 80062f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062f8:	9a05      	ldr	r2, [sp, #20]
 80062fa:	4648      	mov	r0, r9
 80062fc:	4651      	mov	r1, sl
 80062fe:	b173      	cbz	r3, 800631e <_strtod_l+0x94e>
 8006300:	f7ff fb42 	bl	8005988 <sulp>
 8006304:	4602      	mov	r2, r0
 8006306:	460b      	mov	r3, r1
 8006308:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800630c:	f7f9 ff2e 	bl	800016c <__adddf3>
 8006310:	4681      	mov	r9, r0
 8006312:	468a      	mov	sl, r1
 8006314:	e754      	b.n	80061c0 <_strtod_l+0x7f0>
 8006316:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006318:	ea13 0f09 	tst.w	r3, r9
 800631c:	e7e9      	b.n	80062f2 <_strtod_l+0x922>
 800631e:	f7ff fb33 	bl	8005988 <sulp>
 8006322:	4602      	mov	r2, r0
 8006324:	460b      	mov	r3, r1
 8006326:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800632a:	f7f9 ff1d 	bl	8000168 <__aeabi_dsub>
 800632e:	2200      	movs	r2, #0
 8006330:	2300      	movs	r3, #0
 8006332:	4681      	mov	r9, r0
 8006334:	468a      	mov	sl, r1
 8006336:	f7fa fb37 	bl	80009a8 <__aeabi_dcmpeq>
 800633a:	2800      	cmp	r0, #0
 800633c:	f47f ae07 	bne.w	8005f4e <_strtod_l+0x57e>
 8006340:	e73e      	b.n	80061c0 <_strtod_l+0x7f0>
 8006342:	9904      	ldr	r1, [sp, #16]
 8006344:	4640      	mov	r0, r8
 8006346:	f001 faca 	bl	80078de <__ratio>
 800634a:	2200      	movs	r2, #0
 800634c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006350:	4606      	mov	r6, r0
 8006352:	460f      	mov	r7, r1
 8006354:	f7fa fb3c 	bl	80009d0 <__aeabi_dcmple>
 8006358:	2800      	cmp	r0, #0
 800635a:	d075      	beq.n	8006448 <_strtod_l+0xa78>
 800635c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800635e:	2b00      	cmp	r3, #0
 8006360:	d047      	beq.n	80063f2 <_strtod_l+0xa22>
 8006362:	2600      	movs	r6, #0
 8006364:	4f68      	ldr	r7, [pc, #416]	; (8006508 <_strtod_l+0xb38>)
 8006366:	4d68      	ldr	r5, [pc, #416]	; (8006508 <_strtod_l+0xb38>)
 8006368:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800636a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800636e:	0d1b      	lsrs	r3, r3, #20
 8006370:	051b      	lsls	r3, r3, #20
 8006372:	930f      	str	r3, [sp, #60]	; 0x3c
 8006374:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006376:	4b65      	ldr	r3, [pc, #404]	; (800650c <_strtod_l+0xb3c>)
 8006378:	429a      	cmp	r2, r3
 800637a:	f040 80cf 	bne.w	800651c <_strtod_l+0xb4c>
 800637e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006382:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8006386:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006388:	4648      	mov	r0, r9
 800638a:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 800638e:	4651      	mov	r1, sl
 8006390:	f001 f9e0 	bl	8007754 <__ulp>
 8006394:	4602      	mov	r2, r0
 8006396:	460b      	mov	r3, r1
 8006398:	4630      	mov	r0, r6
 800639a:	4639      	mov	r1, r7
 800639c:	f7fa f89c 	bl	80004d8 <__aeabi_dmul>
 80063a0:	464a      	mov	r2, r9
 80063a2:	4653      	mov	r3, sl
 80063a4:	f7f9 fee2 	bl	800016c <__adddf3>
 80063a8:	460b      	mov	r3, r1
 80063aa:	4954      	ldr	r1, [pc, #336]	; (80064fc <_strtod_l+0xb2c>)
 80063ac:	4a58      	ldr	r2, [pc, #352]	; (8006510 <_strtod_l+0xb40>)
 80063ae:	4019      	ands	r1, r3
 80063b0:	4291      	cmp	r1, r2
 80063b2:	4681      	mov	r9, r0
 80063b4:	d95e      	bls.n	8006474 <_strtod_l+0xaa4>
 80063b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063b8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80063bc:	4293      	cmp	r3, r2
 80063be:	d103      	bne.n	80063c8 <_strtod_l+0x9f8>
 80063c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063c2:	3301      	adds	r3, #1
 80063c4:	f43f ad26 	beq.w	8005e14 <_strtod_l+0x444>
 80063c8:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80063cc:	f8df a130 	ldr.w	sl, [pc, #304]	; 8006500 <_strtod_l+0xb30>
 80063d0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80063d2:	4658      	mov	r0, fp
 80063d4:	f000 ff27 	bl	8007226 <_Bfree>
 80063d8:	9906      	ldr	r1, [sp, #24]
 80063da:	4658      	mov	r0, fp
 80063dc:	f000 ff23 	bl	8007226 <_Bfree>
 80063e0:	9904      	ldr	r1, [sp, #16]
 80063e2:	4658      	mov	r0, fp
 80063e4:	f000 ff1f 	bl	8007226 <_Bfree>
 80063e8:	4641      	mov	r1, r8
 80063ea:	4658      	mov	r0, fp
 80063ec:	f000 ff1b 	bl	8007226 <_Bfree>
 80063f0:	e617      	b.n	8006022 <_strtod_l+0x652>
 80063f2:	f1b9 0f00 	cmp.w	r9, #0
 80063f6:	d119      	bne.n	800642c <_strtod_l+0xa5c>
 80063f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063fe:	b9e3      	cbnz	r3, 800643a <_strtod_l+0xa6a>
 8006400:	2200      	movs	r2, #0
 8006402:	4b41      	ldr	r3, [pc, #260]	; (8006508 <_strtod_l+0xb38>)
 8006404:	4630      	mov	r0, r6
 8006406:	4639      	mov	r1, r7
 8006408:	f7fa fad8 	bl	80009bc <__aeabi_dcmplt>
 800640c:	b9c8      	cbnz	r0, 8006442 <_strtod_l+0xa72>
 800640e:	2200      	movs	r2, #0
 8006410:	4b40      	ldr	r3, [pc, #256]	; (8006514 <_strtod_l+0xb44>)
 8006412:	4630      	mov	r0, r6
 8006414:	4639      	mov	r1, r7
 8006416:	f7fa f85f 	bl	80004d8 <__aeabi_dmul>
 800641a:	4604      	mov	r4, r0
 800641c:	460d      	mov	r5, r1
 800641e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8006422:	9418      	str	r4, [sp, #96]	; 0x60
 8006424:	9319      	str	r3, [sp, #100]	; 0x64
 8006426:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 800642a:	e79d      	b.n	8006368 <_strtod_l+0x998>
 800642c:	f1b9 0f01 	cmp.w	r9, #1
 8006430:	d103      	bne.n	800643a <_strtod_l+0xa6a>
 8006432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006434:	2b00      	cmp	r3, #0
 8006436:	f43f ad8a 	beq.w	8005f4e <_strtod_l+0x57e>
 800643a:	2600      	movs	r6, #0
 800643c:	4f36      	ldr	r7, [pc, #216]	; (8006518 <_strtod_l+0xb48>)
 800643e:	2400      	movs	r4, #0
 8006440:	e791      	b.n	8006366 <_strtod_l+0x996>
 8006442:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8006444:	4d33      	ldr	r5, [pc, #204]	; (8006514 <_strtod_l+0xb44>)
 8006446:	e7ea      	b.n	800641e <_strtod_l+0xa4e>
 8006448:	4b32      	ldr	r3, [pc, #200]	; (8006514 <_strtod_l+0xb44>)
 800644a:	2200      	movs	r2, #0
 800644c:	4630      	mov	r0, r6
 800644e:	4639      	mov	r1, r7
 8006450:	f7fa f842 	bl	80004d8 <__aeabi_dmul>
 8006454:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006456:	4604      	mov	r4, r0
 8006458:	460d      	mov	r5, r1
 800645a:	b933      	cbnz	r3, 800646a <_strtod_l+0xa9a>
 800645c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006460:	9010      	str	r0, [sp, #64]	; 0x40
 8006462:	9311      	str	r3, [sp, #68]	; 0x44
 8006464:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006468:	e77e      	b.n	8006368 <_strtod_l+0x998>
 800646a:	4602      	mov	r2, r0
 800646c:	460b      	mov	r3, r1
 800646e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006472:	e7f7      	b.n	8006464 <_strtod_l+0xa94>
 8006474:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 8006478:	9b05      	ldr	r3, [sp, #20]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d1a8      	bne.n	80063d0 <_strtod_l+0xa00>
 800647e:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006482:	0d1b      	lsrs	r3, r3, #20
 8006484:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006486:	051b      	lsls	r3, r3, #20
 8006488:	429a      	cmp	r2, r3
 800648a:	4656      	mov	r6, sl
 800648c:	d1a0      	bne.n	80063d0 <_strtod_l+0xa00>
 800648e:	4629      	mov	r1, r5
 8006490:	4620      	mov	r0, r4
 8006492:	f7fa fabb 	bl	8000a0c <__aeabi_d2iz>
 8006496:	f7f9 ffb5 	bl	8000404 <__aeabi_i2d>
 800649a:	460b      	mov	r3, r1
 800649c:	4602      	mov	r2, r0
 800649e:	4629      	mov	r1, r5
 80064a0:	4620      	mov	r0, r4
 80064a2:	f7f9 fe61 	bl	8000168 <__aeabi_dsub>
 80064a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80064a8:	4604      	mov	r4, r0
 80064aa:	460d      	mov	r5, r1
 80064ac:	b933      	cbnz	r3, 80064bc <_strtod_l+0xaec>
 80064ae:	f1b9 0f00 	cmp.w	r9, #0
 80064b2:	d103      	bne.n	80064bc <_strtod_l+0xaec>
 80064b4:	f3ca 0613 	ubfx	r6, sl, #0, #20
 80064b8:	2e00      	cmp	r6, #0
 80064ba:	d06a      	beq.n	8006592 <_strtod_l+0xbc2>
 80064bc:	a30a      	add	r3, pc, #40	; (adr r3, 80064e8 <_strtod_l+0xb18>)
 80064be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064c2:	4620      	mov	r0, r4
 80064c4:	4629      	mov	r1, r5
 80064c6:	f7fa fa79 	bl	80009bc <__aeabi_dcmplt>
 80064ca:	2800      	cmp	r0, #0
 80064cc:	f47f acad 	bne.w	8005e2a <_strtod_l+0x45a>
 80064d0:	a307      	add	r3, pc, #28	; (adr r3, 80064f0 <_strtod_l+0xb20>)
 80064d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d6:	4620      	mov	r0, r4
 80064d8:	4629      	mov	r1, r5
 80064da:	f7fa fa8d 	bl	80009f8 <__aeabi_dcmpgt>
 80064de:	2800      	cmp	r0, #0
 80064e0:	f43f af76 	beq.w	80063d0 <_strtod_l+0xa00>
 80064e4:	e4a1      	b.n	8005e2a <_strtod_l+0x45a>
 80064e6:	bf00      	nop
 80064e8:	94a03595 	.word	0x94a03595
 80064ec:	3fdfffff 	.word	0x3fdfffff
 80064f0:	35afe535 	.word	0x35afe535
 80064f4:	3fe00000 	.word	0x3fe00000
 80064f8:	000fffff 	.word	0x000fffff
 80064fc:	7ff00000 	.word	0x7ff00000
 8006500:	7fefffff 	.word	0x7fefffff
 8006504:	39500000 	.word	0x39500000
 8006508:	3ff00000 	.word	0x3ff00000
 800650c:	7fe00000 	.word	0x7fe00000
 8006510:	7c9fffff 	.word	0x7c9fffff
 8006514:	3fe00000 	.word	0x3fe00000
 8006518:	bff00000 	.word	0xbff00000
 800651c:	9b05      	ldr	r3, [sp, #20]
 800651e:	b313      	cbz	r3, 8006566 <_strtod_l+0xb96>
 8006520:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006522:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006526:	d81e      	bhi.n	8006566 <_strtod_l+0xb96>
 8006528:	a325      	add	r3, pc, #148	; (adr r3, 80065c0 <_strtod_l+0xbf0>)
 800652a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800652e:	4620      	mov	r0, r4
 8006530:	4629      	mov	r1, r5
 8006532:	f7fa fa4d 	bl	80009d0 <__aeabi_dcmple>
 8006536:	b190      	cbz	r0, 800655e <_strtod_l+0xb8e>
 8006538:	4629      	mov	r1, r5
 800653a:	4620      	mov	r0, r4
 800653c:	f7fa fa8e 	bl	8000a5c <__aeabi_d2uiz>
 8006540:	2800      	cmp	r0, #0
 8006542:	bf08      	it	eq
 8006544:	2001      	moveq	r0, #1
 8006546:	f7f9 ff4d 	bl	80003e4 <__aeabi_ui2d>
 800654a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800654c:	4604      	mov	r4, r0
 800654e:	460d      	mov	r5, r1
 8006550:	b9d3      	cbnz	r3, 8006588 <_strtod_l+0xbb8>
 8006552:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006556:	9012      	str	r0, [sp, #72]	; 0x48
 8006558:	9313      	str	r3, [sp, #76]	; 0x4c
 800655a:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800655e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006560:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8006564:	1a9f      	subs	r7, r3, r2
 8006566:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800656a:	f001 f8f3 	bl	8007754 <__ulp>
 800656e:	4602      	mov	r2, r0
 8006570:	460b      	mov	r3, r1
 8006572:	4630      	mov	r0, r6
 8006574:	4639      	mov	r1, r7
 8006576:	f7f9 ffaf 	bl	80004d8 <__aeabi_dmul>
 800657a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800657e:	f7f9 fdf5 	bl	800016c <__adddf3>
 8006582:	4681      	mov	r9, r0
 8006584:	468a      	mov	sl, r1
 8006586:	e777      	b.n	8006478 <_strtod_l+0xaa8>
 8006588:	4602      	mov	r2, r0
 800658a:	460b      	mov	r3, r1
 800658c:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8006590:	e7e3      	b.n	800655a <_strtod_l+0xb8a>
 8006592:	a30d      	add	r3, pc, #52	; (adr r3, 80065c8 <_strtod_l+0xbf8>)
 8006594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006598:	f7fa fa10 	bl	80009bc <__aeabi_dcmplt>
 800659c:	e79f      	b.n	80064de <_strtod_l+0xb0e>
 800659e:	2300      	movs	r3, #0
 80065a0:	930d      	str	r3, [sp, #52]	; 0x34
 80065a2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80065a4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80065a6:	6013      	str	r3, [r2, #0]
 80065a8:	f7ff ba55 	b.w	8005a56 <_strtod_l+0x86>
 80065ac:	2b65      	cmp	r3, #101	; 0x65
 80065ae:	f04f 0200 	mov.w	r2, #0
 80065b2:	f43f ab42 	beq.w	8005c3a <_strtod_l+0x26a>
 80065b6:	2101      	movs	r1, #1
 80065b8:	4614      	mov	r4, r2
 80065ba:	9105      	str	r1, [sp, #20]
 80065bc:	f7ff babf 	b.w	8005b3e <_strtod_l+0x16e>
 80065c0:	ffc00000 	.word	0xffc00000
 80065c4:	41dfffff 	.word	0x41dfffff
 80065c8:	94a03595 	.word	0x94a03595
 80065cc:	3fcfffff 	.word	0x3fcfffff

080065d0 <strtod>:
 80065d0:	4b06      	ldr	r3, [pc, #24]	; (80065ec <strtod+0x1c>)
 80065d2:	b410      	push	{r4}
 80065d4:	681c      	ldr	r4, [r3, #0]
 80065d6:	4a06      	ldr	r2, [pc, #24]	; (80065f0 <strtod+0x20>)
 80065d8:	6a23      	ldr	r3, [r4, #32]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	bf08      	it	eq
 80065de:	4613      	moveq	r3, r2
 80065e0:	460a      	mov	r2, r1
 80065e2:	4601      	mov	r1, r0
 80065e4:	4620      	mov	r0, r4
 80065e6:	bc10      	pop	{r4}
 80065e8:	f7ff b9f2 	b.w	80059d0 <_strtod_l>
 80065ec:	20000060 	.word	0x20000060
 80065f0:	200000c4 	.word	0x200000c4

080065f4 <__swbuf_r>:
 80065f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065f6:	460e      	mov	r6, r1
 80065f8:	4614      	mov	r4, r2
 80065fa:	4605      	mov	r5, r0
 80065fc:	b118      	cbz	r0, 8006606 <__swbuf_r+0x12>
 80065fe:	6983      	ldr	r3, [r0, #24]
 8006600:	b90b      	cbnz	r3, 8006606 <__swbuf_r+0x12>
 8006602:	f000 f9a7 	bl	8006954 <__sinit>
 8006606:	4b21      	ldr	r3, [pc, #132]	; (800668c <__swbuf_r+0x98>)
 8006608:	429c      	cmp	r4, r3
 800660a:	d12a      	bne.n	8006662 <__swbuf_r+0x6e>
 800660c:	686c      	ldr	r4, [r5, #4]
 800660e:	69a3      	ldr	r3, [r4, #24]
 8006610:	60a3      	str	r3, [r4, #8]
 8006612:	89a3      	ldrh	r3, [r4, #12]
 8006614:	071a      	lsls	r2, r3, #28
 8006616:	d52e      	bpl.n	8006676 <__swbuf_r+0x82>
 8006618:	6923      	ldr	r3, [r4, #16]
 800661a:	b363      	cbz	r3, 8006676 <__swbuf_r+0x82>
 800661c:	6923      	ldr	r3, [r4, #16]
 800661e:	6820      	ldr	r0, [r4, #0]
 8006620:	b2f6      	uxtb	r6, r6
 8006622:	1ac0      	subs	r0, r0, r3
 8006624:	6963      	ldr	r3, [r4, #20]
 8006626:	4637      	mov	r7, r6
 8006628:	4283      	cmp	r3, r0
 800662a:	dc04      	bgt.n	8006636 <__swbuf_r+0x42>
 800662c:	4621      	mov	r1, r4
 800662e:	4628      	mov	r0, r5
 8006630:	f000 f926 	bl	8006880 <_fflush_r>
 8006634:	bb28      	cbnz	r0, 8006682 <__swbuf_r+0x8e>
 8006636:	68a3      	ldr	r3, [r4, #8]
 8006638:	3001      	adds	r0, #1
 800663a:	3b01      	subs	r3, #1
 800663c:	60a3      	str	r3, [r4, #8]
 800663e:	6823      	ldr	r3, [r4, #0]
 8006640:	1c5a      	adds	r2, r3, #1
 8006642:	6022      	str	r2, [r4, #0]
 8006644:	701e      	strb	r6, [r3, #0]
 8006646:	6963      	ldr	r3, [r4, #20]
 8006648:	4283      	cmp	r3, r0
 800664a:	d004      	beq.n	8006656 <__swbuf_r+0x62>
 800664c:	89a3      	ldrh	r3, [r4, #12]
 800664e:	07db      	lsls	r3, r3, #31
 8006650:	d519      	bpl.n	8006686 <__swbuf_r+0x92>
 8006652:	2e0a      	cmp	r6, #10
 8006654:	d117      	bne.n	8006686 <__swbuf_r+0x92>
 8006656:	4621      	mov	r1, r4
 8006658:	4628      	mov	r0, r5
 800665a:	f000 f911 	bl	8006880 <_fflush_r>
 800665e:	b190      	cbz	r0, 8006686 <__swbuf_r+0x92>
 8006660:	e00f      	b.n	8006682 <__swbuf_r+0x8e>
 8006662:	4b0b      	ldr	r3, [pc, #44]	; (8006690 <__swbuf_r+0x9c>)
 8006664:	429c      	cmp	r4, r3
 8006666:	d101      	bne.n	800666c <__swbuf_r+0x78>
 8006668:	68ac      	ldr	r4, [r5, #8]
 800666a:	e7d0      	b.n	800660e <__swbuf_r+0x1a>
 800666c:	4b09      	ldr	r3, [pc, #36]	; (8006694 <__swbuf_r+0xa0>)
 800666e:	429c      	cmp	r4, r3
 8006670:	bf08      	it	eq
 8006672:	68ec      	ldreq	r4, [r5, #12]
 8006674:	e7cb      	b.n	800660e <__swbuf_r+0x1a>
 8006676:	4621      	mov	r1, r4
 8006678:	4628      	mov	r0, r5
 800667a:	f000 f80d 	bl	8006698 <__swsetup_r>
 800667e:	2800      	cmp	r0, #0
 8006680:	d0cc      	beq.n	800661c <__swbuf_r+0x28>
 8006682:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006686:	4638      	mov	r0, r7
 8006688:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800668a:	bf00      	nop
 800668c:	08007dd8 	.word	0x08007dd8
 8006690:	08007df8 	.word	0x08007df8
 8006694:	08007db8 	.word	0x08007db8

08006698 <__swsetup_r>:
 8006698:	4b32      	ldr	r3, [pc, #200]	; (8006764 <__swsetup_r+0xcc>)
 800669a:	b570      	push	{r4, r5, r6, lr}
 800669c:	681d      	ldr	r5, [r3, #0]
 800669e:	4606      	mov	r6, r0
 80066a0:	460c      	mov	r4, r1
 80066a2:	b125      	cbz	r5, 80066ae <__swsetup_r+0x16>
 80066a4:	69ab      	ldr	r3, [r5, #24]
 80066a6:	b913      	cbnz	r3, 80066ae <__swsetup_r+0x16>
 80066a8:	4628      	mov	r0, r5
 80066aa:	f000 f953 	bl	8006954 <__sinit>
 80066ae:	4b2e      	ldr	r3, [pc, #184]	; (8006768 <__swsetup_r+0xd0>)
 80066b0:	429c      	cmp	r4, r3
 80066b2:	d10f      	bne.n	80066d4 <__swsetup_r+0x3c>
 80066b4:	686c      	ldr	r4, [r5, #4]
 80066b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066ba:	b29a      	uxth	r2, r3
 80066bc:	0715      	lsls	r5, r2, #28
 80066be:	d42c      	bmi.n	800671a <__swsetup_r+0x82>
 80066c0:	06d0      	lsls	r0, r2, #27
 80066c2:	d411      	bmi.n	80066e8 <__swsetup_r+0x50>
 80066c4:	2209      	movs	r2, #9
 80066c6:	6032      	str	r2, [r6, #0]
 80066c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066cc:	81a3      	strh	r3, [r4, #12]
 80066ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066d2:	e03e      	b.n	8006752 <__swsetup_r+0xba>
 80066d4:	4b25      	ldr	r3, [pc, #148]	; (800676c <__swsetup_r+0xd4>)
 80066d6:	429c      	cmp	r4, r3
 80066d8:	d101      	bne.n	80066de <__swsetup_r+0x46>
 80066da:	68ac      	ldr	r4, [r5, #8]
 80066dc:	e7eb      	b.n	80066b6 <__swsetup_r+0x1e>
 80066de:	4b24      	ldr	r3, [pc, #144]	; (8006770 <__swsetup_r+0xd8>)
 80066e0:	429c      	cmp	r4, r3
 80066e2:	bf08      	it	eq
 80066e4:	68ec      	ldreq	r4, [r5, #12]
 80066e6:	e7e6      	b.n	80066b6 <__swsetup_r+0x1e>
 80066e8:	0751      	lsls	r1, r2, #29
 80066ea:	d512      	bpl.n	8006712 <__swsetup_r+0x7a>
 80066ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80066ee:	b141      	cbz	r1, 8006702 <__swsetup_r+0x6a>
 80066f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80066f4:	4299      	cmp	r1, r3
 80066f6:	d002      	beq.n	80066fe <__swsetup_r+0x66>
 80066f8:	4630      	mov	r0, r6
 80066fa:	f001 f967 	bl	80079cc <_free_r>
 80066fe:	2300      	movs	r3, #0
 8006700:	6363      	str	r3, [r4, #52]	; 0x34
 8006702:	89a3      	ldrh	r3, [r4, #12]
 8006704:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006708:	81a3      	strh	r3, [r4, #12]
 800670a:	2300      	movs	r3, #0
 800670c:	6063      	str	r3, [r4, #4]
 800670e:	6923      	ldr	r3, [r4, #16]
 8006710:	6023      	str	r3, [r4, #0]
 8006712:	89a3      	ldrh	r3, [r4, #12]
 8006714:	f043 0308 	orr.w	r3, r3, #8
 8006718:	81a3      	strh	r3, [r4, #12]
 800671a:	6923      	ldr	r3, [r4, #16]
 800671c:	b94b      	cbnz	r3, 8006732 <__swsetup_r+0x9a>
 800671e:	89a3      	ldrh	r3, [r4, #12]
 8006720:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006724:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006728:	d003      	beq.n	8006732 <__swsetup_r+0x9a>
 800672a:	4621      	mov	r1, r4
 800672c:	4630      	mov	r0, r6
 800672e:	f000 fce9 	bl	8007104 <__smakebuf_r>
 8006732:	89a2      	ldrh	r2, [r4, #12]
 8006734:	f012 0301 	ands.w	r3, r2, #1
 8006738:	d00c      	beq.n	8006754 <__swsetup_r+0xbc>
 800673a:	2300      	movs	r3, #0
 800673c:	60a3      	str	r3, [r4, #8]
 800673e:	6963      	ldr	r3, [r4, #20]
 8006740:	425b      	negs	r3, r3
 8006742:	61a3      	str	r3, [r4, #24]
 8006744:	6923      	ldr	r3, [r4, #16]
 8006746:	b953      	cbnz	r3, 800675e <__swsetup_r+0xc6>
 8006748:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800674c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006750:	d1ba      	bne.n	80066c8 <__swsetup_r+0x30>
 8006752:	bd70      	pop	{r4, r5, r6, pc}
 8006754:	0792      	lsls	r2, r2, #30
 8006756:	bf58      	it	pl
 8006758:	6963      	ldrpl	r3, [r4, #20]
 800675a:	60a3      	str	r3, [r4, #8]
 800675c:	e7f2      	b.n	8006744 <__swsetup_r+0xac>
 800675e:	2000      	movs	r0, #0
 8006760:	e7f7      	b.n	8006752 <__swsetup_r+0xba>
 8006762:	bf00      	nop
 8006764:	20000060 	.word	0x20000060
 8006768:	08007dd8 	.word	0x08007dd8
 800676c:	08007df8 	.word	0x08007df8
 8006770:	08007db8 	.word	0x08007db8

08006774 <__sflush_r>:
 8006774:	898a      	ldrh	r2, [r1, #12]
 8006776:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800677a:	4605      	mov	r5, r0
 800677c:	0710      	lsls	r0, r2, #28
 800677e:	460c      	mov	r4, r1
 8006780:	d458      	bmi.n	8006834 <__sflush_r+0xc0>
 8006782:	684b      	ldr	r3, [r1, #4]
 8006784:	2b00      	cmp	r3, #0
 8006786:	dc05      	bgt.n	8006794 <__sflush_r+0x20>
 8006788:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800678a:	2b00      	cmp	r3, #0
 800678c:	dc02      	bgt.n	8006794 <__sflush_r+0x20>
 800678e:	2000      	movs	r0, #0
 8006790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006794:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006796:	2e00      	cmp	r6, #0
 8006798:	d0f9      	beq.n	800678e <__sflush_r+0x1a>
 800679a:	2300      	movs	r3, #0
 800679c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80067a0:	682f      	ldr	r7, [r5, #0]
 80067a2:	6a21      	ldr	r1, [r4, #32]
 80067a4:	602b      	str	r3, [r5, #0]
 80067a6:	d032      	beq.n	800680e <__sflush_r+0x9a>
 80067a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80067aa:	89a3      	ldrh	r3, [r4, #12]
 80067ac:	075a      	lsls	r2, r3, #29
 80067ae:	d505      	bpl.n	80067bc <__sflush_r+0x48>
 80067b0:	6863      	ldr	r3, [r4, #4]
 80067b2:	1ac0      	subs	r0, r0, r3
 80067b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80067b6:	b10b      	cbz	r3, 80067bc <__sflush_r+0x48>
 80067b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80067ba:	1ac0      	subs	r0, r0, r3
 80067bc:	2300      	movs	r3, #0
 80067be:	4602      	mov	r2, r0
 80067c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80067c2:	6a21      	ldr	r1, [r4, #32]
 80067c4:	4628      	mov	r0, r5
 80067c6:	47b0      	blx	r6
 80067c8:	1c43      	adds	r3, r0, #1
 80067ca:	89a3      	ldrh	r3, [r4, #12]
 80067cc:	d106      	bne.n	80067dc <__sflush_r+0x68>
 80067ce:	6829      	ldr	r1, [r5, #0]
 80067d0:	291d      	cmp	r1, #29
 80067d2:	d848      	bhi.n	8006866 <__sflush_r+0xf2>
 80067d4:	4a29      	ldr	r2, [pc, #164]	; (800687c <__sflush_r+0x108>)
 80067d6:	40ca      	lsrs	r2, r1
 80067d8:	07d6      	lsls	r6, r2, #31
 80067da:	d544      	bpl.n	8006866 <__sflush_r+0xf2>
 80067dc:	2200      	movs	r2, #0
 80067de:	6062      	str	r2, [r4, #4]
 80067e0:	6922      	ldr	r2, [r4, #16]
 80067e2:	04d9      	lsls	r1, r3, #19
 80067e4:	6022      	str	r2, [r4, #0]
 80067e6:	d504      	bpl.n	80067f2 <__sflush_r+0x7e>
 80067e8:	1c42      	adds	r2, r0, #1
 80067ea:	d101      	bne.n	80067f0 <__sflush_r+0x7c>
 80067ec:	682b      	ldr	r3, [r5, #0]
 80067ee:	b903      	cbnz	r3, 80067f2 <__sflush_r+0x7e>
 80067f0:	6560      	str	r0, [r4, #84]	; 0x54
 80067f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80067f4:	602f      	str	r7, [r5, #0]
 80067f6:	2900      	cmp	r1, #0
 80067f8:	d0c9      	beq.n	800678e <__sflush_r+0x1a>
 80067fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80067fe:	4299      	cmp	r1, r3
 8006800:	d002      	beq.n	8006808 <__sflush_r+0x94>
 8006802:	4628      	mov	r0, r5
 8006804:	f001 f8e2 	bl	80079cc <_free_r>
 8006808:	2000      	movs	r0, #0
 800680a:	6360      	str	r0, [r4, #52]	; 0x34
 800680c:	e7c0      	b.n	8006790 <__sflush_r+0x1c>
 800680e:	2301      	movs	r3, #1
 8006810:	4628      	mov	r0, r5
 8006812:	47b0      	blx	r6
 8006814:	1c41      	adds	r1, r0, #1
 8006816:	d1c8      	bne.n	80067aa <__sflush_r+0x36>
 8006818:	682b      	ldr	r3, [r5, #0]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d0c5      	beq.n	80067aa <__sflush_r+0x36>
 800681e:	2b1d      	cmp	r3, #29
 8006820:	d001      	beq.n	8006826 <__sflush_r+0xb2>
 8006822:	2b16      	cmp	r3, #22
 8006824:	d101      	bne.n	800682a <__sflush_r+0xb6>
 8006826:	602f      	str	r7, [r5, #0]
 8006828:	e7b1      	b.n	800678e <__sflush_r+0x1a>
 800682a:	89a3      	ldrh	r3, [r4, #12]
 800682c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006830:	81a3      	strh	r3, [r4, #12]
 8006832:	e7ad      	b.n	8006790 <__sflush_r+0x1c>
 8006834:	690f      	ldr	r7, [r1, #16]
 8006836:	2f00      	cmp	r7, #0
 8006838:	d0a9      	beq.n	800678e <__sflush_r+0x1a>
 800683a:	0793      	lsls	r3, r2, #30
 800683c:	bf18      	it	ne
 800683e:	2300      	movne	r3, #0
 8006840:	680e      	ldr	r6, [r1, #0]
 8006842:	bf08      	it	eq
 8006844:	694b      	ldreq	r3, [r1, #20]
 8006846:	eba6 0807 	sub.w	r8, r6, r7
 800684a:	600f      	str	r7, [r1, #0]
 800684c:	608b      	str	r3, [r1, #8]
 800684e:	f1b8 0f00 	cmp.w	r8, #0
 8006852:	dd9c      	ble.n	800678e <__sflush_r+0x1a>
 8006854:	4643      	mov	r3, r8
 8006856:	463a      	mov	r2, r7
 8006858:	6a21      	ldr	r1, [r4, #32]
 800685a:	4628      	mov	r0, r5
 800685c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800685e:	47b0      	blx	r6
 8006860:	2800      	cmp	r0, #0
 8006862:	dc06      	bgt.n	8006872 <__sflush_r+0xfe>
 8006864:	89a3      	ldrh	r3, [r4, #12]
 8006866:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800686a:	81a3      	strh	r3, [r4, #12]
 800686c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006870:	e78e      	b.n	8006790 <__sflush_r+0x1c>
 8006872:	4407      	add	r7, r0
 8006874:	eba8 0800 	sub.w	r8, r8, r0
 8006878:	e7e9      	b.n	800684e <__sflush_r+0xda>
 800687a:	bf00      	nop
 800687c:	20400001 	.word	0x20400001

08006880 <_fflush_r>:
 8006880:	b538      	push	{r3, r4, r5, lr}
 8006882:	690b      	ldr	r3, [r1, #16]
 8006884:	4605      	mov	r5, r0
 8006886:	460c      	mov	r4, r1
 8006888:	b1db      	cbz	r3, 80068c2 <_fflush_r+0x42>
 800688a:	b118      	cbz	r0, 8006894 <_fflush_r+0x14>
 800688c:	6983      	ldr	r3, [r0, #24]
 800688e:	b90b      	cbnz	r3, 8006894 <_fflush_r+0x14>
 8006890:	f000 f860 	bl	8006954 <__sinit>
 8006894:	4b0c      	ldr	r3, [pc, #48]	; (80068c8 <_fflush_r+0x48>)
 8006896:	429c      	cmp	r4, r3
 8006898:	d109      	bne.n	80068ae <_fflush_r+0x2e>
 800689a:	686c      	ldr	r4, [r5, #4]
 800689c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068a0:	b17b      	cbz	r3, 80068c2 <_fflush_r+0x42>
 80068a2:	4621      	mov	r1, r4
 80068a4:	4628      	mov	r0, r5
 80068a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068aa:	f7ff bf63 	b.w	8006774 <__sflush_r>
 80068ae:	4b07      	ldr	r3, [pc, #28]	; (80068cc <_fflush_r+0x4c>)
 80068b0:	429c      	cmp	r4, r3
 80068b2:	d101      	bne.n	80068b8 <_fflush_r+0x38>
 80068b4:	68ac      	ldr	r4, [r5, #8]
 80068b6:	e7f1      	b.n	800689c <_fflush_r+0x1c>
 80068b8:	4b05      	ldr	r3, [pc, #20]	; (80068d0 <_fflush_r+0x50>)
 80068ba:	429c      	cmp	r4, r3
 80068bc:	bf08      	it	eq
 80068be:	68ec      	ldreq	r4, [r5, #12]
 80068c0:	e7ec      	b.n	800689c <_fflush_r+0x1c>
 80068c2:	2000      	movs	r0, #0
 80068c4:	bd38      	pop	{r3, r4, r5, pc}
 80068c6:	bf00      	nop
 80068c8:	08007dd8 	.word	0x08007dd8
 80068cc:	08007df8 	.word	0x08007df8
 80068d0:	08007db8 	.word	0x08007db8

080068d4 <std>:
 80068d4:	2300      	movs	r3, #0
 80068d6:	b510      	push	{r4, lr}
 80068d8:	4604      	mov	r4, r0
 80068da:	e9c0 3300 	strd	r3, r3, [r0]
 80068de:	6083      	str	r3, [r0, #8]
 80068e0:	8181      	strh	r1, [r0, #12]
 80068e2:	6643      	str	r3, [r0, #100]	; 0x64
 80068e4:	81c2      	strh	r2, [r0, #14]
 80068e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80068ea:	6183      	str	r3, [r0, #24]
 80068ec:	4619      	mov	r1, r3
 80068ee:	2208      	movs	r2, #8
 80068f0:	305c      	adds	r0, #92	; 0x5c
 80068f2:	f7fe ffdd 	bl	80058b0 <memset>
 80068f6:	4b05      	ldr	r3, [pc, #20]	; (800690c <std+0x38>)
 80068f8:	6224      	str	r4, [r4, #32]
 80068fa:	6263      	str	r3, [r4, #36]	; 0x24
 80068fc:	4b04      	ldr	r3, [pc, #16]	; (8006910 <std+0x3c>)
 80068fe:	62a3      	str	r3, [r4, #40]	; 0x28
 8006900:	4b04      	ldr	r3, [pc, #16]	; (8006914 <std+0x40>)
 8006902:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006904:	4b04      	ldr	r3, [pc, #16]	; (8006918 <std+0x44>)
 8006906:	6323      	str	r3, [r4, #48]	; 0x30
 8006908:	bd10      	pop	{r4, pc}
 800690a:	bf00      	nop
 800690c:	08007b39 	.word	0x08007b39
 8006910:	08007b5b 	.word	0x08007b5b
 8006914:	08007b93 	.word	0x08007b93
 8006918:	08007bb7 	.word	0x08007bb7

0800691c <_cleanup_r>:
 800691c:	4901      	ldr	r1, [pc, #4]	; (8006924 <_cleanup_r+0x8>)
 800691e:	f000 b885 	b.w	8006a2c <_fwalk_reent>
 8006922:	bf00      	nop
 8006924:	08006881 	.word	0x08006881

08006928 <__sfmoreglue>:
 8006928:	b570      	push	{r4, r5, r6, lr}
 800692a:	2568      	movs	r5, #104	; 0x68
 800692c:	1e4a      	subs	r2, r1, #1
 800692e:	4355      	muls	r5, r2
 8006930:	460e      	mov	r6, r1
 8006932:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006936:	f001 f895 	bl	8007a64 <_malloc_r>
 800693a:	4604      	mov	r4, r0
 800693c:	b140      	cbz	r0, 8006950 <__sfmoreglue+0x28>
 800693e:	2100      	movs	r1, #0
 8006940:	e9c0 1600 	strd	r1, r6, [r0]
 8006944:	300c      	adds	r0, #12
 8006946:	60a0      	str	r0, [r4, #8]
 8006948:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800694c:	f7fe ffb0 	bl	80058b0 <memset>
 8006950:	4620      	mov	r0, r4
 8006952:	bd70      	pop	{r4, r5, r6, pc}

08006954 <__sinit>:
 8006954:	6983      	ldr	r3, [r0, #24]
 8006956:	b510      	push	{r4, lr}
 8006958:	4604      	mov	r4, r0
 800695a:	bb33      	cbnz	r3, 80069aa <__sinit+0x56>
 800695c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8006960:	6503      	str	r3, [r0, #80]	; 0x50
 8006962:	4b12      	ldr	r3, [pc, #72]	; (80069ac <__sinit+0x58>)
 8006964:	4a12      	ldr	r2, [pc, #72]	; (80069b0 <__sinit+0x5c>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	6282      	str	r2, [r0, #40]	; 0x28
 800696a:	4298      	cmp	r0, r3
 800696c:	bf04      	itt	eq
 800696e:	2301      	moveq	r3, #1
 8006970:	6183      	streq	r3, [r0, #24]
 8006972:	f000 f81f 	bl	80069b4 <__sfp>
 8006976:	6060      	str	r0, [r4, #4]
 8006978:	4620      	mov	r0, r4
 800697a:	f000 f81b 	bl	80069b4 <__sfp>
 800697e:	60a0      	str	r0, [r4, #8]
 8006980:	4620      	mov	r0, r4
 8006982:	f000 f817 	bl	80069b4 <__sfp>
 8006986:	2200      	movs	r2, #0
 8006988:	60e0      	str	r0, [r4, #12]
 800698a:	2104      	movs	r1, #4
 800698c:	6860      	ldr	r0, [r4, #4]
 800698e:	f7ff ffa1 	bl	80068d4 <std>
 8006992:	2201      	movs	r2, #1
 8006994:	2109      	movs	r1, #9
 8006996:	68a0      	ldr	r0, [r4, #8]
 8006998:	f7ff ff9c 	bl	80068d4 <std>
 800699c:	2202      	movs	r2, #2
 800699e:	2112      	movs	r1, #18
 80069a0:	68e0      	ldr	r0, [r4, #12]
 80069a2:	f7ff ff97 	bl	80068d4 <std>
 80069a6:	2301      	movs	r3, #1
 80069a8:	61a3      	str	r3, [r4, #24]
 80069aa:	bd10      	pop	{r4, pc}
 80069ac:	08007d54 	.word	0x08007d54
 80069b0:	0800691d 	.word	0x0800691d

080069b4 <__sfp>:
 80069b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069b6:	4b1b      	ldr	r3, [pc, #108]	; (8006a24 <__sfp+0x70>)
 80069b8:	4607      	mov	r7, r0
 80069ba:	681e      	ldr	r6, [r3, #0]
 80069bc:	69b3      	ldr	r3, [r6, #24]
 80069be:	b913      	cbnz	r3, 80069c6 <__sfp+0x12>
 80069c0:	4630      	mov	r0, r6
 80069c2:	f7ff ffc7 	bl	8006954 <__sinit>
 80069c6:	3648      	adds	r6, #72	; 0x48
 80069c8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80069cc:	3b01      	subs	r3, #1
 80069ce:	d503      	bpl.n	80069d8 <__sfp+0x24>
 80069d0:	6833      	ldr	r3, [r6, #0]
 80069d2:	b133      	cbz	r3, 80069e2 <__sfp+0x2e>
 80069d4:	6836      	ldr	r6, [r6, #0]
 80069d6:	e7f7      	b.n	80069c8 <__sfp+0x14>
 80069d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80069dc:	b16d      	cbz	r5, 80069fa <__sfp+0x46>
 80069de:	3468      	adds	r4, #104	; 0x68
 80069e0:	e7f4      	b.n	80069cc <__sfp+0x18>
 80069e2:	2104      	movs	r1, #4
 80069e4:	4638      	mov	r0, r7
 80069e6:	f7ff ff9f 	bl	8006928 <__sfmoreglue>
 80069ea:	6030      	str	r0, [r6, #0]
 80069ec:	2800      	cmp	r0, #0
 80069ee:	d1f1      	bne.n	80069d4 <__sfp+0x20>
 80069f0:	230c      	movs	r3, #12
 80069f2:	4604      	mov	r4, r0
 80069f4:	603b      	str	r3, [r7, #0]
 80069f6:	4620      	mov	r0, r4
 80069f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069fa:	4b0b      	ldr	r3, [pc, #44]	; (8006a28 <__sfp+0x74>)
 80069fc:	6665      	str	r5, [r4, #100]	; 0x64
 80069fe:	e9c4 5500 	strd	r5, r5, [r4]
 8006a02:	60a5      	str	r5, [r4, #8]
 8006a04:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8006a08:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8006a0c:	2208      	movs	r2, #8
 8006a0e:	4629      	mov	r1, r5
 8006a10:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006a14:	f7fe ff4c 	bl	80058b0 <memset>
 8006a18:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006a1c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006a20:	e7e9      	b.n	80069f6 <__sfp+0x42>
 8006a22:	bf00      	nop
 8006a24:	08007d54 	.word	0x08007d54
 8006a28:	ffff0001 	.word	0xffff0001

08006a2c <_fwalk_reent>:
 8006a2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a30:	4680      	mov	r8, r0
 8006a32:	4689      	mov	r9, r1
 8006a34:	2600      	movs	r6, #0
 8006a36:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006a3a:	b914      	cbnz	r4, 8006a42 <_fwalk_reent+0x16>
 8006a3c:	4630      	mov	r0, r6
 8006a3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a42:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8006a46:	3f01      	subs	r7, #1
 8006a48:	d501      	bpl.n	8006a4e <_fwalk_reent+0x22>
 8006a4a:	6824      	ldr	r4, [r4, #0]
 8006a4c:	e7f5      	b.n	8006a3a <_fwalk_reent+0xe>
 8006a4e:	89ab      	ldrh	r3, [r5, #12]
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d907      	bls.n	8006a64 <_fwalk_reent+0x38>
 8006a54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a58:	3301      	adds	r3, #1
 8006a5a:	d003      	beq.n	8006a64 <_fwalk_reent+0x38>
 8006a5c:	4629      	mov	r1, r5
 8006a5e:	4640      	mov	r0, r8
 8006a60:	47c8      	blx	r9
 8006a62:	4306      	orrs	r6, r0
 8006a64:	3568      	adds	r5, #104	; 0x68
 8006a66:	e7ee      	b.n	8006a46 <_fwalk_reent+0x1a>

08006a68 <rshift>:
 8006a68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a6a:	6906      	ldr	r6, [r0, #16]
 8006a6c:	114b      	asrs	r3, r1, #5
 8006a6e:	429e      	cmp	r6, r3
 8006a70:	f100 0414 	add.w	r4, r0, #20
 8006a74:	dd31      	ble.n	8006ada <rshift+0x72>
 8006a76:	f011 011f 	ands.w	r1, r1, #31
 8006a7a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8006a7e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8006a82:	d108      	bne.n	8006a96 <rshift+0x2e>
 8006a84:	4621      	mov	r1, r4
 8006a86:	42b2      	cmp	r2, r6
 8006a88:	460b      	mov	r3, r1
 8006a8a:	d211      	bcs.n	8006ab0 <rshift+0x48>
 8006a8c:	f852 3b04 	ldr.w	r3, [r2], #4
 8006a90:	f841 3b04 	str.w	r3, [r1], #4
 8006a94:	e7f7      	b.n	8006a86 <rshift+0x1e>
 8006a96:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8006a9a:	4623      	mov	r3, r4
 8006a9c:	f1c1 0c20 	rsb	ip, r1, #32
 8006aa0:	40cd      	lsrs	r5, r1
 8006aa2:	3204      	adds	r2, #4
 8006aa4:	42b2      	cmp	r2, r6
 8006aa6:	4617      	mov	r7, r2
 8006aa8:	d30d      	bcc.n	8006ac6 <rshift+0x5e>
 8006aaa:	601d      	str	r5, [r3, #0]
 8006aac:	b105      	cbz	r5, 8006ab0 <rshift+0x48>
 8006aae:	3304      	adds	r3, #4
 8006ab0:	42a3      	cmp	r3, r4
 8006ab2:	eba3 0204 	sub.w	r2, r3, r4
 8006ab6:	bf08      	it	eq
 8006ab8:	2300      	moveq	r3, #0
 8006aba:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006abe:	6102      	str	r2, [r0, #16]
 8006ac0:	bf08      	it	eq
 8006ac2:	6143      	streq	r3, [r0, #20]
 8006ac4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ac6:	683f      	ldr	r7, [r7, #0]
 8006ac8:	fa07 f70c 	lsl.w	r7, r7, ip
 8006acc:	433d      	orrs	r5, r7
 8006ace:	f843 5b04 	str.w	r5, [r3], #4
 8006ad2:	f852 5b04 	ldr.w	r5, [r2], #4
 8006ad6:	40cd      	lsrs	r5, r1
 8006ad8:	e7e4      	b.n	8006aa4 <rshift+0x3c>
 8006ada:	4623      	mov	r3, r4
 8006adc:	e7e8      	b.n	8006ab0 <rshift+0x48>

08006ade <__hexdig_fun>:
 8006ade:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006ae2:	2b09      	cmp	r3, #9
 8006ae4:	d802      	bhi.n	8006aec <__hexdig_fun+0xe>
 8006ae6:	3820      	subs	r0, #32
 8006ae8:	b2c0      	uxtb	r0, r0
 8006aea:	4770      	bx	lr
 8006aec:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006af0:	2b05      	cmp	r3, #5
 8006af2:	d801      	bhi.n	8006af8 <__hexdig_fun+0x1a>
 8006af4:	3847      	subs	r0, #71	; 0x47
 8006af6:	e7f7      	b.n	8006ae8 <__hexdig_fun+0xa>
 8006af8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006afc:	2b05      	cmp	r3, #5
 8006afe:	d801      	bhi.n	8006b04 <__hexdig_fun+0x26>
 8006b00:	3827      	subs	r0, #39	; 0x27
 8006b02:	e7f1      	b.n	8006ae8 <__hexdig_fun+0xa>
 8006b04:	2000      	movs	r0, #0
 8006b06:	4770      	bx	lr

08006b08 <__gethex>:
 8006b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b0c:	b08b      	sub	sp, #44	; 0x2c
 8006b0e:	9002      	str	r0, [sp, #8]
 8006b10:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006b12:	468a      	mov	sl, r1
 8006b14:	4690      	mov	r8, r2
 8006b16:	9306      	str	r3, [sp, #24]
 8006b18:	f000 face 	bl	80070b8 <__localeconv_l>
 8006b1c:	6803      	ldr	r3, [r0, #0]
 8006b1e:	f04f 0b00 	mov.w	fp, #0
 8006b22:	4618      	mov	r0, r3
 8006b24:	9303      	str	r3, [sp, #12]
 8006b26:	f7f9 fb13 	bl	8000150 <strlen>
 8006b2a:	9b03      	ldr	r3, [sp, #12]
 8006b2c:	9001      	str	r0, [sp, #4]
 8006b2e:	4403      	add	r3, r0
 8006b30:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006b34:	9307      	str	r3, [sp, #28]
 8006b36:	f8da 3000 	ldr.w	r3, [sl]
 8006b3a:	3302      	adds	r3, #2
 8006b3c:	461f      	mov	r7, r3
 8006b3e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006b42:	2830      	cmp	r0, #48	; 0x30
 8006b44:	d06c      	beq.n	8006c20 <__gethex+0x118>
 8006b46:	f7ff ffca 	bl	8006ade <__hexdig_fun>
 8006b4a:	4604      	mov	r4, r0
 8006b4c:	2800      	cmp	r0, #0
 8006b4e:	d16a      	bne.n	8006c26 <__gethex+0x11e>
 8006b50:	9a01      	ldr	r2, [sp, #4]
 8006b52:	9903      	ldr	r1, [sp, #12]
 8006b54:	4638      	mov	r0, r7
 8006b56:	f001 f832 	bl	8007bbe <strncmp>
 8006b5a:	2800      	cmp	r0, #0
 8006b5c:	d166      	bne.n	8006c2c <__gethex+0x124>
 8006b5e:	9b01      	ldr	r3, [sp, #4]
 8006b60:	5cf8      	ldrb	r0, [r7, r3]
 8006b62:	18fe      	adds	r6, r7, r3
 8006b64:	f7ff ffbb 	bl	8006ade <__hexdig_fun>
 8006b68:	2800      	cmp	r0, #0
 8006b6a:	d062      	beq.n	8006c32 <__gethex+0x12a>
 8006b6c:	4633      	mov	r3, r6
 8006b6e:	7818      	ldrb	r0, [r3, #0]
 8006b70:	461f      	mov	r7, r3
 8006b72:	2830      	cmp	r0, #48	; 0x30
 8006b74:	f103 0301 	add.w	r3, r3, #1
 8006b78:	d0f9      	beq.n	8006b6e <__gethex+0x66>
 8006b7a:	f7ff ffb0 	bl	8006ade <__hexdig_fun>
 8006b7e:	fab0 f580 	clz	r5, r0
 8006b82:	4634      	mov	r4, r6
 8006b84:	f04f 0b01 	mov.w	fp, #1
 8006b88:	096d      	lsrs	r5, r5, #5
 8006b8a:	463a      	mov	r2, r7
 8006b8c:	4616      	mov	r6, r2
 8006b8e:	7830      	ldrb	r0, [r6, #0]
 8006b90:	3201      	adds	r2, #1
 8006b92:	f7ff ffa4 	bl	8006ade <__hexdig_fun>
 8006b96:	2800      	cmp	r0, #0
 8006b98:	d1f8      	bne.n	8006b8c <__gethex+0x84>
 8006b9a:	9a01      	ldr	r2, [sp, #4]
 8006b9c:	9903      	ldr	r1, [sp, #12]
 8006b9e:	4630      	mov	r0, r6
 8006ba0:	f001 f80d 	bl	8007bbe <strncmp>
 8006ba4:	b950      	cbnz	r0, 8006bbc <__gethex+0xb4>
 8006ba6:	b954      	cbnz	r4, 8006bbe <__gethex+0xb6>
 8006ba8:	9b01      	ldr	r3, [sp, #4]
 8006baa:	18f4      	adds	r4, r6, r3
 8006bac:	4622      	mov	r2, r4
 8006bae:	4616      	mov	r6, r2
 8006bb0:	7830      	ldrb	r0, [r6, #0]
 8006bb2:	3201      	adds	r2, #1
 8006bb4:	f7ff ff93 	bl	8006ade <__hexdig_fun>
 8006bb8:	2800      	cmp	r0, #0
 8006bba:	d1f8      	bne.n	8006bae <__gethex+0xa6>
 8006bbc:	b10c      	cbz	r4, 8006bc2 <__gethex+0xba>
 8006bbe:	1ba4      	subs	r4, r4, r6
 8006bc0:	00a4      	lsls	r4, r4, #2
 8006bc2:	7833      	ldrb	r3, [r6, #0]
 8006bc4:	2b50      	cmp	r3, #80	; 0x50
 8006bc6:	d001      	beq.n	8006bcc <__gethex+0xc4>
 8006bc8:	2b70      	cmp	r3, #112	; 0x70
 8006bca:	d140      	bne.n	8006c4e <__gethex+0x146>
 8006bcc:	7873      	ldrb	r3, [r6, #1]
 8006bce:	2b2b      	cmp	r3, #43	; 0x2b
 8006bd0:	d031      	beq.n	8006c36 <__gethex+0x12e>
 8006bd2:	2b2d      	cmp	r3, #45	; 0x2d
 8006bd4:	d033      	beq.n	8006c3e <__gethex+0x136>
 8006bd6:	f04f 0900 	mov.w	r9, #0
 8006bda:	1c71      	adds	r1, r6, #1
 8006bdc:	7808      	ldrb	r0, [r1, #0]
 8006bde:	f7ff ff7e 	bl	8006ade <__hexdig_fun>
 8006be2:	1e43      	subs	r3, r0, #1
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	2b18      	cmp	r3, #24
 8006be8:	d831      	bhi.n	8006c4e <__gethex+0x146>
 8006bea:	f1a0 0210 	sub.w	r2, r0, #16
 8006bee:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006bf2:	f7ff ff74 	bl	8006ade <__hexdig_fun>
 8006bf6:	1e43      	subs	r3, r0, #1
 8006bf8:	b2db      	uxtb	r3, r3
 8006bfa:	2b18      	cmp	r3, #24
 8006bfc:	d922      	bls.n	8006c44 <__gethex+0x13c>
 8006bfe:	f1b9 0f00 	cmp.w	r9, #0
 8006c02:	d000      	beq.n	8006c06 <__gethex+0xfe>
 8006c04:	4252      	negs	r2, r2
 8006c06:	4414      	add	r4, r2
 8006c08:	f8ca 1000 	str.w	r1, [sl]
 8006c0c:	b30d      	cbz	r5, 8006c52 <__gethex+0x14a>
 8006c0e:	f1bb 0f00 	cmp.w	fp, #0
 8006c12:	bf0c      	ite	eq
 8006c14:	2706      	moveq	r7, #6
 8006c16:	2700      	movne	r7, #0
 8006c18:	4638      	mov	r0, r7
 8006c1a:	b00b      	add	sp, #44	; 0x2c
 8006c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c20:	f10b 0b01 	add.w	fp, fp, #1
 8006c24:	e78a      	b.n	8006b3c <__gethex+0x34>
 8006c26:	2500      	movs	r5, #0
 8006c28:	462c      	mov	r4, r5
 8006c2a:	e7ae      	b.n	8006b8a <__gethex+0x82>
 8006c2c:	463e      	mov	r6, r7
 8006c2e:	2501      	movs	r5, #1
 8006c30:	e7c7      	b.n	8006bc2 <__gethex+0xba>
 8006c32:	4604      	mov	r4, r0
 8006c34:	e7fb      	b.n	8006c2e <__gethex+0x126>
 8006c36:	f04f 0900 	mov.w	r9, #0
 8006c3a:	1cb1      	adds	r1, r6, #2
 8006c3c:	e7ce      	b.n	8006bdc <__gethex+0xd4>
 8006c3e:	f04f 0901 	mov.w	r9, #1
 8006c42:	e7fa      	b.n	8006c3a <__gethex+0x132>
 8006c44:	230a      	movs	r3, #10
 8006c46:	fb03 0202 	mla	r2, r3, r2, r0
 8006c4a:	3a10      	subs	r2, #16
 8006c4c:	e7cf      	b.n	8006bee <__gethex+0xe6>
 8006c4e:	4631      	mov	r1, r6
 8006c50:	e7da      	b.n	8006c08 <__gethex+0x100>
 8006c52:	4629      	mov	r1, r5
 8006c54:	1bf3      	subs	r3, r6, r7
 8006c56:	3b01      	subs	r3, #1
 8006c58:	2b07      	cmp	r3, #7
 8006c5a:	dc49      	bgt.n	8006cf0 <__gethex+0x1e8>
 8006c5c:	9802      	ldr	r0, [sp, #8]
 8006c5e:	f000 faae 	bl	80071be <_Balloc>
 8006c62:	f04f 0b00 	mov.w	fp, #0
 8006c66:	4605      	mov	r5, r0
 8006c68:	46da      	mov	sl, fp
 8006c6a:	9b01      	ldr	r3, [sp, #4]
 8006c6c:	f100 0914 	add.w	r9, r0, #20
 8006c70:	f1c3 0301 	rsb	r3, r3, #1
 8006c74:	f8cd 9010 	str.w	r9, [sp, #16]
 8006c78:	9308      	str	r3, [sp, #32]
 8006c7a:	42b7      	cmp	r7, r6
 8006c7c:	d33b      	bcc.n	8006cf6 <__gethex+0x1ee>
 8006c7e:	9804      	ldr	r0, [sp, #16]
 8006c80:	f840 ab04 	str.w	sl, [r0], #4
 8006c84:	eba0 0009 	sub.w	r0, r0, r9
 8006c88:	1080      	asrs	r0, r0, #2
 8006c8a:	6128      	str	r0, [r5, #16]
 8006c8c:	0147      	lsls	r7, r0, #5
 8006c8e:	4650      	mov	r0, sl
 8006c90:	f000 fb59 	bl	8007346 <__hi0bits>
 8006c94:	f8d8 6000 	ldr.w	r6, [r8]
 8006c98:	1a3f      	subs	r7, r7, r0
 8006c9a:	42b7      	cmp	r7, r6
 8006c9c:	dd64      	ble.n	8006d68 <__gethex+0x260>
 8006c9e:	1bbf      	subs	r7, r7, r6
 8006ca0:	4639      	mov	r1, r7
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	f000 fe63 	bl	800796e <__any_on>
 8006ca8:	4682      	mov	sl, r0
 8006caa:	b178      	cbz	r0, 8006ccc <__gethex+0x1c4>
 8006cac:	f04f 0a01 	mov.w	sl, #1
 8006cb0:	1e7b      	subs	r3, r7, #1
 8006cb2:	1159      	asrs	r1, r3, #5
 8006cb4:	f003 021f 	and.w	r2, r3, #31
 8006cb8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006cbc:	fa0a f202 	lsl.w	r2, sl, r2
 8006cc0:	420a      	tst	r2, r1
 8006cc2:	d003      	beq.n	8006ccc <__gethex+0x1c4>
 8006cc4:	4553      	cmp	r3, sl
 8006cc6:	dc46      	bgt.n	8006d56 <__gethex+0x24e>
 8006cc8:	f04f 0a02 	mov.w	sl, #2
 8006ccc:	4639      	mov	r1, r7
 8006cce:	4628      	mov	r0, r5
 8006cd0:	f7ff feca 	bl	8006a68 <rshift>
 8006cd4:	443c      	add	r4, r7
 8006cd6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006cda:	42a3      	cmp	r3, r4
 8006cdc:	da52      	bge.n	8006d84 <__gethex+0x27c>
 8006cde:	4629      	mov	r1, r5
 8006ce0:	9802      	ldr	r0, [sp, #8]
 8006ce2:	f000 faa0 	bl	8007226 <_Bfree>
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006cea:	27a3      	movs	r7, #163	; 0xa3
 8006cec:	6013      	str	r3, [r2, #0]
 8006cee:	e793      	b.n	8006c18 <__gethex+0x110>
 8006cf0:	3101      	adds	r1, #1
 8006cf2:	105b      	asrs	r3, r3, #1
 8006cf4:	e7b0      	b.n	8006c58 <__gethex+0x150>
 8006cf6:	1e73      	subs	r3, r6, #1
 8006cf8:	9305      	str	r3, [sp, #20]
 8006cfa:	9a07      	ldr	r2, [sp, #28]
 8006cfc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d018      	beq.n	8006d36 <__gethex+0x22e>
 8006d04:	f1bb 0f20 	cmp.w	fp, #32
 8006d08:	d107      	bne.n	8006d1a <__gethex+0x212>
 8006d0a:	9b04      	ldr	r3, [sp, #16]
 8006d0c:	f8c3 a000 	str.w	sl, [r3]
 8006d10:	f04f 0a00 	mov.w	sl, #0
 8006d14:	46d3      	mov	fp, sl
 8006d16:	3304      	adds	r3, #4
 8006d18:	9304      	str	r3, [sp, #16]
 8006d1a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006d1e:	f7ff fede 	bl	8006ade <__hexdig_fun>
 8006d22:	f000 000f 	and.w	r0, r0, #15
 8006d26:	fa00 f00b 	lsl.w	r0, r0, fp
 8006d2a:	ea4a 0a00 	orr.w	sl, sl, r0
 8006d2e:	f10b 0b04 	add.w	fp, fp, #4
 8006d32:	9b05      	ldr	r3, [sp, #20]
 8006d34:	e00d      	b.n	8006d52 <__gethex+0x24a>
 8006d36:	9b05      	ldr	r3, [sp, #20]
 8006d38:	9a08      	ldr	r2, [sp, #32]
 8006d3a:	4413      	add	r3, r2
 8006d3c:	42bb      	cmp	r3, r7
 8006d3e:	d3e1      	bcc.n	8006d04 <__gethex+0x1fc>
 8006d40:	4618      	mov	r0, r3
 8006d42:	9a01      	ldr	r2, [sp, #4]
 8006d44:	9903      	ldr	r1, [sp, #12]
 8006d46:	9309      	str	r3, [sp, #36]	; 0x24
 8006d48:	f000 ff39 	bl	8007bbe <strncmp>
 8006d4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d4e:	2800      	cmp	r0, #0
 8006d50:	d1d8      	bne.n	8006d04 <__gethex+0x1fc>
 8006d52:	461e      	mov	r6, r3
 8006d54:	e791      	b.n	8006c7a <__gethex+0x172>
 8006d56:	1eb9      	subs	r1, r7, #2
 8006d58:	4628      	mov	r0, r5
 8006d5a:	f000 fe08 	bl	800796e <__any_on>
 8006d5e:	2800      	cmp	r0, #0
 8006d60:	d0b2      	beq.n	8006cc8 <__gethex+0x1c0>
 8006d62:	f04f 0a03 	mov.w	sl, #3
 8006d66:	e7b1      	b.n	8006ccc <__gethex+0x1c4>
 8006d68:	da09      	bge.n	8006d7e <__gethex+0x276>
 8006d6a:	1bf7      	subs	r7, r6, r7
 8006d6c:	4629      	mov	r1, r5
 8006d6e:	463a      	mov	r2, r7
 8006d70:	9802      	ldr	r0, [sp, #8]
 8006d72:	f000 fc23 	bl	80075bc <__lshift>
 8006d76:	4605      	mov	r5, r0
 8006d78:	1be4      	subs	r4, r4, r7
 8006d7a:	f100 0914 	add.w	r9, r0, #20
 8006d7e:	f04f 0a00 	mov.w	sl, #0
 8006d82:	e7a8      	b.n	8006cd6 <__gethex+0x1ce>
 8006d84:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006d88:	42a0      	cmp	r0, r4
 8006d8a:	dd6b      	ble.n	8006e64 <__gethex+0x35c>
 8006d8c:	1b04      	subs	r4, r0, r4
 8006d8e:	42a6      	cmp	r6, r4
 8006d90:	dc2e      	bgt.n	8006df0 <__gethex+0x2e8>
 8006d92:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006d96:	2b02      	cmp	r3, #2
 8006d98:	d022      	beq.n	8006de0 <__gethex+0x2d8>
 8006d9a:	2b03      	cmp	r3, #3
 8006d9c:	d024      	beq.n	8006de8 <__gethex+0x2e0>
 8006d9e:	2b01      	cmp	r3, #1
 8006da0:	d115      	bne.n	8006dce <__gethex+0x2c6>
 8006da2:	42a6      	cmp	r6, r4
 8006da4:	d113      	bne.n	8006dce <__gethex+0x2c6>
 8006da6:	2e01      	cmp	r6, #1
 8006da8:	dc0b      	bgt.n	8006dc2 <__gethex+0x2ba>
 8006daa:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006dae:	9a06      	ldr	r2, [sp, #24]
 8006db0:	2762      	movs	r7, #98	; 0x62
 8006db2:	6013      	str	r3, [r2, #0]
 8006db4:	2301      	movs	r3, #1
 8006db6:	612b      	str	r3, [r5, #16]
 8006db8:	f8c9 3000 	str.w	r3, [r9]
 8006dbc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006dbe:	601d      	str	r5, [r3, #0]
 8006dc0:	e72a      	b.n	8006c18 <__gethex+0x110>
 8006dc2:	1e71      	subs	r1, r6, #1
 8006dc4:	4628      	mov	r0, r5
 8006dc6:	f000 fdd2 	bl	800796e <__any_on>
 8006dca:	2800      	cmp	r0, #0
 8006dcc:	d1ed      	bne.n	8006daa <__gethex+0x2a2>
 8006dce:	4629      	mov	r1, r5
 8006dd0:	9802      	ldr	r0, [sp, #8]
 8006dd2:	f000 fa28 	bl	8007226 <_Bfree>
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006dda:	2750      	movs	r7, #80	; 0x50
 8006ddc:	6013      	str	r3, [r2, #0]
 8006dde:	e71b      	b.n	8006c18 <__gethex+0x110>
 8006de0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d0e1      	beq.n	8006daa <__gethex+0x2a2>
 8006de6:	e7f2      	b.n	8006dce <__gethex+0x2c6>
 8006de8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d1dd      	bne.n	8006daa <__gethex+0x2a2>
 8006dee:	e7ee      	b.n	8006dce <__gethex+0x2c6>
 8006df0:	1e67      	subs	r7, r4, #1
 8006df2:	f1ba 0f00 	cmp.w	sl, #0
 8006df6:	d132      	bne.n	8006e5e <__gethex+0x356>
 8006df8:	b127      	cbz	r7, 8006e04 <__gethex+0x2fc>
 8006dfa:	4639      	mov	r1, r7
 8006dfc:	4628      	mov	r0, r5
 8006dfe:	f000 fdb6 	bl	800796e <__any_on>
 8006e02:	4682      	mov	sl, r0
 8006e04:	2301      	movs	r3, #1
 8006e06:	117a      	asrs	r2, r7, #5
 8006e08:	f007 071f 	and.w	r7, r7, #31
 8006e0c:	fa03 f707 	lsl.w	r7, r3, r7
 8006e10:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8006e14:	4621      	mov	r1, r4
 8006e16:	421f      	tst	r7, r3
 8006e18:	f04f 0702 	mov.w	r7, #2
 8006e1c:	4628      	mov	r0, r5
 8006e1e:	bf18      	it	ne
 8006e20:	f04a 0a02 	orrne.w	sl, sl, #2
 8006e24:	1b36      	subs	r6, r6, r4
 8006e26:	f7ff fe1f 	bl	8006a68 <rshift>
 8006e2a:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8006e2e:	f1ba 0f00 	cmp.w	sl, #0
 8006e32:	d048      	beq.n	8006ec6 <__gethex+0x3be>
 8006e34:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006e38:	2b02      	cmp	r3, #2
 8006e3a:	d015      	beq.n	8006e68 <__gethex+0x360>
 8006e3c:	2b03      	cmp	r3, #3
 8006e3e:	d017      	beq.n	8006e70 <__gethex+0x368>
 8006e40:	2b01      	cmp	r3, #1
 8006e42:	d109      	bne.n	8006e58 <__gethex+0x350>
 8006e44:	f01a 0f02 	tst.w	sl, #2
 8006e48:	d006      	beq.n	8006e58 <__gethex+0x350>
 8006e4a:	f8d9 3000 	ldr.w	r3, [r9]
 8006e4e:	ea4a 0a03 	orr.w	sl, sl, r3
 8006e52:	f01a 0f01 	tst.w	sl, #1
 8006e56:	d10e      	bne.n	8006e76 <__gethex+0x36e>
 8006e58:	f047 0710 	orr.w	r7, r7, #16
 8006e5c:	e033      	b.n	8006ec6 <__gethex+0x3be>
 8006e5e:	f04f 0a01 	mov.w	sl, #1
 8006e62:	e7cf      	b.n	8006e04 <__gethex+0x2fc>
 8006e64:	2701      	movs	r7, #1
 8006e66:	e7e2      	b.n	8006e2e <__gethex+0x326>
 8006e68:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e6a:	f1c3 0301 	rsb	r3, r3, #1
 8006e6e:	9315      	str	r3, [sp, #84]	; 0x54
 8006e70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d0f0      	beq.n	8006e58 <__gethex+0x350>
 8006e76:	f04f 0c00 	mov.w	ip, #0
 8006e7a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8006e7e:	f105 0314 	add.w	r3, r5, #20
 8006e82:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8006e86:	eb03 010a 	add.w	r1, r3, sl
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e90:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8006e94:	d01c      	beq.n	8006ed0 <__gethex+0x3c8>
 8006e96:	3201      	adds	r2, #1
 8006e98:	6002      	str	r2, [r0, #0]
 8006e9a:	2f02      	cmp	r7, #2
 8006e9c:	f105 0314 	add.w	r3, r5, #20
 8006ea0:	d138      	bne.n	8006f14 <__gethex+0x40c>
 8006ea2:	f8d8 2000 	ldr.w	r2, [r8]
 8006ea6:	3a01      	subs	r2, #1
 8006ea8:	42b2      	cmp	r2, r6
 8006eaa:	d10a      	bne.n	8006ec2 <__gethex+0x3ba>
 8006eac:	2201      	movs	r2, #1
 8006eae:	1171      	asrs	r1, r6, #5
 8006eb0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006eb4:	f006 061f 	and.w	r6, r6, #31
 8006eb8:	fa02 f606 	lsl.w	r6, r2, r6
 8006ebc:	421e      	tst	r6, r3
 8006ebe:	bf18      	it	ne
 8006ec0:	4617      	movne	r7, r2
 8006ec2:	f047 0720 	orr.w	r7, r7, #32
 8006ec6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006ec8:	601d      	str	r5, [r3, #0]
 8006eca:	9b06      	ldr	r3, [sp, #24]
 8006ecc:	601c      	str	r4, [r3, #0]
 8006ece:	e6a3      	b.n	8006c18 <__gethex+0x110>
 8006ed0:	4299      	cmp	r1, r3
 8006ed2:	f843 cc04 	str.w	ip, [r3, #-4]
 8006ed6:	d8d8      	bhi.n	8006e8a <__gethex+0x382>
 8006ed8:	68ab      	ldr	r3, [r5, #8]
 8006eda:	4599      	cmp	r9, r3
 8006edc:	db12      	blt.n	8006f04 <__gethex+0x3fc>
 8006ede:	6869      	ldr	r1, [r5, #4]
 8006ee0:	9802      	ldr	r0, [sp, #8]
 8006ee2:	3101      	adds	r1, #1
 8006ee4:	f000 f96b 	bl	80071be <_Balloc>
 8006ee8:	4683      	mov	fp, r0
 8006eea:	692a      	ldr	r2, [r5, #16]
 8006eec:	f105 010c 	add.w	r1, r5, #12
 8006ef0:	3202      	adds	r2, #2
 8006ef2:	0092      	lsls	r2, r2, #2
 8006ef4:	300c      	adds	r0, #12
 8006ef6:	f000 f957 	bl	80071a8 <memcpy>
 8006efa:	4629      	mov	r1, r5
 8006efc:	9802      	ldr	r0, [sp, #8]
 8006efe:	f000 f992 	bl	8007226 <_Bfree>
 8006f02:	465d      	mov	r5, fp
 8006f04:	692b      	ldr	r3, [r5, #16]
 8006f06:	1c5a      	adds	r2, r3, #1
 8006f08:	612a      	str	r2, [r5, #16]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006f10:	615a      	str	r2, [r3, #20]
 8006f12:	e7c2      	b.n	8006e9a <__gethex+0x392>
 8006f14:	692a      	ldr	r2, [r5, #16]
 8006f16:	454a      	cmp	r2, r9
 8006f18:	dd0b      	ble.n	8006f32 <__gethex+0x42a>
 8006f1a:	2101      	movs	r1, #1
 8006f1c:	4628      	mov	r0, r5
 8006f1e:	f7ff fda3 	bl	8006a68 <rshift>
 8006f22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006f26:	3401      	adds	r4, #1
 8006f28:	42a3      	cmp	r3, r4
 8006f2a:	f6ff aed8 	blt.w	8006cde <__gethex+0x1d6>
 8006f2e:	2701      	movs	r7, #1
 8006f30:	e7c7      	b.n	8006ec2 <__gethex+0x3ba>
 8006f32:	f016 061f 	ands.w	r6, r6, #31
 8006f36:	d0fa      	beq.n	8006f2e <__gethex+0x426>
 8006f38:	449a      	add	sl, r3
 8006f3a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8006f3e:	f000 fa02 	bl	8007346 <__hi0bits>
 8006f42:	f1c6 0620 	rsb	r6, r6, #32
 8006f46:	42b0      	cmp	r0, r6
 8006f48:	dbe7      	blt.n	8006f1a <__gethex+0x412>
 8006f4a:	e7f0      	b.n	8006f2e <__gethex+0x426>

08006f4c <L_shift>:
 8006f4c:	f1c2 0208 	rsb	r2, r2, #8
 8006f50:	0092      	lsls	r2, r2, #2
 8006f52:	b570      	push	{r4, r5, r6, lr}
 8006f54:	f1c2 0620 	rsb	r6, r2, #32
 8006f58:	6843      	ldr	r3, [r0, #4]
 8006f5a:	6804      	ldr	r4, [r0, #0]
 8006f5c:	fa03 f506 	lsl.w	r5, r3, r6
 8006f60:	432c      	orrs	r4, r5
 8006f62:	40d3      	lsrs	r3, r2
 8006f64:	6004      	str	r4, [r0, #0]
 8006f66:	f840 3f04 	str.w	r3, [r0, #4]!
 8006f6a:	4288      	cmp	r0, r1
 8006f6c:	d3f4      	bcc.n	8006f58 <L_shift+0xc>
 8006f6e:	bd70      	pop	{r4, r5, r6, pc}

08006f70 <__match>:
 8006f70:	b530      	push	{r4, r5, lr}
 8006f72:	6803      	ldr	r3, [r0, #0]
 8006f74:	3301      	adds	r3, #1
 8006f76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f7a:	b914      	cbnz	r4, 8006f82 <__match+0x12>
 8006f7c:	6003      	str	r3, [r0, #0]
 8006f7e:	2001      	movs	r0, #1
 8006f80:	bd30      	pop	{r4, r5, pc}
 8006f82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f86:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006f8a:	2d19      	cmp	r5, #25
 8006f8c:	bf98      	it	ls
 8006f8e:	3220      	addls	r2, #32
 8006f90:	42a2      	cmp	r2, r4
 8006f92:	d0f0      	beq.n	8006f76 <__match+0x6>
 8006f94:	2000      	movs	r0, #0
 8006f96:	e7f3      	b.n	8006f80 <__match+0x10>

08006f98 <__hexnan>:
 8006f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f9c:	2500      	movs	r5, #0
 8006f9e:	680b      	ldr	r3, [r1, #0]
 8006fa0:	4682      	mov	sl, r0
 8006fa2:	115f      	asrs	r7, r3, #5
 8006fa4:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8006fa8:	f013 031f 	ands.w	r3, r3, #31
 8006fac:	bf18      	it	ne
 8006fae:	3704      	addne	r7, #4
 8006fb0:	1f3e      	subs	r6, r7, #4
 8006fb2:	4690      	mov	r8, r2
 8006fb4:	46b1      	mov	r9, r6
 8006fb6:	4634      	mov	r4, r6
 8006fb8:	46ab      	mov	fp, r5
 8006fba:	b087      	sub	sp, #28
 8006fbc:	6801      	ldr	r1, [r0, #0]
 8006fbe:	9301      	str	r3, [sp, #4]
 8006fc0:	f847 5c04 	str.w	r5, [r7, #-4]
 8006fc4:	9502      	str	r5, [sp, #8]
 8006fc6:	784a      	ldrb	r2, [r1, #1]
 8006fc8:	1c4b      	adds	r3, r1, #1
 8006fca:	9303      	str	r3, [sp, #12]
 8006fcc:	b342      	cbz	r2, 8007020 <__hexnan+0x88>
 8006fce:	4610      	mov	r0, r2
 8006fd0:	9105      	str	r1, [sp, #20]
 8006fd2:	9204      	str	r2, [sp, #16]
 8006fd4:	f7ff fd83 	bl	8006ade <__hexdig_fun>
 8006fd8:	2800      	cmp	r0, #0
 8006fda:	d143      	bne.n	8007064 <__hexnan+0xcc>
 8006fdc:	9a04      	ldr	r2, [sp, #16]
 8006fde:	9905      	ldr	r1, [sp, #20]
 8006fe0:	2a20      	cmp	r2, #32
 8006fe2:	d818      	bhi.n	8007016 <__hexnan+0x7e>
 8006fe4:	9b02      	ldr	r3, [sp, #8]
 8006fe6:	459b      	cmp	fp, r3
 8006fe8:	dd13      	ble.n	8007012 <__hexnan+0x7a>
 8006fea:	454c      	cmp	r4, r9
 8006fec:	d206      	bcs.n	8006ffc <__hexnan+0x64>
 8006fee:	2d07      	cmp	r5, #7
 8006ff0:	dc04      	bgt.n	8006ffc <__hexnan+0x64>
 8006ff2:	462a      	mov	r2, r5
 8006ff4:	4649      	mov	r1, r9
 8006ff6:	4620      	mov	r0, r4
 8006ff8:	f7ff ffa8 	bl	8006f4c <L_shift>
 8006ffc:	4544      	cmp	r4, r8
 8006ffe:	d944      	bls.n	800708a <__hexnan+0xf2>
 8007000:	2300      	movs	r3, #0
 8007002:	f1a4 0904 	sub.w	r9, r4, #4
 8007006:	f844 3c04 	str.w	r3, [r4, #-4]
 800700a:	461d      	mov	r5, r3
 800700c:	464c      	mov	r4, r9
 800700e:	f8cd b008 	str.w	fp, [sp, #8]
 8007012:	9903      	ldr	r1, [sp, #12]
 8007014:	e7d7      	b.n	8006fc6 <__hexnan+0x2e>
 8007016:	2a29      	cmp	r2, #41	; 0x29
 8007018:	d14a      	bne.n	80070b0 <__hexnan+0x118>
 800701a:	3102      	adds	r1, #2
 800701c:	f8ca 1000 	str.w	r1, [sl]
 8007020:	f1bb 0f00 	cmp.w	fp, #0
 8007024:	d044      	beq.n	80070b0 <__hexnan+0x118>
 8007026:	454c      	cmp	r4, r9
 8007028:	d206      	bcs.n	8007038 <__hexnan+0xa0>
 800702a:	2d07      	cmp	r5, #7
 800702c:	dc04      	bgt.n	8007038 <__hexnan+0xa0>
 800702e:	462a      	mov	r2, r5
 8007030:	4649      	mov	r1, r9
 8007032:	4620      	mov	r0, r4
 8007034:	f7ff ff8a 	bl	8006f4c <L_shift>
 8007038:	4544      	cmp	r4, r8
 800703a:	d928      	bls.n	800708e <__hexnan+0xf6>
 800703c:	4643      	mov	r3, r8
 800703e:	f854 2b04 	ldr.w	r2, [r4], #4
 8007042:	42a6      	cmp	r6, r4
 8007044:	f843 2b04 	str.w	r2, [r3], #4
 8007048:	d2f9      	bcs.n	800703e <__hexnan+0xa6>
 800704a:	2200      	movs	r2, #0
 800704c:	f843 2b04 	str.w	r2, [r3], #4
 8007050:	429e      	cmp	r6, r3
 8007052:	d2fb      	bcs.n	800704c <__hexnan+0xb4>
 8007054:	6833      	ldr	r3, [r6, #0]
 8007056:	b91b      	cbnz	r3, 8007060 <__hexnan+0xc8>
 8007058:	4546      	cmp	r6, r8
 800705a:	d127      	bne.n	80070ac <__hexnan+0x114>
 800705c:	2301      	movs	r3, #1
 800705e:	6033      	str	r3, [r6, #0]
 8007060:	2005      	movs	r0, #5
 8007062:	e026      	b.n	80070b2 <__hexnan+0x11a>
 8007064:	3501      	adds	r5, #1
 8007066:	2d08      	cmp	r5, #8
 8007068:	f10b 0b01 	add.w	fp, fp, #1
 800706c:	dd06      	ble.n	800707c <__hexnan+0xe4>
 800706e:	4544      	cmp	r4, r8
 8007070:	d9cf      	bls.n	8007012 <__hexnan+0x7a>
 8007072:	2300      	movs	r3, #0
 8007074:	2501      	movs	r5, #1
 8007076:	f844 3c04 	str.w	r3, [r4, #-4]
 800707a:	3c04      	subs	r4, #4
 800707c:	6822      	ldr	r2, [r4, #0]
 800707e:	f000 000f 	and.w	r0, r0, #15
 8007082:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007086:	6020      	str	r0, [r4, #0]
 8007088:	e7c3      	b.n	8007012 <__hexnan+0x7a>
 800708a:	2508      	movs	r5, #8
 800708c:	e7c1      	b.n	8007012 <__hexnan+0x7a>
 800708e:	9b01      	ldr	r3, [sp, #4]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d0df      	beq.n	8007054 <__hexnan+0xbc>
 8007094:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007098:	f1c3 0320 	rsb	r3, r3, #32
 800709c:	fa22 f303 	lsr.w	r3, r2, r3
 80070a0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80070a4:	401a      	ands	r2, r3
 80070a6:	f847 2c04 	str.w	r2, [r7, #-4]
 80070aa:	e7d3      	b.n	8007054 <__hexnan+0xbc>
 80070ac:	3e04      	subs	r6, #4
 80070ae:	e7d1      	b.n	8007054 <__hexnan+0xbc>
 80070b0:	2004      	movs	r0, #4
 80070b2:	b007      	add	sp, #28
 80070b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080070b8 <__localeconv_l>:
 80070b8:	30f0      	adds	r0, #240	; 0xf0
 80070ba:	4770      	bx	lr

080070bc <__swhatbuf_r>:
 80070bc:	b570      	push	{r4, r5, r6, lr}
 80070be:	460e      	mov	r6, r1
 80070c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070c4:	b096      	sub	sp, #88	; 0x58
 80070c6:	2900      	cmp	r1, #0
 80070c8:	4614      	mov	r4, r2
 80070ca:	461d      	mov	r5, r3
 80070cc:	da07      	bge.n	80070de <__swhatbuf_r+0x22>
 80070ce:	2300      	movs	r3, #0
 80070d0:	602b      	str	r3, [r5, #0]
 80070d2:	89b3      	ldrh	r3, [r6, #12]
 80070d4:	061a      	lsls	r2, r3, #24
 80070d6:	d410      	bmi.n	80070fa <__swhatbuf_r+0x3e>
 80070d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070dc:	e00e      	b.n	80070fc <__swhatbuf_r+0x40>
 80070de:	466a      	mov	r2, sp
 80070e0:	f000 fdae 	bl	8007c40 <_fstat_r>
 80070e4:	2800      	cmp	r0, #0
 80070e6:	dbf2      	blt.n	80070ce <__swhatbuf_r+0x12>
 80070e8:	9a01      	ldr	r2, [sp, #4]
 80070ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80070ee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80070f2:	425a      	negs	r2, r3
 80070f4:	415a      	adcs	r2, r3
 80070f6:	602a      	str	r2, [r5, #0]
 80070f8:	e7ee      	b.n	80070d8 <__swhatbuf_r+0x1c>
 80070fa:	2340      	movs	r3, #64	; 0x40
 80070fc:	2000      	movs	r0, #0
 80070fe:	6023      	str	r3, [r4, #0]
 8007100:	b016      	add	sp, #88	; 0x58
 8007102:	bd70      	pop	{r4, r5, r6, pc}

08007104 <__smakebuf_r>:
 8007104:	898b      	ldrh	r3, [r1, #12]
 8007106:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007108:	079d      	lsls	r5, r3, #30
 800710a:	4606      	mov	r6, r0
 800710c:	460c      	mov	r4, r1
 800710e:	d507      	bpl.n	8007120 <__smakebuf_r+0x1c>
 8007110:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007114:	6023      	str	r3, [r4, #0]
 8007116:	6123      	str	r3, [r4, #16]
 8007118:	2301      	movs	r3, #1
 800711a:	6163      	str	r3, [r4, #20]
 800711c:	b002      	add	sp, #8
 800711e:	bd70      	pop	{r4, r5, r6, pc}
 8007120:	ab01      	add	r3, sp, #4
 8007122:	466a      	mov	r2, sp
 8007124:	f7ff ffca 	bl	80070bc <__swhatbuf_r>
 8007128:	9900      	ldr	r1, [sp, #0]
 800712a:	4605      	mov	r5, r0
 800712c:	4630      	mov	r0, r6
 800712e:	f000 fc99 	bl	8007a64 <_malloc_r>
 8007132:	b948      	cbnz	r0, 8007148 <__smakebuf_r+0x44>
 8007134:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007138:	059a      	lsls	r2, r3, #22
 800713a:	d4ef      	bmi.n	800711c <__smakebuf_r+0x18>
 800713c:	f023 0303 	bic.w	r3, r3, #3
 8007140:	f043 0302 	orr.w	r3, r3, #2
 8007144:	81a3      	strh	r3, [r4, #12]
 8007146:	e7e3      	b.n	8007110 <__smakebuf_r+0xc>
 8007148:	4b0d      	ldr	r3, [pc, #52]	; (8007180 <__smakebuf_r+0x7c>)
 800714a:	62b3      	str	r3, [r6, #40]	; 0x28
 800714c:	89a3      	ldrh	r3, [r4, #12]
 800714e:	6020      	str	r0, [r4, #0]
 8007150:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007154:	81a3      	strh	r3, [r4, #12]
 8007156:	9b00      	ldr	r3, [sp, #0]
 8007158:	6120      	str	r0, [r4, #16]
 800715a:	6163      	str	r3, [r4, #20]
 800715c:	9b01      	ldr	r3, [sp, #4]
 800715e:	b15b      	cbz	r3, 8007178 <__smakebuf_r+0x74>
 8007160:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007164:	4630      	mov	r0, r6
 8007166:	f000 fd7d 	bl	8007c64 <_isatty_r>
 800716a:	b128      	cbz	r0, 8007178 <__smakebuf_r+0x74>
 800716c:	89a3      	ldrh	r3, [r4, #12]
 800716e:	f023 0303 	bic.w	r3, r3, #3
 8007172:	f043 0301 	orr.w	r3, r3, #1
 8007176:	81a3      	strh	r3, [r4, #12]
 8007178:	89a3      	ldrh	r3, [r4, #12]
 800717a:	431d      	orrs	r5, r3
 800717c:	81a5      	strh	r5, [r4, #12]
 800717e:	e7cd      	b.n	800711c <__smakebuf_r+0x18>
 8007180:	0800691d 	.word	0x0800691d

08007184 <__ascii_mbtowc>:
 8007184:	b082      	sub	sp, #8
 8007186:	b901      	cbnz	r1, 800718a <__ascii_mbtowc+0x6>
 8007188:	a901      	add	r1, sp, #4
 800718a:	b142      	cbz	r2, 800719e <__ascii_mbtowc+0x1a>
 800718c:	b14b      	cbz	r3, 80071a2 <__ascii_mbtowc+0x1e>
 800718e:	7813      	ldrb	r3, [r2, #0]
 8007190:	600b      	str	r3, [r1, #0]
 8007192:	7812      	ldrb	r2, [r2, #0]
 8007194:	1c10      	adds	r0, r2, #0
 8007196:	bf18      	it	ne
 8007198:	2001      	movne	r0, #1
 800719a:	b002      	add	sp, #8
 800719c:	4770      	bx	lr
 800719e:	4610      	mov	r0, r2
 80071a0:	e7fb      	b.n	800719a <__ascii_mbtowc+0x16>
 80071a2:	f06f 0001 	mvn.w	r0, #1
 80071a6:	e7f8      	b.n	800719a <__ascii_mbtowc+0x16>

080071a8 <memcpy>:
 80071a8:	b510      	push	{r4, lr}
 80071aa:	1e43      	subs	r3, r0, #1
 80071ac:	440a      	add	r2, r1
 80071ae:	4291      	cmp	r1, r2
 80071b0:	d100      	bne.n	80071b4 <memcpy+0xc>
 80071b2:	bd10      	pop	{r4, pc}
 80071b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071bc:	e7f7      	b.n	80071ae <memcpy+0x6>

080071be <_Balloc>:
 80071be:	b570      	push	{r4, r5, r6, lr}
 80071c0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80071c2:	4604      	mov	r4, r0
 80071c4:	460e      	mov	r6, r1
 80071c6:	b93d      	cbnz	r5, 80071d8 <_Balloc+0x1a>
 80071c8:	2010      	movs	r0, #16
 80071ca:	f000 fd6d 	bl	8007ca8 <malloc>
 80071ce:	6260      	str	r0, [r4, #36]	; 0x24
 80071d0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80071d4:	6005      	str	r5, [r0, #0]
 80071d6:	60c5      	str	r5, [r0, #12]
 80071d8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80071da:	68eb      	ldr	r3, [r5, #12]
 80071dc:	b183      	cbz	r3, 8007200 <_Balloc+0x42>
 80071de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80071e0:	68db      	ldr	r3, [r3, #12]
 80071e2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80071e6:	b9b8      	cbnz	r0, 8007218 <_Balloc+0x5a>
 80071e8:	2101      	movs	r1, #1
 80071ea:	fa01 f506 	lsl.w	r5, r1, r6
 80071ee:	1d6a      	adds	r2, r5, #5
 80071f0:	0092      	lsls	r2, r2, #2
 80071f2:	4620      	mov	r0, r4
 80071f4:	f000 fbdc 	bl	80079b0 <_calloc_r>
 80071f8:	b160      	cbz	r0, 8007214 <_Balloc+0x56>
 80071fa:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80071fe:	e00e      	b.n	800721e <_Balloc+0x60>
 8007200:	2221      	movs	r2, #33	; 0x21
 8007202:	2104      	movs	r1, #4
 8007204:	4620      	mov	r0, r4
 8007206:	f000 fbd3 	bl	80079b0 <_calloc_r>
 800720a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800720c:	60e8      	str	r0, [r5, #12]
 800720e:	68db      	ldr	r3, [r3, #12]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d1e4      	bne.n	80071de <_Balloc+0x20>
 8007214:	2000      	movs	r0, #0
 8007216:	bd70      	pop	{r4, r5, r6, pc}
 8007218:	6802      	ldr	r2, [r0, #0]
 800721a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800721e:	2300      	movs	r3, #0
 8007220:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007224:	e7f7      	b.n	8007216 <_Balloc+0x58>

08007226 <_Bfree>:
 8007226:	b570      	push	{r4, r5, r6, lr}
 8007228:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800722a:	4606      	mov	r6, r0
 800722c:	460d      	mov	r5, r1
 800722e:	b93c      	cbnz	r4, 8007240 <_Bfree+0x1a>
 8007230:	2010      	movs	r0, #16
 8007232:	f000 fd39 	bl	8007ca8 <malloc>
 8007236:	6270      	str	r0, [r6, #36]	; 0x24
 8007238:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800723c:	6004      	str	r4, [r0, #0]
 800723e:	60c4      	str	r4, [r0, #12]
 8007240:	b13d      	cbz	r5, 8007252 <_Bfree+0x2c>
 8007242:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007244:	686a      	ldr	r2, [r5, #4]
 8007246:	68db      	ldr	r3, [r3, #12]
 8007248:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800724c:	6029      	str	r1, [r5, #0]
 800724e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007252:	bd70      	pop	{r4, r5, r6, pc}

08007254 <__multadd>:
 8007254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007258:	461f      	mov	r7, r3
 800725a:	4606      	mov	r6, r0
 800725c:	460c      	mov	r4, r1
 800725e:	2300      	movs	r3, #0
 8007260:	690d      	ldr	r5, [r1, #16]
 8007262:	f101 0c14 	add.w	ip, r1, #20
 8007266:	f8dc 0000 	ldr.w	r0, [ip]
 800726a:	3301      	adds	r3, #1
 800726c:	b281      	uxth	r1, r0
 800726e:	fb02 7101 	mla	r1, r2, r1, r7
 8007272:	0c00      	lsrs	r0, r0, #16
 8007274:	0c0f      	lsrs	r7, r1, #16
 8007276:	fb02 7000 	mla	r0, r2, r0, r7
 800727a:	b289      	uxth	r1, r1
 800727c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007280:	429d      	cmp	r5, r3
 8007282:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007286:	f84c 1b04 	str.w	r1, [ip], #4
 800728a:	dcec      	bgt.n	8007266 <__multadd+0x12>
 800728c:	b1d7      	cbz	r7, 80072c4 <__multadd+0x70>
 800728e:	68a3      	ldr	r3, [r4, #8]
 8007290:	42ab      	cmp	r3, r5
 8007292:	dc12      	bgt.n	80072ba <__multadd+0x66>
 8007294:	6861      	ldr	r1, [r4, #4]
 8007296:	4630      	mov	r0, r6
 8007298:	3101      	adds	r1, #1
 800729a:	f7ff ff90 	bl	80071be <_Balloc>
 800729e:	4680      	mov	r8, r0
 80072a0:	6922      	ldr	r2, [r4, #16]
 80072a2:	f104 010c 	add.w	r1, r4, #12
 80072a6:	3202      	adds	r2, #2
 80072a8:	0092      	lsls	r2, r2, #2
 80072aa:	300c      	adds	r0, #12
 80072ac:	f7ff ff7c 	bl	80071a8 <memcpy>
 80072b0:	4621      	mov	r1, r4
 80072b2:	4630      	mov	r0, r6
 80072b4:	f7ff ffb7 	bl	8007226 <_Bfree>
 80072b8:	4644      	mov	r4, r8
 80072ba:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80072be:	3501      	adds	r5, #1
 80072c0:	615f      	str	r7, [r3, #20]
 80072c2:	6125      	str	r5, [r4, #16]
 80072c4:	4620      	mov	r0, r4
 80072c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080072ca <__s2b>:
 80072ca:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072ce:	4615      	mov	r5, r2
 80072d0:	2209      	movs	r2, #9
 80072d2:	461f      	mov	r7, r3
 80072d4:	3308      	adds	r3, #8
 80072d6:	460c      	mov	r4, r1
 80072d8:	fb93 f3f2 	sdiv	r3, r3, r2
 80072dc:	4606      	mov	r6, r0
 80072de:	2201      	movs	r2, #1
 80072e0:	2100      	movs	r1, #0
 80072e2:	429a      	cmp	r2, r3
 80072e4:	db20      	blt.n	8007328 <__s2b+0x5e>
 80072e6:	4630      	mov	r0, r6
 80072e8:	f7ff ff69 	bl	80071be <_Balloc>
 80072ec:	9b08      	ldr	r3, [sp, #32]
 80072ee:	2d09      	cmp	r5, #9
 80072f0:	6143      	str	r3, [r0, #20]
 80072f2:	f04f 0301 	mov.w	r3, #1
 80072f6:	6103      	str	r3, [r0, #16]
 80072f8:	dd19      	ble.n	800732e <__s2b+0x64>
 80072fa:	f104 0809 	add.w	r8, r4, #9
 80072fe:	46c1      	mov	r9, r8
 8007300:	442c      	add	r4, r5
 8007302:	f819 3b01 	ldrb.w	r3, [r9], #1
 8007306:	4601      	mov	r1, r0
 8007308:	3b30      	subs	r3, #48	; 0x30
 800730a:	220a      	movs	r2, #10
 800730c:	4630      	mov	r0, r6
 800730e:	f7ff ffa1 	bl	8007254 <__multadd>
 8007312:	45a1      	cmp	r9, r4
 8007314:	d1f5      	bne.n	8007302 <__s2b+0x38>
 8007316:	eb08 0405 	add.w	r4, r8, r5
 800731a:	3c08      	subs	r4, #8
 800731c:	1b2d      	subs	r5, r5, r4
 800731e:	1963      	adds	r3, r4, r5
 8007320:	42bb      	cmp	r3, r7
 8007322:	db07      	blt.n	8007334 <__s2b+0x6a>
 8007324:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007328:	0052      	lsls	r2, r2, #1
 800732a:	3101      	adds	r1, #1
 800732c:	e7d9      	b.n	80072e2 <__s2b+0x18>
 800732e:	340a      	adds	r4, #10
 8007330:	2509      	movs	r5, #9
 8007332:	e7f3      	b.n	800731c <__s2b+0x52>
 8007334:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007338:	4601      	mov	r1, r0
 800733a:	3b30      	subs	r3, #48	; 0x30
 800733c:	220a      	movs	r2, #10
 800733e:	4630      	mov	r0, r6
 8007340:	f7ff ff88 	bl	8007254 <__multadd>
 8007344:	e7eb      	b.n	800731e <__s2b+0x54>

08007346 <__hi0bits>:
 8007346:	0c02      	lsrs	r2, r0, #16
 8007348:	0412      	lsls	r2, r2, #16
 800734a:	4603      	mov	r3, r0
 800734c:	b9b2      	cbnz	r2, 800737c <__hi0bits+0x36>
 800734e:	0403      	lsls	r3, r0, #16
 8007350:	2010      	movs	r0, #16
 8007352:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007356:	bf04      	itt	eq
 8007358:	021b      	lsleq	r3, r3, #8
 800735a:	3008      	addeq	r0, #8
 800735c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007360:	bf04      	itt	eq
 8007362:	011b      	lsleq	r3, r3, #4
 8007364:	3004      	addeq	r0, #4
 8007366:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800736a:	bf04      	itt	eq
 800736c:	009b      	lsleq	r3, r3, #2
 800736e:	3002      	addeq	r0, #2
 8007370:	2b00      	cmp	r3, #0
 8007372:	db06      	blt.n	8007382 <__hi0bits+0x3c>
 8007374:	005b      	lsls	r3, r3, #1
 8007376:	d503      	bpl.n	8007380 <__hi0bits+0x3a>
 8007378:	3001      	adds	r0, #1
 800737a:	4770      	bx	lr
 800737c:	2000      	movs	r0, #0
 800737e:	e7e8      	b.n	8007352 <__hi0bits+0xc>
 8007380:	2020      	movs	r0, #32
 8007382:	4770      	bx	lr

08007384 <__lo0bits>:
 8007384:	6803      	ldr	r3, [r0, #0]
 8007386:	4601      	mov	r1, r0
 8007388:	f013 0207 	ands.w	r2, r3, #7
 800738c:	d00b      	beq.n	80073a6 <__lo0bits+0x22>
 800738e:	07da      	lsls	r2, r3, #31
 8007390:	d423      	bmi.n	80073da <__lo0bits+0x56>
 8007392:	0798      	lsls	r0, r3, #30
 8007394:	bf49      	itett	mi
 8007396:	085b      	lsrmi	r3, r3, #1
 8007398:	089b      	lsrpl	r3, r3, #2
 800739a:	2001      	movmi	r0, #1
 800739c:	600b      	strmi	r3, [r1, #0]
 800739e:	bf5c      	itt	pl
 80073a0:	600b      	strpl	r3, [r1, #0]
 80073a2:	2002      	movpl	r0, #2
 80073a4:	4770      	bx	lr
 80073a6:	b298      	uxth	r0, r3
 80073a8:	b9a8      	cbnz	r0, 80073d6 <__lo0bits+0x52>
 80073aa:	2010      	movs	r0, #16
 80073ac:	0c1b      	lsrs	r3, r3, #16
 80073ae:	f013 0fff 	tst.w	r3, #255	; 0xff
 80073b2:	bf04      	itt	eq
 80073b4:	0a1b      	lsreq	r3, r3, #8
 80073b6:	3008      	addeq	r0, #8
 80073b8:	071a      	lsls	r2, r3, #28
 80073ba:	bf04      	itt	eq
 80073bc:	091b      	lsreq	r3, r3, #4
 80073be:	3004      	addeq	r0, #4
 80073c0:	079a      	lsls	r2, r3, #30
 80073c2:	bf04      	itt	eq
 80073c4:	089b      	lsreq	r3, r3, #2
 80073c6:	3002      	addeq	r0, #2
 80073c8:	07da      	lsls	r2, r3, #31
 80073ca:	d402      	bmi.n	80073d2 <__lo0bits+0x4e>
 80073cc:	085b      	lsrs	r3, r3, #1
 80073ce:	d006      	beq.n	80073de <__lo0bits+0x5a>
 80073d0:	3001      	adds	r0, #1
 80073d2:	600b      	str	r3, [r1, #0]
 80073d4:	4770      	bx	lr
 80073d6:	4610      	mov	r0, r2
 80073d8:	e7e9      	b.n	80073ae <__lo0bits+0x2a>
 80073da:	2000      	movs	r0, #0
 80073dc:	4770      	bx	lr
 80073de:	2020      	movs	r0, #32
 80073e0:	4770      	bx	lr

080073e2 <__i2b>:
 80073e2:	b510      	push	{r4, lr}
 80073e4:	460c      	mov	r4, r1
 80073e6:	2101      	movs	r1, #1
 80073e8:	f7ff fee9 	bl	80071be <_Balloc>
 80073ec:	2201      	movs	r2, #1
 80073ee:	6144      	str	r4, [r0, #20]
 80073f0:	6102      	str	r2, [r0, #16]
 80073f2:	bd10      	pop	{r4, pc}

080073f4 <__multiply>:
 80073f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073f8:	4614      	mov	r4, r2
 80073fa:	690a      	ldr	r2, [r1, #16]
 80073fc:	6923      	ldr	r3, [r4, #16]
 80073fe:	4688      	mov	r8, r1
 8007400:	429a      	cmp	r2, r3
 8007402:	bfbe      	ittt	lt
 8007404:	460b      	movlt	r3, r1
 8007406:	46a0      	movlt	r8, r4
 8007408:	461c      	movlt	r4, r3
 800740a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800740e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007412:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007416:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800741a:	eb07 0609 	add.w	r6, r7, r9
 800741e:	42b3      	cmp	r3, r6
 8007420:	bfb8      	it	lt
 8007422:	3101      	addlt	r1, #1
 8007424:	f7ff fecb 	bl	80071be <_Balloc>
 8007428:	f100 0514 	add.w	r5, r0, #20
 800742c:	462b      	mov	r3, r5
 800742e:	2200      	movs	r2, #0
 8007430:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007434:	4573      	cmp	r3, lr
 8007436:	d316      	bcc.n	8007466 <__multiply+0x72>
 8007438:	f104 0214 	add.w	r2, r4, #20
 800743c:	f108 0114 	add.w	r1, r8, #20
 8007440:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007444:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007448:	9300      	str	r3, [sp, #0]
 800744a:	9b00      	ldr	r3, [sp, #0]
 800744c:	9201      	str	r2, [sp, #4]
 800744e:	4293      	cmp	r3, r2
 8007450:	d80c      	bhi.n	800746c <__multiply+0x78>
 8007452:	2e00      	cmp	r6, #0
 8007454:	dd03      	ble.n	800745e <__multiply+0x6a>
 8007456:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800745a:	2b00      	cmp	r3, #0
 800745c:	d05d      	beq.n	800751a <__multiply+0x126>
 800745e:	6106      	str	r6, [r0, #16]
 8007460:	b003      	add	sp, #12
 8007462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007466:	f843 2b04 	str.w	r2, [r3], #4
 800746a:	e7e3      	b.n	8007434 <__multiply+0x40>
 800746c:	f8b2 b000 	ldrh.w	fp, [r2]
 8007470:	f1bb 0f00 	cmp.w	fp, #0
 8007474:	d023      	beq.n	80074be <__multiply+0xca>
 8007476:	4689      	mov	r9, r1
 8007478:	46ac      	mov	ip, r5
 800747a:	f04f 0800 	mov.w	r8, #0
 800747e:	f859 4b04 	ldr.w	r4, [r9], #4
 8007482:	f8dc a000 	ldr.w	sl, [ip]
 8007486:	b2a3      	uxth	r3, r4
 8007488:	fa1f fa8a 	uxth.w	sl, sl
 800748c:	fb0b a303 	mla	r3, fp, r3, sl
 8007490:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007494:	f8dc 4000 	ldr.w	r4, [ip]
 8007498:	4443      	add	r3, r8
 800749a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800749e:	fb0b 840a 	mla	r4, fp, sl, r8
 80074a2:	46e2      	mov	sl, ip
 80074a4:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80074a8:	b29b      	uxth	r3, r3
 80074aa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80074ae:	454f      	cmp	r7, r9
 80074b0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80074b4:	f84a 3b04 	str.w	r3, [sl], #4
 80074b8:	d82b      	bhi.n	8007512 <__multiply+0x11e>
 80074ba:	f8cc 8004 	str.w	r8, [ip, #4]
 80074be:	9b01      	ldr	r3, [sp, #4]
 80074c0:	3204      	adds	r2, #4
 80074c2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80074c6:	f1ba 0f00 	cmp.w	sl, #0
 80074ca:	d020      	beq.n	800750e <__multiply+0x11a>
 80074cc:	4689      	mov	r9, r1
 80074ce:	46a8      	mov	r8, r5
 80074d0:	f04f 0b00 	mov.w	fp, #0
 80074d4:	682b      	ldr	r3, [r5, #0]
 80074d6:	f8b9 c000 	ldrh.w	ip, [r9]
 80074da:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80074de:	b29b      	uxth	r3, r3
 80074e0:	fb0a 440c 	mla	r4, sl, ip, r4
 80074e4:	46c4      	mov	ip, r8
 80074e6:	445c      	add	r4, fp
 80074e8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80074ec:	f84c 3b04 	str.w	r3, [ip], #4
 80074f0:	f859 3b04 	ldr.w	r3, [r9], #4
 80074f4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80074f8:	0c1b      	lsrs	r3, r3, #16
 80074fa:	fb0a b303 	mla	r3, sl, r3, fp
 80074fe:	454f      	cmp	r7, r9
 8007500:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007504:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007508:	d805      	bhi.n	8007516 <__multiply+0x122>
 800750a:	f8c8 3004 	str.w	r3, [r8, #4]
 800750e:	3504      	adds	r5, #4
 8007510:	e79b      	b.n	800744a <__multiply+0x56>
 8007512:	46d4      	mov	ip, sl
 8007514:	e7b3      	b.n	800747e <__multiply+0x8a>
 8007516:	46e0      	mov	r8, ip
 8007518:	e7dd      	b.n	80074d6 <__multiply+0xe2>
 800751a:	3e01      	subs	r6, #1
 800751c:	e799      	b.n	8007452 <__multiply+0x5e>
	...

08007520 <__pow5mult>:
 8007520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007524:	4615      	mov	r5, r2
 8007526:	f012 0203 	ands.w	r2, r2, #3
 800752a:	4606      	mov	r6, r0
 800752c:	460f      	mov	r7, r1
 800752e:	d007      	beq.n	8007540 <__pow5mult+0x20>
 8007530:	4c21      	ldr	r4, [pc, #132]	; (80075b8 <__pow5mult+0x98>)
 8007532:	3a01      	subs	r2, #1
 8007534:	2300      	movs	r3, #0
 8007536:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800753a:	f7ff fe8b 	bl	8007254 <__multadd>
 800753e:	4607      	mov	r7, r0
 8007540:	10ad      	asrs	r5, r5, #2
 8007542:	d035      	beq.n	80075b0 <__pow5mult+0x90>
 8007544:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007546:	b93c      	cbnz	r4, 8007558 <__pow5mult+0x38>
 8007548:	2010      	movs	r0, #16
 800754a:	f000 fbad 	bl	8007ca8 <malloc>
 800754e:	6270      	str	r0, [r6, #36]	; 0x24
 8007550:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007554:	6004      	str	r4, [r0, #0]
 8007556:	60c4      	str	r4, [r0, #12]
 8007558:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800755c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007560:	b94c      	cbnz	r4, 8007576 <__pow5mult+0x56>
 8007562:	f240 2171 	movw	r1, #625	; 0x271
 8007566:	4630      	mov	r0, r6
 8007568:	f7ff ff3b 	bl	80073e2 <__i2b>
 800756c:	2300      	movs	r3, #0
 800756e:	4604      	mov	r4, r0
 8007570:	f8c8 0008 	str.w	r0, [r8, #8]
 8007574:	6003      	str	r3, [r0, #0]
 8007576:	f04f 0800 	mov.w	r8, #0
 800757a:	07eb      	lsls	r3, r5, #31
 800757c:	d50a      	bpl.n	8007594 <__pow5mult+0x74>
 800757e:	4639      	mov	r1, r7
 8007580:	4622      	mov	r2, r4
 8007582:	4630      	mov	r0, r6
 8007584:	f7ff ff36 	bl	80073f4 <__multiply>
 8007588:	4681      	mov	r9, r0
 800758a:	4639      	mov	r1, r7
 800758c:	4630      	mov	r0, r6
 800758e:	f7ff fe4a 	bl	8007226 <_Bfree>
 8007592:	464f      	mov	r7, r9
 8007594:	106d      	asrs	r5, r5, #1
 8007596:	d00b      	beq.n	80075b0 <__pow5mult+0x90>
 8007598:	6820      	ldr	r0, [r4, #0]
 800759a:	b938      	cbnz	r0, 80075ac <__pow5mult+0x8c>
 800759c:	4622      	mov	r2, r4
 800759e:	4621      	mov	r1, r4
 80075a0:	4630      	mov	r0, r6
 80075a2:	f7ff ff27 	bl	80073f4 <__multiply>
 80075a6:	6020      	str	r0, [r4, #0]
 80075a8:	f8c0 8000 	str.w	r8, [r0]
 80075ac:	4604      	mov	r4, r0
 80075ae:	e7e4      	b.n	800757a <__pow5mult+0x5a>
 80075b0:	4638      	mov	r0, r7
 80075b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075b6:	bf00      	nop
 80075b8:	08007f18 	.word	0x08007f18

080075bc <__lshift>:
 80075bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075c0:	460c      	mov	r4, r1
 80075c2:	4607      	mov	r7, r0
 80075c4:	4616      	mov	r6, r2
 80075c6:	6923      	ldr	r3, [r4, #16]
 80075c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80075cc:	eb0a 0903 	add.w	r9, sl, r3
 80075d0:	6849      	ldr	r1, [r1, #4]
 80075d2:	68a3      	ldr	r3, [r4, #8]
 80075d4:	f109 0501 	add.w	r5, r9, #1
 80075d8:	42ab      	cmp	r3, r5
 80075da:	db32      	blt.n	8007642 <__lshift+0x86>
 80075dc:	4638      	mov	r0, r7
 80075de:	f7ff fdee 	bl	80071be <_Balloc>
 80075e2:	2300      	movs	r3, #0
 80075e4:	4680      	mov	r8, r0
 80075e6:	461a      	mov	r2, r3
 80075e8:	f100 0114 	add.w	r1, r0, #20
 80075ec:	4553      	cmp	r3, sl
 80075ee:	db2b      	blt.n	8007648 <__lshift+0x8c>
 80075f0:	6920      	ldr	r0, [r4, #16]
 80075f2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80075f6:	f104 0314 	add.w	r3, r4, #20
 80075fa:	f016 021f 	ands.w	r2, r6, #31
 80075fe:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007602:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007606:	d025      	beq.n	8007654 <__lshift+0x98>
 8007608:	2000      	movs	r0, #0
 800760a:	f1c2 0e20 	rsb	lr, r2, #32
 800760e:	468a      	mov	sl, r1
 8007610:	681e      	ldr	r6, [r3, #0]
 8007612:	4096      	lsls	r6, r2
 8007614:	4330      	orrs	r0, r6
 8007616:	f84a 0b04 	str.w	r0, [sl], #4
 800761a:	f853 0b04 	ldr.w	r0, [r3], #4
 800761e:	459c      	cmp	ip, r3
 8007620:	fa20 f00e 	lsr.w	r0, r0, lr
 8007624:	d814      	bhi.n	8007650 <__lshift+0x94>
 8007626:	6048      	str	r0, [r1, #4]
 8007628:	b108      	cbz	r0, 800762e <__lshift+0x72>
 800762a:	f109 0502 	add.w	r5, r9, #2
 800762e:	3d01      	subs	r5, #1
 8007630:	4638      	mov	r0, r7
 8007632:	f8c8 5010 	str.w	r5, [r8, #16]
 8007636:	4621      	mov	r1, r4
 8007638:	f7ff fdf5 	bl	8007226 <_Bfree>
 800763c:	4640      	mov	r0, r8
 800763e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007642:	3101      	adds	r1, #1
 8007644:	005b      	lsls	r3, r3, #1
 8007646:	e7c7      	b.n	80075d8 <__lshift+0x1c>
 8007648:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800764c:	3301      	adds	r3, #1
 800764e:	e7cd      	b.n	80075ec <__lshift+0x30>
 8007650:	4651      	mov	r1, sl
 8007652:	e7dc      	b.n	800760e <__lshift+0x52>
 8007654:	3904      	subs	r1, #4
 8007656:	f853 2b04 	ldr.w	r2, [r3], #4
 800765a:	459c      	cmp	ip, r3
 800765c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007660:	d8f9      	bhi.n	8007656 <__lshift+0x9a>
 8007662:	e7e4      	b.n	800762e <__lshift+0x72>

08007664 <__mcmp>:
 8007664:	6903      	ldr	r3, [r0, #16]
 8007666:	690a      	ldr	r2, [r1, #16]
 8007668:	b530      	push	{r4, r5, lr}
 800766a:	1a9b      	subs	r3, r3, r2
 800766c:	d10c      	bne.n	8007688 <__mcmp+0x24>
 800766e:	0092      	lsls	r2, r2, #2
 8007670:	3014      	adds	r0, #20
 8007672:	3114      	adds	r1, #20
 8007674:	1884      	adds	r4, r0, r2
 8007676:	4411      	add	r1, r2
 8007678:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800767c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007680:	4295      	cmp	r5, r2
 8007682:	d003      	beq.n	800768c <__mcmp+0x28>
 8007684:	d305      	bcc.n	8007692 <__mcmp+0x2e>
 8007686:	2301      	movs	r3, #1
 8007688:	4618      	mov	r0, r3
 800768a:	bd30      	pop	{r4, r5, pc}
 800768c:	42a0      	cmp	r0, r4
 800768e:	d3f3      	bcc.n	8007678 <__mcmp+0x14>
 8007690:	e7fa      	b.n	8007688 <__mcmp+0x24>
 8007692:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007696:	e7f7      	b.n	8007688 <__mcmp+0x24>

08007698 <__mdiff>:
 8007698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800769c:	460d      	mov	r5, r1
 800769e:	4607      	mov	r7, r0
 80076a0:	4611      	mov	r1, r2
 80076a2:	4628      	mov	r0, r5
 80076a4:	4614      	mov	r4, r2
 80076a6:	f7ff ffdd 	bl	8007664 <__mcmp>
 80076aa:	1e06      	subs	r6, r0, #0
 80076ac:	d108      	bne.n	80076c0 <__mdiff+0x28>
 80076ae:	4631      	mov	r1, r6
 80076b0:	4638      	mov	r0, r7
 80076b2:	f7ff fd84 	bl	80071be <_Balloc>
 80076b6:	2301      	movs	r3, #1
 80076b8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80076bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076c0:	bfa4      	itt	ge
 80076c2:	4623      	movge	r3, r4
 80076c4:	462c      	movge	r4, r5
 80076c6:	4638      	mov	r0, r7
 80076c8:	6861      	ldr	r1, [r4, #4]
 80076ca:	bfa6      	itte	ge
 80076cc:	461d      	movge	r5, r3
 80076ce:	2600      	movge	r6, #0
 80076d0:	2601      	movlt	r6, #1
 80076d2:	f7ff fd74 	bl	80071be <_Balloc>
 80076d6:	f04f 0e00 	mov.w	lr, #0
 80076da:	60c6      	str	r6, [r0, #12]
 80076dc:	692b      	ldr	r3, [r5, #16]
 80076de:	6926      	ldr	r6, [r4, #16]
 80076e0:	f104 0214 	add.w	r2, r4, #20
 80076e4:	f105 0914 	add.w	r9, r5, #20
 80076e8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80076ec:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80076f0:	f100 0114 	add.w	r1, r0, #20
 80076f4:	f852 ab04 	ldr.w	sl, [r2], #4
 80076f8:	f859 5b04 	ldr.w	r5, [r9], #4
 80076fc:	fa1f f38a 	uxth.w	r3, sl
 8007700:	4473      	add	r3, lr
 8007702:	b2ac      	uxth	r4, r5
 8007704:	1b1b      	subs	r3, r3, r4
 8007706:	0c2c      	lsrs	r4, r5, #16
 8007708:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800770c:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8007710:	b29b      	uxth	r3, r3
 8007712:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8007716:	45c8      	cmp	r8, r9
 8007718:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800771c:	4694      	mov	ip, r2
 800771e:	f841 4b04 	str.w	r4, [r1], #4
 8007722:	d8e7      	bhi.n	80076f4 <__mdiff+0x5c>
 8007724:	45bc      	cmp	ip, r7
 8007726:	d304      	bcc.n	8007732 <__mdiff+0x9a>
 8007728:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800772c:	b183      	cbz	r3, 8007750 <__mdiff+0xb8>
 800772e:	6106      	str	r6, [r0, #16]
 8007730:	e7c4      	b.n	80076bc <__mdiff+0x24>
 8007732:	f85c 4b04 	ldr.w	r4, [ip], #4
 8007736:	b2a2      	uxth	r2, r4
 8007738:	4472      	add	r2, lr
 800773a:	1413      	asrs	r3, r2, #16
 800773c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007740:	b292      	uxth	r2, r2
 8007742:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007746:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800774a:	f841 2b04 	str.w	r2, [r1], #4
 800774e:	e7e9      	b.n	8007724 <__mdiff+0x8c>
 8007750:	3e01      	subs	r6, #1
 8007752:	e7e9      	b.n	8007728 <__mdiff+0x90>

08007754 <__ulp>:
 8007754:	4b10      	ldr	r3, [pc, #64]	; (8007798 <__ulp+0x44>)
 8007756:	400b      	ands	r3, r1
 8007758:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800775c:	2b00      	cmp	r3, #0
 800775e:	dd02      	ble.n	8007766 <__ulp+0x12>
 8007760:	2000      	movs	r0, #0
 8007762:	4619      	mov	r1, r3
 8007764:	4770      	bx	lr
 8007766:	425b      	negs	r3, r3
 8007768:	151b      	asrs	r3, r3, #20
 800776a:	2b13      	cmp	r3, #19
 800776c:	f04f 0000 	mov.w	r0, #0
 8007770:	f04f 0100 	mov.w	r1, #0
 8007774:	dc04      	bgt.n	8007780 <__ulp+0x2c>
 8007776:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800777a:	fa42 f103 	asr.w	r1, r2, r3
 800777e:	4770      	bx	lr
 8007780:	2201      	movs	r2, #1
 8007782:	3b14      	subs	r3, #20
 8007784:	2b1e      	cmp	r3, #30
 8007786:	bfce      	itee	gt
 8007788:	4613      	movgt	r3, r2
 800778a:	f1c3 031f 	rsble	r3, r3, #31
 800778e:	fa02 f303 	lslle.w	r3, r2, r3
 8007792:	4618      	mov	r0, r3
 8007794:	4770      	bx	lr
 8007796:	bf00      	nop
 8007798:	7ff00000 	.word	0x7ff00000

0800779c <__b2d>:
 800779c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077a0:	6907      	ldr	r7, [r0, #16]
 80077a2:	f100 0914 	add.w	r9, r0, #20
 80077a6:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80077aa:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80077ae:	f1a7 0804 	sub.w	r8, r7, #4
 80077b2:	4630      	mov	r0, r6
 80077b4:	f7ff fdc7 	bl	8007346 <__hi0bits>
 80077b8:	f1c0 0320 	rsb	r3, r0, #32
 80077bc:	280a      	cmp	r0, #10
 80077be:	600b      	str	r3, [r1, #0]
 80077c0:	491e      	ldr	r1, [pc, #120]	; (800783c <__b2d+0xa0>)
 80077c2:	dc17      	bgt.n	80077f4 <__b2d+0x58>
 80077c4:	45c1      	cmp	r9, r8
 80077c6:	bf28      	it	cs
 80077c8:	2200      	movcs	r2, #0
 80077ca:	f1c0 0c0b 	rsb	ip, r0, #11
 80077ce:	fa26 f30c 	lsr.w	r3, r6, ip
 80077d2:	bf38      	it	cc
 80077d4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80077d8:	ea43 0501 	orr.w	r5, r3, r1
 80077dc:	f100 0315 	add.w	r3, r0, #21
 80077e0:	fa06 f303 	lsl.w	r3, r6, r3
 80077e4:	fa22 f20c 	lsr.w	r2, r2, ip
 80077e8:	ea43 0402 	orr.w	r4, r3, r2
 80077ec:	4620      	mov	r0, r4
 80077ee:	4629      	mov	r1, r5
 80077f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077f4:	45c1      	cmp	r9, r8
 80077f6:	bf3a      	itte	cc
 80077f8:	f1a7 0808 	subcc.w	r8, r7, #8
 80077fc:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007800:	2200      	movcs	r2, #0
 8007802:	f1b0 030b 	subs.w	r3, r0, #11
 8007806:	d015      	beq.n	8007834 <__b2d+0x98>
 8007808:	409e      	lsls	r6, r3
 800780a:	f1c3 0720 	rsb	r7, r3, #32
 800780e:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8007812:	fa22 f107 	lsr.w	r1, r2, r7
 8007816:	45c8      	cmp	r8, r9
 8007818:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 800781c:	ea46 0501 	orr.w	r5, r6, r1
 8007820:	bf94      	ite	ls
 8007822:	2100      	movls	r1, #0
 8007824:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8007828:	fa02 f003 	lsl.w	r0, r2, r3
 800782c:	40f9      	lsrs	r1, r7
 800782e:	ea40 0401 	orr.w	r4, r0, r1
 8007832:	e7db      	b.n	80077ec <__b2d+0x50>
 8007834:	ea46 0501 	orr.w	r5, r6, r1
 8007838:	4614      	mov	r4, r2
 800783a:	e7d7      	b.n	80077ec <__b2d+0x50>
 800783c:	3ff00000 	.word	0x3ff00000

08007840 <__d2b>:
 8007840:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007844:	461c      	mov	r4, r3
 8007846:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800784a:	2101      	movs	r1, #1
 800784c:	4690      	mov	r8, r2
 800784e:	f7ff fcb6 	bl	80071be <_Balloc>
 8007852:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8007856:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800785a:	4607      	mov	r7, r0
 800785c:	bb34      	cbnz	r4, 80078ac <__d2b+0x6c>
 800785e:	9201      	str	r2, [sp, #4]
 8007860:	f1b8 0200 	subs.w	r2, r8, #0
 8007864:	d027      	beq.n	80078b6 <__d2b+0x76>
 8007866:	a802      	add	r0, sp, #8
 8007868:	f840 2d08 	str.w	r2, [r0, #-8]!
 800786c:	f7ff fd8a 	bl	8007384 <__lo0bits>
 8007870:	9900      	ldr	r1, [sp, #0]
 8007872:	b1f0      	cbz	r0, 80078b2 <__d2b+0x72>
 8007874:	9a01      	ldr	r2, [sp, #4]
 8007876:	f1c0 0320 	rsb	r3, r0, #32
 800787a:	fa02 f303 	lsl.w	r3, r2, r3
 800787e:	430b      	orrs	r3, r1
 8007880:	40c2      	lsrs	r2, r0
 8007882:	617b      	str	r3, [r7, #20]
 8007884:	9201      	str	r2, [sp, #4]
 8007886:	9b01      	ldr	r3, [sp, #4]
 8007888:	2b00      	cmp	r3, #0
 800788a:	bf14      	ite	ne
 800788c:	2102      	movne	r1, #2
 800788e:	2101      	moveq	r1, #1
 8007890:	61bb      	str	r3, [r7, #24]
 8007892:	6139      	str	r1, [r7, #16]
 8007894:	b1c4      	cbz	r4, 80078c8 <__d2b+0x88>
 8007896:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800789a:	4404      	add	r4, r0
 800789c:	6034      	str	r4, [r6, #0]
 800789e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80078a2:	6028      	str	r0, [r5, #0]
 80078a4:	4638      	mov	r0, r7
 80078a6:	b002      	add	sp, #8
 80078a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078ac:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80078b0:	e7d5      	b.n	800785e <__d2b+0x1e>
 80078b2:	6179      	str	r1, [r7, #20]
 80078b4:	e7e7      	b.n	8007886 <__d2b+0x46>
 80078b6:	a801      	add	r0, sp, #4
 80078b8:	f7ff fd64 	bl	8007384 <__lo0bits>
 80078bc:	2101      	movs	r1, #1
 80078be:	9b01      	ldr	r3, [sp, #4]
 80078c0:	6139      	str	r1, [r7, #16]
 80078c2:	617b      	str	r3, [r7, #20]
 80078c4:	3020      	adds	r0, #32
 80078c6:	e7e5      	b.n	8007894 <__d2b+0x54>
 80078c8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80078cc:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80078d0:	6030      	str	r0, [r6, #0]
 80078d2:	6918      	ldr	r0, [r3, #16]
 80078d4:	f7ff fd37 	bl	8007346 <__hi0bits>
 80078d8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80078dc:	e7e1      	b.n	80078a2 <__d2b+0x62>

080078de <__ratio>:
 80078de:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078e2:	4688      	mov	r8, r1
 80078e4:	4669      	mov	r1, sp
 80078e6:	4681      	mov	r9, r0
 80078e8:	f7ff ff58 	bl	800779c <__b2d>
 80078ec:	468b      	mov	fp, r1
 80078ee:	4606      	mov	r6, r0
 80078f0:	460f      	mov	r7, r1
 80078f2:	4640      	mov	r0, r8
 80078f4:	a901      	add	r1, sp, #4
 80078f6:	f7ff ff51 	bl	800779c <__b2d>
 80078fa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80078fe:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007902:	460d      	mov	r5, r1
 8007904:	eba3 0c02 	sub.w	ip, r3, r2
 8007908:	e9dd 3200 	ldrd	r3, r2, [sp]
 800790c:	1a9b      	subs	r3, r3, r2
 800790e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007912:	2b00      	cmp	r3, #0
 8007914:	bfd5      	itete	le
 8007916:	460a      	movle	r2, r1
 8007918:	463a      	movgt	r2, r7
 800791a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800791e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8007922:	bfd8      	it	le
 8007924:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 8007928:	462b      	mov	r3, r5
 800792a:	4602      	mov	r2, r0
 800792c:	4659      	mov	r1, fp
 800792e:	4630      	mov	r0, r6
 8007930:	f7f8 fefc 	bl	800072c <__aeabi_ddiv>
 8007934:	b003      	add	sp, #12
 8007936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800793a <__copybits>:
 800793a:	3901      	subs	r1, #1
 800793c:	b510      	push	{r4, lr}
 800793e:	1149      	asrs	r1, r1, #5
 8007940:	6914      	ldr	r4, [r2, #16]
 8007942:	3101      	adds	r1, #1
 8007944:	f102 0314 	add.w	r3, r2, #20
 8007948:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800794c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007950:	42a3      	cmp	r3, r4
 8007952:	4602      	mov	r2, r0
 8007954:	d303      	bcc.n	800795e <__copybits+0x24>
 8007956:	2300      	movs	r3, #0
 8007958:	428a      	cmp	r2, r1
 800795a:	d305      	bcc.n	8007968 <__copybits+0x2e>
 800795c:	bd10      	pop	{r4, pc}
 800795e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007962:	f840 2b04 	str.w	r2, [r0], #4
 8007966:	e7f3      	b.n	8007950 <__copybits+0x16>
 8007968:	f842 3b04 	str.w	r3, [r2], #4
 800796c:	e7f4      	b.n	8007958 <__copybits+0x1e>

0800796e <__any_on>:
 800796e:	f100 0214 	add.w	r2, r0, #20
 8007972:	6900      	ldr	r0, [r0, #16]
 8007974:	114b      	asrs	r3, r1, #5
 8007976:	4298      	cmp	r0, r3
 8007978:	b510      	push	{r4, lr}
 800797a:	db11      	blt.n	80079a0 <__any_on+0x32>
 800797c:	dd0a      	ble.n	8007994 <__any_on+0x26>
 800797e:	f011 011f 	ands.w	r1, r1, #31
 8007982:	d007      	beq.n	8007994 <__any_on+0x26>
 8007984:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007988:	fa24 f001 	lsr.w	r0, r4, r1
 800798c:	fa00 f101 	lsl.w	r1, r0, r1
 8007990:	428c      	cmp	r4, r1
 8007992:	d10b      	bne.n	80079ac <__any_on+0x3e>
 8007994:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007998:	4293      	cmp	r3, r2
 800799a:	d803      	bhi.n	80079a4 <__any_on+0x36>
 800799c:	2000      	movs	r0, #0
 800799e:	bd10      	pop	{r4, pc}
 80079a0:	4603      	mov	r3, r0
 80079a2:	e7f7      	b.n	8007994 <__any_on+0x26>
 80079a4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80079a8:	2900      	cmp	r1, #0
 80079aa:	d0f5      	beq.n	8007998 <__any_on+0x2a>
 80079ac:	2001      	movs	r0, #1
 80079ae:	e7f6      	b.n	800799e <__any_on+0x30>

080079b0 <_calloc_r>:
 80079b0:	b538      	push	{r3, r4, r5, lr}
 80079b2:	fb02 f401 	mul.w	r4, r2, r1
 80079b6:	4621      	mov	r1, r4
 80079b8:	f000 f854 	bl	8007a64 <_malloc_r>
 80079bc:	4605      	mov	r5, r0
 80079be:	b118      	cbz	r0, 80079c8 <_calloc_r+0x18>
 80079c0:	4622      	mov	r2, r4
 80079c2:	2100      	movs	r1, #0
 80079c4:	f7fd ff74 	bl	80058b0 <memset>
 80079c8:	4628      	mov	r0, r5
 80079ca:	bd38      	pop	{r3, r4, r5, pc}

080079cc <_free_r>:
 80079cc:	b538      	push	{r3, r4, r5, lr}
 80079ce:	4605      	mov	r5, r0
 80079d0:	2900      	cmp	r1, #0
 80079d2:	d043      	beq.n	8007a5c <_free_r+0x90>
 80079d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079d8:	1f0c      	subs	r4, r1, #4
 80079da:	2b00      	cmp	r3, #0
 80079dc:	bfb8      	it	lt
 80079de:	18e4      	addlt	r4, r4, r3
 80079e0:	f000 f96a 	bl	8007cb8 <__malloc_lock>
 80079e4:	4a1e      	ldr	r2, [pc, #120]	; (8007a60 <_free_r+0x94>)
 80079e6:	6813      	ldr	r3, [r2, #0]
 80079e8:	4610      	mov	r0, r2
 80079ea:	b933      	cbnz	r3, 80079fa <_free_r+0x2e>
 80079ec:	6063      	str	r3, [r4, #4]
 80079ee:	6014      	str	r4, [r2, #0]
 80079f0:	4628      	mov	r0, r5
 80079f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079f6:	f000 b960 	b.w	8007cba <__malloc_unlock>
 80079fa:	42a3      	cmp	r3, r4
 80079fc:	d90b      	bls.n	8007a16 <_free_r+0x4a>
 80079fe:	6821      	ldr	r1, [r4, #0]
 8007a00:	1862      	adds	r2, r4, r1
 8007a02:	4293      	cmp	r3, r2
 8007a04:	bf01      	itttt	eq
 8007a06:	681a      	ldreq	r2, [r3, #0]
 8007a08:	685b      	ldreq	r3, [r3, #4]
 8007a0a:	1852      	addeq	r2, r2, r1
 8007a0c:	6022      	streq	r2, [r4, #0]
 8007a0e:	6063      	str	r3, [r4, #4]
 8007a10:	6004      	str	r4, [r0, #0]
 8007a12:	e7ed      	b.n	80079f0 <_free_r+0x24>
 8007a14:	4613      	mov	r3, r2
 8007a16:	685a      	ldr	r2, [r3, #4]
 8007a18:	b10a      	cbz	r2, 8007a1e <_free_r+0x52>
 8007a1a:	42a2      	cmp	r2, r4
 8007a1c:	d9fa      	bls.n	8007a14 <_free_r+0x48>
 8007a1e:	6819      	ldr	r1, [r3, #0]
 8007a20:	1858      	adds	r0, r3, r1
 8007a22:	42a0      	cmp	r0, r4
 8007a24:	d10b      	bne.n	8007a3e <_free_r+0x72>
 8007a26:	6820      	ldr	r0, [r4, #0]
 8007a28:	4401      	add	r1, r0
 8007a2a:	1858      	adds	r0, r3, r1
 8007a2c:	4282      	cmp	r2, r0
 8007a2e:	6019      	str	r1, [r3, #0]
 8007a30:	d1de      	bne.n	80079f0 <_free_r+0x24>
 8007a32:	6810      	ldr	r0, [r2, #0]
 8007a34:	6852      	ldr	r2, [r2, #4]
 8007a36:	4401      	add	r1, r0
 8007a38:	6019      	str	r1, [r3, #0]
 8007a3a:	605a      	str	r2, [r3, #4]
 8007a3c:	e7d8      	b.n	80079f0 <_free_r+0x24>
 8007a3e:	d902      	bls.n	8007a46 <_free_r+0x7a>
 8007a40:	230c      	movs	r3, #12
 8007a42:	602b      	str	r3, [r5, #0]
 8007a44:	e7d4      	b.n	80079f0 <_free_r+0x24>
 8007a46:	6820      	ldr	r0, [r4, #0]
 8007a48:	1821      	adds	r1, r4, r0
 8007a4a:	428a      	cmp	r2, r1
 8007a4c:	bf01      	itttt	eq
 8007a4e:	6811      	ldreq	r1, [r2, #0]
 8007a50:	6852      	ldreq	r2, [r2, #4]
 8007a52:	1809      	addeq	r1, r1, r0
 8007a54:	6021      	streq	r1, [r4, #0]
 8007a56:	6062      	str	r2, [r4, #4]
 8007a58:	605c      	str	r4, [r3, #4]
 8007a5a:	e7c9      	b.n	80079f0 <_free_r+0x24>
 8007a5c:	bd38      	pop	{r3, r4, r5, pc}
 8007a5e:	bf00      	nop
 8007a60:	2000030c 	.word	0x2000030c

08007a64 <_malloc_r>:
 8007a64:	b570      	push	{r4, r5, r6, lr}
 8007a66:	1ccd      	adds	r5, r1, #3
 8007a68:	f025 0503 	bic.w	r5, r5, #3
 8007a6c:	3508      	adds	r5, #8
 8007a6e:	2d0c      	cmp	r5, #12
 8007a70:	bf38      	it	cc
 8007a72:	250c      	movcc	r5, #12
 8007a74:	2d00      	cmp	r5, #0
 8007a76:	4606      	mov	r6, r0
 8007a78:	db01      	blt.n	8007a7e <_malloc_r+0x1a>
 8007a7a:	42a9      	cmp	r1, r5
 8007a7c:	d903      	bls.n	8007a86 <_malloc_r+0x22>
 8007a7e:	230c      	movs	r3, #12
 8007a80:	6033      	str	r3, [r6, #0]
 8007a82:	2000      	movs	r0, #0
 8007a84:	bd70      	pop	{r4, r5, r6, pc}
 8007a86:	f000 f917 	bl	8007cb8 <__malloc_lock>
 8007a8a:	4a21      	ldr	r2, [pc, #132]	; (8007b10 <_malloc_r+0xac>)
 8007a8c:	6814      	ldr	r4, [r2, #0]
 8007a8e:	4621      	mov	r1, r4
 8007a90:	b991      	cbnz	r1, 8007ab8 <_malloc_r+0x54>
 8007a92:	4c20      	ldr	r4, [pc, #128]	; (8007b14 <_malloc_r+0xb0>)
 8007a94:	6823      	ldr	r3, [r4, #0]
 8007a96:	b91b      	cbnz	r3, 8007aa0 <_malloc_r+0x3c>
 8007a98:	4630      	mov	r0, r6
 8007a9a:	f000 f83d 	bl	8007b18 <_sbrk_r>
 8007a9e:	6020      	str	r0, [r4, #0]
 8007aa0:	4629      	mov	r1, r5
 8007aa2:	4630      	mov	r0, r6
 8007aa4:	f000 f838 	bl	8007b18 <_sbrk_r>
 8007aa8:	1c43      	adds	r3, r0, #1
 8007aaa:	d124      	bne.n	8007af6 <_malloc_r+0x92>
 8007aac:	230c      	movs	r3, #12
 8007aae:	4630      	mov	r0, r6
 8007ab0:	6033      	str	r3, [r6, #0]
 8007ab2:	f000 f902 	bl	8007cba <__malloc_unlock>
 8007ab6:	e7e4      	b.n	8007a82 <_malloc_r+0x1e>
 8007ab8:	680b      	ldr	r3, [r1, #0]
 8007aba:	1b5b      	subs	r3, r3, r5
 8007abc:	d418      	bmi.n	8007af0 <_malloc_r+0x8c>
 8007abe:	2b0b      	cmp	r3, #11
 8007ac0:	d90f      	bls.n	8007ae2 <_malloc_r+0x7e>
 8007ac2:	600b      	str	r3, [r1, #0]
 8007ac4:	18cc      	adds	r4, r1, r3
 8007ac6:	50cd      	str	r5, [r1, r3]
 8007ac8:	4630      	mov	r0, r6
 8007aca:	f000 f8f6 	bl	8007cba <__malloc_unlock>
 8007ace:	f104 000b 	add.w	r0, r4, #11
 8007ad2:	1d23      	adds	r3, r4, #4
 8007ad4:	f020 0007 	bic.w	r0, r0, #7
 8007ad8:	1ac3      	subs	r3, r0, r3
 8007ada:	d0d3      	beq.n	8007a84 <_malloc_r+0x20>
 8007adc:	425a      	negs	r2, r3
 8007ade:	50e2      	str	r2, [r4, r3]
 8007ae0:	e7d0      	b.n	8007a84 <_malloc_r+0x20>
 8007ae2:	684b      	ldr	r3, [r1, #4]
 8007ae4:	428c      	cmp	r4, r1
 8007ae6:	bf16      	itet	ne
 8007ae8:	6063      	strne	r3, [r4, #4]
 8007aea:	6013      	streq	r3, [r2, #0]
 8007aec:	460c      	movne	r4, r1
 8007aee:	e7eb      	b.n	8007ac8 <_malloc_r+0x64>
 8007af0:	460c      	mov	r4, r1
 8007af2:	6849      	ldr	r1, [r1, #4]
 8007af4:	e7cc      	b.n	8007a90 <_malloc_r+0x2c>
 8007af6:	1cc4      	adds	r4, r0, #3
 8007af8:	f024 0403 	bic.w	r4, r4, #3
 8007afc:	42a0      	cmp	r0, r4
 8007afe:	d005      	beq.n	8007b0c <_malloc_r+0xa8>
 8007b00:	1a21      	subs	r1, r4, r0
 8007b02:	4630      	mov	r0, r6
 8007b04:	f000 f808 	bl	8007b18 <_sbrk_r>
 8007b08:	3001      	adds	r0, #1
 8007b0a:	d0cf      	beq.n	8007aac <_malloc_r+0x48>
 8007b0c:	6025      	str	r5, [r4, #0]
 8007b0e:	e7db      	b.n	8007ac8 <_malloc_r+0x64>
 8007b10:	2000030c 	.word	0x2000030c
 8007b14:	20000310 	.word	0x20000310

08007b18 <_sbrk_r>:
 8007b18:	b538      	push	{r3, r4, r5, lr}
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	4c05      	ldr	r4, [pc, #20]	; (8007b34 <_sbrk_r+0x1c>)
 8007b1e:	4605      	mov	r5, r0
 8007b20:	4608      	mov	r0, r1
 8007b22:	6023      	str	r3, [r4, #0]
 8007b24:	f7fa fcea 	bl	80024fc <_sbrk>
 8007b28:	1c43      	adds	r3, r0, #1
 8007b2a:	d102      	bne.n	8007b32 <_sbrk_r+0x1a>
 8007b2c:	6823      	ldr	r3, [r4, #0]
 8007b2e:	b103      	cbz	r3, 8007b32 <_sbrk_r+0x1a>
 8007b30:	602b      	str	r3, [r5, #0]
 8007b32:	bd38      	pop	{r3, r4, r5, pc}
 8007b34:	200004d8 	.word	0x200004d8

08007b38 <__sread>:
 8007b38:	b510      	push	{r4, lr}
 8007b3a:	460c      	mov	r4, r1
 8007b3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b40:	f000 f8bc 	bl	8007cbc <_read_r>
 8007b44:	2800      	cmp	r0, #0
 8007b46:	bfab      	itete	ge
 8007b48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007b4a:	89a3      	ldrhlt	r3, [r4, #12]
 8007b4c:	181b      	addge	r3, r3, r0
 8007b4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007b52:	bfac      	ite	ge
 8007b54:	6563      	strge	r3, [r4, #84]	; 0x54
 8007b56:	81a3      	strhlt	r3, [r4, #12]
 8007b58:	bd10      	pop	{r4, pc}

08007b5a <__swrite>:
 8007b5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b5e:	461f      	mov	r7, r3
 8007b60:	898b      	ldrh	r3, [r1, #12]
 8007b62:	4605      	mov	r5, r0
 8007b64:	05db      	lsls	r3, r3, #23
 8007b66:	460c      	mov	r4, r1
 8007b68:	4616      	mov	r6, r2
 8007b6a:	d505      	bpl.n	8007b78 <__swrite+0x1e>
 8007b6c:	2302      	movs	r3, #2
 8007b6e:	2200      	movs	r2, #0
 8007b70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b74:	f000 f886 	bl	8007c84 <_lseek_r>
 8007b78:	89a3      	ldrh	r3, [r4, #12]
 8007b7a:	4632      	mov	r2, r6
 8007b7c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b80:	81a3      	strh	r3, [r4, #12]
 8007b82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b86:	463b      	mov	r3, r7
 8007b88:	4628      	mov	r0, r5
 8007b8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b8e:	f000 b835 	b.w	8007bfc <_write_r>

08007b92 <__sseek>:
 8007b92:	b510      	push	{r4, lr}
 8007b94:	460c      	mov	r4, r1
 8007b96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b9a:	f000 f873 	bl	8007c84 <_lseek_r>
 8007b9e:	1c43      	adds	r3, r0, #1
 8007ba0:	89a3      	ldrh	r3, [r4, #12]
 8007ba2:	bf15      	itete	ne
 8007ba4:	6560      	strne	r0, [r4, #84]	; 0x54
 8007ba6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007baa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007bae:	81a3      	strheq	r3, [r4, #12]
 8007bb0:	bf18      	it	ne
 8007bb2:	81a3      	strhne	r3, [r4, #12]
 8007bb4:	bd10      	pop	{r4, pc}

08007bb6 <__sclose>:
 8007bb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bba:	f000 b831 	b.w	8007c20 <_close_r>

08007bbe <strncmp>:
 8007bbe:	b510      	push	{r4, lr}
 8007bc0:	b16a      	cbz	r2, 8007bde <strncmp+0x20>
 8007bc2:	3901      	subs	r1, #1
 8007bc4:	1884      	adds	r4, r0, r2
 8007bc6:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007bca:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d103      	bne.n	8007bda <strncmp+0x1c>
 8007bd2:	42a0      	cmp	r0, r4
 8007bd4:	d001      	beq.n	8007bda <strncmp+0x1c>
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d1f5      	bne.n	8007bc6 <strncmp+0x8>
 8007bda:	1a98      	subs	r0, r3, r2
 8007bdc:	bd10      	pop	{r4, pc}
 8007bde:	4610      	mov	r0, r2
 8007be0:	e7fc      	b.n	8007bdc <strncmp+0x1e>

08007be2 <__ascii_wctomb>:
 8007be2:	b149      	cbz	r1, 8007bf8 <__ascii_wctomb+0x16>
 8007be4:	2aff      	cmp	r2, #255	; 0xff
 8007be6:	bf8b      	itete	hi
 8007be8:	238a      	movhi	r3, #138	; 0x8a
 8007bea:	700a      	strbls	r2, [r1, #0]
 8007bec:	6003      	strhi	r3, [r0, #0]
 8007bee:	2001      	movls	r0, #1
 8007bf0:	bf88      	it	hi
 8007bf2:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007bf6:	4770      	bx	lr
 8007bf8:	4608      	mov	r0, r1
 8007bfa:	4770      	bx	lr

08007bfc <_write_r>:
 8007bfc:	b538      	push	{r3, r4, r5, lr}
 8007bfe:	4605      	mov	r5, r0
 8007c00:	4608      	mov	r0, r1
 8007c02:	4611      	mov	r1, r2
 8007c04:	2200      	movs	r2, #0
 8007c06:	4c05      	ldr	r4, [pc, #20]	; (8007c1c <_write_r+0x20>)
 8007c08:	6022      	str	r2, [r4, #0]
 8007c0a:	461a      	mov	r2, r3
 8007c0c:	f7fa fc29 	bl	8002462 <_write>
 8007c10:	1c43      	adds	r3, r0, #1
 8007c12:	d102      	bne.n	8007c1a <_write_r+0x1e>
 8007c14:	6823      	ldr	r3, [r4, #0]
 8007c16:	b103      	cbz	r3, 8007c1a <_write_r+0x1e>
 8007c18:	602b      	str	r3, [r5, #0]
 8007c1a:	bd38      	pop	{r3, r4, r5, pc}
 8007c1c:	200004d8 	.word	0x200004d8

08007c20 <_close_r>:
 8007c20:	b538      	push	{r3, r4, r5, lr}
 8007c22:	2300      	movs	r3, #0
 8007c24:	4c05      	ldr	r4, [pc, #20]	; (8007c3c <_close_r+0x1c>)
 8007c26:	4605      	mov	r5, r0
 8007c28:	4608      	mov	r0, r1
 8007c2a:	6023      	str	r3, [r4, #0]
 8007c2c:	f7fa fc35 	bl	800249a <_close>
 8007c30:	1c43      	adds	r3, r0, #1
 8007c32:	d102      	bne.n	8007c3a <_close_r+0x1a>
 8007c34:	6823      	ldr	r3, [r4, #0]
 8007c36:	b103      	cbz	r3, 8007c3a <_close_r+0x1a>
 8007c38:	602b      	str	r3, [r5, #0]
 8007c3a:	bd38      	pop	{r3, r4, r5, pc}
 8007c3c:	200004d8 	.word	0x200004d8

08007c40 <_fstat_r>:
 8007c40:	b538      	push	{r3, r4, r5, lr}
 8007c42:	2300      	movs	r3, #0
 8007c44:	4c06      	ldr	r4, [pc, #24]	; (8007c60 <_fstat_r+0x20>)
 8007c46:	4605      	mov	r5, r0
 8007c48:	4608      	mov	r0, r1
 8007c4a:	4611      	mov	r1, r2
 8007c4c:	6023      	str	r3, [r4, #0]
 8007c4e:	f7fa fc2f 	bl	80024b0 <_fstat>
 8007c52:	1c43      	adds	r3, r0, #1
 8007c54:	d102      	bne.n	8007c5c <_fstat_r+0x1c>
 8007c56:	6823      	ldr	r3, [r4, #0]
 8007c58:	b103      	cbz	r3, 8007c5c <_fstat_r+0x1c>
 8007c5a:	602b      	str	r3, [r5, #0]
 8007c5c:	bd38      	pop	{r3, r4, r5, pc}
 8007c5e:	bf00      	nop
 8007c60:	200004d8 	.word	0x200004d8

08007c64 <_isatty_r>:
 8007c64:	b538      	push	{r3, r4, r5, lr}
 8007c66:	2300      	movs	r3, #0
 8007c68:	4c05      	ldr	r4, [pc, #20]	; (8007c80 <_isatty_r+0x1c>)
 8007c6a:	4605      	mov	r5, r0
 8007c6c:	4608      	mov	r0, r1
 8007c6e:	6023      	str	r3, [r4, #0]
 8007c70:	f7fa fc2d 	bl	80024ce <_isatty>
 8007c74:	1c43      	adds	r3, r0, #1
 8007c76:	d102      	bne.n	8007c7e <_isatty_r+0x1a>
 8007c78:	6823      	ldr	r3, [r4, #0]
 8007c7a:	b103      	cbz	r3, 8007c7e <_isatty_r+0x1a>
 8007c7c:	602b      	str	r3, [r5, #0]
 8007c7e:	bd38      	pop	{r3, r4, r5, pc}
 8007c80:	200004d8 	.word	0x200004d8

08007c84 <_lseek_r>:
 8007c84:	b538      	push	{r3, r4, r5, lr}
 8007c86:	4605      	mov	r5, r0
 8007c88:	4608      	mov	r0, r1
 8007c8a:	4611      	mov	r1, r2
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	4c05      	ldr	r4, [pc, #20]	; (8007ca4 <_lseek_r+0x20>)
 8007c90:	6022      	str	r2, [r4, #0]
 8007c92:	461a      	mov	r2, r3
 8007c94:	f7fa fc25 	bl	80024e2 <_lseek>
 8007c98:	1c43      	adds	r3, r0, #1
 8007c9a:	d102      	bne.n	8007ca2 <_lseek_r+0x1e>
 8007c9c:	6823      	ldr	r3, [r4, #0]
 8007c9e:	b103      	cbz	r3, 8007ca2 <_lseek_r+0x1e>
 8007ca0:	602b      	str	r3, [r5, #0]
 8007ca2:	bd38      	pop	{r3, r4, r5, pc}
 8007ca4:	200004d8 	.word	0x200004d8

08007ca8 <malloc>:
 8007ca8:	4b02      	ldr	r3, [pc, #8]	; (8007cb4 <malloc+0xc>)
 8007caa:	4601      	mov	r1, r0
 8007cac:	6818      	ldr	r0, [r3, #0]
 8007cae:	f7ff bed9 	b.w	8007a64 <_malloc_r>
 8007cb2:	bf00      	nop
 8007cb4:	20000060 	.word	0x20000060

08007cb8 <__malloc_lock>:
 8007cb8:	4770      	bx	lr

08007cba <__malloc_unlock>:
 8007cba:	4770      	bx	lr

08007cbc <_read_r>:
 8007cbc:	b538      	push	{r3, r4, r5, lr}
 8007cbe:	4605      	mov	r5, r0
 8007cc0:	4608      	mov	r0, r1
 8007cc2:	4611      	mov	r1, r2
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	4c05      	ldr	r4, [pc, #20]	; (8007cdc <_read_r+0x20>)
 8007cc8:	6022      	str	r2, [r4, #0]
 8007cca:	461a      	mov	r2, r3
 8007ccc:	f7fa fbac 	bl	8002428 <_read>
 8007cd0:	1c43      	adds	r3, r0, #1
 8007cd2:	d102      	bne.n	8007cda <_read_r+0x1e>
 8007cd4:	6823      	ldr	r3, [r4, #0]
 8007cd6:	b103      	cbz	r3, 8007cda <_read_r+0x1e>
 8007cd8:	602b      	str	r3, [r5, #0]
 8007cda:	bd38      	pop	{r3, r4, r5, pc}
 8007cdc:	200004d8 	.word	0x200004d8

08007ce0 <_init>:
 8007ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ce2:	bf00      	nop
 8007ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ce6:	bc08      	pop	{r3}
 8007ce8:	469e      	mov	lr, r3
 8007cea:	4770      	bx	lr

08007cec <_fini>:
 8007cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cee:	bf00      	nop
 8007cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cf2:	bc08      	pop	{r3}
 8007cf4:	469e      	mov	lr, r3
 8007cf6:	4770      	bx	lr
