INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab1/Full_Adder/Full_Adder.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab1/4bitFA/4bitFA.srcs/sources_1/new/FourBFA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBFA
ERROR: [VRFC 10-2934] 'fa1' is already declared [C:/Users/Steven/Desktop/Verilog/Lab1/4bitFA/4bitFA.srcs/sources_1/new/FourBFA.v:39]
ERROR: [VRFC 10-2865] module 'FourBFA' ignored due to previous errors [C:/Users/Steven/Desktop/Verilog/Lab1/4bitFA/4bitFA.srcs/sources_1/new/FourBFA.v:23]
