Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 17:39:06 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 227 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 107 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.266     -618.967                    142                 1031        0.145        0.000                      0                 1031        3.000        0.000                       0                   574  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -12.266     -618.967                    142                 1031        0.145        0.000                      0                 1031        3.000        0.000                       0                   574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          142  Failing Endpoints,  Worst Slack      -12.266ns,  Total Violation     -618.967ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.266ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 12.823ns (66.634%)  route 6.421ns (33.366%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.973     0.973    cond_computed0/clk
    SLICE_X38Y38         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.714     2.205    fsm5/cond_computed0_out
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.124     2.329 f  fsm5/out[0]_i_5/O
                         net (fo=4, routed)           0.693     3.023    fsm4/out_reg[0]_2
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.147 r  fsm4/B_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.602     3.749    fsm1/out_reg[31]_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124     3.873 r  fsm1/B_addr0[3]_INST_0_i_1/O
                         net (fo=153, routed)         0.809     4.682    fsm0/out_reg[31]_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.806 r  fsm0/out__0_i_5__2/O
                         net (fo=1, routed)           0.376     5.181    mult0/mult0_left[12]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.217 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    mult0/out__0_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.737 r  mult0/out__1/P[0]
                         net (fo=2, routed)           1.039    11.777    mult0/out__1_n_105
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.124    11.901 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.901    mult0/out_carry_i_3__1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.434 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.434    mult0/out_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.551 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.551    mult0/out_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.668 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.668    mult0/out_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.991 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.549    13.539    fsm0/out__3[13]
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.306    13.845 r  fsm0/out__1_i_3__2/O
                         net (fo=1, routed)           0.518    14.364    mult1/mult1_left[29]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[12]_P[4])
                                                      3.656    18.020 r  mult1/out__1/P[4]
                         net (fo=2, routed)           0.764    18.783    fsm0/out_reg[31]_2[4]
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.124    18.907 r  fsm0/out[23]_i_4__5/O
                         net (fo=1, routed)           0.354    19.262    fsm0/out[23]_i_4__5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.769 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.769    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.883 r  fsm0/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.883    fsm0/out_reg[27]_i_1__0_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.217 r  fsm0/out_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000    20.217    v0/D[13]
    SLICE_X35Y31         FDRE                                         r  v0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=573, unset)          0.924     7.924    v0/clk
    SLICE_X35Y31         FDRE                                         r  v0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -20.217    
  -------------------------------------------------------------------
                         slack                                -12.266    

Slack (VIOLATED) :        -12.245ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.223ns  (logic 12.802ns (66.597%)  route 6.421ns (33.403%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.973     0.973    cond_computed0/clk
    SLICE_X38Y38         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.714     2.205    fsm5/cond_computed0_out
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.124     2.329 f  fsm5/out[0]_i_5/O
                         net (fo=4, routed)           0.693     3.023    fsm4/out_reg[0]_2
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.147 r  fsm4/B_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.602     3.749    fsm1/out_reg[31]_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124     3.873 r  fsm1/B_addr0[3]_INST_0_i_1/O
                         net (fo=153, routed)         0.809     4.682    fsm0/out_reg[31]_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.806 r  fsm0/out__0_i_5__2/O
                         net (fo=1, routed)           0.376     5.181    mult0/mult0_left[12]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.217 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    mult0/out__0_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.737 r  mult0/out__1/P[0]
                         net (fo=2, routed)           1.039    11.777    mult0/out__1_n_105
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.124    11.901 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.901    mult0/out_carry_i_3__1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.434 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.434    mult0/out_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.551 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.551    mult0/out_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.668 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.668    mult0/out_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.991 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.549    13.539    fsm0/out__3[13]
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.306    13.845 r  fsm0/out__1_i_3__2/O
                         net (fo=1, routed)           0.518    14.364    mult1/mult1_left[29]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[12]_P[4])
                                                      3.656    18.020 r  mult1/out__1/P[4]
                         net (fo=2, routed)           0.764    18.783    fsm0/out_reg[31]_2[4]
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.124    18.907 r  fsm0/out[23]_i_4__5/O
                         net (fo=1, routed)           0.354    19.262    fsm0/out[23]_i_4__5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.769 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.769    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.883 r  fsm0/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.883    fsm0/out_reg[27]_i_1__0_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.196 r  fsm0/out_reg[31]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    20.196    v0/D[15]
    SLICE_X35Y31         FDRE                                         r  v0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=573, unset)          0.924     7.924    v0/clk
    SLICE_X35Y31         FDRE                                         r  v0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -20.196    
  -------------------------------------------------------------------
                         slack                                -12.245    

Slack (VIOLATED) :        -12.171ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.149ns  (logic 12.728ns (66.468%)  route 6.421ns (33.532%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.973     0.973    cond_computed0/clk
    SLICE_X38Y38         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.714     2.205    fsm5/cond_computed0_out
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.124     2.329 f  fsm5/out[0]_i_5/O
                         net (fo=4, routed)           0.693     3.023    fsm4/out_reg[0]_2
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.147 r  fsm4/B_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.602     3.749    fsm1/out_reg[31]_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124     3.873 r  fsm1/B_addr0[3]_INST_0_i_1/O
                         net (fo=153, routed)         0.809     4.682    fsm0/out_reg[31]_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.806 r  fsm0/out__0_i_5__2/O
                         net (fo=1, routed)           0.376     5.181    mult0/mult0_left[12]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.217 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    mult0/out__0_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.737 r  mult0/out__1/P[0]
                         net (fo=2, routed)           1.039    11.777    mult0/out__1_n_105
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.124    11.901 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.901    mult0/out_carry_i_3__1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.434 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.434    mult0/out_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.551 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.551    mult0/out_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.668 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.668    mult0/out_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.991 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.549    13.539    fsm0/out__3[13]
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.306    13.845 r  fsm0/out__1_i_3__2/O
                         net (fo=1, routed)           0.518    14.364    mult1/mult1_left[29]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[12]_P[4])
                                                      3.656    18.020 r  mult1/out__1/P[4]
                         net (fo=2, routed)           0.764    18.783    fsm0/out_reg[31]_2[4]
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.124    18.907 r  fsm0/out[23]_i_4__5/O
                         net (fo=1, routed)           0.354    19.262    fsm0/out[23]_i_4__5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.769 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.769    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.883 r  fsm0/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.883    fsm0/out_reg[27]_i_1__0_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.122 r  fsm0/out_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    20.122    v0/D[14]
    SLICE_X35Y31         FDRE                                         r  v0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=573, unset)          0.924     7.924    v0/clk
    SLICE_X35Y31         FDRE                                         r  v0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -20.122    
  -------------------------------------------------------------------
                         slack                                -12.171    

Slack (VIOLATED) :        -12.155ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.133ns  (logic 12.712ns (66.440%)  route 6.421ns (33.560%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.973     0.973    cond_computed0/clk
    SLICE_X38Y38         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.714     2.205    fsm5/cond_computed0_out
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.124     2.329 f  fsm5/out[0]_i_5/O
                         net (fo=4, routed)           0.693     3.023    fsm4/out_reg[0]_2
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.147 r  fsm4/B_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.602     3.749    fsm1/out_reg[31]_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124     3.873 r  fsm1/B_addr0[3]_INST_0_i_1/O
                         net (fo=153, routed)         0.809     4.682    fsm0/out_reg[31]_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.806 r  fsm0/out__0_i_5__2/O
                         net (fo=1, routed)           0.376     5.181    mult0/mult0_left[12]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.217 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    mult0/out__0_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.737 r  mult0/out__1/P[0]
                         net (fo=2, routed)           1.039    11.777    mult0/out__1_n_105
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.124    11.901 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.901    mult0/out_carry_i_3__1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.434 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.434    mult0/out_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.551 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.551    mult0/out_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.668 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.668    mult0/out_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.991 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.549    13.539    fsm0/out__3[13]
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.306    13.845 r  fsm0/out__1_i_3__2/O
                         net (fo=1, routed)           0.518    14.364    mult1/mult1_left[29]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[12]_P[4])
                                                      3.656    18.020 r  mult1/out__1/P[4]
                         net (fo=2, routed)           0.764    18.783    fsm0/out_reg[31]_2[4]
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.124    18.907 r  fsm0/out[23]_i_4__5/O
                         net (fo=1, routed)           0.354    19.262    fsm0/out[23]_i_4__5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.769 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.769    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.883 r  fsm0/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.883    fsm0/out_reg[27]_i_1__0_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.106 r  fsm0/out_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000    20.106    v0/D[12]
    SLICE_X35Y31         FDRE                                         r  v0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=573, unset)          0.924     7.924    v0/clk
    SLICE_X35Y31         FDRE                                         r  v0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -20.106    
  -------------------------------------------------------------------
                         slack                                -12.155    

Slack (VIOLATED) :        -12.152ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.130ns  (logic 12.709ns (66.435%)  route 6.421ns (33.565%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.973     0.973    cond_computed0/clk
    SLICE_X38Y38         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.714     2.205    fsm5/cond_computed0_out
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.124     2.329 f  fsm5/out[0]_i_5/O
                         net (fo=4, routed)           0.693     3.023    fsm4/out_reg[0]_2
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.147 r  fsm4/B_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.602     3.749    fsm1/out_reg[31]_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124     3.873 r  fsm1/B_addr0[3]_INST_0_i_1/O
                         net (fo=153, routed)         0.809     4.682    fsm0/out_reg[31]_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.806 r  fsm0/out__0_i_5__2/O
                         net (fo=1, routed)           0.376     5.181    mult0/mult0_left[12]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.217 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    mult0/out__0_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.737 r  mult0/out__1/P[0]
                         net (fo=2, routed)           1.039    11.777    mult0/out__1_n_105
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.124    11.901 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.901    mult0/out_carry_i_3__1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.434 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.434    mult0/out_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.551 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.551    mult0/out_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.668 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.668    mult0/out_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.991 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.549    13.539    fsm0/out__3[13]
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.306    13.845 r  fsm0/out__1_i_3__2/O
                         net (fo=1, routed)           0.518    14.364    mult1/mult1_left[29]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[12]_P[4])
                                                      3.656    18.020 r  mult1/out__1/P[4]
                         net (fo=2, routed)           0.764    18.783    fsm0/out_reg[31]_2[4]
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.124    18.907 r  fsm0/out[23]_i_4__5/O
                         net (fo=1, routed)           0.354    19.262    fsm0/out[23]_i_4__5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.769 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.769    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.103 r  fsm0/out_reg[27]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    20.103    v0/D[9]
    SLICE_X35Y30         FDRE                                         r  v0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=573, unset)          0.924     7.924    v0/clk
    SLICE_X35Y30         FDRE                                         r  v0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -20.103    
  -------------------------------------------------------------------
                         slack                                -12.152    

Slack (VIOLATED) :        -12.131ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.109ns  (logic 12.688ns (66.398%)  route 6.421ns (33.602%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.973     0.973    cond_computed0/clk
    SLICE_X38Y38         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.714     2.205    fsm5/cond_computed0_out
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.124     2.329 f  fsm5/out[0]_i_5/O
                         net (fo=4, routed)           0.693     3.023    fsm4/out_reg[0]_2
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.147 r  fsm4/B_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.602     3.749    fsm1/out_reg[31]_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124     3.873 r  fsm1/B_addr0[3]_INST_0_i_1/O
                         net (fo=153, routed)         0.809     4.682    fsm0/out_reg[31]_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.806 r  fsm0/out__0_i_5__2/O
                         net (fo=1, routed)           0.376     5.181    mult0/mult0_left[12]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.217 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    mult0/out__0_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.737 r  mult0/out__1/P[0]
                         net (fo=2, routed)           1.039    11.777    mult0/out__1_n_105
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.124    11.901 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.901    mult0/out_carry_i_3__1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.434 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.434    mult0/out_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.551 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.551    mult0/out_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.668 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.668    mult0/out_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.991 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.549    13.539    fsm0/out__3[13]
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.306    13.845 r  fsm0/out__1_i_3__2/O
                         net (fo=1, routed)           0.518    14.364    mult1/mult1_left[29]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[12]_P[4])
                                                      3.656    18.020 r  mult1/out__1/P[4]
                         net (fo=2, routed)           0.764    18.783    fsm0/out_reg[31]_2[4]
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.124    18.907 r  fsm0/out[23]_i_4__5/O
                         net (fo=1, routed)           0.354    19.262    fsm0/out[23]_i_4__5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.769 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.769    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.082 r  fsm0/out_reg[27]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    20.082    v0/D[11]
    SLICE_X35Y30         FDRE                                         r  v0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=573, unset)          0.924     7.924    v0/clk
    SLICE_X35Y30         FDRE                                         r  v0/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -20.082    
  -------------------------------------------------------------------
                         slack                                -12.131    

Slack (VIOLATED) :        -12.057ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.035ns  (logic 12.614ns (66.267%)  route 6.421ns (33.733%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.973     0.973    cond_computed0/clk
    SLICE_X38Y38         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.714     2.205    fsm5/cond_computed0_out
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.124     2.329 f  fsm5/out[0]_i_5/O
                         net (fo=4, routed)           0.693     3.023    fsm4/out_reg[0]_2
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.147 r  fsm4/B_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.602     3.749    fsm1/out_reg[31]_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124     3.873 r  fsm1/B_addr0[3]_INST_0_i_1/O
                         net (fo=153, routed)         0.809     4.682    fsm0/out_reg[31]_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.806 r  fsm0/out__0_i_5__2/O
                         net (fo=1, routed)           0.376     5.181    mult0/mult0_left[12]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.217 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    mult0/out__0_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.737 r  mult0/out__1/P[0]
                         net (fo=2, routed)           1.039    11.777    mult0/out__1_n_105
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.124    11.901 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.901    mult0/out_carry_i_3__1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.434 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.434    mult0/out_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.551 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.551    mult0/out_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.668 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.668    mult0/out_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.991 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.549    13.539    fsm0/out__3[13]
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.306    13.845 r  fsm0/out__1_i_3__2/O
                         net (fo=1, routed)           0.518    14.364    mult1/mult1_left[29]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[12]_P[4])
                                                      3.656    18.020 r  mult1/out__1/P[4]
                         net (fo=2, routed)           0.764    18.783    fsm0/out_reg[31]_2[4]
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.124    18.907 r  fsm0/out[23]_i_4__5/O
                         net (fo=1, routed)           0.354    19.262    fsm0/out[23]_i_4__5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.769 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.769    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.008 r  fsm0/out_reg[27]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    20.008    v0/D[10]
    SLICE_X35Y30         FDRE                                         r  v0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=573, unset)          0.924     7.924    v0/clk
    SLICE_X35Y30         FDRE                                         r  v0/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -20.008    
  -------------------------------------------------------------------
                         slack                                -12.057    

Slack (VIOLATED) :        -12.041ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.019ns  (logic 12.598ns (66.239%)  route 6.421ns (33.761%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.973     0.973    cond_computed0/clk
    SLICE_X38Y38         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.714     2.205    fsm5/cond_computed0_out
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.124     2.329 f  fsm5/out[0]_i_5/O
                         net (fo=4, routed)           0.693     3.023    fsm4/out_reg[0]_2
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.147 r  fsm4/B_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.602     3.749    fsm1/out_reg[31]_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124     3.873 r  fsm1/B_addr0[3]_INST_0_i_1/O
                         net (fo=153, routed)         0.809     4.682    fsm0/out_reg[31]_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.806 r  fsm0/out__0_i_5__2/O
                         net (fo=1, routed)           0.376     5.181    mult0/mult0_left[12]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.217 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    mult0/out__0_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.737 r  mult0/out__1/P[0]
                         net (fo=2, routed)           1.039    11.777    mult0/out__1_n_105
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.124    11.901 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.901    mult0/out_carry_i_3__1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.434 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.434    mult0/out_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.551 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.551    mult0/out_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.668 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.668    mult0/out_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.991 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.549    13.539    fsm0/out__3[13]
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.306    13.845 r  fsm0/out__1_i_3__2/O
                         net (fo=1, routed)           0.518    14.364    mult1/mult1_left[29]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[12]_P[4])
                                                      3.656    18.020 r  mult1/out__1/P[4]
                         net (fo=2, routed)           0.764    18.783    fsm0/out_reg[31]_2[4]
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.124    18.907 r  fsm0/out[23]_i_4__5/O
                         net (fo=1, routed)           0.354    19.262    fsm0/out[23]_i_4__5_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.769 r  fsm0/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.769    fsm0/out_reg[23]_i_1__0_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.992 r  fsm0/out_reg[27]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    19.992    v0/D[8]
    SLICE_X35Y30         FDRE                                         r  v0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=573, unset)          0.924     7.924    v0/clk
    SLICE_X35Y30         FDRE                                         r  v0/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -19.992    
  -------------------------------------------------------------------
                         slack                                -12.041    

Slack (VIOLATED) :        -12.024ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.002ns  (logic 12.709ns (66.882%)  route 6.293ns (33.118%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.973     0.973    cond_computed0/clk
    SLICE_X38Y38         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.714     2.205    fsm5/cond_computed0_out
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.124     2.329 f  fsm5/out[0]_i_5/O
                         net (fo=4, routed)           0.693     3.023    fsm4/out_reg[0]_2
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.147 r  fsm4/B_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.602     3.749    fsm1/out_reg[31]_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124     3.873 r  fsm1/B_addr0[3]_INST_0_i_1/O
                         net (fo=153, routed)         0.809     4.682    fsm0/out_reg[31]_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.806 r  fsm0/out__0_i_5__2/O
                         net (fo=1, routed)           0.376     5.181    mult0/mult0_left[12]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.217 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    mult0/out__0_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.737 r  mult0/out__1/P[0]
                         net (fo=2, routed)           1.039    11.777    mult0/out__1_n_105
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.124    11.901 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.901    mult0/out_carry_i_3__1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.434 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.434    mult0/out_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.551 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.551    mult0/out_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.668 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.668    mult0/out_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.991 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.549    13.539    fsm0/out__3[13]
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.306    13.845 r  fsm0/out__1_i_3__2/O
                         net (fo=1, routed)           0.518    14.364    mult1/mult1_left[29]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.020 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.659    18.678    fsm0/out_reg[31]_2[0]
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.802 r  fsm0/out[19]_i_4__5/O
                         net (fo=1, routed)           0.332    19.134    fsm0/out[19]_i_4__5_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.641 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.641    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.975 r  fsm0/out_reg[23]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    19.975    v0/D[5]
    SLICE_X35Y29         FDRE                                         r  v0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=573, unset)          0.924     7.924    v0/clk
    SLICE_X35Y29         FDRE                                         r  v0/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y29         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -19.975    
  -------------------------------------------------------------------
                         slack                                -12.024    

Slack (VIOLATED) :        -12.003ns  (required time - arrival time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.981ns  (logic 12.688ns (66.845%)  route 6.293ns (33.155%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.973     0.973    cond_computed0/clk
    SLICE_X38Y38         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.714     2.205    fsm5/cond_computed0_out
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.124     2.329 f  fsm5/out[0]_i_5/O
                         net (fo=4, routed)           0.693     3.023    fsm4/out_reg[0]_2
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.124     3.147 r  fsm4/B_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.602     3.749    fsm1/out_reg[31]_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I2_O)        0.124     3.873 r  fsm1/B_addr0[3]_INST_0_i_1/O
                         net (fo=153, routed)         0.809     4.682    fsm0/out_reg[31]_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.806 r  fsm0/out__0_i_5__2/O
                         net (fo=1, routed)           0.376     5.181    mult0/mult0_left[12]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.217 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.219    mult0/out__0_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.737 r  mult0/out__1/P[0]
                         net (fo=2, routed)           1.039    11.777    mult0/out__1_n_105
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.124    11.901 r  mult0/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    11.901    mult0/out_carry_i_3__1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.434 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.434    mult0/out_carry_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.551 r  mult0/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.551    mult0/out_carry__0_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.668 r  mult0/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.668    mult0/out_carry__1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.991 r  mult0/out_carry__2/O[1]
                         net (fo=1, routed)           0.549    13.539    fsm0/out__3[13]
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.306    13.845 r  fsm0/out__1_i_3__2/O
                         net (fo=1, routed)           0.518    14.364    mult1/mult1_left[29]
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    18.020 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.659    18.678    fsm0/out_reg[31]_2[0]
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.802 r  fsm0/out[19]_i_4__5/O
                         net (fo=1, routed)           0.332    19.134    fsm0/out[19]_i_4__5_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.641 r  fsm0/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.641    fsm0/out_reg[19]_i_1__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.954 r  fsm0/out_reg[23]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    19.954    v0/D[7]
    SLICE_X35Y29         FDRE                                         r  v0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=573, unset)          0.924     7.924    v0/clk
    SLICE_X35Y29         FDRE                                         r  v0/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y29         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -19.954    
  -------------------------------------------------------------------
                         slack                                -12.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 v10/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            DWrite10/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.410     0.410    v10/clk
    SLICE_X20Y30         FDRE                                         r  v10/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  v10/out_reg[17]/Q
                         net (fo=1, routed)           0.049     0.623    DWrite10/Q[1]
    SLICE_X21Y30         FDRE                                         r  DWrite10/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.432     0.432    DWrite10/clk
    SLICE_X21Y30         FDRE                                         r  DWrite10/out_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y30         FDRE (Hold_fdre_C_D)         0.047     0.479    DWrite10/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 v0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.410     0.410    v0/clk
    SLICE_X39Y31         FDRE                                         r  v0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v0/out_reg[15]/Q
                         net (fo=1, routed)           0.112     0.663    tmpWrite10/out_reg[15]_1
    SLICE_X39Y32         FDRE                                         r  tmpWrite10/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.432     0.432    tmpWrite10/clk
    SLICE_X39Y32         FDRE                                         r  tmpWrite10/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.070     0.502    tmpWrite10/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 v10/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            DWrite10/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.410     0.410    v10/clk
    SLICE_X20Y31         FDRE                                         r  v10/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  v10/out_reg[22]/Q
                         net (fo=1, routed)           0.110     0.684    DWrite10/Q[6]
    SLICE_X21Y30         FDRE                                         r  DWrite10/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.432     0.432    DWrite10/clk
    SLICE_X21Y30         FDRE                                         r  DWrite10/out_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y30         FDRE (Hold_fdre_C_D)         0.076     0.508    DWrite10/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 v10/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            DWrite10/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.410     0.410    v10/clk
    SLICE_X20Y33         FDRE                                         r  v10/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  v10/out_reg[28]/Q
                         net (fo=1, routed)           0.112     0.686    DWrite10/Q[12]
    SLICE_X21Y32         FDRE                                         r  DWrite10/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.432     0.432    DWrite10/clk
    SLICE_X21Y32         FDRE                                         r  DWrite10/out_reg[28]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.076     0.508    DWrite10/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 v10/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            DWrite10/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.164ns (66.369%)  route 0.083ns (33.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.410     0.410    v10/clk
    SLICE_X20Y30         FDRE                                         r  v10/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  v10/out_reg[16]/Q
                         net (fo=1, routed)           0.083     0.657    DWrite10/Q[0]
    SLICE_X21Y30         FDRE                                         r  DWrite10/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.432     0.432    DWrite10/clk
    SLICE_X21Y30         FDRE                                         r  DWrite10/out_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y30         FDRE (Hold_fdre_C_D)         0.047     0.479    DWrite10/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 v10/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            DWrite10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.410     0.410    v10/clk
    SLICE_X20Y32         FDRE                                         r  v10/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  v10/out_reg[25]/Q
                         net (fo=1, routed)           0.110     0.684    DWrite10/Q[9]
    SLICE_X21Y32         FDRE                                         r  DWrite10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.432     0.432    DWrite10/clk
    SLICE_X21Y32         FDRE                                         r  DWrite10/out_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.072     0.504    DWrite10/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 v10/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            DWrite10/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.410     0.410    v10/clk
    SLICE_X20Y32         FDRE                                         r  v10/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  v10/out_reg[26]/Q
                         net (fo=1, routed)           0.113     0.687    DWrite10/Q[10]
    SLICE_X21Y32         FDRE                                         r  DWrite10/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.432     0.432    DWrite10/clk
    SLICE_X21Y32         FDRE                                         r  DWrite10/out_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.075     0.507    DWrite10/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 v10/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            DWrite10/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.410     0.410    v10/clk
    SLICE_X20Y31         FDRE                                         r  v10/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  v10/out_reg[20]/Q
                         net (fo=1, routed)           0.112     0.686    DWrite10/Q[4]
    SLICE_X21Y30         FDRE                                         r  DWrite10/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.432     0.432    DWrite10/clk
    SLICE_X21Y30         FDRE                                         r  DWrite10/out_reg[20]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y30         FDRE (Hold_fdre_C_D)         0.071     0.503    DWrite10/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 v10/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            DWrite10/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.410     0.410    v10/clk
    SLICE_X20Y31         FDRE                                         r  v10/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  v10/out_reg[23]/Q
                         net (fo=1, routed)           0.116     0.690    DWrite10/Q[7]
    SLICE_X21Y31         FDRE                                         r  DWrite10/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.432     0.432    DWrite10/clk
    SLICE_X21Y31         FDRE                                         r  DWrite10/out_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y31         FDRE (Hold_fdre_C_D)         0.072     0.504    DWrite10/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.658%)  route 0.095ns (31.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.410     0.410    cond_computed0/clk
    SLICE_X38Y38         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.095     0.670    fsm5/cond_computed0_out
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.715 r  fsm5/out[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.715    done_reg0/out_reg[0]_0
    SLICE_X39Y38         FDRE                                         r  done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=573, unset)          0.432     0.432    done_reg0/clk
    SLICE_X39Y38         FDRE                                         r  done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.092     0.524    done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y35  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y37  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X39Y37  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y39  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X39Y36  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y39  ARead00/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y37  ARead00/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y39  ARead00/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X41Y36  ARead00/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X41Y36  ARead00/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y35  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y37  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y37  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y39  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y36  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y39  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y37  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y39  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y36  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y36  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y35  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y37  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y37  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y39  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y36  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y39  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y37  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y39  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y36  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y36  ARead00/out_reg[18]/C



