/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [13:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [22:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = celloutsig_0_2z[6] ? celloutsig_0_2z[1] : celloutsig_0_2z[5];
  assign celloutsig_0_27z = celloutsig_0_2z[6] ? celloutsig_0_24z : celloutsig_0_13z;
  assign celloutsig_1_1z = !(in_data[110] ? celloutsig_1_0z[1] : in_data[157]);
  assign celloutsig_0_10z = !(celloutsig_0_3z ? celloutsig_0_3z : celloutsig_0_8z[1]);
  assign celloutsig_0_22z = ~((celloutsig_0_5z | celloutsig_0_18z) & celloutsig_0_4z);
  assign celloutsig_1_4z = in_data[187:185] / { 1'h1, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_7z = { in_data[109:107], celloutsig_1_2z } / { 1'h1, celloutsig_1_3z[2:1], in_data[96] };
  assign celloutsig_1_5z = { celloutsig_1_0z[4], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } === { in_data[181:175], celloutsig_1_1z };
  assign celloutsig_1_8z = { in_data[112:105], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z } > { in_data[179:168], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_4z = in_data[67:64] > in_data[77:74];
  assign celloutsig_1_2z = celloutsig_1_0z[3:1] && in_data[130:128];
  assign celloutsig_1_17z = { celloutsig_1_9z[7:2], celloutsig_1_14z, celloutsig_1_6z } && { celloutsig_1_14z[4:2], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_0z[6:1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z } && in_data[58:33];
  assign celloutsig_1_6z = celloutsig_1_2z & ~(celloutsig_1_5z);
  assign celloutsig_1_12z = celloutsig_1_5z & ~(celloutsig_1_1z);
  assign celloutsig_0_0z = in_data[70:62] % { 1'h1, in_data[20:13] };
  assign celloutsig_1_3z = { celloutsig_1_0z[3:1], celloutsig_1_2z } % { 1'h1, celloutsig_1_0z[2:0] };
  assign celloutsig_1_9z = { in_data[108], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, in_data[106:97], celloutsig_1_6z };
  assign celloutsig_1_10z = { celloutsig_1_4z[0], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_9z } % { 1'h1, celloutsig_1_9z[10:0], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_2z = in_data[34:26] % { 1'h1, in_data[83:76] };
  assign celloutsig_0_28z = { celloutsig_0_25z[6:5], celloutsig_0_9z } % { 1'h1, celloutsig_0_9z, celloutsig_0_22z };
  assign celloutsig_0_29z = celloutsig_0_25z[8:4] % { 1'h1, celloutsig_0_21z[1:0], celloutsig_0_27z, celloutsig_0_11z };
  assign celloutsig_0_21z = { celloutsig_0_7z[12:10], celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_15z } * { celloutsig_0_0z[7:3], celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_1_14z = celloutsig_1_10z[6] ? celloutsig_1_9z[4:0] : { celloutsig_1_7z[3:1], celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_0_8z = celloutsig_0_2z[1] ? { celloutsig_0_2z[8:6], celloutsig_0_6z, celloutsig_0_5z } : { celloutsig_0_0z[6:3], celloutsig_0_6z };
  assign celloutsig_0_9z = { celloutsig_0_7z[18:8], celloutsig_0_1z } | { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_14z = celloutsig_0_7z[9:1] | celloutsig_0_7z[19:11];
  assign celloutsig_0_24z = & celloutsig_0_0z[8:3];
  assign celloutsig_0_11z = | { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_11z = ^ { in_data[163:162], celloutsig_1_3z };
  assign celloutsig_0_17z = ^ { celloutsig_0_2z[7:3], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_18z = ^ { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[115:111] << in_data[152:148];
  assign celloutsig_0_25z = { celloutsig_0_8z[4:2], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_18z } << celloutsig_0_0z;
  assign celloutsig_1_18z = ~((celloutsig_1_6z & celloutsig_1_2z) | celloutsig_1_17z);
  assign celloutsig_1_19z = ~((celloutsig_1_4z[2] & celloutsig_1_12z) | celloutsig_1_8z);
  assign celloutsig_0_13z = ~((celloutsig_0_0z[5] & in_data[55]) | celloutsig_0_7z[17]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_7z = 23'h000000;
    else if (!clkin_data[0]) celloutsig_0_7z = in_data[45:23];
  assign celloutsig_0_3z = ~((celloutsig_0_2z[2] & celloutsig_0_1z) | (celloutsig_0_2z[1] & in_data[22]));
  assign celloutsig_0_6z = ~((celloutsig_0_1z & celloutsig_0_0z[7]) | (in_data[38] & celloutsig_0_5z));
  assign celloutsig_0_1z = ~((in_data[87] & in_data[56]) | (celloutsig_0_0z[8] & in_data[70]));
  assign { out_data[128], out_data[96], out_data[45:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
