INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
WARNING: [VRFC 10-3380] identifier 'BU_7_out_data_u' is used before its declaration [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:31]
WARNING: [VRFC 10-3380] identifier 'BU_7_out_data_d' is used before its declaration [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:32]
WARNING: [VRFC 10-3380] identifier 'BU_7_o_valid' is used before its declaration [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
