#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: JobsCai
Generated by Fabric Compiler (version 2022.1 build 99559) at Sun Nov 10 02:46:23 2024
#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: JobsCai
Generated by Fabric Compiler (version 2022.1 build 99559) at Sun Nov 10 02:46:05 2024
# pvf -action compile

pvf_reg_constant cnt[26] 0

pvf_reg_constant cnt[25] 0

pvf_reg_constant coms1_reg_config/clock_20k_cnt[15] 0

pvf_reg_constant coms1_reg_config/clock_20k_cnt[14] 0

pvf_reg_constant coms1_reg_config/clock_20k_cnt[13] 0

pvf_reg_constant coms1_reg_config/clock_20k_cnt[12] 0

pvf_reg_constant coms1_reg_config/clock_20k_cnt[11] 0

pvf_reg_constant coms2_reg_config/clock_20k_cnt[15] 0

pvf_reg_constant coms2_reg_config/clock_20k_cnt[14] 0

pvf_reg_constant coms2_reg_config/clock_20k_cnt[13] 0

pvf_reg_constant coms2_reg_config/clock_20k_cnt[12] 0

pvf_reg_constant coms2_reg_config/clock_20k_cnt[11] 0

pvf_reg_constant delay_u0/dly_cnt[31] 0

pvf_reg_constant delay_u0/dly_cnt[30] 0

pvf_reg_constant delay_u0/dly_cnt[29] 0

pvf_reg_constant delay_u0/dly_cnt[28] 0

pvf_reg_constant delay_u0/dly_cnt[27] 0

pvf_reg_constant delay_u0/dly_cnt[26] 0

pvf_reg_constant delay_u0/dly_cnt[25] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/crc_clr -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/tx_done

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/crc_clr -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_done

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[6] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cs_n

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_we_n

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cas_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ras_n

pvf_reg_constant u_img_data_pkt/tx_cnt[12] 0

pvf_reg_constant u_img_data_pkt/tx_cnt[11] 0

pvf_reg_constant u_img_data_pkt/tx_cnt[10] 0

pvf_reg_constant u_img_data_pkt/tx_cnt[9] 0

pvf_reg_constant u_img_data_pkt/tx_cnt[8] 0

pvf_reg_constant u_img_data_pkt/tx_cnt[7] 0

pvf_reg_constant u_img_data_pkt/tx_cnt[6] 0

pvf_reg_constant u_img_data_pkt/tx_cnt[5] 0

pvf_reg_constant u_img_data_pkt/tx_cnt[4] 0

pvf_reg_constant u_img_data_pkt/tx_cnt[3] 0

pvf_reg_constant u_img_data_pkt/tx_cnt[2] 0

pvf_reg_constant u_img_data_pkt/tx_cnt[1] 0

pvf_reg_constant u_img_data_pkt/tx_cnt[0] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_1_ff 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_1 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_en_1_ff 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_EN_1 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[7][2] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[7][3] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[7][4] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[7][5] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[7][6] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[7][7] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][16] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][17] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][18] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][19] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][20] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][21] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][22] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][23] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][24] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][25] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][26] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][27] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][28] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][29] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][30] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][31] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[1][0] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[1][1] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[1][2] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[1][3] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[1][4] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[1][5] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[1][6] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[1][7] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[1][8] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[1][9] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[1][10] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[1][11] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[1][12] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[1][13] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[1][14] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[1][15] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][16] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][17] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][18] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][19] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][20] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][21] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][22] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][23] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][24] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][25] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][26] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][27] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][28] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][29] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][30] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][31] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][16] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][17] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][18] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][19] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][20] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][21] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][22] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][23] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][24] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][25] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][26] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][27] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][28] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][29] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][30] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][31] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][0] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][1] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][2] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][3] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][4] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][5] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][6] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][7] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][8] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][9] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][10] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][11] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][12] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][13] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][14] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[3][15] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][0] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][1] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][2] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][3] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][4] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][5] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][6] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][7] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][8] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][9] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][10] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][11] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][12] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][13] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][14] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][15] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][16] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][17] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][18] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][19] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][20] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][21] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][22] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][23] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][24] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][25] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][26] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][27] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][28] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][29] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][30] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[5][31] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][0] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][1] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][2] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][3] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][4] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][5] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][6] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][7] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][8] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][9] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][10] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][11] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][12] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][13] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][14] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][15] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_odt 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[0]

# pvf -action synthesize

pvf_reg_constant b_out[0] 0

pvf_reg_constant b_out[1] 0

pvf_reg_constant b_out[2] 0

pvf_reg_constant g_out[0] 0

pvf_reg_constant g_out[1] 0

pvf_reg_constant r_out[0] 0

pvf_reg_constant r_out[1] 0

pvf_reg_constant r_out[2] 0

pvf_reg_merging  -survived coms1_reg_config/i2c_data[24] -deleted coms1_reg_config/i2c_data[25]

pvf_reg_merging  -survived coms1_reg_config/i2c_data[24] -deleted coms1_reg_config/i2c_data[26]

pvf_reg_merging  -survived coms1_reg_config/i2c_data[27] -deleted coms1_reg_config/i2c_data[28]

pvf_reg_merging  -survived coms1_reg_config/i2c_data[27] -deleted coms1_reg_config/i2c_data[29]

pvf_reg_merging  -survived coms1_reg_config/i2c_data[27] -deleted coms1_reg_config/i2c_data[30]

pvf_reg_merging  -survived coms1_reg_config/i2c_data[24] -deleted coms1_reg_config/i2c_data[31]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[24] -deleted coms2_reg_config/i2c_data[25]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[24] -deleted coms2_reg_config/i2c_data[26]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[27] -deleted coms2_reg_config/i2c_data[28]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[27] -deleted coms2_reg_config/i2c_data[29]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[27] -deleted coms2_reg_config/i2c_data[30]

pvf_reg_merging  -survived coms2_reg_config/i2c_data[24] -deleted coms2_reg_config/i2c_data[31]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[1]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[2]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[3]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[5]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[6]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[7]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[8]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[1]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[2]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[3]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[5]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[6]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[7]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[8]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[9]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/cmd_iic[16] -deleted ms72xx_ctl/ms7200_ctl/cmd_iic[18]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/cmd_iic[16] -deleted ms72xx_ctl/ms7200_ctl/cmd_iic[19]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/cmd_iic[22] -deleted ms72xx_ctl/ms7200_ctl/cmd_iic[23]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/addr[8] -deleted ms72xx_ctl/ms7200_ctl/addr[10]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/addr[8] -deleted ms72xx_ctl/ms7200_ctl/addr[11]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/addr[14] -deleted ms72xx_ctl/ms7200_ctl/addr[15]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/cmd_iic[18] -deleted ms72xx_ctl/ms7200_ctl/cmd_iic[22]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/cmd_iic[17] -deleted ms72xx_ctl/ms7210_ctl/cmd_iic[20]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/cmd_iic[21] -deleted ms72xx_ctl/ms7210_ctl/cmd_iic[22]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/cmd_iic[21] -deleted ms72xx_ctl/ms7210_ctl/cmd_iic[23]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/addr[9] -deleted ms72xx_ctl/ms7210_ctl/addr[12]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/addr[13] -deleted ms72xx_ctl/ms7210_ctl/addr[14]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/addr[13] -deleted ms72xx_ctl/ms7210_ctl/addr[15]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/cmd_iic[20] -deleted ms72xx_ctl/ms7210_ctl/cmd_iic[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[13] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[24]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[33]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[34]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[35]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[36]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[37]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[38]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[39]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[40]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[41]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[42]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[43]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[44]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[45]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[46]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[47]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[49]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[50]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[51]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[52]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[53]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[54]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[55]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[56]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[57]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[58]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[59]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[60]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[61]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[62]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[63]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[65]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[66]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[67]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[68]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[69]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[70]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[71]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[72]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[73]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[74]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[75]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[76]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[77]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[78]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[79]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[81]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[82]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[83]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[84]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[85]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[86]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[87]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[88]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[89]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[90]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[91]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[92]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[93]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[94]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[95]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[97]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[98]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[99]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[100]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[101]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[102]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[103]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[104]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[105]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[106]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[107]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[108]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[109]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[110]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[111]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[113]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[114]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[115]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[116]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[117]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[118]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[119]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[120]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[121]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[122]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[123]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[124]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[125]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[126]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[127]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[129]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[130]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[131]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[132]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[133]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[134]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[135]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[136]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[137]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[138]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[139]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[140]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[141]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[142]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[143]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[144]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[145]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[146]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[147]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[148]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[149]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[150]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[151]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[152]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[153]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[154]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[155]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[156]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[157]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[158]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[159]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[161]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[162]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[163]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[164]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[165]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[166]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[167]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[168]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[169]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[170]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[171]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[172]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[173]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[174]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[175]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[176]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[177]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[178]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[179]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[180]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[181]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[182]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[183]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[184]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[185]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[186]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[187]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[188]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[189]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[190]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[191]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[193]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[194]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[195]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[196]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[197]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[198]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[199]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[200]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[201]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[202]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[203]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[204]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[205]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[206]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[207]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[208]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[209]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[210]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[211]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[212]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[213]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[214]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[215]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[216]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[217]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[218]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[219]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[220]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[221]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[222]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[223]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[225]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[226]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[227]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[228]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[229]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[230]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[231]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[232]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[233]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[234]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[235]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[236]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[237]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[238]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[239]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[240]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[241]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[242]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[243]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[244]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[245]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[246]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[247]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[248]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[249]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[250]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[251]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[252]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[253]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[254]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[255]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[10] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_cs_n -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_ras_n

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[3]

pvf_reg_merging  -survived u_img_data_pkt/udp_tx_byte_num[0] -deleted u_img_data_pkt/udp_tx_byte_num[1]

pvf_reg_merging  -survived u_img_data_pkt/udp_tx_byte_num[0] -deleted u_img_data_pkt/udp_tx_byte_num[2]

pvf_reg_merging  -survived u_img_data_pkt/udp_tx_byte_num[0] -deleted u_img_data_pkt/udp_tx_byte_num[4]

pvf_reg_merging  -survived u_img_data_pkt/udp_tx_byte_num[0] -deleted u_img_data_pkt/udp_tx_byte_num[5]

pvf_reg_merging  -survived u_img_data_pkt/udp_tx_byte_num[0] -deleted u_img_data_pkt/udp_tx_byte_num[6]

pvf_reg_merging  -survived u_img_data_pkt/udp_tx_byte_num[0] -deleted u_img_data_pkt/udp_tx_byte_num[7]

pvf_reg_merging  -survived u_img_data_pkt/udp_tx_byte_num[0] -deleted u_img_data_pkt/udp_tx_byte_num[8]

pvf_reg_merging  -survived u_img_data_pkt/udp_tx_byte_num[0] -deleted u_img_data_pkt/udp_tx_byte_num[10]

pvf_reg_merging  -survived u_img_data_pkt/udp_tx_byte_num[9] -deleted u_img_data_pkt/udp_tx_byte_num[11]

pvf_reg_merging  -survived u_img_data_pkt/udp_tx_byte_num[0] -deleted u_img_data_pkt/udp_tx_byte_num[12]

pvf_reg_merging  -survived u_img_data_pkt/udp_tx_byte_num[0] -deleted u_img_data_pkt/udp_tx_byte_num[13]

pvf_reg_merging  -survived u_img_data_pkt/udp_tx_byte_num[0] -deleted u_img_data_pkt/udp_tx_byte_num[14]

pvf_reg_merging  -survived u_img_data_pkt/udp_tx_byte_num[0] -deleted u_img_data_pkt/udp_tx_byte_num[15]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/ip_head_byte_num[0] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/ip_head_byte_num[1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[20] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[21]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[20] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[22]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[20] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[23]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[20] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[24]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[20] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[25]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[20] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[26]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[20] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[27]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[20] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[28]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[20] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[29]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[20] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[30]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[20] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[31]

pvf_reg_merging  -survived video_packet_send_m0/gt_tx_ctrl[1] -deleted video_packet_send_m0/gt_tx_ctrl[2]

pvf_reg_merging  -survived video_packet_send_m0/gt_tx_ctrl[1] -deleted video_packet_send_m0/gt_tx_ctrl[3]

.fromstates color_bar_m0/rgb_b_reg[7] color_bar_m0/rgb_b_reg[6] color_bar_m0/rgb_b_reg[5] color_bar_m0/rgb_b_reg[4] color_bar_m0/rgb_b_reg[3] color_bar_m0/rgb_b_reg[2] color_bar_m0/rgb_b_reg[1] color_bar_m0/rgb_b_reg[0]
.tostates color_bar_m0/rgb_b_reg_1 color_bar_m0/rgb_b_reg_0
.begin
00000000 01
11111111 10
.end


.fromstates color_bar_m0/rgb_g_reg[7] color_bar_m0/rgb_g_reg[6] color_bar_m0/rgb_g_reg[5] color_bar_m0/rgb_g_reg[4] color_bar_m0/rgb_g_reg[3] color_bar_m0/rgb_g_reg[2] color_bar_m0/rgb_g_reg[1] color_bar_m0/rgb_g_reg[0]
.tostates color_bar_m0/rgb_g_reg_1 color_bar_m0/rgb_g_reg_0
.begin
00000000 01
11111111 10
.end


.fromstates color_bar_m0/rgb_r_reg[7] color_bar_m0/rgb_r_reg[6] color_bar_m0/rgb_r_reg[5] color_bar_m0/rgb_r_reg[4] color_bar_m0/rgb_r_reg[3] color_bar_m0/rgb_r_reg[2] color_bar_m0/rgb_r_reg[1] color_bar_m0/rgb_r_reg[0]
.tostates color_bar_m0/rgb_r_reg_1 color_bar_m0/rgb_r_reg_0
.begin
00000000 01
11111111 10
.end


.fromstates coms1_reg_config/config_step[1] coms1_reg_config/config_step[0]
.tostates coms1_reg_config/config_step_2 coms1_reg_config/config_step_1 coms1_reg_config/config_step_0
.begin
00 001
01 010
10 100
.end


.fromstates coms2_reg_config/config_step[1] coms2_reg_config/config_step[0]
.tostates coms2_reg_config/config_step_2 coms2_reg_config/config_step_1 coms2_reg_config/config_step_0
.begin
00 001
01 010
10 100
.end


.fromstates frame_read_write_m0/frame_fifo_read_m0/state[3] frame_read_write_m0/frame_fifo_read_m0/state[2] frame_read_write_m0/frame_fifo_read_m0/state[1] frame_read_write_m0/frame_fifo_read_m0/state[0]
.tostates frame_read_write_m0/frame_fifo_read_m0/state_6 frame_read_write_m0/frame_fifo_read_m0/state_5 frame_read_write_m0/frame_fifo_read_m0/state_4 frame_read_write_m0/frame_fifo_read_m0/state_3 frame_read_write_m0/frame_fifo_read_m0/state_2 frame_read_write_m0/frame_fifo_read_m0/state_1 frame_read_write_m0/frame_fifo_read_m0/state_0
.begin
0000 0000001
0001 0000010
0010 0000100
0011 0001000
0100 0010000
0101 0100000
0110 1000000
.end


.fromstates frame_read_write_m0/frame_fifo_write_m0/state[3] frame_read_write_m0/frame_fifo_write_m0/state[2] frame_read_write_m0/frame_fifo_write_m0/state[1] frame_read_write_m0/frame_fifo_write_m0/state[0]
.tostates frame_read_write_m0/frame_fifo_write_m0/state_5 frame_read_write_m0/frame_fifo_write_m0/state_4 frame_read_write_m0/frame_fifo_write_m0/state_3 frame_read_write_m0/frame_fifo_write_m0/state_2 frame_read_write_m0/frame_fifo_write_m0/state_1 frame_read_write_m0/frame_fifo_write_m0/state_0
.begin
0000 000001
0001 000010
0010 000100
0011 001000
0100 010000
0101 100000
.end


.fromstates mem_read_arbi_m0/read_state[5] mem_read_arbi_m0/read_state[4] mem_read_arbi_m0/read_state[3] mem_read_arbi_m0/read_state[2] mem_read_arbi_m0/read_state[1] mem_read_arbi_m0/read_state[0]
.tostates mem_read_arbi_m0/read_state_16 mem_read_arbi_m0/read_state_15 mem_read_arbi_m0/read_state_14 mem_read_arbi_m0/read_state_13 mem_read_arbi_m0/read_state_12 mem_read_arbi_m0/read_state_11 mem_read_arbi_m0/read_state_10 mem_read_arbi_m0/read_state_9 mem_read_arbi_m0/read_state_8 mem_read_arbi_m0/read_state_7 mem_read_arbi_m0/read_state_6 mem_read_arbi_m0/read_state_5 mem_read_arbi_m0/read_state_4 mem_read_arbi_m0/read_state_3 mem_read_arbi_m0/read_state_2 mem_read_arbi_m0/read_state_1 mem_read_arbi_m0/read_state_0
.begin
000000 00000000000000001
000001 00000000000000010
000010 00000000000000100
000011 00000000000001000
000100 00000000000010000
000101 00000000000100000
000110 00000000001000000
000111 00000000010000000
001000 00000000100000000
001001 00000001000000000
001010 00000010000000000
001011 00000100000000000
001100 00001000000000000
001101 00010000000000000
001110 00100000000000000
001111 01000000000000000
010000 10000000000000000
.end


.fromstates mem_write_arbi_m0/write_state[5] mem_write_arbi_m0/write_state[4] mem_write_arbi_m0/write_state[3] mem_write_arbi_m0/write_state[2] mem_write_arbi_m0/write_state[1] mem_write_arbi_m0/write_state[0]
.tostates mem_write_arbi_m0/write_state_16 mem_write_arbi_m0/write_state_15 mem_write_arbi_m0/write_state_14 mem_write_arbi_m0/write_state_13 mem_write_arbi_m0/write_state_12 mem_write_arbi_m0/write_state_11 mem_write_arbi_m0/write_state_10 mem_write_arbi_m0/write_state_9 mem_write_arbi_m0/write_state_8 mem_write_arbi_m0/write_state_7 mem_write_arbi_m0/write_state_6 mem_write_arbi_m0/write_state_5 mem_write_arbi_m0/write_state_4 mem_write_arbi_m0/write_state_3 mem_write_arbi_m0/write_state_2 mem_write_arbi_m0/write_state_1 mem_write_arbi_m0/write_state_0
.begin
000000 00000000000000001
000001 00000000000000010
000010 00000000000000100
000011 00000000000001000
000100 00000000000010000
000101 00000000000100000
000110 00000000001000000
000111 00000000010000000
001000 00000000100000000
001001 00000001000000000
001010 00000010000000000
001011 00000100000000000
001100 00001000000000000
001101 00010000000000000
001110 00100000000000000
001111 01000000000000000
010000 10000000000000000
.end


.fromstates ms72xx_ctl/iic_dri_rx/state[2] ms72xx_ctl/iic_dri_rx/state[1] ms72xx_ctl/iic_dri_rx/state[0]
.tostates ms72xx_ctl/iic_dri_rx/state_6 ms72xx_ctl/iic_dri_rx/state_5 ms72xx_ctl/iic_dri_rx/state_4 ms72xx_ctl/iic_dri_rx/state_3 ms72xx_ctl/iic_dri_rx/state_2 ms72xx_ctl/iic_dri_rx/state_1 ms72xx_ctl/iic_dri_rx/state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates ms72xx_ctl/iic_dri_tx/state[2] ms72xx_ctl/iic_dri_tx/state[1] ms72xx_ctl/iic_dri_tx/state[0]
.tostates ms72xx_ctl/iic_dri_tx/state_6 ms72xx_ctl/iic_dri_tx/state_5 ms72xx_ctl/iic_dri_tx/state_4 ms72xx_ctl/iic_dri_tx/state_3 ms72xx_ctl/iic_dri_tx/state_2 ms72xx_ctl/iic_dri_tx/state_1 ms72xx_ctl/iic_dri_tx/state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates ms72xx_ctl/ms7200_ctl/state[6] ms72xx_ctl/ms7200_ctl/state[5] ms72xx_ctl/ms7200_ctl/state[4] ms72xx_ctl/ms7200_ctl/state[3] ms72xx_ctl/ms7200_ctl/state[2] ms72xx_ctl/ms7200_ctl/state[1] ms72xx_ctl/ms7200_ctl/state[0]
.tostates ms72xx_ctl/ms7200_ctl/state_4 ms72xx_ctl/ms7200_ctl/state_3 ms72xx_ctl/ms7200_ctl/state_2 ms72xx_ctl/ms7200_ctl/state_1 ms72xx_ctl/ms7200_ctl/state_0
.begin
0000001 00001
0000010 00010
0000100 00100
0010000 01000
0100000 10000
.end


.fromstates ms72xx_ctl/ms7210_ctl/state[5] ms72xx_ctl/ms7210_ctl/state[4] ms72xx_ctl/ms7210_ctl/state[3] ms72xx_ctl/ms7210_ctl/state[2] ms72xx_ctl/ms7210_ctl/state[1] ms72xx_ctl/ms7210_ctl/state[0]
.tostates ms72xx_ctl/ms7210_ctl/state_5 ms72xx_ctl/ms7210_ctl/state_4 ms72xx_ctl/ms7210_ctl/state_3 ms72xx_ctl/ms7210_ctl/state_2 ms72xx_ctl/ms7210_ctl/state_1 ms72xx_ctl/ms7210_ctl/state_0
.begin
000001 000001
000010 000010
000100 000100
001000 001000
010000 010000
100000 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_0
.begin
00000 0000000001
00001 0000000010
00010 0000000100
00011 0000001000
00100 0000010000
00101 0000100000
00110 0001000000
00111 0010000000
01000 0100000000
01001 1000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_0
.begin
00000 00000001
00001 00000010
00010 00000100
00011 00001000
00100 00010000
00101 00100000
00110 01000000
01011 10000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_19 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_18 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_16 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_15 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_14 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_13 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_12 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_11 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_0
.begin
00000 00000000000000000001
00001 00000000000000000010
00010 00000000000000000100
00011 00000000000000001000
00100 00000000000000010000
00101 00000000000000100000
00110 00000000000001000000
00111 00000000000010000000
01000 00000000000100000000
01001 00000000001000000000
01010 00000000010000000000
01011 00000000100000000000
01100 00000001000000000000
01101 00000010000000000000
01110 00000100000000000000
01111 00001000000000000000
10000 00010000000000000000
10001 00100000000000000000
10010 01000000000000000000
10011 10000000000000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_0
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_0
.begin
0000 000000001
0001 000000010
0010 000000100
0011 000001000
0100 000010000
0101 000100000
0110 001000000
0111 010000000
1000 100000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_5 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_4 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_0
.begin
000001 000001
000010 000010
000100 000100
001000 001000
010000 010000
100000 100000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_0
.begin
00 01
11 10
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[2]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_2
.begin
00 01
11 10
.end


pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[3]

.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[9] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[8] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[7] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[6] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_9 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_8 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_7 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_6 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_5 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_4 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_0
.begin
0000000001 0000000001
0000000010 0000000010
0000000100 0000000100
0000001000 0000001000
0000010000 0000010000
0000100000 0000100000
0001000000 0001000000
0010000000 0010000000
0100000000 0100000000
1000000000 1000000000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[6] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_6 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_5 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_4 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_0
.begin
0000001 0000001
0000010 0000010
0000100 0000100
0001000 0001000
0010000 0010000
0100000 0100000
1000000 1000000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_6 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_5 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_4 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_aq_axi_master/wr_state[2] u_aq_axi_master/wr_state[1] u_aq_axi_master/wr_state[0]
.tostates u_aq_axi_master/wr_state_6 u_aq_axi_master/wr_state_5 u_aq_axi_master/wr_state_4 u_aq_axi_master/wr_state_3 u_aq_axi_master/wr_state_2 u_aq_axi_master/wr_state_1 u_aq_axi_master/wr_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_aq_axi_master/rd_state[2] u_aq_axi_master/rd_state[1] u_aq_axi_master/rd_state[0]
.tostates u_aq_axi_master/rd_state_5 u_aq_axi_master/rd_state_4 u_aq_axi_master/rd_state_3 u_aq_axi_master/rd_state_2 u_aq_axi_master/rd_state_1 u_aq_axi_master/rd_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm[1] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm[0]
.tostates u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_2 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_1 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_0
.begin
00 001
01 010
10 100
.end


.fromstates u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[6] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[5] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[4] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[3] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[2] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[1] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state[0]
.tostates u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_6 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_5 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_4 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_3 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_2 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_1 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/cur_state_0
.begin
0000001 0000001
0000010 0000010
0000100 0000100
0001000 0001000
0010000 0010000
0100000 0100000
1000000 1000000
.end


.fromstates u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[6] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[5] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[4] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[3] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[2] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[1] u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state[0]
.tostates u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_6 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_5 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_4 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_3 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_2 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_1 u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/cur_state_0
.begin
0000001 0000001
0000010 0000010
0000100 0000100
0001000 0001000
0010000 0010000
0100000 0100000
1000000 1000000
.end


.fromstates u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state[4] u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state[3] u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state[2] u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state[1] u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state[0]
.tostates u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_4 u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_3 u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2 u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_1 u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_0
.begin
00001 00001
00010 00010
00100 00100
01000 01000
10000 10000
.end


.fromstates u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state[4] u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state[3] u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state[2] u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state[1] u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state[0]
.tostates u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state_4 u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state_3 u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state_2 u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state_1 u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/cur_state_0
.begin
00001 00001
00010 00010
00100 00100
01000 01000
10000 10000
.end


.fromstates video_packet_rec_m0/state[2] video_packet_rec_m0/state[1] video_packet_rec_m0/state[0]
.tostates video_packet_rec_m0/state_1 video_packet_rec_m0/state_0
.begin
000 01
001 10
.end


.fromstates video_packet_send_m0/state[2] video_packet_send_m0/state[1] video_packet_send_m0/state[0]
.tostates video_packet_send_m0/state_6 video_packet_send_m0/state_5 video_packet_send_m0/state_4 video_packet_send_m0/state_3 video_packet_send_m0/state_2 video_packet_send_m0/state_1 video_packet_send_m0/state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates word_align_m0/rxbyte_shft[1] word_align_m0/rxbyte_shft[0]
.tostates word_align_m0/rxbyte_shft_3 word_align_m0/rxbyte_shft_2 word_align_m0/rxbyte_shft_1 word_align_m0/rxbyte_shft_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[3] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[2] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[1] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[0]
.tostates u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_10 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_9 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_8 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_7 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_6 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_5 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_4 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_3 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_2 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_1 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[3] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[2] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[1] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[0]
.tostates u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_10 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_9 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_8 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_7 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_6 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_5 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_4 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_3 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_2 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_1 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_0
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm[2] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm[1] u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm[0]
.tostates u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_5 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_4 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_3 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_2 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_1 u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


pvf_reg_merging  -survived coms1_reg_config/i2c_data[0] -deleted coms1_reg_config/i2c_data[24]

pvf_reg_constant coms1_reg_config/i2c_data[0] 0

pvf_reg_constant coms1_reg_config/i2c_data[27] 1

pvf_reg_merging  -survived coms2_reg_config/i2c_data[0] -deleted coms2_reg_config/i2c_data[24]

pvf_reg_constant coms2_reg_config/i2c_data[0] 0

pvf_reg_constant coms2_reg_config/i2c_data[27] 1

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] 0

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/cmd_iic[0] -deleted ms72xx_ctl/ms7200_ctl/cmd_iic[18]

pvf_reg_constant ms72xx_ctl/ms7200_ctl/cmd_iic[0] 0

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/addr[10] -deleted ms72xx_ctl/ms7200_ctl/addr[14]

pvf_reg_constant ms72xx_ctl/ms7200_ctl/addr[10] 0

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/cmd_iic[0] -deleted ms72xx_ctl/ms7210_ctl/cmd_iic[20]

pvf_reg_constant ms72xx_ctl/ms7210_ctl/cmd_iic[0] 0

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/addr[12] -deleted ms72xx_ctl/ms7210_ctl/addr[13]

pvf_reg_constant ms72xx_ctl/ms7210_ctl/addr[12] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/u_dll_freeze_sync/sig_async_r1[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/u_dll_freeze_sync/sig_async_r2[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ba[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[13] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[15] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[15] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_we_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[2] 0

pvf_reg_constant u_img_data_pkt/udp_tx_byte_num[0] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/ip_head_byte_num[0] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[20] 0

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[2][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[4][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[4][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[5][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[8][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[8][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[8][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[8][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[9][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[9][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[9][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[9][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[9][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[9][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[10][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[10][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[10][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[10][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[11][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[11][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[11][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[11][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[11][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[11][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[12][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[12][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[12][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[12][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[12][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[12][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[13][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[13][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[13][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[13][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[13][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[13][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[13][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[13][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[14][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[14][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[15][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[15][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[15][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[16][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[17][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[2][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[2][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[2][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[2][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[2][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[2][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[2][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[3][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[3][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[3][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[3][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[3][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[3][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[3][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[3][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[4][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[4][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[4][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[4][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[4][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[4][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[5][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[5][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[5][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[5][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[5][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[5][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[5][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[6][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[6][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[6][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[6][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[6][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[6][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[6][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[6][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[8][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[8][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[8][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[8][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[9][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[9][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[10][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[10][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[10][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[10][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[11][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[11][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[12][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[12][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[14][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[14][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[14][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[14][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[14][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[14][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[15][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[15][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[15][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[15][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[15][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[16][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[16][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[16][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[16][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[16][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[16][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[16][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[17][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[17][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[17][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[17][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[17][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[17][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[17][7]

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[0][0] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[1][0] 1

pvf_reg_constant video_packet_send_m0/gt_tx_ctrl[1] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[3].i_pll_lock_rstn_sync/sig_async_ff 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[3].i_pll_lock_rstn_sync/sig_synced 0

pvf_reg_constant gt_tx_ctrl[1] 0

pvf_reg_constant gt_tx_ctrl[2] 0

pvf_reg_constant gt_tx_ctrl[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[7] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[8] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[10] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[17] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[18] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[19] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[20] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[21] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[22] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[23] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[7] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[8] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[10] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[17] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[18] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[19] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[20] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[21] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[22] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[23] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_gate_update_en_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/update_from_training 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_sel 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_write 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[0] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[1] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[2] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[4] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[5] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[6] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[7] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[8] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[10] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[12] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[13] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[14] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[15] 0

pvf_reg_constant u_video_trans_eth/util_gmii_to_rgmii_m0/gmii_tx_er_r 0

pvf_reg_constant u_video_trans_eth/util_gmii_to_rgmii_m0/tx_reset_d1 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/fifo_clr/TWO_LANE_MODE1.tx_fifo_clr_en[2] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/fifo_clr/TWO_LANE_MODE1.tx_fifo_clr_en[3] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].rxlane_rstn_sync/sig_async_ff 1

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rx_rate_chng_ff[0] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rx_rate_chng_ff[1] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rxckdiv_ff[2] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_ff[0] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_ff[1] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rxckdiv_ff[2] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[2].txlane_rstn_sync/sig_async_ff 1

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_RATE_CHANGE_TCLK_ON_1 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_tx_rate_chng_ff[0] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_tx_rate_chng_ff[1] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_txckdiv_ff[2] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.lane_pd_n_2_sync/sig_async_ff 1

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[7] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[8] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[10] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[17] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[18] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[19] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[20] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[21] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[22] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[23] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[7] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[8] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[10] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[17] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[18] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[19] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[20] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[21] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[22] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[23] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[10] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_gate_update_en_d1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d1 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_write 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_bank[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[36] 0

pvf_reg_constant u_video_trans_eth/util_gmii_to_rgmii_m0/tx_reset_sync 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].rxlane_rstn_sync/sig_synced 1

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[2].txlane_rstn_sync/sig_synced 1

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.lane_pd_n_2_sync/sig_synced 1

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[7] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[8] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[10] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[17] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[18] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[19] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[20] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[21] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[22] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[23] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_len_latch[24] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[4] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[5] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[7] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[8] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[10] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[17] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[18] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[19] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[20] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[21] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[22] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[23] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_len_latch[24] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[10] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/update_req_start 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxckdiv[0] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxckdiv[1] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxckdiv[2] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[0] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[1] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[2] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txckdiv[0] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txckdiv[1] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txckdiv[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/ddrphy_update_req_init 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/trig_en 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_pd_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/norm_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_sr_req 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_en 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_en 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/sr_en_dly 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/pd_en_dly 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_ap 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_ap 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3] 0

pvf_reg_merging  -survived u_video_trans_eth/util_gmii_to_rgmii_m0/gmii_tx_en_r_d1 -deleted u_video_trans_eth/util_gmii_to_rgmii_m0/rgmii_tx_ctl_r

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[24:0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d0[24:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_we_n_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cs_n_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/state_0 -deleted ms72xx_ctl/ms7210_ctl/state_0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_cke

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_cke

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[24:0] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_d1[24:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld

pvf_reg_merging  -survived u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0 -deleted u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_0

pvf_reg_merging  -survived u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0 -deleted u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_0

pvf_reg_merging  -survived u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rxckdiv_ff[2:0] -deleted u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rxckdiv_ff[2:0]

pvf_reg_merging  -survived u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rxckdiv_ff[2:0] -deleted u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_txckdiv_ff[2:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/update_comp

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/update_comp

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/update_comp

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[11]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[12]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[13]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[14]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[15]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d0[16]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[11]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[12]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[13]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[14]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[15]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_d1[16]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[11]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[12]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[13]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[14]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[15]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m0/frame_fifo_read_m0/read_len_latch[16]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[9]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[11]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[12]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[13]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[14]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[15]

pvf_reg_merging  -survived frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m0/frame_fifo_write_m0/write_len_latch[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[24]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[45]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[46]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[47]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[48]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[49]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[50]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[51]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[52]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[53]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[54]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[55]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[56]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[57]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[58]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[59]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt_d[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt_d[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[9] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[24]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[24]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[3]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[0] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[1]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[0] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[2]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[0] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[3]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[0] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[4]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[5] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[6]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[5] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[7]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[5] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[8]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[5] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[9]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[5] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[10]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[11] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[12]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[11] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[13]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[11] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[14]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[11] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d0[15]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[0] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[1]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[0] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[2]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[0] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[3]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[0] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[4]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[5] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[6]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[5] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[7]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[5] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[8]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[5] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[9]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[5] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[10]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[11] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[12]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[11] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[13]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[11] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[14]

pvf_reg_merging  -survived video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[11] -deleted video_rect_read_data_m0/timing_gen_xy_m0/i_data_d1[15]

pvf_reg_merging  -survived u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_9 -deleted u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_9

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_4 -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_7

pvf_reg_merging  -survived mem_read_arbi_m0/read_state_6 -deleted mem_read_arbi_m0/read_state_10

pvf_reg_merging  -survived mem_read_arbi_m0/read_state_6 -deleted mem_read_arbi_m0/read_state_14

pvf_reg_merging  -survived mem_read_arbi_m0/read_state_6 -deleted mem_write_arbi_m0/write_state_6

pvf_reg_merging  -survived mem_read_arbi_m0/read_state_6 -deleted mem_write_arbi_m0/write_state_10

pvf_reg_merging  -survived mem_read_arbi_m0/read_state_6 -deleted mem_write_arbi_m0/write_state_14

pvf_reg_merging  -survived mem_read_arbi_m0/rd_burst_len[0] -deleted mem_read_arbi_m0/rd_burst_len[1]

pvf_reg_merging  -survived mem_read_arbi_m0/rd_burst_len[0] -deleted mem_read_arbi_m0/rd_burst_len[2]

pvf_reg_merging  -survived mem_read_arbi_m0/rd_burst_len[0] -deleted mem_read_arbi_m0/rd_burst_len[3]

pvf_reg_merging  -survived mem_read_arbi_m0/rd_burst_len[0] -deleted mem_read_arbi_m0/rd_burst_len[5]

pvf_reg_merging  -survived mem_read_arbi_m0/rd_burst_len[0] -deleted mem_read_arbi_m0/rd_burst_len[6]

pvf_reg_merging  -survived mem_read_arbi_m0/rd_burst_len[0] -deleted mem_read_arbi_m0/rd_burst_len[7]

pvf_reg_merging  -survived mem_read_arbi_m0/rd_burst_len[0] -deleted mem_read_arbi_m0/rd_burst_len[8]

pvf_reg_merging  -survived mem_read_arbi_m0/rd_burst_len[0] -deleted mem_read_arbi_m0/rd_burst_len[9]

pvf_reg_merging  -survived mem_write_arbi_m0/wr_burst_len[0] -deleted mem_write_arbi_m0/wr_burst_len[1]

pvf_reg_merging  -survived mem_write_arbi_m0/wr_burst_len[0] -deleted mem_write_arbi_m0/wr_burst_len[2]

pvf_reg_merging  -survived mem_write_arbi_m0/wr_burst_len[0] -deleted mem_write_arbi_m0/wr_burst_len[3]

pvf_reg_merging  -survived mem_write_arbi_m0/wr_burst_len[0] -deleted mem_write_arbi_m0/wr_burst_len[5]

pvf_reg_merging  -survived mem_write_arbi_m0/wr_burst_len[0] -deleted mem_write_arbi_m0/wr_burst_len[6]

pvf_reg_merging  -survived mem_write_arbi_m0/wr_burst_len[0] -deleted mem_write_arbi_m0/wr_burst_len[7]

pvf_reg_merging  -survived mem_write_arbi_m0/wr_burst_len[0] -deleted mem_write_arbi_m0/wr_burst_len[8]

pvf_reg_merging  -survived mem_write_arbi_m0/wr_burst_len[0] -deleted mem_write_arbi_m0/wr_burst_len[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[24]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[45]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[46]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[47]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[48]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[49]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[50]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[51]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[52]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[53]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[54]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[55]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[56]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[57]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[58]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[59]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt[2] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[35]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[39]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[43]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[47]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[51]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[55]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[59]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[29]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d0[0] -deleted video_rect_read_data_m0/pos_data_d0[1]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d0[0] -deleted video_rect_read_data_m0/pos_data_d0[2]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d0[0] -deleted video_rect_read_data_m0/pos_data_d0[3]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d0[0] -deleted video_rect_read_data_m0/pos_data_d0[4]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d0[5] -deleted video_rect_read_data_m0/pos_data_d0[6]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d0[5] -deleted video_rect_read_data_m0/pos_data_d0[7]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d0[5] -deleted video_rect_read_data_m0/pos_data_d0[8]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d0[5] -deleted video_rect_read_data_m0/pos_data_d0[9]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d0[5] -deleted video_rect_read_data_m0/pos_data_d0[10]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d0[11] -deleted video_rect_read_data_m0/pos_data_d0[12]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d0[11] -deleted video_rect_read_data_m0/pos_data_d0[13]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d0[11] -deleted video_rect_read_data_m0/pos_data_d0[14]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d0[11] -deleted video_rect_read_data_m0/pos_data_d0[15]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d1[0] -deleted video_rect_read_data_m0/pos_data_d1[1]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d1[0] -deleted video_rect_read_data_m0/pos_data_d1[2]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d1[0] -deleted video_rect_read_data_m0/pos_data_d1[3]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d1[0] -deleted video_rect_read_data_m0/pos_data_d1[4]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d1[5] -deleted video_rect_read_data_m0/pos_data_d1[6]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d1[5] -deleted video_rect_read_data_m0/pos_data_d1[7]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d1[5] -deleted video_rect_read_data_m0/pos_data_d1[8]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d1[5] -deleted video_rect_read_data_m0/pos_data_d1[9]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d1[5] -deleted video_rect_read_data_m0/pos_data_d1[10]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d1[11] -deleted video_rect_read_data_m0/pos_data_d1[12]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d1[11] -deleted video_rect_read_data_m0/pos_data_d1[13]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d1[11] -deleted video_rect_read_data_m0/pos_data_d1[14]

pvf_reg_merging  -survived video_rect_read_data_m0/pos_data_d1[11] -deleted video_rect_read_data_m0/pos_data_d1[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[43]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[44]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[42] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[43]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[42] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[44]

pvf_reg_constant mem_read_arbi_m0/rd_burst_len[0] 0

pvf_reg_constant mem_read_arbi_m0/read_state_6 0

pvf_reg_constant mem_write_arbi_m0/wr_burst_len[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_ba[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_4 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_9 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[10] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[13] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[14] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[15] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[17] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[18] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[19] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[21] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[22] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[23] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[25] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[26] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[27] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[29] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[30] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_merging  -survived rstn_1ms[14] -deleted rstn_1ms[15]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[6]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[7]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[8]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[9]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[10]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[11]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[12]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[13]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[14]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[15]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[16]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[17]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[18]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[19]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[20]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[5]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[6]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[7]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[8]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[9]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[10]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[11]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[12]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[13]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[14]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[15]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[16]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[17]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[18]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[19]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[20]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[21]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[22]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[23]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[24]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[25]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[26]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[6]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[7]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[8]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[9]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[10]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[11]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[12]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[13]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[14]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[15]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[16]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[17]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[18]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[19]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[20]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[5]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[6]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[7]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[8]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[9]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[10]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[11]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[12]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[13]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[14]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[15]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[16]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[17]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[18]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[19]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[20]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[21]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[22]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[23]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[24]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[25]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_constant rstn_1ms[14] 0

pvf_reg_constant color_bar_m0/v_cnt[11] 0

pvf_reg_constant ms72xx_ctl/iic_dri_rx/fre_cnt[5] 0

pvf_reg_constant ms72xx_ctl/iic_dri_rx/twr_cnt[4] 0

pvf_reg_constant ms72xx_ctl/iic_dri_tx/fre_cnt[5] 0

pvf_reg_constant ms72xx_ctl/iic_dri_tx/twr_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_phyupd_req 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_status 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[33] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[34] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[35] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[33] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[34] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[35] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/zqcs_req 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[12] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[7] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[14] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[10] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr5[4] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rx_rate_chng_posedge 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[12] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[7] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[14] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[10] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr5[4] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_posedge 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0[13] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[7] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[7] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr3[7] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_tx_rate_chng_posedge 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/dfi_phyupd_ack 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[0] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/update_req 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][0] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][16] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/update_req_r 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[1] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[6] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[7] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[8] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[10] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[12] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[13] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[14] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[15] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[1] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[2] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[5] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[6] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[7] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[8] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[10] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[12] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[13] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[14] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[15] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][1] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][6] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][7] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][8] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][10] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][12] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][13] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][14] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][15] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][17] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][18] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][21] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][22] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][23] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][24] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][26] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][28] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][29] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][30] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][31] 0

pvf_reg_constant ms72xx_ctl/iic_dri_rx/trans_byte_max[3] 0

pvf_reg_constant ms72xx_ctl/iic_dri_tx/trans_byte_max[3] 0

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[3] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[9] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[11]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[9] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[34]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[35]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[36]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[34]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[35]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[36]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[5] -deleted u_aq_axi_master/reg_rd_len[6]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[5] -deleted u_aq_axi_master/reg_rd_len[7]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[5] -deleted u_aq_axi_master/reg_rd_len[8]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[9] -deleted u_aq_axi_master/reg_rd_len[10]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[5] -deleted u_aq_axi_master/reg_wr_len[6]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[5] -deleted u_aq_axi_master/reg_wr_len[7]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[5] -deleted u_aq_axi_master/reg_wr_len[8]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[9] -deleted u_aq_axi_master/reg_wr_len[10]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][25] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][27]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][3] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][9] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[34]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[35]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[36]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[3]

pvf_reg_constant ms72xx_ctl/iic_dri_rx/trans_byte_max[1] 0

pvf_reg_constant ms72xx_ctl/iic_dri_tx/trans_byte_max[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_5 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_zqcs 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_6 0

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[0][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[1][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[2][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[3][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[4][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[5][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[6][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[0][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[1][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[4][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[6][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[3][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[5][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[7][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[7][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[6][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[6][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[7][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[7][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[8][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[8][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[9][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[9][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[10][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[10][7:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[12][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[12][7:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_ack_r[1:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/wptr

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0]

pvf_reg_merging  -survived coms1_reg_config/clock_20k -deleted coms2_reg_config/clock_20k

pvf_reg_merging  -survived coms1_reg_config/clock_20k_cnt[10:0] -deleted coms2_reg_config/clock_20k_cnt[10:0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][7:0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[11][7:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[31:0] -deleted u_video_scale_eth_1/scale_width_coffe[31:0]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[2]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[3]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[4]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[5]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[6]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[7]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[8]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[9]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[10]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[11]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[12]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[13]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[14]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[0] -deleted u_video_scale_eth_1/scale_height_coffe[15]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[0] -deleted u_video_scale_eth_1/scale_height_coffe[16]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[17]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[18]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[19]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[20]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[21]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[22]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[23]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[24]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[25]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[26]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[27]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[28]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[29]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[30]

pvf_reg_merging  -survived u_video_scale_eth_1/scale_height_coffe[1] -deleted u_video_scale_eth_1/scale_height_coffe[31]

pvf_reg_constant u_video_scale_eth_1/scale_height_coffe[0] 1

pvf_reg_constant u_video_scale_eth_1/scale_height_coffe[1] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[31]

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_cnt[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_cnt[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_cnt[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/read_cnt[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/write_cnt[3] 0

pvf_reg_constant mem_read_arbi_m0/read_state_7 0

pvf_reg_constant mem_read_arbi_m0/read_state_11 0

pvf_reg_constant mem_read_arbi_m0/read_state_15 0

pvf_reg_constant mem_write_arbi_m0/write_state_7 0

pvf_reg_constant mem_write_arbi_m0/write_state_11 0

pvf_reg_constant mem_write_arbi_m0/write_state_15 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_18 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_0 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_1 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_2 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_3 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_4 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[0] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[1] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[2] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[3] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[4] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[0] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[1] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[2] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[3] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[4] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][0] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][1] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][2] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][3] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][4] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][5] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][6] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[11][7] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][0] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][1] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][2] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][3] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][4] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][5] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][6] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[13][7] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_10 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_10 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_5 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_complete 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_en 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/rate_change_on 1

pvf_reg_merging  -survived u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[2:0] -deleted u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_RATE[2:0]

pvf_reg_merging  -survived u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[2:0] -deleted u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_RATE[2:0]

pvf_reg_merging  -survived mem_read_arbi_m0/read_state_8 -deleted mem_read_arbi_m0/read_state_12

pvf_reg_merging  -survived mem_read_arbi_m0/read_state_8 -deleted mem_read_arbi_m0/read_state_16

pvf_reg_merging  -survived mem_read_arbi_m0/read_state_8 -deleted mem_write_arbi_m0/write_state_8

pvf_reg_merging  -survived mem_read_arbi_m0/read_state_8 -deleted mem_write_arbi_m0/write_state_12

pvf_reg_merging  -survived mem_read_arbi_m0/read_state_8 -deleted mem_write_arbi_m0/write_state_16

pvf_reg_constant mem_read_arbi_m0/read_state_8 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_0 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_1 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_done 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/ref_tri_r 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_status 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_2 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_3 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_4 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_5 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_6 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[7] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[32]

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[32]

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/update_cal_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[0] 0

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[0] 1

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[1] 1

pvf_reg_constant u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[2] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[9][0] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[9][1] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[9][2] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[9][3] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[9][4] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[9][5] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[9][6] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[9][7] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[8][0] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[8][1] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[8][2] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[8][3] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[8][4] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[8][5] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[8][6] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[8][7] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[10][0] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[10][1] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[10][2] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[10][3] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[10][4] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[10][5] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[10][6] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[10][7] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[6][0] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[6][1] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[6][2] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[6][3] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[6][4] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[6][5] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[6][6] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[6][7] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[7][0] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[7][1] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[7][2] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[7][3] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[7][4] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[7][5] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[7][6] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[7][7] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[12][0] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[12][1] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[12][2] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[12][3] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[12][4] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[12][5] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[12][6] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/eth_head[12][7] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][0] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][1] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][2] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][3] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][4] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][5] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][6] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/preamble[2][7] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[7][0] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[7][1] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[7][2] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[7][3] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[7][4] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[7][5] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[7][6] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/preamble[7][7] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[13][0] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[13][1] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[13][2] 1

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[13][3] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[13][4] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[13][5] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[13][6] 0

pvf_reg_constant u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[13][7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[5] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[4] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/r_cnt_pass 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/r_cnt_almost_pass 0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[9] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[9]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[9] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata_en[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/wr_enable_d

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[64] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[128]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[65] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[129]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[66] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[130]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[67] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[131]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[68] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[132]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[69] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[133]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[70] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[134]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[71] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[135]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[72] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[136]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[73] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[137]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[74] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[138]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[75] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[139]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[76] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[140]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[77] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[141]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[78] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[142]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[79] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[143]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[80] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[144]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[81] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[145]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[82] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[146]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[83] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[147]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[84] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[148]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[85] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[149]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[86] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[150]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[87] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[151]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[88] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[152]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[89] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[153]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[90] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[154]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[91] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[155]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[92] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[156]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[93] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[157]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[94] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[158]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[95] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[159]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[96] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[160]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[97] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[161]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[98] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[162]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[99] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[163]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[3] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata_en[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/wr_enable_d

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[23][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[5][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[23][1] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[5][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[23][2] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[5][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[23][3] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[5][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[23][4] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[5][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[23][5] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[5][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[23][6] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[5][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[23][7] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[5][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[22][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[4][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[22][1] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[4][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[22][2] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[4][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[22][3] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[4][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[22][4] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[4][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[22][5] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[4][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[22][6] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[4][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[22][7] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[4][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[21][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[3][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[21][1] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[3][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[21][2] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[3][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[21][3] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[3][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[21][4] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[3][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[21][5] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[3][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[21][6] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[3][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[21][7] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[3][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[20][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[2][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[20][1] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[2][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[20][2] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[2][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[20][3] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[2][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[20][4] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[2][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[20][5] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[2][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[20][6] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[2][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[20][7] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[2][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[19][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[1][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[19][1] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[1][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[19][2] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[1][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[19][3] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[1][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[19][4] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[1][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[19][5] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[1][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[19][6] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[1][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[19][7] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[1][7]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[18][0] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[0][0]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[18][1] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[0][1]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[18][2] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[0][2]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[18][3] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[0][3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[18][4] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[0][4]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[18][5] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[0][5]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[18][6] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[0][6]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/arp_data[18][7] -deleted u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_tx/eth_head[0][7]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rdy -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/calib_done_r -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[5] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/tx_data_num[3]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/total_num[5] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/udp_num[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[100] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[164]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[101] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[165]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[102] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[166]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[103] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[167]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[104] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[168]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[105] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[169]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[106] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[170]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[107] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[171]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[108] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[172]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[109] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[173]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[110] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[174]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[111] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[175]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[112] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[176]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[113] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[177]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[114] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[178]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[115] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[179]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[116] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[180]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[117] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[181]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[118] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[182]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[119] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[183]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[120] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[184]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[121] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[185]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[122] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[186]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[123] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[187]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[124] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[188]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[125] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[189]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[126] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[190]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[127] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[191]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[128] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[192]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[129] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[193]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[130] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[194]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[131] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[195]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[132] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[196]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[133] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[197]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[134] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[198]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[135] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[199]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[136] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[200]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[137] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[201]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[138] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[202]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[139] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[203]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[140] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[204]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[141] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[205]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[142] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[206]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[143] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[207]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[144] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[208]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[145] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[209]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[146] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[210]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[147] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[211]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[148] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[212]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[149] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[213]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[150] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[214]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[151] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[215]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[152] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[216]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[153] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[217]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[154] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[218]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[155] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[219]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[156] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[220]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[157] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[221]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[158] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[222]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[159] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[223]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[160] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[224]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[161] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[225]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[162] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[226]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[163] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[227]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[164] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[228]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[165] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[229]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[166] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[230]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[167] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[231]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[168] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[232]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[169] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[233]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[170] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[234]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[171] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[235]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[172] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[236]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[173] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[237]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[174] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[238]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[175] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[239]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[176] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[240]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[177] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[241]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[178] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[242]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[179] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[243]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[180] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[244]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[181] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[245]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[182] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[246]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[183] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[247]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[184] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[248]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[185] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[249]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[186] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[250]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[187] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[251]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[188] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[252]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[189] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[253]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[190] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[254]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[191] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[255]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/usr_wdp_rdy_dly

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][3] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][19]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][5] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][20]

pvf_reg_merging  -survived u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[0][9] -deleted u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[6][25]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[3] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[41]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[41]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[42]

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_4 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[3] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[0] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[1] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[2] 0

pvf_reg_constant frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant mem_read_arbi_m0/rd_burst_addr[0] 0

pvf_reg_constant mem_read_arbi_m0/rd_burst_addr[1] 0

pvf_reg_constant mem_read_arbi_m0/rd_burst_addr[2] 0

pvf_reg_constant mem_read_arbi_m0/rd_burst_addr[3] 0

pvf_reg_constant mem_write_arbi_m0/wr_burst_addr[0] 0

pvf_reg_constant mem_write_arbi_m0/wr_burst_addr[1] 0

pvf_reg_constant mem_write_arbi_m0/wr_burst_addr[2] 0

pvf_reg_constant mem_write_arbi_m0/wr_burst_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/update_start 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_0 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[5] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[6] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[7] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[8] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[5] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[6] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[7] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[16] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[16] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_req 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/update_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/ddrphy_update_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/wr_rem_flag 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_4 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/double_wr 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[38] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[38] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_double_wr 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_double_wr 0

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[2]
