
*** Running vivado
    with args -log design_1_control_slicer_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_control_slicer_0_3.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_control_slicer_0_3.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1248.258 ; gain = 23.922
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.cache/ip 
Command: synth_design -top design_1_control_slicer_0_3 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2368
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_control_slicer_0_3' [c:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.gen/sources_1/bd/design_1/ip/design_1_control_slicer_0_3/synth/design_1_control_slicer_0_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'control_slicer' [C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.srcs/sources_1/new/control_slicer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'control_slicer' (1#1) [C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.srcs/sources_1/new/control_slicer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_control_slicer_0_3' (2#1) [c:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.gen/sources_1/bd/design_1/ip/design_1_control_slicer_0_3/synth/design_1_control_slicer_0_3.v:58]
WARNING: [Synth 8-7129] Port channel1_I[31] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[30] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[29] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[28] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[27] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[26] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[25] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[24] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[23] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[22] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[21] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[20] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[19] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[18] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[17] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[16] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[15] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[14] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[13] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[12] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[11] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[10] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[9] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[8] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[7] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[6] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[5] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[4] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[3] in module control_slicer is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[2] in module control_slicer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1248.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1248.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_control_slicer_0_3 has port channel1_O[1] driven by constant 0
WARNING: [Synth 8-7129] Port channel1_I[31] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[30] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[29] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[28] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[27] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[26] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[25] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[24] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[23] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[22] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[21] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[20] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[19] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[18] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[17] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[16] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[15] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[14] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[13] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[12] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[11] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[10] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[9] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[8] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[7] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[6] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[5] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[4] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[3] in module design_1_control_slicer_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel1_I[2] in module design_1_control_slicer_0_3 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1248.258 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1248.258 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1248.258 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1248.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1261.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 59b1e588
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1261.875 ; gain = 13.617
INFO: [Common 17-1381] The checkpoint 'C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.runs/design_1_control_slicer_0_3_synth_1/design_1_control_slicer_0_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_control_slicer_0_3, cache-ID = 74710b1f0f7bc64f
INFO: [Common 17-1381] The checkpoint 'C:/Users/macie/Desktop/testcases/mentor_security_trng_2.0/arty_z7_design/arty_z7_design.runs/design_1_control_slicer_0_3_synth_1/design_1_control_slicer_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_control_slicer_0_3_utilization_synth.rpt -pb design_1_control_slicer_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  1 18:15:49 2021...
