{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762382045843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762382045844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 05 17:34:05 2025 " "Processing started: Wed Nov 05 17:34:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762382045844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382045844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382045844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762382046416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762382046416 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style src/char_rom.v(27) " "Unrecognized synthesis attribute \"rom_style\" at src/char_rom.v(27)" {  } { { "src/char_rom.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/char_rom.v" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382058798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/char_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src/char_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_rom " "Found entity 1: ascii_rom" {  } { { "src/char_rom.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/char_rom.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382058806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382058806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "src/clock_divider.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382058826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382058826 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.v(70) " "Verilog HDL warning at data_memory.v(70): extended using \"x\" or \"z\"" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762382058848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382058849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382058849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sum4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sum4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4 " "Found entity 1: sum4" {  } { { "src/sum4.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/sum4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382058868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382058868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "src/register_unit.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/register_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382058887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382058887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382058904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382058904 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_3.v(16) " "Verilog HDL warning at mux_3.v(16): extended using \"x\" or \"z\"" {  } { { "src/mux_3.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/mux_3.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762382058920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Found entity 1: mux_3" {  } { { "src/mux_3.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/mux_3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382058921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382058921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "src/mux_2.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/mux_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382058938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382058938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/instruction_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382058957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382058957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/imm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/imm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_generator " "Found entity 1: imm_generator" {  } { { "src/imm_generator.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/imm_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382058975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382058975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "src/control_unit.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382058996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382058996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/branch_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/branch_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_unit " "Found entity 1: branch_unit" {  } { { "src/branch_unit.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/branch_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382059019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059019 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(43) " "Verilog HDL warning at alu.v(43): extended using \"x\" or \"z\"" {  } { { "src/alu.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/alu.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1762382059034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382059035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "src/top_level.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382059050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock50_25.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clock50_25.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock50_25 " "Found entity 1: clock50_25" {  } { { "src/clock50_25.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/clock50_25.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382059064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382059085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top_vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_vga_display " "Found entity 1: top_vga_display" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382059102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/to_ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file src/to_ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 to_ascii " "Found entity 1: to_ascii" {  } { { "src/to_ascii.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/to_ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382059117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin_to_hex_ascii.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/bin_to_hex_ascii.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_hex_ascii " "Found entity 1: bin_to_hex_ascii" {  } { { "src/bin_to_hex_ascii.sv" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/bin_to_hex_ascii.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382059135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ascii_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ascii_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_test " "Found entity 1: ascii_test" {  } { { "src/ascii_test.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/ascii_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382059154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core.v 1 1 " "Found 1 design units, including 1 entities, in source file src/core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "src/core.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382059170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/char_rom_file.v 1 1 " "Found 1 design units, including 1 entities, in source file src/char_rom_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "src/char_rom_file.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/char_rom_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382059189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fixed_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fixed_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 fixed_text_rom " "Found entity 1: fixed_text_rom" {  } { { "src/fixed_rom.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/fixed_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382059203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "src/decoder.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382059218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin_to_ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bin_to_ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_ascii " "Found entity 1: bin_to_ascii" {  } { { "src/bin_to_ascii.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/bin_to_ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382059239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin_to_hex_ascii_2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bin_to_hex_ascii_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_hex_ascii_2 " "Found entity 1: bin_to_hex_ascii_2" {  } { { "src/bin_to_hex_ascii_2.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/bin_to_hex_ascii_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382059257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin_to_ascii_5.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bin_to_ascii_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_ascii_5 " "Found entity 1: bin_to_ascii_5" {  } { { "src/bin_to_ascii_5.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/bin_to_ascii_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382059278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin_to_ascii_3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bin_to_ascii_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_ascii_3 " "Found entity 1: bin_to_ascii_3" {  } { { "src/bin_to_ascii_3.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/bin_to_ascii_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762382059299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762382059434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core " "Elaborating entity \"core\" for hierarchy \"core:core\"" {  } { { "src/top_level.v" "core" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_level.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382059496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 core.v(170) " "Verilog HDL assignment warning at core.v(170): truncated value with size 5 to match size of target (3)" {  } { { "src/core.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762382059507 "|top_level|core:core"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd core.v(4) " "Output port \"rd\" at core.v(4) has no driver" {  } { { "src/core.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1762382059510 "|top_level|core:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc core:core\|pc:program_counter " "Elaborating entity \"pc\" for hierarchy \"core:core\|pc:program_counter\"" {  } { { "src/core.v" "program_counter" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382059548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum4 core:core\|sum4:sum " "Elaborating entity \"sum4\" for hierarchy \"core:core\|sum4:sum\"" {  } { { "src/core.v" "sum" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382059560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory core:core\|instruction_memory:instructionmemory " "Elaborating entity \"instruction_memory\" for hierarchy \"core:core\|instruction_memory:instructionmemory\"" {  } { { "src/core.v" "instructionmemory" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382059570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit core:core\|control_unit:controlunit " "Elaborating entity \"control_unit\" for hierarchy \"core:core\|control_unit:controlunit\"" {  } { { "src/core.v" "controlunit" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382059599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit core:core\|register_unit:unidadderegistros " "Elaborating entity \"register_unit\" for hierarchy \"core:core\|register_unit:unidadderegistros\"" {  } { { "src/core.v" "unidadderegistros" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382059631 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_unit.v(60) " "Verilog HDL Always Construct warning at register_unit.v(60): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "src/register_unit.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/register_unit.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762382059651 "|top_level|core:core|register_unit:unidadderegistros"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_generator core:core\|imm_generator:immgen " "Elaborating entity \"imm_generator\" for hierarchy \"core:core\|imm_generator:immgen\"" {  } { { "src/core.v" "immgen" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382059799 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 imm_generator.v(15) " "Verilog HDL assignment warning at imm_generator.v(15): truncated value with size 40 to match size of target (32)" {  } { { "src/imm_generator.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/imm_generator.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762382059800 "|top_level|core:core|imm_generator:immgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_unit core:core\|branch_unit:branchunit " "Elaborating entity \"branch_unit\" for hierarchy \"core:core\|branch_unit:branchunit\"" {  } { { "src/core.v" "branchunit" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382059812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 core:core\|mux_2:mux_2_1_alu_a " "Elaborating entity \"mux_2\" for hierarchy \"core:core\|mux_2:mux_2_1_alu_a\"" {  } { { "src/core.v" "mux_2_1_alu_a" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382059826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:core\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"core:core\|alu:alu\"" {  } { { "src/core.v" "alu" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382059838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory core:core\|data_memory:datamemory_1 " "Elaborating entity \"data_memory\" for hierarchy \"core:core\|data_memory:datamemory_1\"" {  } { { "src/core.v" "datamemory_1" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382059860 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "data_memory.v(17) " "Verilog HDL Case Statement warning at data_memory.v(17): incomplete case statement has no default case item" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1762382059876 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[0\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059948 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[0\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059948 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[0\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059949 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[0\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059949 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[0\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059949 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[0\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059950 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[0\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059950 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[0\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059950 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[1\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059951 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[1\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059951 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[1\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059952 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[1\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059952 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[1\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059952 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[1\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059952 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[1\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059952 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[1\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059953 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[2\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059953 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[2\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059954 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[2\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059954 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[2\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059954 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[2\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059955 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[2\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059955 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[2\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059955 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[2\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059956 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[3\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059957 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[3\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059957 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[3\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059957 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[3\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059958 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[3\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059958 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[3\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059958 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[3\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059958 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[3\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059959 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[4\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059959 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[4\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059960 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[4\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059960 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[4\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059960 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[4\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059961 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[4\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059961 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[4\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059961 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[4\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059962 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[5\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059962 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[5\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059962 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[5\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059963 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[5\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059963 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[5\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059964 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[5\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059964 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[5\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059964 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[5\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059964 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[6\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059964 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[6\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059965 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[6\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059965 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[6\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059965 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[6\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059965 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[6\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059966 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[6\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059966 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[6\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059967 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[7\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059967 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[7\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059967 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[7\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059968 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[7\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059968 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[7\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059968 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[7\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059969 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[7\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059969 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[7\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059969 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[8\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059969 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[8\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059969 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[8\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059969 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[8\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059970 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[8\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059970 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[8\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059970 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[8\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059970 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[8\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059970 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[9\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059970 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[9\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059970 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[9\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059971 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[9\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059971 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[9\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059971 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[9\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059971 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[9\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059971 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[9\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059971 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[10\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059972 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[10\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059972 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[10\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059972 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[10\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059973 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[10\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059973 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[10\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059974 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[10\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059974 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[10\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059975 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[11\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059975 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[11\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059975 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[11\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059976 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[11\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059976 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[11\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059976 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[11\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059977 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[11\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059977 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[11\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059977 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[12\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059977 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[12\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059977 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[12\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059978 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[12\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059978 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[12\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059978 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[12\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059979 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[12\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059979 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[12\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059979 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[13\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059980 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[13\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059980 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[13\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059981 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[13\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059981 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[13\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059981 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[13\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059982 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[13\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059982 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[13\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059982 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[14\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059982 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[14\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059983 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[14\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059983 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[14\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059983 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[14\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059984 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[14\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059984 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[14\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059984 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[14\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059985 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[15\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059985 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[15\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059985 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[15\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059985 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[15\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059986 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[15\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059986 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[15\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059987 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[15\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059987 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[15\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059988 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[16\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059988 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[16\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059988 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[16\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059988 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[16\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059988 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[16\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059989 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[16\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059989 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[16\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059989 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[16\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059989 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[17\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059990 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[17\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059991 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[17\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059991 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[17\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059991 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[17\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059992 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[17\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059992 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[17\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059993 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[17\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059993 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[18\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059993 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[18\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059994 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[18\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059994 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[18\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059995 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[18\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059995 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[18\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059995 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[18\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059995 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[18\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059996 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[19\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059996 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[19\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059996 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[19\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059997 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[19\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059997 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[19\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059997 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[19\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059997 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[19\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059998 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[19\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059998 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[20\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059998 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[20\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059998 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[20\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059998 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[20\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059999 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[20\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059999 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[20\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059999 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[20\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382059999 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[20\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060000 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[21\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060000 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[21\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060000 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[21\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060001 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[21\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060001 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[21\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060001 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[21\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060002 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[21\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060002 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[21\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060002 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[22\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060002 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[22\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060003 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[22\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060003 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[22\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060003 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[22\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060003 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[22\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060003 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[22\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060003 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[22\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060004 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[23\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060005 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[23\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060005 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[23\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060005 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[23\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060005 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[23\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060006 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[23\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060006 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[23\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060006 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[23\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060006 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[24\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060007 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[24\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060007 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[24\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060007 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[24\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060007 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[24\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060008 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[24\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060008 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[24\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060008 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[24\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060008 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[25\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060009 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[25\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060009 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[25\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060010 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[25\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060010 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[25\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060010 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[25\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060011 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[25\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060011 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[25\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060011 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[26\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060011 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[26\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060011 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[26\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060012 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[26\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060012 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[26\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060012 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[26\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060013 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[26\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060013 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[26\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060014 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[27\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060014 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[27\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060014 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[27\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060014 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[27\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060014 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[27\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060015 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[27\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060015 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[27\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060015 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[27\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060015 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[28\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060016 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[28\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060016 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[28\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060016 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[28\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060016 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[28\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060017 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[28\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060017 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[28\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060017 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[28\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060017 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[29\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060018 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[29\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060018 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[29\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060018 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[29\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060019 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[29\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060019 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[29\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060019 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[29\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060019 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[29\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060019 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[30\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060020 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[30\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060020 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[30\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060020 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[30\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060020 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[30\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060021 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[30\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060021 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[30\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060021 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[30\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060021 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[31\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060022 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[31\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060022 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[31\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060022 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[31\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060022 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[31\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060023 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[31\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060023 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[31\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060024 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[31\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060024 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[32\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060024 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[32\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060024 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[32\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060025 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[32\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060025 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[32\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060025 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[32\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060026 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[32\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060026 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[32\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060027 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[33\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060027 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[33\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060027 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[33\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060027 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[33\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060027 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[33\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060028 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[33\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060028 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[33\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060029 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[33\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060029 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[34\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060029 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[34\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060030 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[34\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060030 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[34\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060030 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[34\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060030 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[34\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060031 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[34\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060031 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[34\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060031 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[35\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060031 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[35\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060031 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[35\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060031 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[35\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060032 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[35\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060032 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[35\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060032 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[35\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060032 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[35\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060032 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[36\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060032 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[36\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060032 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[36\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060033 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[36\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060033 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[36\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060033 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[36\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060033 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[36\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060033 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[36\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060033 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[37\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060034 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[37\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060034 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[37\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060034 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[37\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060034 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[37\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060034 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[37\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060034 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[37\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060035 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[37\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060035 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[38\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060035 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[38\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060035 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[38\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060036 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[38\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060036 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[38\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060036 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[38\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060036 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[38\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060036 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[38\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060036 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[39\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060037 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[39\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060037 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[39\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060037 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[39\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060037 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[39\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060037 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[39\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060037 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[39\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060038 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[39\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060038 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[40\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060038 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[40\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060038 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[40\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060038 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[40\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060038 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[40\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060038 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[40\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060039 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[40\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060039 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[40\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060039 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[41\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060039 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[41\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060039 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[41\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060039 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[41\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060040 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[41\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060040 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[41\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060040 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[41\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060040 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[41\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060040 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[42\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060040 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[42\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060041 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[42\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060041 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[42\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060041 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[42\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060041 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[42\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060041 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[42\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060041 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[42\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060042 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[43\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060042 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[43\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060042 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[43\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060042 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[43\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060042 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[43\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060042 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[43\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060043 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[43\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060043 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[43\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060043 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[44\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060043 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[44\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060043 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[44\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060043 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[44\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060044 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[44\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060044 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[44\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060044 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[44\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060044 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[44\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060044 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[45\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060044 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[45\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060044 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[45\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060045 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[45\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060045 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[45\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060045 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[45\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060045 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[45\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060045 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[45\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060045 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[46\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060046 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[46\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060046 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[46\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060046 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[46\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060046 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[46\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060046 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[46\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060046 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[46\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060046 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[46\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060047 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[47\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060047 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[47\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060047 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[47\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060047 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[47\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060047 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[47\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060047 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[47\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060048 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[47\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060048 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[47\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060048 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[48\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060048 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[48\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060048 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[48\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060049 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[48\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060049 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[48\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060049 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[48\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060049 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[48\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060049 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[48\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060049 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[49\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060050 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[49\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060050 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[49\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060050 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[49\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060050 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[49\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060051 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[49\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060051 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[49\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060051 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[49\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060051 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[50\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060052 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[50\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060052 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[50\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060052 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[50\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060052 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[50\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060052 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[50\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060053 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[50\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060053 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[50\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060053 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[51\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060053 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[51\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060054 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[51\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060054 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[51\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060054 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[51\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060055 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[51\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060055 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[51\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060055 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[51\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060055 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[52\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060056 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[52\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060056 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[52\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060056 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[52\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060057 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[52\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060057 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[52\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060057 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[52\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060057 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[52\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060058 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[53\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060058 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[53\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060058 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[53\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060059 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[53\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060059 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[53\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060059 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[53\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060060 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[53\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060060 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[53\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060060 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[54\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060060 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[54\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060061 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[54\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060061 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[54\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060061 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[54\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060062 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[54\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060062 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[54\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060062 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[54\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060063 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[55\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060063 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[55\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060063 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[55\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060064 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[55\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060064 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[55\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060064 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[55\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060064 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[55\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060065 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[55\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060065 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[56\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060065 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[56\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060066 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[56\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060066 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[56\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060066 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[56\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060067 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[56\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060067 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[56\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060067 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[56\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060067 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[57\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060068 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[57\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060068 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[57\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060068 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[57\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060069 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[57\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060069 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[57\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060069 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[57\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060069 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[57\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060070 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[58\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060070 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[58\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060070 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[58\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060070 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[58\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060071 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[58\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060071 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[58\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060071 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[58\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060072 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[58\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060072 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[59\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060072 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[59\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060073 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[59\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060073 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[59\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060073 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[59\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060073 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[59\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060073 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[59\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060075 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[59\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060075 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[60\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060075 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[60\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060075 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[60\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060076 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[60\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060076 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[60\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060076 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[60\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060077 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[60\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060077 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[60\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060077 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[61\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060078 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[61\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060078 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[61\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060078 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[61\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060078 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[61\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060079 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[61\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060079 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[61\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060079 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[61\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060079 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[62\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060080 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[62\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060080 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[62\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060080 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[62\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060081 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[62\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060081 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[62\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060081 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[62\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060081 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[62\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060081 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[63\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060081 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[63\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060082 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[63\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060082 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[63\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060082 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[63\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060082 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[63\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060082 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[63\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060082 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[63\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060083 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[64\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060083 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[64\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060083 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[64\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060083 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[64\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060083 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[64\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060084 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[64\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060084 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[64\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060084 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[64\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060084 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[65\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060084 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[65\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060085 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[65\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060085 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[65\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060085 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[65\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060085 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[65\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060085 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[65\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060086 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[65\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060086 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[66\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060086 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[66\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060086 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[66\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060086 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[66\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060087 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[66\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060087 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[66\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060087 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[66\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060087 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[66\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060087 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[67\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060088 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[67\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060088 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[67\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060088 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[67\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060088 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[67\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060088 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[67\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060089 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[67\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060089 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[67\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060089 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[68\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060089 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[68\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060090 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[68\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060090 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[68\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060090 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[68\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060090 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[68\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060090 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[68\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060090 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[68\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060091 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[69\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[69\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060091 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[69\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[69\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060091 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[69\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[69\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060091 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[69\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[69\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060092 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[69\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[69\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060092 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[69\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[69\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060092 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[69\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[69\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060092 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[69\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[69\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060092 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[70\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[70\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060093 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[70\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[70\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060093 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[70\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[70\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060093 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[70\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[70\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060093 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[70\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[70\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060093 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[70\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[70\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060094 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[70\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[70\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060094 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[70\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[70\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060094 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[71\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[71\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060094 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[71\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[71\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060094 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[71\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[71\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060095 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[71\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[71\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060095 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[71\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[71\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060095 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[71\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[71\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060095 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[71\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[71\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060095 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[71\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[71\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060096 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[72\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060096 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[72\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060096 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[72\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060097 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[72\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060097 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[72\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060097 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[72\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060097 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[72\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060097 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[72\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060098 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[73\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060098 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[73\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060098 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[73\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060098 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[73\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060098 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[73\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060099 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[73\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060099 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[73\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060099 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[73\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060099 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[74\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060100 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[74\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060100 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[74\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060100 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[74\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060100 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[74\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060100 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[74\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060101 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[74\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060101 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[74\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060101 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[75\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060101 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[75\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060102 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[75\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060102 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[75\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060102 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[75\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060102 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[75\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060102 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[75\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060103 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[75\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060103 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[76\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060103 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[76\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060103 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[76\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060104 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[76\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060104 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[76\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060104 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[76\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060104 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[76\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060104 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[76\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060105 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[77\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060105 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[77\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060105 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[77\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060105 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[77\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060105 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[77\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060106 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[77\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060106 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[77\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060106 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[77\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060106 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[78\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060106 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[78\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060107 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[78\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060107 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[78\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060107 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[78\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060107 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[78\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060108 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[78\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060108 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[78\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060108 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[79\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060108 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[79\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060108 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[79\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060109 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[79\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060109 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[79\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060109 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[79\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060109 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[79\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060109 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[79\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060110 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[80\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060110 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[80\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060110 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[80\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060110 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[80\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060110 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[80\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060111 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[80\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060111 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[80\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060111 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[80\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060111 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[81\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060111 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[81\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060112 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[81\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060112 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[81\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060112 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[81\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060113 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[81\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060113 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[81\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060113 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[81\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060113 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[82\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060114 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[82\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060114 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[82\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060114 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[82\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060114 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[82\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060114 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[82\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060114 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[82\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060115 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[82\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060115 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[83\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060115 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[83\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060115 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[83\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060115 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[83\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060115 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[83\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060116 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[83\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060116 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[83\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060116 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[83\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060116 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[84\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060116 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[84\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060116 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[84\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060117 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[84\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060117 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[84\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060117 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[84\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060117 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[84\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060117 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[84\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060117 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[85\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060118 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[85\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060118 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[85\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060118 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[85\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060119 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[85\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060119 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[85\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060119 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[85\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060119 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[85\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060119 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[86\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060119 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[86\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060120 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[86\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060120 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[86\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060120 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[86\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060120 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[86\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060120 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[86\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060120 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[86\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060121 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[87\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060121 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[87\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060121 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[87\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060121 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[87\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060121 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[87\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060121 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[87\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060121 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[87\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060122 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[87\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060122 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[88\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060122 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[88\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060122 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[88\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060122 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[88\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060122 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[88\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060123 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[88\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060123 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[88\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060123 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[88\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060123 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[89\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060123 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[89\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060123 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[89\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060124 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[89\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060124 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[89\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060124 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[89\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060124 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[89\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060124 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[89\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060124 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[90\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060125 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[90\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060125 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[90\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060126 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[90\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060126 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[90\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060127 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[90\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060128 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[90\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060128 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[90\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060128 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[91\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060129 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[91\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060129 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[91\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060130 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[91\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060130 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[91\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060130 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[91\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060131 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[91\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060131 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[91\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060131 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[92\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060131 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[92\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060132 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[92\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060132 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[92\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060132 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[92\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060133 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[92\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060133 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[92\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060133 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[92\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060134 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[93\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060134 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[93\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060134 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[93\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060134 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[93\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060134 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[93\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060134 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[93\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060135 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[93\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060135 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[93\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060135 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[94\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060135 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[94\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060135 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[94\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060135 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[94\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060136 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[94\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060136 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[94\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060136 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[94\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060136 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[94\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060136 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[95\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060136 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[95\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060137 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[95\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060137 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[95\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060137 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[95\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060137 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[95\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060137 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[95\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060138 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[95\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060138 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[96\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060138 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[96\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060138 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[96\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060139 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[96\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060139 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[96\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060139 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[96\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060139 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[96\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060139 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[96\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060139 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[97\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060140 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[97\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060140 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[97\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060140 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[97\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060140 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[97\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060140 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[97\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060140 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[97\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060141 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[97\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060141 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[98\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060141 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[98\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060141 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[98\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060141 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[98\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060141 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[98\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060142 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[98\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060142 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[98\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060142 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[98\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060142 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[99\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060142 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[99\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060143 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[99\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060143 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[99\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060143 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[99\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060143 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[99\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060143 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[99\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060144 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[99\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060144 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[100\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060144 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[100\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060145 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[100\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060145 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[100\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060145 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[100\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060145 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[100\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060145 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[100\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060145 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[100\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060146 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[101\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060146 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[101\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060146 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[101\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060146 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[101\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060146 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[101\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060147 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[101\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060147 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[101\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060147 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[101\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060147 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[102\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060147 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[102\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060148 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[102\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060148 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[102\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060148 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[102\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060148 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[102\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060148 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[102\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060149 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[102\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060149 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[103\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060149 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[103\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060149 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[103\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060149 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[103\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060150 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[103\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060150 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[103\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060150 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[103\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060150 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[103\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060150 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[104\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060151 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[104\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060151 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[104\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060151 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[104\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060151 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[104\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060151 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[104\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060152 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[104\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060152 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[104\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060152 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[105\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060152 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[105\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060153 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[105\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060153 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[105\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060153 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[105\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060153 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[105\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060154 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[105\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060154 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[105\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060154 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[106\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060155 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[106\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060155 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[106\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060155 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[106\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060156 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[106\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060156 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[106\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060156 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[106\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060156 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[106\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060157 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[107\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060157 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[107\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060157 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[107\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060158 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[107\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060158 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[107\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060158 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[107\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060158 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[107\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060158 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[107\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060159 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[108\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060159 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[108\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060159 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[108\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060160 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[108\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060160 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[108\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060160 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[108\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060161 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[108\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060161 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[108\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060161 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[109\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060161 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[109\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060162 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[109\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060162 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[109\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060162 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[109\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060163 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[109\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060163 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[109\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060163 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[109\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060164 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[110\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060164 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[110\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060164 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[110\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060164 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[110\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060165 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[110\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060165 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[110\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060165 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[110\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060166 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[110\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060166 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[111\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060166 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[111\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060167 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[111\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060167 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[111\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060167 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[111\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060168 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[111\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060168 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[111\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060168 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[111\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060169 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[112\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060169 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[112\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060169 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[112\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060170 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[112\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060170 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[112\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060170 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[112\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060171 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[112\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060171 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[112\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060171 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[113\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060172 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[113\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060172 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[113\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060172 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[113\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060173 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[113\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060173 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[113\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060173 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[113\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060174 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[113\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060174 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[114\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060174 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[114\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060175 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[114\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060175 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[114\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060175 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[114\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060176 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[114\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060176 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[114\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060176 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[114\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060177 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[115\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060177 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[115\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060177 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[115\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060177 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[115\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060178 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[115\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060178 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[115\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060178 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[115\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060178 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[115\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060179 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[116\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060179 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[116\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060179 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[116\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060179 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[116\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060179 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[116\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060180 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[116\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060180 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[116\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060180 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[116\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060180 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[117\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060180 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[117\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060181 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[117\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060181 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[117\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060181 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[117\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060181 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[117\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060182 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[117\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060182 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[117\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060182 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[118\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060182 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[118\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060182 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[118\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060183 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[118\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060183 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[118\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060183 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[118\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060183 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[118\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060184 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[118\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060184 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[119\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060184 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[119\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060184 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[119\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060184 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[119\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060185 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[119\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060185 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[119\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060185 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[119\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060185 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[119\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060186 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[120\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[120\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060186 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[120\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[120\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060186 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[120\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[120\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060186 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[120\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[120\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060186 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[120\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[120\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060187 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[120\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[120\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060187 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[120\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[120\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060187 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[120\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[120\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060187 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[121\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[121\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060187 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[121\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[121\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060188 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[121\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[121\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060188 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[121\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[121\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060188 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[121\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[121\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060188 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[121\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[121\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060189 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[121\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[121\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060189 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[121\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[121\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060189 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[122\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[122\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060189 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[122\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[122\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060190 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[122\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[122\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060190 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[122\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[122\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060190 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[122\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[122\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060190 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[122\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[122\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060190 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[122\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[122\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060192 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[122\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[122\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060193 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[123\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[123\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060193 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[123\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[123\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060194 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[123\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[123\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060194 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[123\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[123\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060194 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[123\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[123\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060195 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[123\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[123\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060195 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[123\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[123\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060196 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[123\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[123\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060196 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[124\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[124\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060196 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[124\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[124\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060197 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[124\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[124\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060197 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[124\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[124\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060197 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[124\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[124\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060198 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[124\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[124\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060198 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[124\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[124\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060199 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[124\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[124\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060199 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[125\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[125\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060199 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[125\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[125\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060200 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[125\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[125\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060200 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[125\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[125\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060200 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[125\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[125\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060201 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[125\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[125\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060201 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[125\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[125\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060201 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[125\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[125\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060202 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[126\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[126\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060202 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[126\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[126\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060203 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[126\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[126\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060203 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[126\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[126\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060203 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[126\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[126\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060204 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[126\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[126\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060204 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[126\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[126\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060204 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[126\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[126\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060205 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[127\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[127\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060205 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[127\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[127\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060206 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[127\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[127\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060206 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[127\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[127\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060206 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[127\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[127\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060207 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[127\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[127\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060207 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[127\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[127\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060207 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[127\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[127\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060208 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3 core:core\|mux_3:mux3a1_1 " "Elaborating entity \"mux_3\" for hierarchy \"core:core\|mux_3:mux3a1_1\"" {  } { { "src/core.v" "mux3a1_1" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/core.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382060593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "src/top_level.v" "vga" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_level.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382060604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock50_25 vga_controller:vga\|clock50_25:c " "Elaborating entity \"clock50_25\" for hierarchy \"vga_controller:vga\|clock50_25:c\"" {  } { { "src/vga_controller.v" "c" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382060621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_vga_display top_vga_display:display " "Elaborating entity \"top_vga_display\" for hierarchy \"top_vga_display:display\"" {  } { { "src/top_level.v" "display" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_level.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382060630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 top_vga_display.v(95) " "Verilog HDL assignment warning at top_vga_display.v(95): truncated value with size 32 to match size of target (3)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762382060638 "|top_level|top_vga_display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 top_vga_display.v(100) " "Verilog HDL assignment warning at top_vga_display.v(100): truncated value with size 32 to match size of target (3)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762382060638 "|top_level|top_vga_display:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "case_ top_vga_display.v(115) " "Verilog HDL Always Construct warning at top_vga_display.v(115): inferring latch(es) for variable \"case_\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762382060692 "|top_level|top_vga_display:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "case_2 top_vga_display.v(115) " "Verilog HDL Always Construct warning at top_vga_display.v(115): inferring latch(es) for variable \"case_2\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762382060692 "|top_level|top_vga_display:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value top_vga_display.v(115) " "Verilog HDL Always Construct warning at top_vga_display.v(115): inferring latch(es) for variable \"value\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762382060693 "|top_level|top_vga_display:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ascii top_vga_display.v(115) " "Verilog HDL Always Construct warning at top_vga_display.v(115): inferring latch(es) for variable \"ascii\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762382060694 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ascii\[0\] top_vga_display.v(115) " "Inferred latch for \"ascii\[0\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060710 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ascii\[1\] top_vga_display.v(115) " "Inferred latch for \"ascii\[1\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060710 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ascii\[2\] top_vga_display.v(115) " "Inferred latch for \"ascii\[2\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060710 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ascii\[3\] top_vga_display.v(115) " "Inferred latch for \"ascii\[3\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060711 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ascii\[4\] top_vga_display.v(115) " "Inferred latch for \"ascii\[4\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060711 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ascii\[5\] top_vga_display.v(115) " "Inferred latch for \"ascii\[5\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060711 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ascii\[6\] top_vga_display.v(115) " "Inferred latch for \"ascii\[6\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060711 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ascii\[7\] top_vga_display.v(115) " "Inferred latch for \"ascii\[7\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060711 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[0\] top_vga_display.v(115) " "Inferred latch for \"value\[0\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060712 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[1\] top_vga_display.v(115) " "Inferred latch for \"value\[1\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060712 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[2\] top_vga_display.v(115) " "Inferred latch for \"value\[2\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060712 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[3\] top_vga_display.v(115) " "Inferred latch for \"value\[3\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060713 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[4\] top_vga_display.v(115) " "Inferred latch for \"value\[4\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060713 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[5\] top_vga_display.v(115) " "Inferred latch for \"value\[5\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060713 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[6\] top_vga_display.v(115) " "Inferred latch for \"value\[6\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060713 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[7\] top_vga_display.v(115) " "Inferred latch for \"value\[7\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060714 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[8\] top_vga_display.v(115) " "Inferred latch for \"value\[8\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060714 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[9\] top_vga_display.v(115) " "Inferred latch for \"value\[9\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060714 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[10\] top_vga_display.v(115) " "Inferred latch for \"value\[10\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060715 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[11\] top_vga_display.v(115) " "Inferred latch for \"value\[11\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060715 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[12\] top_vga_display.v(115) " "Inferred latch for \"value\[12\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060715 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[13\] top_vga_display.v(115) " "Inferred latch for \"value\[13\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060716 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[14\] top_vga_display.v(115) " "Inferred latch for \"value\[14\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060716 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[15\] top_vga_display.v(115) " "Inferred latch for \"value\[15\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060716 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[16\] top_vga_display.v(115) " "Inferred latch for \"value\[16\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060716 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[17\] top_vga_display.v(115) " "Inferred latch for \"value\[17\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060717 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[18\] top_vga_display.v(115) " "Inferred latch for \"value\[18\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060717 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[19\] top_vga_display.v(115) " "Inferred latch for \"value\[19\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060717 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[20\] top_vga_display.v(115) " "Inferred latch for \"value\[20\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060718 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[21\] top_vga_display.v(115) " "Inferred latch for \"value\[21\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060718 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[22\] top_vga_display.v(115) " "Inferred latch for \"value\[22\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060718 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[23\] top_vga_display.v(115) " "Inferred latch for \"value\[23\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060719 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[24\] top_vga_display.v(115) " "Inferred latch for \"value\[24\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060719 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[25\] top_vga_display.v(115) " "Inferred latch for \"value\[25\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060719 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[26\] top_vga_display.v(115) " "Inferred latch for \"value\[26\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060719 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[27\] top_vga_display.v(115) " "Inferred latch for \"value\[27\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060720 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[28\] top_vga_display.v(115) " "Inferred latch for \"value\[28\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060720 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[29\] top_vga_display.v(115) " "Inferred latch for \"value\[29\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060720 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[30\] top_vga_display.v(115) " "Inferred latch for \"value\[30\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060721 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[31\] top_vga_display.v(115) " "Inferred latch for \"value\[31\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060721 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case_2.11 top_vga_display.v(115) " "Inferred latch for \"case_2.11\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060721 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case_2.10 top_vga_display.v(115) " "Inferred latch for \"case_2.10\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060721 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case_2.01 top_vga_display.v(115) " "Inferred latch for \"case_2.01\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060722 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case_2.00 top_vga_display.v(115) " "Inferred latch for \"case_2.00\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060722 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case_.11 top_vga_display.v(115) " "Inferred latch for \"case_.11\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060722 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case_.10 top_vga_display.v(115) " "Inferred latch for \"case_.10\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060722 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case_.01 top_vga_display.v(115) " "Inferred latch for \"case_.01\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060723 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case_.00 top_vga_display.v(115) " "Inferred latch for \"case_.00\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382060723 "|top_level|top_vga_display:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_hex_ascii top_vga_display:display\|bin_to_hex_ascii:to_hex " "Elaborating entity \"bin_to_hex_ascii\" for hierarchy \"top_vga_display:display\|bin_to_hex_ascii:to_hex\"" {  } { { "src/top_vga_display.v" "to_hex" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382060786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_ascii top_vga_display:display\|bin_to_hex_ascii:to_hex\|to_ascii:digit7 " "Elaborating entity \"to_ascii\" for hierarchy \"top_vga_display:display\|bin_to_hex_ascii:to_hex\|to_ascii:digit7\"" {  } { { "src/bin_to_hex_ascii.sv" "digit7" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/bin_to_hex_ascii.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382060796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_hex_ascii_2 top_vga_display:display\|bin_to_hex_ascii_2:to_hex_2 " "Elaborating entity \"bin_to_hex_ascii_2\" for hierarchy \"top_vga_display:display\|bin_to_hex_ascii_2:to_hex_2\"" {  } { { "src/top_vga_display.v" "to_hex_2" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382060812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_ascii top_vga_display:display\|bin_to_ascii:to_ascii " "Elaborating entity \"bin_to_ascii\" for hierarchy \"top_vga_display:display\|bin_to_ascii:to_ascii\"" {  } { { "src/top_vga_display.v" "to_ascii" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382060826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_ascii_5 top_vga_display:display\|bin_to_ascii_5:to_ascii_5 " "Elaborating entity \"bin_to_ascii_5\" for hierarchy \"top_vga_display:display\|bin_to_ascii_5:to_ascii_5\"" {  } { { "src/top_vga_display.v" "to_ascii_5" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382060853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_ascii_3 top_vga_display:display\|bin_to_ascii_3:to_ascii_3 " "Elaborating entity \"bin_to_ascii_3\" for hierarchy \"top_vga_display:display\|bin_to_ascii_3:to_ascii_3\"" {  } { { "src/top_vga_display.v" "to_ascii_3" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382060866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_text_rom top_vga_display:display\|fixed_text_rom:fixed_rom " "Elaborating entity \"fixed_text_rom\" for hierarchy \"top_vga_display:display\|fixed_text_rom:fixed_rom\"" {  } { { "src/top_vga_display.v" "fixed_rom" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382060882 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3840 0 4095 fixed_rom.v(8) " "Verilog HDL warning at fixed_rom.v(8): number of words (3840) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "src/fixed_rom.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/fixed_rom.v" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1762382060897 "|top_level|top_vga_display:display|fixed_text_rom:fixed_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fixed.data_a 0 fixed_rom.v(5) " "Net \"fixed.data_a\" at fixed_rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "src/fixed_rom.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/fixed_rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762382060988 "|top_level|top_vga_display:display|fixed_text_rom:fixed_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fixed.waddr_a 0 fixed_rom.v(5) " "Net \"fixed.waddr_a\" at fixed_rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "src/fixed_rom.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/fixed_rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762382060988 "|top_level|top_vga_display:display|fixed_text_rom:fixed_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fixed.we_a 0 fixed_rom.v(5) " "Net \"fixed.we_a\" at fixed_rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "src/fixed_rom.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/fixed_rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762382060988 "|top_level|top_vga_display:display|fixed_text_rom:fixed_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_test top_vga_display:display\|ascii_test:test " "Elaborating entity \"ascii_test\" for hierarchy \"top_vga_display:display\|ascii_test:test\"" {  } { { "src/top_vga_display.v" "test" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382061005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 ascii_test.v(25) " "Verilog HDL assignment warning at ascii_test.v(25): truncated value with size 12 to match size of target (11)" {  } { { "src/ascii_test.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/ascii_test.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762382061006 "|top_level|top_vga_display:display|ascii_test:test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom top_vga_display:display\|ascii_test:test\|char_rom:rom " "Elaborating entity \"char_rom\" for hierarchy \"top_vga_display:display\|ascii_test:test\|char_rom:rom\"" {  } { { "src/ascii_test.v" "rom" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/ascii_test.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382061016 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2020 0 4095 char_rom_file.v(10) " "Verilog HDL warning at char_rom_file.v(10): number of words (2020) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "src/char_rom_file.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/char_rom_file.v" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1762382061026 "|top_level|top_vga_display:display|ascii_test:test|char_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 char_rom_file.v(7) " "Net \"rom.data_a\" at char_rom_file.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "src/char_rom_file.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/char_rom_file.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762382061108 "|top_level|top_vga_display:display|ascii_test:test|char_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 char_rom_file.v(7) " "Net \"rom.waddr_a\" at char_rom_file.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "src/char_rom_file.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/char_rom_file.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762382061108 "|top_level|top_vga_display:display|ascii_test:test|char_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 char_rom_file.v(7) " "Net \"rom.we_a\" at char_rom_file.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "src/char_rom_file.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/char_rom_file.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762382061108 "|top_level|top_vga_display:display|ascii_test:test|char_rom:rom"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top_vga_display:display\|ascii_test:test\|char_rom:rom\|rom " "RAM logic \"top_vga_display:display\|ascii_test:test\|char_rom:rom\|rom\" is uninferred due to asynchronous read logic" {  } { { "src/char_rom_file.v" "rom" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/char_rom_file.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1762382062676 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1762382062676 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/db/top_level.ram0_char_rom_78878f8d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/db/top_level.ram0_char_rom_78878f8d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1762382062706 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/db/top_level.ram0_fixed_text_rom_8cc2656d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/db/top_level.ram0_fixed_text_rom_8cc2656d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1762382062735 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1762382076759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|ascii\[6\] " "Latch top_vga_display:display\|ascii\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|v_count_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|v_count_reg\[8\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076918 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|ascii\[5\] " "Latch top_vga_display:display\|ascii\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|v_count_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|v_count_reg\[8\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076918 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|ascii\[2\] " "Latch top_vga_display:display\|ascii\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|v_count_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|v_count_reg\[8\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076918 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|ascii\[1\] " "Latch top_vga_display:display\|ascii\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|v_count_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|v_count_reg\[8\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076918 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|ascii\[4\] " "Latch top_vga_display:display\|ascii\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|v_count_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|v_count_reg\[8\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076919 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|ascii\[3\] " "Latch top_vga_display:display\|ascii\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|v_count_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|v_count_reg\[8\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076919 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|ascii\[0\] " "Latch top_vga_display:display\|ascii\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|v_count_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|v_count_reg\[8\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076919 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[7\] " "Latch top_vga_display:display\|value\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076919 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[6\] " "Latch top_vga_display:display\|value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076919 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[5\] " "Latch top_vga_display:display\|value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076920 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[3\] " "Latch top_vga_display:display\|value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076920 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[1\] " "Latch top_vga_display:display\|value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076920 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[2\] " "Latch top_vga_display:display\|value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076920 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[31\] " "Latch top_vga_display:display\|value\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076921 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[29\] " "Latch top_vga_display:display\|value\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076921 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[30\] " "Latch top_vga_display:display\|value\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076921 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[27\] " "Latch top_vga_display:display\|value\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076921 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[25\] " "Latch top_vga_display:display\|value\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076921 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[26\] " "Latch top_vga_display:display\|value\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076922 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[15\] " "Latch top_vga_display:display\|value\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076922 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[14\] " "Latch top_vga_display:display\|value\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076922 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[13\] " "Latch top_vga_display:display\|value\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076922 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[11\] " "Latch top_vga_display:display\|value\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076922 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[10\] " "Latch top_vga_display:display\|value\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076923 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[9\] " "Latch top_vga_display:display\|value\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076923 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[23\] " "Latch top_vga_display:display\|value\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076923 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[21\] " "Latch top_vga_display:display\|value\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076923 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[22\] " "Latch top_vga_display:display\|value\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076923 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[19\] " "Latch top_vga_display:display\|value\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076924 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[17\] " "Latch top_vga_display:display\|value\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076924 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[18\] " "Latch top_vga_display:display\|value\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076924 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[28\] " "Latch top_vga_display:display\|value\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076924 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[20\] " "Latch top_vga_display:display\|value\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076924 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[24\] " "Latch top_vga_display:display\|value\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076925 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[16\] " "Latch top_vga_display:display\|value\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076925 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[12\] " "Latch top_vga_display:display\|value\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076925 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[8\] " "Latch top_vga_display:display\|value\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076925 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[4\] " "Latch top_vga_display:display\|value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076925 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_vga_display:display\|value\[0\] " "Latch top_vga_display:display\|value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vga\|h_count_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vga\|h_count_reg\[9\]" {  } { { "src/vga_controller.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/vga_controller.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076926 ""}  } { { "src/top_vga_display.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_vga_display.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[0\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076926 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[1\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076926 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[2\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076926 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[3\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076926 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[4\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076927 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[5\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076927 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[6\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076927 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[7\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076927 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[8\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076928 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[9\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[9\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076928 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[10\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[10\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076928 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[11\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[11\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076929 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[12\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[12\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076929 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[13\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[13\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076929 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[14\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[14\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076929 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[15\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[15\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076929 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[16\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[16\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076930 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[17\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[17\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076930 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[18\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[18\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076930 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[19\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[19\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076930 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[20\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[20\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076930 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[21\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[21\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076931 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[22\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[22\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076931 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[23\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[23\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076931 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[24\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[24\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076931 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[25\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[25\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076931 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[26\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[26\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076931 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[27\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[27\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076932 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[28\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[28\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076932 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[29\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[29\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076932 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[30\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[30\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076932 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[31\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[31\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076932 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[32\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[32\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076932 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[33\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[33\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076933 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[40\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[40\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076933 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[41\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[41\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076933 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[48\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[48\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076933 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[49\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[49\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076933 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[56\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[56\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076933 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[57\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[57\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076934 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[34\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[34\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076934 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[35\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[35\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076934 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[42\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[42\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076934 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[43\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[43\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076934 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[50\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[50\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076934 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[51\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[51\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076935 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[58\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[58\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076935 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[59\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[59\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076935 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[36\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[36\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076935 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[37\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[37\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076935 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[44\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[44\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076935 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[45\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[45\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076936 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[52\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[52\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076936 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[53\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[53\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076936 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[60\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[60\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076936 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[61\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[61\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076936 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[38\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[38\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076936 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[39\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[39\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076937 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[46\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[46\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076937 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[47\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[47\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076937 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[54\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[54\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076937 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[55\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[55\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076937 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[62\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[62\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076938 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[63\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[63\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076938 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[64\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[64\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076938 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[65\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[65\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076938 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[66\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[66\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076938 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[67\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[67\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076939 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[68\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[68\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076939 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[69\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[69\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076939 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[70\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[70\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076939 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[71\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[71\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076939 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[72\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[72\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076939 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[73\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[73\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076940 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[74\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[74\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076940 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[75\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[75\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076940 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[76\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[76\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076940 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[77\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[77\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076940 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[78\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[78\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076941 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[79\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[79\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076941 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[80\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[80\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076941 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[81\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[81\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076941 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[82\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[82\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076941 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[83\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[83\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076941 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[84\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[84\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076942 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[85\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[85\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076942 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[86\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[86\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076942 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[87\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[87\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076942 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[88\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[88\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076942 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[89\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[89\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076942 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[90\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[90\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076943 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[91\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[91\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076943 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[92\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[92\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076943 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[93\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[93\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076943 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[94\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[94\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076943 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[95\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[95\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076944 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[96\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[96\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076944 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[97\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[97\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076944 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[104\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[104\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076944 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[105\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[105\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076944 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[112\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[112\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076945 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[113\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[113\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076945 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[120\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[120\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076945 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[121\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[121\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076946 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[98\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[98\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076946 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[99\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[99\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076946 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[106\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[106\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076946 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[107\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[107\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076946 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[114\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[114\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076946 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[115\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[115\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076947 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[122\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[122\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076947 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[123\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[123\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076947 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[100\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[100\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076947 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[101\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[101\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076947 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[108\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[108\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076947 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[109\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[109\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076948 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[116\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[116\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076948 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[117\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[117\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076948 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[124\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[124\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076948 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[125\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[125\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076948 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[102\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[102\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076948 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[103\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[103\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076949 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[110\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[110\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076949 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[111\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[111\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076949 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[118\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[118\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076949 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[119\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[119\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076949 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[126\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[126\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076949 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[127\]\[7\] " "Latch core:core\|data_memory:datamemory_1\|memory\[127\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076950 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[0\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076950 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[1\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076950 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[2\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076950 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[3\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076950 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[4\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076950 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[5\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076951 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[6\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076951 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[7\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076951 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[8\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076951 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[9\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[9\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076951 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[10\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[10\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076952 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[11\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[11\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076952 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[12\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[12\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076952 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[13\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[13\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076952 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[14\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[14\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076952 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[15\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[15\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076952 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[16\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[16\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076953 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[17\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[17\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076953 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[18\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[18\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076953 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[19\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[19\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076953 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[20\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[20\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076953 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[21\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[21\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076953 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[22\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[22\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076954 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[23\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[23\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076954 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[24\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[24\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076954 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[25\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[25\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076954 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[26\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[26\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076954 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[27\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[27\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076954 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[28\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[28\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076955 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[29\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[29\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076955 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[30\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[30\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076955 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[31\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[31\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076955 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[32\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[32\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076955 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[33\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[33\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076955 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[40\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[40\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076956 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[41\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[41\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076956 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[48\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[48\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076956 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[49\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[49\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076956 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[56\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[56\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076956 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[57\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[57\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076956 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[34\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[34\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076957 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[35\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[35\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076957 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[42\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[42\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076957 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[43\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[43\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076957 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[50\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[50\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076957 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[51\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[51\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076958 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[58\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[58\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076958 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[59\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[59\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076958 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[36\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[36\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076958 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[37\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[37\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076958 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[44\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[44\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076958 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[45\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[45\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076959 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[52\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[52\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076959 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[53\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[53\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076959 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[60\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[60\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076959 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[61\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[61\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076959 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[38\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[38\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076960 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[39\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[39\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076960 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[46\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[46\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076960 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[47\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[47\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076960 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[54\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[54\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076960 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[55\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[55\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076961 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[62\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[62\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076961 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[63\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[63\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076961 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[64\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[64\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076961 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[65\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[65\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076962 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[66\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[66\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076962 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[67\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[67\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076962 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[68\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[68\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076962 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[69\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[69\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076962 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[70\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[70\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076962 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[71\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[71\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076963 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[72\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[72\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076963 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[73\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[73\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076963 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[74\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[74\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076963 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[75\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[75\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076963 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[76\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[76\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076963 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[77\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[77\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076963 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[78\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[78\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076963 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[79\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[79\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076965 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[80\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[80\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076965 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[81\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[81\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076965 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[82\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[82\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076965 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[83\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[83\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076965 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[84\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[84\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076966 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[85\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[85\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076966 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[86\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[86\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076966 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[87\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[87\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076966 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[88\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[88\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076966 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[89\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[89\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076967 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[90\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[90\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076967 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[91\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[91\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076967 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[92\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[92\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076967 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[93\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[93\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076967 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[94\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[94\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076967 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[95\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[95\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076968 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[96\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[96\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076968 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[97\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[97\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076968 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[104\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[104\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076968 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[105\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[105\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076968 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[112\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[112\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076969 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[113\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[113\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076969 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[120\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[120\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076969 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[121\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[121\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076969 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[98\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[98\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076969 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[99\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[99\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076970 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[106\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[106\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076970 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[107\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[107\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076970 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[114\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[114\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076970 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[115\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[115\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076970 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[122\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[122\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076970 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[123\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[123\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076971 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[100\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[100\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076971 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[101\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[101\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076971 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[108\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[108\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076971 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[109\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[109\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076971 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[116\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[116\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076971 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[117\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[117\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076972 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[124\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[124\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076972 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[125\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[125\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076972 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[102\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[102\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076972 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[103\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[103\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076972 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[110\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[110\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076972 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[111\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[111\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076973 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[118\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[118\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076973 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[119\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[119\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076973 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[126\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[126\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076973 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[127\]\[6\] " "Latch core:core\|data_memory:datamemory_1\|memory\[127\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076973 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[0\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076974 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[1\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076974 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[2\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076974 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[3\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076974 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[4\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076974 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[5\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076974 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[6\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076975 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[7\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076975 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[8\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076975 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[9\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[9\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076975 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[10\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[10\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076975 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[11\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[11\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076975 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[12\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[12\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076976 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[13\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[13\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076976 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[14\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[14\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076976 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[15\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[15\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076976 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[16\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[16\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076976 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[17\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[17\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076976 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[18\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[18\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076977 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[19\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[19\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076977 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[20\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[20\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076977 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[21\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[21\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076977 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[22\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[22\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076977 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[23\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[23\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076977 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[24\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[24\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076978 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[25\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[25\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076978 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[26\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[26\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076978 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[27\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[27\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076978 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[28\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[28\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076978 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[29\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[29\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076979 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[30\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[30\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076979 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[31\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[31\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076979 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[32\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[32\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076979 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[33\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[33\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076979 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[40\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[40\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076980 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[41\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[41\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076980 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[48\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[48\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076980 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[49\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[49\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076980 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[56\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[56\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076980 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[57\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[57\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076980 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[34\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[34\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076981 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[35\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[35\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076981 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[42\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[42\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076981 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[43\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[43\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076981 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[50\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[50\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076981 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[51\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[51\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076982 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[58\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[58\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076982 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[59\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[59\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076982 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[36\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[36\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076982 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[37\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[37\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076982 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[44\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[44\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076982 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[45\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[45\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076982 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[52\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[52\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076983 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[53\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[53\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076983 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[60\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[60\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076983 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[61\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[61\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076983 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[38\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[38\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076983 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[39\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[39\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076983 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[46\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[46\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076984 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[47\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[47\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076984 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[54\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[54\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076984 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[55\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[55\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076984 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[62\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[62\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076984 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[63\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[63\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076984 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[64\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[64\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076985 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[65\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[65\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076985 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[66\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[66\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076985 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[67\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[67\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076985 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[68\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[68\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076985 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[69\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[69\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076986 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[70\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[70\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076986 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[71\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[71\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076986 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[72\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[72\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076986 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[73\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[73\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076986 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[74\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[74\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076986 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[75\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[75\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076986 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[76\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[76\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076987 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[77\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[77\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076987 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[78\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[78\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076987 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[79\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[79\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076987 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[80\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[80\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076987 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[81\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[81\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076987 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[82\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[82\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076988 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[83\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[83\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076988 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[84\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[84\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076988 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[85\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[85\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076988 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[86\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[86\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076988 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[87\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[87\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076988 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[88\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[88\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076989 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[89\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[89\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076989 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[90\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[90\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076989 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[91\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[91\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076989 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[92\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[92\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076989 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[93\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[93\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076989 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[94\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[94\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076990 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[95\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[95\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076990 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[96\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[96\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076990 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[97\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[97\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076990 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[104\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[104\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076990 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[105\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[105\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076990 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[112\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[112\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076991 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[113\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[113\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076991 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[120\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[120\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076991 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[121\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[121\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076991 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[98\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[98\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076991 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[99\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[99\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076991 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[106\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[106\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076992 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[107\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[107\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076992 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[114\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[114\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076992 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[115\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[115\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076992 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[122\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[122\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076992 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[123\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[123\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076993 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[100\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[100\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076993 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[101\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[101\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076993 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[108\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[108\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076993 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[109\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[109\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076993 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[116\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[116\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076993 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[117\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[117\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076994 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[124\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[124\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076994 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[125\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[125\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076994 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[102\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[102\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076994 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[103\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[103\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076994 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[110\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[110\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076994 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[111\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[111\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076995 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[118\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[118\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076995 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[119\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[119\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076995 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[126\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[126\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076995 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[127\]\[5\] " "Latch core:core\|data_memory:datamemory_1\|memory\[127\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076995 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[0\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076996 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[1\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076996 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[2\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076996 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[3\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076996 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[4\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076996 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[5\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076996 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[6\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076997 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[7\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076997 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[8\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076997 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[9\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076997 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[10\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076997 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[11\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[11\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076997 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[12\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[12\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076998 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[13\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[13\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076998 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[14\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[14\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076998 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[15\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[15\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076998 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[16\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[16\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076998 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[17\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[17\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076998 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[18\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[18\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076999 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[19\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[19\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076999 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[20\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[20\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076999 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[21\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[21\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076999 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[22\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[22\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076999 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[23\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[23\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076999 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[24\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[24\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382076999 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382076999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[25\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[25\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077000 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[26\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[26\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077000 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[27\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[27\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077000 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[28\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[28\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077000 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[29\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[29\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077000 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[30\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[30\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077000 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[31\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[31\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077001 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[32\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[32\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077001 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[33\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[33\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077001 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[40\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[40\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077001 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[41\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[41\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077001 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[48\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[48\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077002 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[49\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[49\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077002 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[56\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[56\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077002 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[57\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[57\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077002 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[34\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[34\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077002 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[35\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[35\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077003 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[42\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[42\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077003 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[43\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[43\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077003 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[50\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[50\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077003 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[51\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[51\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077003 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[58\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[58\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077004 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[59\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[59\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077004 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[36\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[36\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077004 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[37\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[37\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077004 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[44\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[44\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077004 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[45\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[45\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077005 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[52\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[52\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077005 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[53\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[53\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077005 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[60\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[60\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077005 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[61\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[61\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077005 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[38\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[38\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077006 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[39\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[39\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077006 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[46\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[46\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077006 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[47\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[47\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077006 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[54\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[54\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077006 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[55\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[55\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077007 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[62\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[62\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077007 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[63\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[63\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077007 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[64\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[64\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077007 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[65\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[65\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077007 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[66\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[66\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077007 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[67\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[67\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077008 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[68\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[68\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077008 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[69\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[69\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077008 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[70\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[70\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077008 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[71\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[71\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077008 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[72\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[72\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077009 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[73\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[73\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077009 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[74\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[74\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077009 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[75\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[75\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077009 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[76\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[76\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077009 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[77\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[77\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077009 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[78\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[78\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077010 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[79\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[79\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077010 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[80\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[80\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077010 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[81\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[81\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077010 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[82\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[82\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077010 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[83\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[83\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077011 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[84\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[84\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077011 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[85\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[85\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077011 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[86\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[86\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077011 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[87\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[87\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077011 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[88\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[88\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077011 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[89\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[89\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077012 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[90\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[90\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077012 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[91\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[91\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077012 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[92\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[92\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077012 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[93\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[93\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077012 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[94\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[94\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077013 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[95\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[95\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077013 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[96\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[96\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077013 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[97\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[97\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077013 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[104\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[104\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077013 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[105\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[105\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077013 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[112\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[112\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077014 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[113\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[113\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077014 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[120\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[120\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077014 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[121\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[121\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077014 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[98\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[98\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077014 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[99\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[99\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077014 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[106\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[106\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077015 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[107\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[107\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077015 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[114\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[114\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077015 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[115\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[115\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077015 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[122\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[122\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077015 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[123\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[123\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077015 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[100\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[100\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077016 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[101\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[101\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077016 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[108\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[108\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077016 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[109\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[109\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077016 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[116\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[116\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077016 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[117\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[117\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077016 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[124\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[124\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077017 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[125\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[125\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077017 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[102\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[102\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077017 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[103\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[103\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077017 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[110\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[110\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077017 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[111\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[111\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077017 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[118\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[118\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077017 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[119\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[119\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077018 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[126\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[126\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077018 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[127\]\[3\] " "Latch core:core\|data_memory:datamemory_1\|memory\[127\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077018 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[0\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077018 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[1\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077018 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[2\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077019 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[3\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077019 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[4\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077019 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[5\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077019 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[6\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077019 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[7\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077019 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[8\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077020 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[9\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077020 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[10\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077020 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[11\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[11\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077020 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[12\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[12\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077020 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[13\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[13\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077020 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[14\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[14\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077021 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[15\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[15\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077021 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[16\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[16\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077021 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[17\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[17\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077021 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[18\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[18\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077021 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[19\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[19\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077022 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[20\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[20\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077022 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[21\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[21\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077022 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[22\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[22\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077022 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[23\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[23\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077022 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[24\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[24\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077022 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[25\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[25\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077023 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[26\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[26\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077023 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[27\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[27\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077023 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[28\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[28\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077023 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[29\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[29\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077023 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[30\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[30\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077024 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[31\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[31\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077024 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[32\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[32\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077024 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[33\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[33\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077024 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[40\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[40\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077024 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[41\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[41\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077025 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[48\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[48\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077025 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[49\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[49\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077025 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[56\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[56\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077025 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[57\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[57\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077025 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[34\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[34\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077026 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[35\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[35\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077026 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[42\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[42\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077026 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[43\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[43\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077026 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[50\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[50\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077026 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[51\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[51\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077027 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[58\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[58\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077027 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[59\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[59\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077027 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[36\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[36\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077027 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[37\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[37\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077027 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[44\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[44\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077028 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[45\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[45\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077028 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[52\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[52\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077028 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[53\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[53\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077029 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[60\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[60\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077029 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[61\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[61\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077029 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[38\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[38\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077030 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[39\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[39\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077030 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[46\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[46\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077030 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[47\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[47\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077031 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[54\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[54\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077031 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[55\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[55\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077031 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[62\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[62\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077031 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[63\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[63\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077032 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[64\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[64\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077032 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[65\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[65\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077032 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[66\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[66\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077033 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[67\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[67\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077033 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[68\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[68\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077033 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[69\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[69\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077033 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[70\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[70\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077034 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[71\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[71\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077034 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[72\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[72\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077034 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[73\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[73\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077035 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[74\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[74\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077035 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[75\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[75\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077035 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[76\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[76\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077035 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[77\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[77\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077036 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[78\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[78\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077036 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[79\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[79\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077037 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[80\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[80\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077037 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[81\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[81\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077037 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[82\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[82\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077037 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[83\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[83\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077038 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[84\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[84\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077038 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[85\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[85\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077038 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[86\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[86\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077039 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[87\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[87\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077039 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[88\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[88\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077039 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[89\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[89\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077039 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[90\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[90\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077040 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[91\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[91\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077040 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[92\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[92\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077040 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[93\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[93\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077041 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[94\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[94\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077041 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[95\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[95\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077041 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[96\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[96\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077041 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[97\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[97\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077042 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[104\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[104\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077042 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[105\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[105\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077042 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[112\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[112\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077043 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[113\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[113\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077043 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[120\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[120\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077043 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[121\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[121\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077043 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[98\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[98\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077044 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[99\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[99\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077044 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[106\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[106\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077044 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[107\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[107\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077045 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[114\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[114\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077045 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[115\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[115\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077045 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[122\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[122\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077045 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[123\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[123\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077046 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[100\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[100\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077046 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[101\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[101\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077046 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[108\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[108\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077046 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[109\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[109\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077047 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[116\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[116\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077047 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[117\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[117\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077047 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[124\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[124\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077047 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[125\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[125\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077047 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[102\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[102\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077048 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[103\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[103\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077048 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[110\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[110\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077048 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[111\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[111\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077048 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[118\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[118\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077048 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[119\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[119\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077049 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[126\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[126\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077049 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[127\]\[1\] " "Latch core:core\|data_memory:datamemory_1\|memory\[127\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077049 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[0\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077049 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[1\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077049 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[2\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077050 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[3\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077050 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[4\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077050 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[5\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077050 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[6\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077050 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[7\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077051 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[8\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077051 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[9\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077051 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[10\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[10\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077051 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[11\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[11\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077051 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[12\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[12\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077052 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[13\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[13\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077052 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[14\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[14\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077052 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[15\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[15\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077052 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[16\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[16\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077052 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[17\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[17\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077053 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[18\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[18\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077053 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[19\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[19\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077053 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[20\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[20\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077053 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[21\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[21\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077053 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[22\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[22\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077054 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[23\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[23\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077054 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[24\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[24\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077054 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[25\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[25\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077054 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[26\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[26\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077055 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[27\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[27\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077055 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[28\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[28\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077055 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[29\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[29\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077056 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[30\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[30\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077056 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[31\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[31\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077056 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[32\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[32\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077056 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[33\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[33\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077057 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[40\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[40\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077057 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[41\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[41\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077057 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[48\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[48\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077057 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[49\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[49\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077057 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[56\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[56\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077057 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[57\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[57\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077057 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[34\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[34\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077058 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[35\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[35\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077058 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[42\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[42\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077058 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[43\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[43\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077058 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[50\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[50\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077058 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[51\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[51\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077058 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[58\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[58\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077059 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[59\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[59\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077059 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[36\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[36\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077059 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[37\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[37\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077059 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[44\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[44\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077059 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[45\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[45\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077060 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[52\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[52\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077060 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[53\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[53\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077060 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[60\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[60\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077060 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[61\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[61\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077060 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[38\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[38\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077060 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[39\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[39\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077061 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[46\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[46\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077061 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[47\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[47\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077061 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[54\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[54\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077061 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[55\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[55\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077061 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[62\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[62\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077061 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[63\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[63\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077062 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[64\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[64\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077062 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[65\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[65\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077062 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[66\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[66\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077062 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[67\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[67\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077062 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[68\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[68\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077062 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[69\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[69\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077063 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[70\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[70\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077063 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[71\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[71\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077063 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[72\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[72\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077063 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[73\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[73\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077063 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[74\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[74\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077063 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[75\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[75\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077064 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[76\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[76\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077064 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[77\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[77\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077064 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[78\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[78\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077064 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[79\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[79\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077064 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[80\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[80\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077064 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[81\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[81\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077065 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[82\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[82\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077065 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[83\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[83\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077065 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[84\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[84\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077065 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[85\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[85\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077065 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[86\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[86\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077065 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[87\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[87\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077065 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[88\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[88\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077065 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[89\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[89\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077065 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[90\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[90\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077066 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[91\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[91\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077066 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[92\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[92\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077066 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[93\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[93\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077066 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[94\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[94\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077066 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[95\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[95\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077066 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[96\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[96\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077066 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[97\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[97\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077067 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[104\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[104\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077067 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[105\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[105\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077067 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[112\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[112\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077067 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[113\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[113\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077067 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[120\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[120\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077067 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[121\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[121\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077068 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[98\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[98\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077068 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[99\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[99\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077068 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[106\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[106\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077068 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[107\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[107\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077068 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[114\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[114\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077068 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[115\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[115\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077068 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[122\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[122\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077069 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[123\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[123\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077069 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[100\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[100\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077069 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[101\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[101\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077069 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[108\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[108\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077069 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[109\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[109\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077069 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[116\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[116\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077070 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[117\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[117\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077070 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[124\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[124\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077070 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[125\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[125\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077070 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[102\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[102\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077070 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[103\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[103\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077070 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[110\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[110\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077071 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[111\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[111\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077071 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[118\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[118\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077071 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[119\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[119\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077071 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[126\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[126\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077071 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[127\]\[2\] " "Latch core:core\|data_memory:datamemory_1\|memory\[127\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077071 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[0\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077072 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[1\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077072 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[2\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077072 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[3\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077072 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[8\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077072 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[9\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[9\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077072 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[10\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[10\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077072 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[11\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[11\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077073 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[4\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077073 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[5\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077073 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[6\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077073 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[7\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077073 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[12\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[12\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077073 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[13\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[13\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077073 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[14\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[14\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077074 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[15\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[15\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077074 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[16\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[16\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077074 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[24\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[24\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077074 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[20\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[20\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077074 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[28\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[28\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077074 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[17\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[17\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077075 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[25\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[25\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077075 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[21\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[21\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077075 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[29\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[29\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077075 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[18\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[18\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077075 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[26\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[26\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077075 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[22\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[22\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077075 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[30\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[30\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077076 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[19\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[19\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077076 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[27\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[27\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077076 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[23\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[23\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077076 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[31\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[31\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077076 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[32\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[32\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077076 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[33\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[33\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077077 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[34\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[34\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077077 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[35\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[35\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077077 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[40\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[40\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077077 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[41\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[41\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077077 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[42\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[42\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077077 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[43\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[43\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077077 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[36\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[36\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077078 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[37\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[37\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077078 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[38\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[38\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077078 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[39\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[39\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077078 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[44\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[44\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077078 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[45\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[45\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077078 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[46\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[46\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077079 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[47\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[47\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077079 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[48\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[48\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077079 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[56\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[56\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077079 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[52\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[52\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077079 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[60\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[60\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077079 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[49\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[49\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077080 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[57\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[57\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077080 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[53\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[53\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077080 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[61\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[61\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077080 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[50\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[50\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077080 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[58\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[58\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077080 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[54\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[54\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077081 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[62\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[62\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077081 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[51\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[51\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077081 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[59\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[59\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077081 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[55\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[55\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077081 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[63\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[63\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077081 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[64\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[64\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077081 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[80\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[80\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077082 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[66\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[66\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077082 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[82\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[82\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077082 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[72\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[72\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077082 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[88\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[88\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077082 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[74\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[74\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077082 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[90\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[90\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077083 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[68\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[68\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077083 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[84\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[84\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077083 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[70\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[70\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077083 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[86\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[86\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077083 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[76\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[76\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077083 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[92\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[92\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077083 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[78\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[78\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077084 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[94\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[94\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077084 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[65\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[65\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077084 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[81\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[81\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077084 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[69\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[69\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077084 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[85\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[85\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077084 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[73\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[73\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077084 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[89\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[89\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077085 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[77\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[77\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077085 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[93\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[93\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077085 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[67\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[67\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077085 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[83\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[83\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077085 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[71\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[71\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077085 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[87\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[87\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077086 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[75\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[75\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077086 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[91\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[91\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077086 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[79\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[79\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077086 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[95\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[95\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077086 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[96\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[96\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077086 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[112\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[112\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077086 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[104\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[104\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077087 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[120\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[120\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077087 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[100\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[100\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077087 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[116\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[116\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077087 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[108\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[108\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077087 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[124\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[124\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077087 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[98\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[98\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077088 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[114\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[114\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077088 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[106\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[106\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077088 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[122\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[122\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077088 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[102\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[102\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077088 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[118\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[118\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077088 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[110\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[110\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077089 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[126\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[126\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077089 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[97\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[97\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077089 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[113\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[113\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077089 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[99\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[99\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077089 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[115\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[115\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077089 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[105\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[105\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077089 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[121\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[121\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077090 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[107\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[107\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077090 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[123\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[123\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077090 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[101\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[101\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077090 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[117\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[117\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077090 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[103\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[103\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077090 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[119\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[119\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077090 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[109\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[109\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077091 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[125\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[125\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077091 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[111\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[111\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077091 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[127\]\[4\] " "Latch core:core\|data_memory:datamemory_1\|memory\[127\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077091 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[0\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077091 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[8\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077092 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[2\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077092 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[10\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077092 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[16\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[16\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077092 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[24\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[24\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077092 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[18\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[18\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077092 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[26\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[26\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077093 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[1\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077093 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[9\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077093 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[3\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077093 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[11\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077093 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[17\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[17\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077093 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[25\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[25\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077094 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[19\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[19\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077094 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[27\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[27\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077094 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[32\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[32\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077094 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[48\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[48\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077094 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[34\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[34\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077094 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[50\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[50\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077095 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[40\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[40\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077095 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[56\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[56\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077095 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[42\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[42\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077095 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[58\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[58\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077095 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[33\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[33\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077095 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[49\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[49\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077096 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[35\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[35\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077096 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[51\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[51\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077096 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[41\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[41\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077096 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[57\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[57\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077096 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[43\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[43\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077096 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[59\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[59\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077097 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[4\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077097 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[6\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077097 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[5\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077097 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[7\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077097 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[20\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[20\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077097 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[22\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[22\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077098 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[21\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[21\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077098 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[23\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[23\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077098 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[12\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077098 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[14\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[14\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077098 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[13\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[13\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077098 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[15\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[15\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077099 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[28\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[28\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077099 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[30\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[30\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077099 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[29\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[29\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077099 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[31\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[31\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077099 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[36\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[36\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077099 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[44\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[44\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077099 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[38\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[38\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077100 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[46\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[46\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077100 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[52\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[52\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077100 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[60\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[60\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077100 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[54\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[54\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077100 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[62\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[62\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077100 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[37\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[37\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077100 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[45\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[45\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077101 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[39\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[39\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077101 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[47\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[47\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077101 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[53\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[53\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077102 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[61\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[61\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077102 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[55\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[55\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077102 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[63\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[63\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077103 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[64\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[64\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077103 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[68\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[68\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077103 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[66\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[66\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077103 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[70\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[70\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077104 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[80\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[80\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077104 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[84\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[84\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077104 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[82\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[82\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077105 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[86\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[86\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077105 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[65\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[65\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077105 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[69\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[69\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077106 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[67\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[67\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077106 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[71\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[71\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077106 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[81\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[81\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077106 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[85\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[85\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077107 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[83\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[83\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077107 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[87\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[87\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077107 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[96\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[96\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077107 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[112\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[112\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077108 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[100\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[100\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077108 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[116\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[116\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077108 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[97\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[97\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077109 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[113\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[113\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077109 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[101\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[101\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077109 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[117\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[117\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077109 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[98\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[98\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077110 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[114\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[114\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077110 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[102\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[102\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077110 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[118\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[118\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077110 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[99\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[99\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077110 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[115\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[115\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077111 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[103\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[103\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077111 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[119\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[119\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077111 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[72\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[72\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077111 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[76\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[76\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077111 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[73\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[73\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077112 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[77\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[77\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077112 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[88\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[88\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077112 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[92\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[92\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077112 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[89\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[89\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077112 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[93\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[93\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077113 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[74\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[74\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077113 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[78\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[78\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077113 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[75\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[75\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077113 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[79\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[79\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077113 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[90\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[90\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077114 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[94\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[94\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077114 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[91\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[91\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077114 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[95\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[95\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077114 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[104\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[104\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077114 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[108\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[108\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077115 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[106\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[106\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077115 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[110\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[110\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077115 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[120\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[120\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077115 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[124\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[124\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077115 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[122\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[122\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077116 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[126\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[126\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077116 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[105\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[105\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077116 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[109\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[109\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077116 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[107\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[107\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077116 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[111\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[111\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077117 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[121\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[121\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077117 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[125\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[125\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077117 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[123\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[123\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077117 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core\|data_memory:datamemory_1\|memory\[127\]\[0\] " "Latch core:core\|data_memory:datamemory_1\|memory\[127\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pc:program_counter\|Pc\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pc:program_counter\|Pc\[2\]" {  } { { "src/pc.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1762382077117 ""}  } { { "src/data_memory.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/data_memory.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1762382077117 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "src/top_level.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762382092726 "|top_level|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1762382092726 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762382093479 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "core:core\|register_unit:unidadderegistros\|Ru\[1\]\[0\] Low " "Register core:core\|register_unit:unidadderegistros\|Ru\[1\]\[0\] will power up to Low" {  } { { "src/register_unit.v" "" { Text "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/src/register_unit.v" 68 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1762382094308 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1762382094308 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762382104035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/output_files/top_level.map.smsg " "Generated suppressed messages file C:/Users/Velasquez/Documents/Programacion/Verilog/Procesador RiscV32i - 5/output_files/top_level.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382104613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762382105130 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762382105130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6686 " "Implemented 6686 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762382105635 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762382105635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6653 " "Implemented 6653 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762382105635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762382105635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2155 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762382105899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 05 17:35:05 2025 " "Processing ended: Wed Nov 05 17:35:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762382105899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762382105899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762382105899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762382105899 ""}
