
---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               1827203579500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102773                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738820                       # Number of bytes of host memory used
host_op_rate                                   103104                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22950.73                       # Real time elapsed on the host
host_tick_rate                               79614192                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2358705291                       # Number of instructions simulated
sim_ops                                    2366315437                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.827204                       # Number of seconds simulated
sim_ticks                                1827203579500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.290915                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              284663848                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           329888550                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17230351                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        450721102                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          42758419                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       43012390                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          253971                       # Number of indirect misses.
system.cpu0.branchPred.lookups              580264206                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3902876                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1901251                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12455064                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 535073403                       # Number of branches committed
system.cpu0.commit.bw_lim_events             65936321                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5717975                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      156824285                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2142690538                       # Number of instructions committed
system.cpu0.commit.committedOps            2144597068                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3341641670                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.641779                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.433543                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2330714583     69.75%     69.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    604101700     18.08%     87.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    131390352      3.93%     91.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    136777022      4.09%     95.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     44511398      1.33%     97.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15816514      0.47%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3991592      0.12%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8402188      0.25%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     65936321      1.97%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3341641670                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            43222509                       # Number of function calls committed.
system.cpu0.commit.int_insts               2072147623                       # Number of committed integer instructions.
system.cpu0.commit.loads                    668919229                       # Number of loads committed
system.cpu0.commit.membars                    3807635                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3807641      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1188297042     55.41%     55.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318163      0.85%     56.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.18%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      670820472     31.28%     87.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     259552289     12.10%    100.00% # Class of committed instruction
=======
final_tick                               1992892659500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86407                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702324                       # Number of bytes of host memory used
host_op_rate                                    86686                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27254.62                       # Real time elapsed on the host
host_tick_rate                               73121267                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354993427                       # Number of instructions simulated
sim_ops                                    2362602326                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.992893                       # Number of seconds simulated
sim_ticks                                1992892659500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.859446                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              299010001                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           340327665                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         28700650                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        463934542                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          40092122                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40794135                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          702013                       # Number of indirect misses.
system.cpu0.branchPred.lookups              590516377                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3958623                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801856                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18359787                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555048480                       # Number of branches committed
system.cpu0.commit.bw_lim_events             62101139                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419450                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      100169466                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224910990                       # Number of instructions committed
system.cpu0.commit.committedOps            2228718131                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3688702067                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.604201                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.376012                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2625793472     71.18%     71.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    627020250     17.00%     88.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    151048688      4.09%     92.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    144989650      3.93%     96.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     45425545      1.23%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15715979      0.43%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8711040      0.24%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7896304      0.21%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     62101139      1.68%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3688702067                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44167017                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151019764                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691565018                       # Number of loads committed
system.cpu0.commit.membars                    7608867                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608873      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238836432     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695366866     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264786428     11.88%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total       2144597068                       # Class of committed instruction
system.cpu0.commit.refs                     930372789                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2142690538                       # Number of Instructions Simulated
system.cpu0.committedOps                   2144597068                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.697058                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.697058                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            464852017                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4781177                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           279868615                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2327524498                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1276196824                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1606463417                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              12471194                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             22788618                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8897059                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total       2228718131                       # Class of committed instruction
system.cpu0.commit.refs                     960153322                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224910990                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228718131                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.787189                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.787189                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            754674664                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             10354736                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           295810940                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2371098280                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1319700538                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1611399093                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18376056                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             24647790                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             11384415                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                  580264206                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                384936070                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2091665239                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8200603                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2376326975                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          102                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               34492994                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.159577                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1259968546                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         327422267                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.653507                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3368880511                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.705942                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.924716                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1698305744     50.41%     50.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1235583041     36.68%     87.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               227213906      6.74%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               164934128      4.90%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32804281      0.97%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5649208      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  581757      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     475      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807971      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3368880511                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      267389033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            12672559                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               557343993                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.630530                       # Inst execution rate
system.cpu0.iew.exec_refs                  1022800301                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 282249006                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              344026736                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            736614828                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1910598                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5769569                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           284384122                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2301382355                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            740551295                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8437392                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2292775842                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1845416                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11181010                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              12471194                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15190221                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       262873                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        37752023                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        91339                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16155                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     12865857                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     67695599                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     22930562                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16155                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1904380                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10768179                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1022419909                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2273876965                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838561                       # average fanout of values written-back
system.cpu0.iew.wb_producers                857361294                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.625332                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2274379553                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2794488179                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1454999766                       # number of integer regfile writes
system.cpu0.ipc                              0.589255                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.589255                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3810691      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1249075604     54.28%     54.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18649965      0.81%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802481      0.17%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           745005479     32.37%     87.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          280868962     12.21%    100.00% # Type of FU issued
=======
system.cpu0.fetch.Branches                  590516377                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                403664720                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2390014468                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10666525                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          167                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2416550639                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           46                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               57433852                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148508                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1296803137                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         339102123                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.607733                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3715534766                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.651416                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.911686                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2021537498     54.41%     54.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1248430416     33.60%     88.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               232408043      6.26%     94.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               169056537      4.55%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                33097474      0.89%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6091950      0.16%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1104979      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     420      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807449      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3715534766                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      260800825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            18614687                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567643342                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.581879                       # Inst execution rate
system.cpu0.iew.exec_refs                  1010758519                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 277879794                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              583608618                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            730885541                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810798                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10949380                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           280174963                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2328831000                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            732878725                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11135997                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2313744662                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3649981                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13458849                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18376056                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             21336435                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       325407                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        39128503                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       166139                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16557                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8915397                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     39320523                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11586659                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16557                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2021311                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      16593376                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1048861988                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2296856687                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838337                       # average fanout of values written-back
system.cpu0.iew.wb_producers                879299578                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.577631                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2297142006                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2829286884                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1468281365                       # number of integer regfile writes
system.cpu0.ipc                              0.559538                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.559538                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611740      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1279479864     55.03%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18657921      0.80%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802435      0.16%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           740640665     31.86%     88.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          274687982     11.82%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu0.iq.FU_type_0::total            2301213234                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                76                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3111376                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001352                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 587145     18.87%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    13      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1973951     63.44%     82.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               550263     17.69%    100.00% # attempts to use FU when none available
=======
system.cpu0.iq.FU_type_0::total            2324880659                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                72                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5315963                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002287                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 934604     17.58%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    52      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3571897     67.19%     84.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               809406     15.23%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu0.iq.int_alu_accesses            2300513863                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        7974616702                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2273876913                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2458182250                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2295663848                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2301213234                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5718507                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      156785284                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           198455                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           532                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28025501                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3368880511                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.683080                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.874343                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1773765759     52.65%     52.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1065346741     31.62%     84.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          383169201     11.37%     95.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          123655475      3.67%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           19138417      0.57%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1686636      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1519481      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             332476      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             266325      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3368880511                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.632850                       # Inst issue rate
=======
system.cpu0.iq.int_alu_accesses            2322584826                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8370970836                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2296856635                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2428958824                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2317411134                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2324880659                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419866                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      100112866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           358897                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           416                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     33146935                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3715534766                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.625719                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.860643                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2102126351     56.58%     56.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1085461927     29.21%     85.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          375716014     10.11%     95.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          129938134      3.50%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17346836      0.47%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2121497      0.06%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1984694      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             445195      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             394118      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3715534766                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.584679                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads         26019953                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4078333                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           736614828                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          284384122                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3066                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3636269544                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    18137648                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              374016535                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1365845326                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13675969                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1288093557                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              36702761                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                55829                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2831408297                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2319397170                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1488391057                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1602231060                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              41512711                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              12471194                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             91822555                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               122545727                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2831408253                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        245610                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              9227                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30147662                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          9209                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5577087416                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4630110900                       # The number of ROB writes
system.cpu0.timesIdled                       43318488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3033                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.957614                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14160855                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16474230                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1714835                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22834179                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            668676                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         678664                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9988                       # Number of indirect misses.
system.cpu1.branchPred.lookups               26075804                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        59950                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1901009                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1444457                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  20331375                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1973501                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5703743                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12809439                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            84633826                       # Number of instructions committed
system.cpu1.commit.committedOps              86535040                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    451518856                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.191653                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.848659                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    415008151     91.91%     91.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17893756      3.96%     95.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6281274      1.39%     97.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5989873      1.33%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1831085      0.41%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       511158      0.11%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1769427      0.39%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       260631      0.06%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1973501      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    451518856                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              977325                       # Number of function calls committed.
system.cpu1.commit.int_insts                 81542199                       # Number of committed integer instructions.
system.cpu1.commit.loads                     23235618                       # Number of loads committed
system.cpu1.commit.membars                    3802087                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3802087      4.39%      4.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        51417682     59.42%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       25136627     29.05%     92.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6178500      7.14%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads         36772782                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8573225                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           730885541                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          280174963                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2893                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3976335591                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9450958                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              633576745                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421398263                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26100584                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1341547526                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              40078132                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                92418                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2888047509                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2358724678                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1515688578                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1598693629                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              56812415                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18376056                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            123112052                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                94290311                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2888047465                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        228758                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8826                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 54889441                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8813                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5955451384                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4684659859                       # The number of ROB writes
system.cpu0.timesIdled                       40499228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2860                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.554282                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17998754                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19238835                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1781445                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32519356                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            926551                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         941021                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14470                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35775950                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47723                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801577                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1379198                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29520206                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3214122                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405414                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14878287                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130082437                       # Number of instructions committed
system.cpu1.commit.committedOps             133884195                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    704920090                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.189928                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.860641                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    649511577     92.14%     92.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27497102      3.90%     96.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9222532      1.31%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8697876      1.23%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2078573      0.29%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       794658      0.11%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3477707      0.49%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       425943      0.06%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3214122      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    704920090                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457509                       # Number of function calls committed.
system.cpu1.commit.int_insts                125288143                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36892469                       # Number of loads committed
system.cpu1.commit.membars                    7603286                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603286      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77461959     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40694046     30.39%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8124760      6.07%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         86535040                       # Class of committed instruction
system.cpu1.commit.refs                      31315139                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   84633826                       # Number of Instructions Simulated
system.cpu1.committedOps                     86535040                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.379044                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.379044                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            388518573                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               278542                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13448802                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             105127845                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17151818                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 42391743                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1446625                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               752836                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4555686                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total        133884195                       # Class of committed instruction
system.cpu1.commit.refs                      48818818                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130082437                       # Number of Instructions Simulated
system.cpu1.committedOps                    133884195                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.451318                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.451318                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            624309641                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               418696                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17223241                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154746218                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22605279                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50721106                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1380750                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1188449                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8720868                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   26075804                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15233292                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    434689614                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               349122                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     107875450                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3434006                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.057278                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17657772                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14829531                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.236959                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         454064445                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.241767                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.678824                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               385808278     84.97%     84.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41693114      9.18%     94.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16136102      3.55%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7411942      1.63%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1967131      0.43%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  579660      0.13%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  467917      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      16      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     285      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           454064445                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1184614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1548081                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22033582                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.209039                       # Inst execution rate
system.cpu1.iew.exec_refs                    34287263                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8713744                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              332289852                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26274808                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1901897                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1493579                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9304993                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           99327677                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             25573519                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1380620                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             95164842                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1644054                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3233706                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1446625                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7372659                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        84434                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          846902                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28359                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3170                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         6103                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3039190                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1225472                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3170                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       542178                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1005903                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52561386                       # num instructions consuming a value
system.cpu1.iew.wb_count                     93833036                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.815560                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 42866940                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.206114                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      93887384                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119820518                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61762034                       # number of integer regfile writes
system.cpu1.ipc                              0.185907                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.185907                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3802308      3.94%      3.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             57975493     60.05%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  58      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            27839757     28.84%     92.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6927744      7.18%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   35775950                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23403645                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    680618881                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               349754                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     156781290                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3565994                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050451                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25335765                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18925305                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.221093                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         707737644                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.226897                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.673080                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               610776676     86.30%     86.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                56862491      8.03%     94.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24364614      3.44%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10385633      1.47%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3768491      0.53%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  718569      0.10%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  860709      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     451      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           707737644                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1383089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1500880                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31570731                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.203596                       # Inst execution rate
system.cpu1.iew.exec_refs                    52286045                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12365590                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              525860082                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40277016                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802241                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1437483                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12778935                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148746933                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39920455                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1264594                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144374165                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3832729                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4967313                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1380750                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13407831                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       100673                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1155278                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        43145                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1821                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5846                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3384547                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       852586                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1821                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       512785                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        988095                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 83834789                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143060770                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.835228                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70021124                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.201744                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143117543                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179326023                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96153029                       # number of integer regfile writes
system.cpu1.ipc                              0.183442                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.183442                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603385      5.22%      5.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85381851     58.63%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            44036785     30.24%     94.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8616590      5.92%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total              96545462                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total             145638759                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                    2280839                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023625                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 425460     18.65%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1621377     71.09%     89.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               233998     10.26%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    4341683                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029811                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 770353     17.74%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3130398     72.10%     89.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               440928     10.16%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses              95023977                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         649610674                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     93833024                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        112122534                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  93623592                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 96545462                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5704085                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12792636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           174494                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           342                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6521363                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    454064445                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.212625                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.669163                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          394786956     86.95%     86.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           37277005      8.21%     95.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13521132      2.98%     98.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4296404      0.95%     99.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2794616      0.62%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             552340      0.12%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             580046      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             131027      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             124919      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      454064445                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.212072                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses             142377041                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1003734021                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143060758                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        163611214                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137341266                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145638759                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405667                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14862737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           377204                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           253                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6666736                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    707737644                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.205781                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.668343                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          618528546     87.40%     87.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           57863510      8.18%     95.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17922968      2.53%     98.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6031854      0.85%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5098929      0.72%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             921056      0.13%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             962320      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             208853      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             199608      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      707737644                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.205379                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads         13320413                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1734178                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26274808                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9304993                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    221                       # number of misc regfile reads
system.cpu1.numCycles                       455249059                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3199139000                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              352810474                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             56682425                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12472995                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19429386                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3749819                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                62063                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            130996506                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             103040492                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67450638                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 43332455                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20082550                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1446625                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             37015822                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10768213                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       130996494                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29683                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               874                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26654316                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           873                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   548888664                       # The number of ROB reads
system.cpu1.rob.rob_writes                  201245502                       # The number of ROB writes
system.cpu1.timesIdled                          77605                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            83.220222                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10486447                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            12600840                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1135633                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         18103386                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            535217                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         544535                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            9318                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20184636                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        35467                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1901029                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           911660                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  16238540                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1730345                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        5703790                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        9385828                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            70445020                       # Number of instructions committed
system.cpu2.commit.committedOps              72346248                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    425103101                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.170185                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.814583                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    395105103     92.94%     92.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14834734      3.49%     96.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4984815      1.17%     97.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4772267      1.12%     98.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1245204      0.29%     99.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       432246      0.10%     99.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1748432      0.41%     99.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       249955      0.06%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1730345      0.41%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    425103101                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              818271                       # Number of function calls committed.
system.cpu2.commit.int_insts                 67876042                       # Number of committed integer instructions.
system.cpu2.commit.loads                     19709062                       # Number of loads committed
system.cpu2.commit.membars                    3802103                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3802103      5.26%      5.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        42278768     58.44%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       21610091     29.87%     93.57% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4655142      6.43%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         72346248                       # Class of committed instruction
system.cpu2.commit.refs                      26265245                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   70445020                       # Number of Instructions Simulated
system.cpu2.committedOps                     72346248                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.074007                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.074007                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            378121846                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               233556                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10007613                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              85557987                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13316584                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30110055                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                913064                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               646527                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              4432704                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads         23918766                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2327530                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40277016                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12778935                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       709120733                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3276643843                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              564797291                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89335476                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              23665958                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25760401                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5867652                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                83607                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            190554647                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152524979                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102469888                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54164542                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              31034935                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1380750                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             61602164                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13134412                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       190554635                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32496                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               610                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49742355                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           610                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   850468294                       # The number of ROB reads
system.cpu1.rob.rob_writes                  300350809                       # The number of ROB writes
system.cpu1.timesIdled                          57079                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   20184636                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 12855861                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    411273863                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               224865                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      87100858                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2274074                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.047173                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          14483269                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11021664                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.203562                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         426894253                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.208492                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.642460                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               372469103     87.25%     87.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                32520596      7.62%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                13118945      3.07%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6189788      1.45%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1745323      0.41%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  408994      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  441119      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     376      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           426894253                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         989275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              991208                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                17506053                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.184096                       # Inst execution rate
system.cpu2.iew.exec_refs                    28417840                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6894322                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              323566211                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             21882985                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1901964                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           936180                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7217930                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           81721353                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             21523518                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           855850                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             78771562                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1522710                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2688835                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                913064                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6688325                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        64908                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          670765                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        24621                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1667                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         5604                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2173923                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       661747                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1667                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       334584                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        656624                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 45119781                       # num instructions consuming a value
system.cpu2.iew.wb_count                     77886591                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.829173                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 37412119                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.182028                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      77924221                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                98360244                       # number of integer regfile reads
system.cpu2.int_regfile_writes               52066986                       # number of integer regfile writes
system.cpu2.ipc                              0.164636                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.164636                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3802337      4.78%      4.78% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47128880     59.19%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            23648801     29.70%     93.66% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5047242      6.34%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              79627412                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    2220700                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.027889                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 424496     19.12%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     19.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1580447     71.17%     90.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               215753      9.72%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              78045759                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         588566770                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     77886579                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         91097734                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  76017160                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 79627412                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            5704193                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        9375104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           197021                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           403                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4552156                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    426894253                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.186527                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.638508                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          378196000     88.59%     88.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           31284375      7.33%     95.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10147801      2.38%     98.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3393582      0.79%     99.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2608229      0.61%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             490926      0.11%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             545687      0.13%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             116203      0.03%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             111450      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      426894253                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.186096                       # Inst issue rate
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads         12333641                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1339899                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            21882985                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7217930                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    234                       # number of misc regfile reads
system.cpu2.numCycles                       427883528                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  3226504797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              343250882                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             48039888                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              12345399                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                15098614                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3104533                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                44019                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            105893749                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              84174704                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           56192799                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 31381174                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              19940076                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                913064                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             36222151                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8152911                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       105893737                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28368                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               921                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 26678275                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           922                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   505103740                       # The number of ROB reads
system.cpu2.rob.rob_writes                  165261798                       # The number of ROB writes
system.cpu2.timesIdled                          54700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.075114                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8024024                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8529380                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           761229                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15113923                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            415069                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         421483                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6414                       # Number of indirect misses.
system.cpu3.branchPred.lookups               16439107                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        14042                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1900958                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           570478                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13555482                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1510066                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        5703634                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        7124386                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            60935907                       # Number of instructions committed
system.cpu3.commit.committedOps              62837081                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    371793783                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.169011                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.818020                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    345975251     93.06%     93.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12803025      3.44%     96.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4263409      1.15%     97.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4048821      1.09%     98.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       867119      0.23%     98.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       368413      0.10%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1734047      0.47%     99.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       223632      0.06%     99.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1510066      0.41%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    371793783                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              669359                       # Number of function calls committed.
system.cpu3.commit.int_insts                 58682636                       # Number of committed integer instructions.
system.cpu3.commit.loads                     17413656                       # Number of loads committed
system.cpu3.commit.membars                    3802044                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      3802044      6.05%      6.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        36008956     57.31%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       19314614     30.74%     94.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3711323      5.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         62837081                       # Class of committed instruction
system.cpu3.commit.refs                      23025949                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   60935907                       # Number of Instructions Simulated
system.cpu3.committedOps                     62837081                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.128100                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.128100                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            335610072                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               197218                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7682630                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              72596120                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                10170395                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 22815873                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                571230                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               571588                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3908263                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   16439107                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11131766                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    360578824                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               154136                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      73368102                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1523962                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.044023                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11735015                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8439093                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.196475                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         373075833                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.201756                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.635131                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               327864224     87.88%     87.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25982864      6.96%     94.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11635371      3.12%     97.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5184040      1.39%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1834902      0.49%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  322108      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  252101      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     214      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           373075833                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         345470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              625481                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14543013                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.181781                       # Inst execution rate
system.cpu3.iew.exec_refs                    24643510                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5782541                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              281171319                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18969651                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1901808                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           592168                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5944432                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           69953418                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             18860969                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           508966                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             67880759                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1838029                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2737070                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                571230                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6681400                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        50294                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          515029                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        20151                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          684                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1718                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1555995                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       332139                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           684                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       222489                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        402992                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 39757803                       # num instructions consuming a value
system.cpu3.iew.wb_count                     67321733                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.837970                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 33315835                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.180284                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      67344442                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                84009689                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45477492                       # number of integer regfile writes
system.cpu3.ipc                              0.163183                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.163183                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          3802243      5.56%      5.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             39799311     58.19%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.75% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            20888282     30.54%     94.30% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3899742      5.70%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              68389725                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2163620                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031637                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 413051     19.09%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     19.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1547403     71.52%     90.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               203162      9.39%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66751086                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         512255692                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     67321721                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         77070322                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64249431                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 68389725                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5703987                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        7116336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           236817                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           353                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3139361                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    373075833                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.183313                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.636991                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          331017257     88.73%     88.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           27847649      7.46%     96.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7863522      2.11%     98.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2720374      0.73%     99.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2481827      0.67%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             441671      0.12%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             501646      0.13%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             106725      0.03%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              95162      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      373075833                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.183144                       # Inst issue rate
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads         11733628                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1097776                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18969651                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5944432                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    199                       # number of misc regfile reads
system.cpu3.numCycles                       373421303                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  3280966089                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              301208946                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             42093785                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              12733619                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11923177                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               3053429                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                25831                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89089756                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              71602801                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           48382022                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 24298999                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              19225882                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                571230                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             35040075                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 6288237                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89089744                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         33406                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               838                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 24169530                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           836                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   440243988                       # The number of ROB reads
system.cpu3.rob.rob_writes                  141206976                       # The number of ROB writes
system.cpu3.timesIdled                          14951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         10166285                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1626686                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12439578                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              50511                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2585104                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15414420                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      30752361                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1352942                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       316771                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     95931121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8075702                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    192719466                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8392473                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10282180                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5557303                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9780521                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1068                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            680                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5129036                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5128990                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10282180                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1568                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     46163526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               46163526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1341982272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1341982272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1519                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15414532                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15414532    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12413230                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1643711                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14859510                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              56380                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3368598                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     17174592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      34278086                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       736770                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       118362                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     93022601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7863661                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    186031775                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7982023                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12143965                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5475508                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11627839                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              336                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            255                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5029086                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5029085                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12143965                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1095                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     51451134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               51451134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1449507712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1449507712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          17174737                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17174737    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total            15414532                       # Request fanout histogram
system.membus.respLayer1.occupancy        80270035584                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         56085983369                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                299                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          150                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10752733336.666666                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   69372430154.924667                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          146     97.33%     97.33% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.67%     98.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.67%     98.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.67%     99.33% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::7e+11-7.5e+11            1      0.67%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 705875134000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            150                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   214293579000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1612910000500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     12790941                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12790941                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     12790941                       # number of overall hits
system.cpu2.icache.overall_hits::total       12790941                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        64920                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         64920                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        64920                       # number of overall misses
system.cpu2.icache.overall_misses::total        64920                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1410328998                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1410328998                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1410328998                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1410328998                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     12855861                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12855861                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     12855861                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12855861                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005050                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005050                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005050                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005050                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 21724.106562                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21724.106562                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 21724.106562                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21724.106562                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          520                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    57.777778                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        62423                       # number of writebacks
system.cpu2.icache.writebacks::total            62423                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2465                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2465                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2465                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2465                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        62455                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        62455                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        62455                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        62455                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1299385999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1299385999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1299385999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1299385999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004858                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004858                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004858                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004858                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 20805.155696                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20805.155696                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 20805.155696                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20805.155696                       # average overall mshr miss latency
system.cpu2.icache.replacements                 62423                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     12790941                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12790941                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        64920                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        64920                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1410328998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1410328998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     12855861                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12855861                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005050                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005050                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 21724.106562                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21724.106562                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2465                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2465                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        62455                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        62455                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1299385999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1299385999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004858                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004858                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 20805.155696                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20805.155696                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.993783                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12785130                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            62423                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           204.814411                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        352078500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.993783                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999806                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999806                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         25774177                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        25774177                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     20033314                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20033314                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     20033314                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20033314                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5233067                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5233067                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5233067                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5233067                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 710524846534                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 710524846534                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 710524846534                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 710524846534                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     25266381                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     25266381                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     25266381                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     25266381                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.207116                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.207116                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.207116                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.207116                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 135775.988829                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 135775.988829                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 135775.988829                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 135775.988829                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9568701                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       991146                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            61987                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           9602                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   154.366254                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   103.222870                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1966017                       # number of writebacks
system.cpu2.dcache.writebacks::total          1966017                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4000568                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4000568                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4000568                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4000568                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1232499                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1232499                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1232499                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1232499                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 150965007690                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 150965007690                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 150965007690                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 150965007690                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.048780                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.048780                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.048780                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.048780                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 122486.921036                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 122486.921036                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 122486.921036                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 122486.921036                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1966017                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     17497360                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17497360                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3114291                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3114291                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 338674778500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 338674778500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     20611651                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20611651                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.151094                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.151094                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 108748.597514                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108748.597514                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2496125                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2496125                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       618166                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       618166                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  69901660500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  69901660500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.029991                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.029991                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 113079.109010                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 113079.109010                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2535954                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2535954                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2118776                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2118776                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 371850068034                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 371850068034                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      4654730                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4654730                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.455188                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.455188                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 175502.303233                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 175502.303233                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1504443                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1504443                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       614333                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       614333                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  81063347190                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  81063347190                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.131980                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.131980                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 131953.431103                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 131953.431103                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          344                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          344                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          214                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          214                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5715000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5715000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.383513                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.383513                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26705.607477                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26705.607477                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          148                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           66                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       612000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       612000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.118280                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.118280                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  9272.727273                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9272.727273                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          208                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          164                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1349000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1349000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.440860                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.440860                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8225.609756                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8225.609756                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          161                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1203000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1203000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.432796                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.432796                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7472.049689                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7472.049689                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       452000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       452000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       437000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       437000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data      1154853                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total        1154853                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       746176                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       746176                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  74978351000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  74978351000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1901029                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1901029                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.392512                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.392512                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 100483.466367                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 100483.466367                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       746176                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       746176                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  74232175000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  74232175000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.392512                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.392512                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 99483.466367                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 99483.466367                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.270321                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           23167098                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1978481                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            11.709538                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        352090000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.270321                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.945948                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.945948                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         56315191                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        56315191                       # Number of data accesses
system.cpu3.numPwrStateTransitions                213                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          107                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    15328368275.700935                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   81843557451.510574                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          103     96.26%     96.26% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.93%     97.20% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.93%     98.13% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.93%     99.07% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::7e+11-7.5e+11            1      0.93%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 705875428000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            107                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   187068174000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1640135405500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11113170                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11113170                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11113170                       # number of overall hits
system.cpu3.icache.overall_hits::total       11113170                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18596                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18596                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18596                       # number of overall misses
system.cpu3.icache.overall_misses::total        18596                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    462478000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    462478000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    462478000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    462478000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11131766                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11131766                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11131766                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11131766                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001671                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001671                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001671                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001671                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 24869.756937                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24869.756937                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 24869.756937                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24869.756937                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          593                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    49.416667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        17416                       # number of writebacks
system.cpu3.icache.writebacks::total            17416                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1148                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1148                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1148                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1148                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        17448                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17448                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        17448                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17448                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    423906000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    423906000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    423906000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    423906000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001567                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001567                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001567                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001567                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 24295.392022                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 24295.392022                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 24295.392022                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 24295.392022                       # average overall mshr miss latency
system.cpu3.icache.replacements                 17416                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11113170                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11113170                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18596                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18596                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    462478000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    462478000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11131766                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11131766                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001671                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001671                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 24869.756937                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24869.756937                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1148                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1148                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        17448                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17448                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    423906000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    423906000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001567                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001567                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 24295.392022                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 24295.392022                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.993703                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10914297                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17416                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           626.682189                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        357649500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.993703                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999803                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999803                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22280980                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22280980                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     17067750                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17067750                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     17067750                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17067750                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4810952                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4810952                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4810952                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4810952                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 658629954678                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 658629954678                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 658629954678                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 658629954678                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     21878702                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21878702                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     21878702                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21878702                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.219892                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.219892                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.219892                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.219892                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 136902.208685                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 136902.208685                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 136902.208685                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 136902.208685                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      8691911                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       776342                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            47866                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7244                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   181.588413                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   107.170348                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1697989                       # number of writebacks
system.cpu3.dcache.writebacks::total          1697989                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3708489                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3708489                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3708489                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3708489                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1102463                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1102463                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1102463                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1102463                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 136708032831                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 136708032831                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 136708032831                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 136708032831                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.050390                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050390                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.050390                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050390                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 124002.377251                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 124002.377251                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 124002.377251                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 124002.377251                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1697989                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     15283905                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15283905                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2883895                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2883895                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 311669347000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 311669347000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     18167800                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18167800                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.158737                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.158737                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 108072.362898                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 108072.362898                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2316251                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2316251                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       567644                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       567644                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  65525449500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  65525449500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031245                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031245                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 115434.056380                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115434.056380                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1783845                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1783845                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1927057                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1927057                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 346960607678                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 346960607678                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3710902                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3710902                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.519296                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.519296                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 180046.883760                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 180046.883760                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1392238                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1392238                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       534819                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       534819                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  71182583331                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  71182583331                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.144121                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.144121                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 133096.586567                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 133096.586567                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          317                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          230                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          230                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6694500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6694500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.420475                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.420475                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29106.521739                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29106.521739                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          166                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          166                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           64                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       916000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       916000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.117002                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.117002                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14312.500000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14312.500000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          205                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          186                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          186                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1744000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1744000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.475703                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.475703                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9376.344086                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9376.344086                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          184                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          184                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1577000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1577000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.470588                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.470588                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8570.652174                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8570.652174                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       412000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       412000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       395000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       395000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data      1299471                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total        1299471                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       601487                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       601487                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  60999937000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  60999937000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1900958                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1900958                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.316413                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.316413                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 101415.220944                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 101415.220944                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       601487                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       601487                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  60398450000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  60398450000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.316413                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.316413                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 100415.220944                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 100415.220944                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.283779                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           20069759                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1703746                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.779783                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        357661000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.283779                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.852618                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.852618                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         49264967                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        49264967                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    697602346.153846                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1068597309.085712                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       155000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3454572000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1818134749000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   9068830500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    333366086                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       333366086                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    333366086                       # number of overall hits
system.cpu0.icache.overall_hits::total      333366086                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     51569984                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      51569984                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     51569984                       # number of overall misses
system.cpu0.icache.overall_misses::total     51569984                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 669389904996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 669389904996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 669389904996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 669389904996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    384936070                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    384936070                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    384936070                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    384936070                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.133970                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.133970                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.133970                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.133970                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12980.223244                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12980.223244                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12980.223244                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12980.223244                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3720                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.050847                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47857856                       # number of writebacks
system.cpu0.icache.writebacks::total         47857856                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3712095                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3712095                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3712095                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3712095                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47857889                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47857889                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47857889                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47857889                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 587791610496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 587791610496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 587791610496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 587791610496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.124327                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.124327                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.124327                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.124327                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12282.021267                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12282.021267                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12282.021267                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12282.021267                       # average overall mshr miss latency
system.cpu0.icache.replacements              47857856                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    333366086                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      333366086                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     51569984                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     51569984                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 669389904996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 669389904996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    384936070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    384936070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.133970                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.133970                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12980.223244                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12980.223244                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3712095                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3712095                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47857889                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47857889                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 587791610496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 587791610496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.124327                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.124327                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12282.021267                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12282.021267                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999970                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          381222509                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47857856                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.965725                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999970                       # Average occupied blocks per requestor
=======
system.membus.snoop_fanout::total            17174737                       # Request fanout histogram
system.membus.respLayer1.occupancy        89253267060                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         59583716208                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1992892659500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1992892659500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       945096300                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1035665271.340697                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        77000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2400686500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1988167178000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4725481500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    350108015                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       350108015                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    350108015                       # number of overall hits
system.cpu0.icache.overall_hits::total      350108015                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     53556705                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      53556705                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     53556705                       # number of overall misses
system.cpu0.icache.overall_misses::total     53556705                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 681307536995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 681307536995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 681307536995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 681307536995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    403664720                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    403664720                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    403664720                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    403664720                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.132676                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.132676                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.132676                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.132676                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12721.236995                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12721.236995                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12721.236995                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12721.236995                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2650                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.063492                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47932729                       # number of writebacks
system.cpu0.icache.writebacks::total         47932729                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5623943                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5623943                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5623943                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5623943                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47932762                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47932762                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47932762                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47932762                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 586271694495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 586271694495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 586271694495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 586271694495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.118744                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.118744                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.118744                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.118744                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12231.126896                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12231.126896                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12231.126896                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12231.126896                       # average overall mshr miss latency
system.cpu0.icache.replacements              47932729                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    350108015                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      350108015                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     53556705                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     53556705                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 681307536995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 681307536995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    403664720                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    403664720                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.132676                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.132676                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12721.236995                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12721.236995                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5623943                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5623943                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47932762                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47932762                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 586271694495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 586271694495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.118744                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.118744                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12231.126896                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12231.126896                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999973                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          398039371                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47932729                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.304125                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999973                       # Average occupied blocks per requestor
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
<<<<<<< HEAD
system.cpu0.icache.tags.tag_accesses        817730028                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       817730028                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    891667588                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       891667588                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    891667588                       # number of overall hits
system.cpu0.dcache.overall_hits::total      891667588                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56638675                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56638675                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56638675                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56638675                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1923463161284                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1923463161284                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1923463161284                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1923463161284                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    948306263                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    948306263                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    948306263                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    948306263                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059726                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059726                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059726                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059726                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33960.242913                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33960.242913                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33960.242913                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33960.242913                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23287015                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2060678                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           282099                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          16638                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    82.549087                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   123.853708                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     42528273                       # number of writebacks
system.cpu0.dcache.writebacks::total         42528273                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14785960                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14785960                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14785960                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14785960                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     41852715                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     41852715                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     41852715                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     41852715                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 829842479153                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 829842479153                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 829842479153                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 829842479153                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044134                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044134                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044134                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044134                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19827.685711                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19827.685711                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19827.685711                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19827.685711                       # average overall mshr miss latency
system.cpu0.dcache.replacements              42528273                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    645213820                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      645213820                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     43546185                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     43546185                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1223743941500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1223743941500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    688760005                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    688760005                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063224                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063224                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28102.207840                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28102.207840                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8713447                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8713447                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34832738                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34832738                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 620238389500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 620238389500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050573                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050573                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17806.191104                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17806.191104                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    246453768                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     246453768                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     13092490                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     13092490                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 699719219784                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 699719219784                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    259546258                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    259546258                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.050444                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.050444                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 53444.319590                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53444.319590                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6072513                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6072513                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      7019977                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      7019977                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 209604089653                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 209604089653                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027047                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027047                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29858.230255                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29858.230255                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3230                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3230                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2923                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2923                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     19092500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     19092500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.475053                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.475053                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6531.816627                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6531.816627                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2890                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2890                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1142500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1142500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005363                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005363                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 34621.212121                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34621.212121                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5762                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5762                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          285                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          285                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2897000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2897000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6047                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6047                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.047131                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047131                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10164.912281                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10164.912281                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          280                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          280                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2620000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2620000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046304                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046304                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9357.142857                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9357.142857                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        44500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        44500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        41500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        41500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1210196                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1210196                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       691055                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       691055                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  70914933500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  70914933500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1901251                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1901251                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.363474                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.363474                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102618.363951                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102618.363951                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       691055                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       691055                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  70223878500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  70223878500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.363474                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.363474                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101618.363951                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101618.363951                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.952558                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          935430932                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         42543455                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.987658                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.952558                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998517                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998517                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1942982915                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1942982915                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            47742994                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            39688963                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               92609                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              261808                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               57986                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              243649                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               15396                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              212675                       # number of demand (read+write) hits
system.l2.demand_hits::total                 88316080                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           47742994                       # number of overall hits
system.l2.overall_hits::.cpu0.data           39688963                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              92609                       # number of overall hits
system.l2.overall_hits::.cpu1.data             261808                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              57986                       # number of overall hits
system.l2.overall_hits::.cpu2.data             243649                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              15396                       # number of overall hits
system.l2.overall_hits::.cpu3.data             212675                       # number of overall hits
system.l2.overall_hits::total                88316080                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            114893                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2837511                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4747                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1825755                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4469                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1722190                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2052                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1485312                       # number of demand (read+write) misses
system.l2.demand_misses::total                7996929                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           114893                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2837511                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4747                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1825755                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4469                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1722190                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2052                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1485312                       # number of overall misses
system.l2.overall_misses::total               7996929                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9904337973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 344142716107                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    523014946                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 228291639522                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    522569889                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 218125241606                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    212320983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 190864080729                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     992585921755                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9904337973                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 344142716107                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    523014946                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 228291639522                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    522569889                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 218125241606                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    212320983                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 190864080729                       # number of overall miss cycles
system.l2.overall_miss_latency::total    992585921755                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47857887                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        42526474                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           97356                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2087563                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           62455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1965839                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           17448                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1697987                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             96313009                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47857887                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       42526474                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          97356                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2087563                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          62455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1965839                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          17448                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1697987                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            96313009                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002401                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.066723                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.048759                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.874587                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.071556                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.876059                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.117607                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.874749                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083031                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002401                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.066723                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.048759                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.874587                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.071556                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.876059                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.117607                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.874749                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083031                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86204.886050                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 121283.306428                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 110177.995787                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 125039.580624                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 116932.174759                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 126655.735782                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 103470.264620                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 128501.002301                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124120.887125                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86204.886050                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 121283.306428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 110177.995787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 125039.580624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 116932.174759                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 126655.735782                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 103470.264620                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 128501.002301                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124120.887125                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1741957                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     59172                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.438873                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7297080                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5557303                       # number of writebacks
system.l2.writebacks::total                   5557303                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         116966                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            336                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           6757                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            356                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           5287                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            226                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           2619                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              132631                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        116966                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           336                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          6757                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           356                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          5287                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           226                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          2619                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             132631                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       114809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2720545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1818998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1716903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1482693                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7864298                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       114809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2720545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1818998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1716903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1482693                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7724614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15588912                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8750175475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 307914365418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    453315449                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 209499270713                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    456172391                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 200465178729                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    178271484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 175787060763                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 903503810422                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8750175475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 307914365418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    453315449                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 209499270713                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    456172391                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 200465178729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    178271484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 175787060763                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 738705592267                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1642209402689                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.063973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.045308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.871350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.065855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.873369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.104654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.873206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081654                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.063973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.045308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.871350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.065855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.873369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.104654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.873206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.161857                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76215.065674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 113181.132978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 102769.315121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 115172.897778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 110909.893265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 116759.757965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 97629.509310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 118559.311174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114886.771893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76215.065674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 113181.132978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 102769.315121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 115172.897778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 110909.893265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 116759.757965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 97629.509310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 118559.311174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95630.097797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105344.709284                       # average overall mshr miss latency
system.l2.replacements                       23385278                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12308934                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12308934                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12308934                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12308934                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83484623                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83484623                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83484623                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83484623                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7724614                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7724614                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 738705592267                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 738705592267                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95630.097797                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95630.097797                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   52                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                145                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       663500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       663500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              197                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.925926                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.631579                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.536585                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.648649                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.736041                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8846.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4575.862069                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           145                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1505500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       490500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       440000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       486000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2922000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.925926                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.631579                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.536585                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.648649                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.736041                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20073.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20437.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20151.724138                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              127                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           76                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            184                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.710526                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.769231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.557692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.690217                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         1500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   236.220472                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          127                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1080000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       406500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       482500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       580000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2549000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.710526                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.769231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.557692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.690217                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20325                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20104.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20070.866142                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6063448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           121600                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           127373                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           114607                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6427028                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1673854                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1286049                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1220844                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data        1016329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5197076                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 202305606194                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 157298768268                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 151109721641                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 127885706084                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  638599802187                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7737302                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1407649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1348217                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1130936                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11624104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.216336                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.913615                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.905525                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.898662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.447095                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 120862.157747                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 122311.644633                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 123774.799762                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 125831.011497                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 122876.748808                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        58455                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         4682                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         3724                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         2198                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            69059                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1615399                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1281367                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1217120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data      1014131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5128017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 181111649077                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 144059921382                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 138579085220                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 117526802112                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 581277457791                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.208781                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.910289                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.902763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.896718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.441154                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 112115.736779                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 112426.745329                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 113858.194114                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 115889.172219                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113353.262634                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      47742994                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         92609                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         57986                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         15396                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47908985                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       114893                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4747                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4469                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2052                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           126161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9904337973                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    523014946                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    522569889                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    212320983                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11162243791                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47857887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        97356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        62455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        17448                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       48035146                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002401                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.048759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.071556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.117607                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002626                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86204.886050                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 110177.995787                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 116932.174759                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 103470.264620                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88476.183535                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           84                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          336                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          356                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          226                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1002                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       114809                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4411                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4113                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1826                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       125159                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8750175475                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    453315449                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    456172391                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    178271484                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9837934799                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002399                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.045308                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.065855                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.104654                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002606                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76215.065674                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 102769.315121                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 110909.893265                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 97629.509310                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78603.494747                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33625515                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       140208                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       116276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        98068                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          33980067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1163657                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       539706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       501346                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       468983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2673692                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 141837109913                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  70992871254                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  67015519965                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  62978374645                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 342823875777                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34789172                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       679914                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       617622                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       567051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36653759                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033449                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.793786                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.811736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.827056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 121889.104704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 131539.896266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 133671.197067                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 134287.116260                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 128221.154784                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        58511                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2075                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1563                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          421                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        62570                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1105146                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       537631                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       499783                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       468562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2611122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 126802716341                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  65439349331                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  61886093509                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  58260258651                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 312388417832                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031767                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.790734                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.809205                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.826314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 114738.429439                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 121717.961448                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 123825.927471                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 124338.419784                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 119637.618553                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          179                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           16                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           11                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               214                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1352                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          269                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          157                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           94                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1872                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     23051462                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1720493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1242490                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1076991                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     27091436                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1531                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          285                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          168                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          102                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2086                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.883083                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.943860                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.934524                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.921569                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.897411                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17049.897929                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  6395.884758                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  7913.949045                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 11457.351064                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14471.920940                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          259                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           16                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           17                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          307                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1093                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          253                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          142                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           77                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1565                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     21786441                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      5256464                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      2972966                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1831960                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     31847831                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.713912                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.887719                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.845238                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.754902                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.750240                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19932.699909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20776.537549                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20936.380282                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 23791.688312                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20350.051757                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999944                       # Cycle average of tags in use
system.l2.tags.total_refs                   199520953                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  23385796                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.531715                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.125378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.653013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.809068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.031686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.947904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.030582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.885306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.008416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.734668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.773922                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.501959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.072703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.200142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.013833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.011479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.183968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1560258140                       # Number of tag accesses
system.l2.tags.data_accesses               1560258140                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7347712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     174181312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        282304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     116423296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        263232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     109889344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        116864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      94896512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    482914304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          986314880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7347712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       282304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       263232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       116864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8010112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    355667392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       355667392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         114808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2721583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1819114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1717021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1482758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7545536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15411170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5557303                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5557303                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4021288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         95326713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           154501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         63716653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           144063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         60140723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            63958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         51935380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    264291461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             539794739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4021288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       154501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       144063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        63958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4383809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      194651212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194651212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      194651212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4021288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        95326713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          154501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        63716653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          144063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        60140723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           63958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        51935380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    264291461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            734445952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5486273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    114808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2631552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1803595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1693394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1450937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7535009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011202492250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       338546                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       338546                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            26694706                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5166200                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    15411170                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5557303                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15411170                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5557303                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 171525                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 71030                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            707377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            706007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            885269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3569599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            779707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            868908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            868629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            796477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            791862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            757303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           837286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           748667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           738250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           713250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           719464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           751590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            299761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            293177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            287699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            295048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            361033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            418190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            426239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            377471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            383173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            353511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           358578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           361975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           329531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           313268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           309743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           317851                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 790558961484                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                76198225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1076302305234                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51875.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70625.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9872550                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2700779                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.23                       # Row buffer hit rate for writes
=======
system.cpu0.icache.tags.tag_accesses        855262201                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       855262201                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    889070866                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       889070866                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    889070866                       # number of overall hits
system.cpu0.dcache.overall_hits::total      889070866                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     59148944                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      59148944                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     59148944                       # number of overall misses
system.cpu0.dcache.overall_misses::total     59148944                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2270411915656                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2270411915656                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2270411915656                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2270411915656                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    948219810                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    948219810                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    948219810                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    948219810                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.062379                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.062379                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.062379                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.062379                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 38384.656802                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38384.656802                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 38384.656802                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38384.656802                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23656819                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2541840                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           345001                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          23620                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    68.570291                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   107.613887                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41371131                       # number of writebacks
system.cpu0.dcache.writebacks::total         41371131                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19235706                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19235706                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19235706                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19235706                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39913238                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39913238                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39913238                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39913238                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 894149571285                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 894149571285                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 894149571285                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 894149571285                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042093                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042093                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042093                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042093                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22402.331058                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22402.331058                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22402.331058                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22402.331058                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41371131                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    637493496                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      637493496                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     45945728                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     45945728                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1408676933500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1408676933500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    683439224                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    683439224                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.067227                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.067227                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30659.584576                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30659.584576                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10927490                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10927490                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35018238                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35018238                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 663506036000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 663506036000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051238                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051238                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18947.442073                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18947.442073                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    251577370                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     251577370                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     13203216                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     13203216                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 861734982156                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 861734982156                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264780586                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264780586                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049865                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049865                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65267.051766                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65267.051766                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8308216                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8308216                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4895000                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4895000                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 230643535285                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 230643535285                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018487                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018487                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47118.189027                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47118.189027                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3187                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3187                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2737                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2737                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16299500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16299500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.462019                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.462019                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5955.242967                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5955.242967                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2725                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2725                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       909500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       909500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002026                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002026                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 75791.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75791.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       734000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       734000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5861                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5861                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025422                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025422                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4926.174497                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4926.174497                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       586000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       586000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025422                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025422                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3932.885906                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3932.885906                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336694                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336694                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465162                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465162                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 129922211500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 129922211500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801856                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801856                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385381                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385381                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88674.297791                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88674.297791                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465162                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465162                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 128457049500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 128457049500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385381                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385381                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87674.297791                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87674.297791                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995116                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          932794980                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41378173                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.543165                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995116                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999847                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999847                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1945445107                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1945445107                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            47829355                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            36797074                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               59737                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              516680                       # number of demand (read+write) hits
system.l2.demand_hits::total                 85202846                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           47829355                       # number of overall hits
system.l2.overall_hits::.cpu0.data           36797074                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              59737                       # number of overall hits
system.l2.overall_hits::.cpu1.data             516680                       # number of overall hits
system.l2.overall_hits::total                85202846                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            103406                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4572550                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7375                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3117722                       # number of demand (read+write) misses
system.l2.demand_misses::total                7801053                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           103406                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4572550                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7375                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3117722                       # number of overall misses
system.l2.overall_misses::total               7801053                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8893691989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 496771731497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    732273485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 338520785723                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     844918482694                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8893691989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 496771731497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    732273485                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 338520785723                       # number of overall miss cycles
system.l2.overall_miss_latency::total    844918482694                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47932761                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41369624                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           67112                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3634402                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             93003899                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47932761                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41369624                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          67112                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3634402                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            93003899                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002157                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.110529                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.109891                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.857836                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083879                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002157                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.110529                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.109891                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.857836                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083879                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86007.504294                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108642.164984                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99291.320000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108579.528811                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108308.260781                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86007.504294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108642.164984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99291.320000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108579.528811                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108308.260781                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             549685                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     16010                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.333854                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9165811                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5475508                       # number of writebacks
system.l2.writebacks::total                   5475508                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         135819                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9602                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              145530                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        135819                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9602                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             145530                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       103357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4436731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3108120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7655523                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       103357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4436731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3108120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9617652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17273175                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7856545990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 442327632809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    655747986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 306698334278                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 757538261063                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7856545990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 442327632809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    655747986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 306698334278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 936680267707                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1694218528770                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.107246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.108997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.855194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082314                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.107246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.108997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.855194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.185725                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76013.680641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99696.743573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89644.290636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98676.477832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98953.168982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76013.680641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99696.743573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89644.290636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98676.477832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97391.782080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98083.793441                       # average overall mshr miss latency
system.l2.replacements                       24905735                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9407877                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9407877                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9407877                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9407877                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83233712                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83233712                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83233712                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83233712                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9617652                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9617652                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 936680267707                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 936680267707                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97391.782080                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97391.782080                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       209500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.955556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8523.809524                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1386.363636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4872.093023                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       419000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       433000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       852000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.916667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.955556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19952.380952                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19681.818182                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19813.953488                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       156000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       255500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19653.846154                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3437485                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           285582                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3723067                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2914630                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2184860                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5099490                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 310194001813                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 232392126578                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  542586128391                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6352115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2470442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8822557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.458844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.884400                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.578006                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106426.545329                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106364.767801                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106400.076947                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        65406                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5863                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            71269                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2849224                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2178997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5028221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 276244082943                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 210074915105                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 486318998048                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.448547                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.882027                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.569928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96954.147144                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96408.996940                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96717.904414                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      47829355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         59737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47889092                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       103406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7375                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           110781                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8893691989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    732273485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9625965474                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47932761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        67112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       47999873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002157                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.109891                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002308                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86007.504294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99291.320000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86891.844937                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           109                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       103357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       110672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7856545990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    655747986                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8512293976                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.108997                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002306                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76013.680641                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89644.290636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76914.612332                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33359589                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       231098                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          33590687                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1657920                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       932862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2590782                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 186577729684                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 106128659145                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 292706388829                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35017509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1163960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36181469                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.047345                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.801455                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.071605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112537.233210                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113766.729854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112979.937652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        70413                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3739                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        74152                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1587507                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       929123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2516630                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 166083549866                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  96623419173                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 262706969039                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.045335                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.798243                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.069556                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104619.097658                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103994.217314                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104388.396005                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          173                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               185                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1247                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           60                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1307                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     16515484                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       440999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     16956483                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1420                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           72                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1492                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.878169                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.876005                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13244.173216                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7349.983333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12973.590666                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          208                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          214                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1039                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           54                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1093                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     20572474                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1124488                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     21696962                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.731690                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.732574                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19800.263715                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20823.851852                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19850.834401                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999947                       # Cycle average of tags in use
system.l2.tags.total_refs                   195017513                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24906132                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.830100                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.100939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.701737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.758176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.026607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.264537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.147951                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.532827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.057840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.183721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.035383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.189812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            50                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.781250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.218750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1510082556                       # Number of tag accesses
system.l2.tags.data_accesses               1510082556                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6614784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     284023680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        468160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     198926400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    609042176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1099075200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6614784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       468160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7082944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    350432512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       350432512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         103356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4437870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3108225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9516284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17173050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5475508                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5475508                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3319187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        142518303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           234915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         99817920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    305607115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             551497440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3319187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       234915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3554102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175841137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175841137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175841137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3319187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       142518303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          234915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        99817920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    305607115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            727338577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5421917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    103356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4355429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3038225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9503898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019864783250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       332056                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       332056                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            30675396                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5102340                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17173050                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5475508                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17173050                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5475508                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 164827                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 53591                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            805307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            820138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1011519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3800451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            938904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            930055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            947266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            907773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            888528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            888236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           930676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           830755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           842456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           840547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           805955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           819657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            285713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            290190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            324967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            324080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            401838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            386454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            406952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            381130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            365373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            375982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           351734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           322786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           305744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           314645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           295242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           289061                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 756321849519                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                85041115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1075226030769                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44468.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63218.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 12052433                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2869217                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.92                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6              15411170                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6              17173050                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6              5557303                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2472571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2676427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1993834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1264443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  787446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  695853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  684282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  667868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  626268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  567793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 558390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 723553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 494451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 368653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 277679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 201604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 117992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  46458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   9687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4393                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6              5475508                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4369642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2695789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1191748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1001502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  922928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  816042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  725212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  683092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  642818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  607442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 638624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 930065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 566093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 420352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 340120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 247402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 147537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  55599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1312                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                  25001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  54123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 124343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 235610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 327681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 362944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 368747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 362346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 356222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 355570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 364244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 357439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 356395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 345073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 329754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 323932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 324623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  22092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  18620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  24347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  26885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  27363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  27240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  27413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  27652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  27570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  27966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  27437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  26459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  25997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  27094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  29090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  15742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     11                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8152557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    162.704157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.195048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.163369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5552322     68.11%     68.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1503104     18.44%     86.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       253463      3.11%     89.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       122537      1.50%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        93912      1.15%     92.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        86819      1.06%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        85049      1.04%     94.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        87857      1.08%     95.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       367494      4.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8152557                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       338546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.014961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.996382                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    470.389688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       338541    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-49151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        338546                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       338546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.205325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.190651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.729528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           309410     91.39%     91.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2088      0.62%     92.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18890      5.58%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5135      1.52%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1751      0.52%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              749      0.22%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              311      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              126      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               48      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               29      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        338546                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              975337280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10977600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               351119872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               986314880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            355667392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       533.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       192.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    539.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1827203561500                       # Total gap between requests
system.mem_ctrls.avgGap                      87140.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7347712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    168419328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       282304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    115430080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       263232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    108377216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       116864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     92859968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    482240576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    351119872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4021288.094242156018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 92173269.519363924861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 154500.572988834843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 63173081.147086277604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 144062.765065308922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 59313158.761245742440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 63957.843182410426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 50820811.124620504677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 263922740.416238337755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 192162425.653785794973                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       114808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2721583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1819114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4113                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1717021                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1826                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1482758                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7545536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5557303                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4001795209                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 195339626159                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    267052046                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 133871094910                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    281920576                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 129170266798                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    101420067                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 114346003943                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 498923125526                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 44065461413458                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34856.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     71774.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     60542.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     73591.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     68543.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     75229.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     55542.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     77117.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66121.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7929288.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          28459111800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          15126365265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         43251778080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14238228600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     144237568800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     343144611870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     412682291040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1001139955455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.908272                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1068429031629                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  61014200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 697760347871                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          29750195160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15812588550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         65559287220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14399985960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     144237568800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     594253712040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     201221996160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1065235333890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.986672                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 515463628826                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  61014200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1250725750674                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12207889874.045801                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   74127877222.912949                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          127     96.95%     96.95% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     97.71% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 705875494000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   227970006000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1599233573500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15124040                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15124040                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15124040                       # number of overall hits
system.cpu1.icache.overall_hits::total       15124040                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       109252                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        109252                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       109252                       # number of overall misses
system.cpu1.icache.overall_misses::total       109252                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1963317498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1963317498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1963317498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1963317498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15233292                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15233292                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15233292                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15233292                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007172                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007172                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007172                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007172                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17970.540567                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17970.540567                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17970.540567                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17970.540567                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          395                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    49.375000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        97324                       # number of writebacks
system.cpu1.icache.writebacks::total            97324                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        11896                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        11896                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        11896                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        11896                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        97356                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        97356                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        97356                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        97356                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1743241998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1743241998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1743241998                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1743241998                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006391                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006391                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006391                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006391                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17905.850672                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17905.850672                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17905.850672                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17905.850672                       # average overall mshr miss latency
system.cpu1.icache.replacements                 97324                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15124040                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15124040                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       109252                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       109252                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1963317498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1963317498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15233292                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15233292                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007172                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007172                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17970.540567                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17970.540567                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        11896                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        11896                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        97356                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        97356                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1743241998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1743241998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006391                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006391                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17905.850672                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17905.850672                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.993860                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14898473                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            97324                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           153.081182                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        345615500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.993860                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999808                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999808                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30563940                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30563940                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     24898983                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        24898983                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     24898983                       # number of overall hits
system.cpu1.dcache.overall_hits::total       24898983                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5681150                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5681150                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5681150                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5681150                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 736046013094                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 736046013094                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 736046013094                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 736046013094                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     30580133                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30580133                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     30580133                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30580133                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185779                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185779                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185779                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185779                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 129559.334482                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129559.334482                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 129559.334482                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129559.334482                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10563324                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       987463                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            83474                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10224                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   126.546278                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    96.582844                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2087566                       # number of writebacks
system.cpu1.dcache.writebacks::total          2087566                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4352060                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4352060                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4352060                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4352060                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1329090                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1329090                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1329090                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1329090                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 158785709059                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 158785709059                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 158785709059                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 158785709059                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043463                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043463                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043463                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043463                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 119469.493457                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 119469.493457                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 119469.493457                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 119469.493457                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2087566                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21021126                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21021126                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3380921                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3380921                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 355666105000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 355666105000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24402047                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24402047                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138551                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138551                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 105197.993387                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105197.993387                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2700436                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2700436                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       680485                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       680485                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  74270141500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  74270141500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.027886                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.027886                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109142.951718                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109142.951718                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3877857                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3877857                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2300229                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2300229                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 380379908094                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 380379908094                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6178086                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6178086                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.372321                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.372321                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 165366.104024                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 165366.104024                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1651624                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1651624                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       648605                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       648605                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  84515567559                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  84515567559                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.104985                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.104985                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 130303.601667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 130303.601667                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          241                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          241                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6543500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6543500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.427305                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.427305                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27151.452282                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27151.452282                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           93                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           93                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1067500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1067500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.164894                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.164894                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11478.494624                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11478.494624                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          201                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          162                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1239000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1239000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.446281                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.446281                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7648.148148                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7648.148148                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          156                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1092000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1092000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.429752                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.429752                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         7000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       205000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       205000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       196000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       196000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1125048                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1125048                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775961                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775961                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77806841000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77806841000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1901009                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1901009                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.408184                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.408184                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100271.587103                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100271.587103                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775960                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775960                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  77030880000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  77030880000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.408183                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.408183                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99271.715037                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99271.715037                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.960788                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28128441                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2104864                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.363543                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        345627000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.960788                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.905025                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.905025                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         67069031                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        67069031                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1827203579500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84691484                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17866237                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     84005901                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17827975                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14282738                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1117                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           737                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1854                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           44                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           44                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11672191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11672191                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      48035148                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36656341                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2086                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2086                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143573631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    127600511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       292036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6280779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       187333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5911001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        52312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5100375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             288997978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6125807488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5443503360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12459520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    267207680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7992192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    251638400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2231296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    217342272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12328182208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        37720208                       # Total snoops (count)
system.tol2bus.snoopTraffic                 358913408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        134055469                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.080266                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.324664                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              124711113     93.03%     93.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8571368      6.39%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 188465      0.14%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 526508      0.39%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  57795      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    220      0.00%    100.00% # Request fanout histogram
=======
system.mem_ctrls.wrQLenPdf::15                  33744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  37973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 286704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 332778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 332991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 332260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 333778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 334212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 335794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 345598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 335846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 335089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 330813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 325405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 324880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 325468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  13831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  13442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  13148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  13011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  13169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  13057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7508459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.187826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.834915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.140617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4744757     63.19%     63.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1466311     19.53%     82.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       276269      3.68%     86.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       137590      1.83%     88.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       106654      1.42%     89.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        95585      1.27%     90.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        93195      1.24%     92.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       113372      1.51%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       474726      6.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7508459                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       332056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.220890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.934690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    635.164177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       332051    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        332056                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       332056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.328243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.305377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.911057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           286753     86.36%     86.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4939      1.49%     87.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25670      7.73%     95.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9299      2.80%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3491      1.05%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1129      0.34%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              442      0.13%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              202      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               77      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               33      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        332056                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1088526272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10548928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               347001024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1099075200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            350432512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       546.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       174.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    551.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1992892641500                       # Total gap between requests
system.mem_ctrls.avgGap                      87992.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6614784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    278747456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       468160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    194446400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    608249472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    347001024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3319187.297152067069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 139870782.639108806849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 234914.809770766791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 97569931.362377017736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 305209349.384931087494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 174119274.485691368580                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       103356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4437870                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3108225                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9516284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5475508                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3580055190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 258660201891                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    347955743                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 178352294767                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 634285523178                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47839300477518                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34638.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58284.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47567.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57380.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66652.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8736961.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25567825920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13589610375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         48886223400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13679359740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     157317108000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     403630104870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     425371745760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1088041978065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.961155                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1100346537841                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  66547000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 825999121659                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          28042607040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14904991530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         72552488820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14622911280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     157317108000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     658798715970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     210492915360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1156731738000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        580.428521                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 538343696691                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  66547000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1388001962809                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    18827533120.689655                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   90043769348.399948                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        56500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 702227503000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   354897278000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1637995381500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23332144                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23332144                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23332144                       # number of overall hits
system.cpu1.icache.overall_hits::total       23332144                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        71501                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         71501                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        71501                       # number of overall misses
system.cpu1.icache.overall_misses::total        71501                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1645867500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1645867500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1645867500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1645867500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23403645                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23403645                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23403645                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23403645                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003055                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003055                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003055                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003055                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23018.803933                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23018.803933                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23018.803933                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23018.803933                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           82                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        67080                       # number of writebacks
system.cpu1.icache.writebacks::total            67080                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4389                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4389                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4389                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4389                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        67112                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        67112                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        67112                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        67112                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1508650500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1508650500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1508650500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1508650500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002868                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002868                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002868                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002868                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22479.593813                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22479.593813                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22479.593813                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22479.593813                       # average overall mshr miss latency
system.cpu1.icache.replacements                 67080                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23332144                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23332144                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        71501                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        71501                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1645867500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1645867500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23403645                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23403645                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003055                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003055                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23018.803933                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23018.803933                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4389                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4389                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        67112                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        67112                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1508650500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1508650500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002868                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002868                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22479.593813                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22479.593813                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.215037                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23027190                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            67080                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           343.279517                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        337028500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.215037                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975470                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975470                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46874402                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46874402                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     36680142                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        36680142                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     36680142                       # number of overall hits
system.cpu1.dcache.overall_hits::total       36680142                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9829209                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9829209                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9829209                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9829209                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1049018243100                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1049018243100                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1049018243100                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1049018243100                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46509351                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46509351                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46509351                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46509351                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.211338                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.211338                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.211338                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.211338                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 106724.584155                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106724.584155                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 106724.584155                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 106724.584155                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9521400                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1347431                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            95392                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          13666                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    99.813402                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    98.597322                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3634407                       # number of writebacks
system.cpu1.dcache.writebacks::total          3634407                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7533795                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7533795                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7533795                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7533795                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2295414                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2295414                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2295414                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2295414                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 234503540198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 234503540198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 234503540198                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 234503540198                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049354                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049354                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049354                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049354                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102161.762627                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102161.762627                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102161.762627                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102161.762627                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3634407                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32542571                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32542571                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5842460                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5842460                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 503740557000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 503740557000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38385031                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38385031                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152207                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152207                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86220.625730                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86220.625730                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4678274                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4678274                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1164186                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1164186                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 111273920500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 111273920500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030329                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030329                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95580.878399                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95580.878399                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4137571                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4137571                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3986749                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3986749                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 545277686100                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 545277686100                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8124320                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8124320                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.490718                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.490718                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 136772.514673                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 136772.514673                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2855521                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2855521                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1131228                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1131228                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 123229619698                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 123229619698                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139240                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139240                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108934.379009                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108934.379009                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7055000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7055000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.331237                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.331237                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44651.898734                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44651.898734                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3004000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3004000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.094340                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.094340                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 66755.555556                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66755.555556                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       653000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       653000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.238938                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.238938                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6046.296296                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6046.296296                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       546000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       546000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.236726                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.236726                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5102.803738                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5102.803738                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455359                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455359                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346218                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346218                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 118465965000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 118465965000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354121                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354121                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87999.094500                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87999.094500                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346218                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346218                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 117119747000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 117119747000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354121                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354121                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86999.094500                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86999.094500                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.906895                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42775618                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3641526                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.746619                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        337040000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.906895                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.903340                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.903340                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104265266                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104265266                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1992892659500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84182076                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14883385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     83597467                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19430227                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         17881150                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             333                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           255                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            588                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8836061                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8836061                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      47999874                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36182203                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1492                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1492                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143798251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    124120766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       201304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10910697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             279031018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6135391296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5295408576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8588288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    465203776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11904591936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        42801662                       # Total snoops (count)
system.tol2bus.snoopTraffic                 351344320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        135810465                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065177                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.250350                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              127077343     93.57%     93.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8614662      6.34%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 118384      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     76      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          134055469                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       192692612737                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2969634296                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          93931939                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2557159216                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26317660                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       63828647621                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71919248630                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3159301880                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         146315865                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6025                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          135810465                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       186024245937                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       62071549002                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71964757003                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5463865501                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         100765801                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10512                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               1964567904000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 540249                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749748                       # Number of bytes of host memory used
host_op_rate                                   541955                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5027.20                       # Real time elapsed on the host
host_tick_rate                               27324240                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2715935971                       # Number of instructions simulated
sim_ops                                    2724516677                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.137364                       # Number of seconds simulated
sim_ticks                                137364324500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.090483                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               20530081                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            22053899                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3749602                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         37439216                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             48662                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          67135                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           18473                       # Number of indirect misses.
system.cpu0.branchPred.lookups               40560477                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11547                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          6815                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2818584                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19682643                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5835578                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         836530                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       58600779                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            92788760                       # Number of instructions committed
system.cpu0.commit.committedOps              93200295                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    238403641                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.390935                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.427060                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    207643561     87.10%     87.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16272050      6.83%     93.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3412288      1.43%     95.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2415884      1.01%     96.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       737908      0.31%     96.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       383729      0.16%     96.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       617385      0.26%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1085258      0.46%     97.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5835578      2.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    238403641                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84674                       # Number of function calls committed.
system.cpu0.commit.int_insts                 91304845                       # Number of committed integer instructions.
system.cpu0.commit.loads                     21401989                       # Number of loads committed
system.cpu0.commit.membars                     618891                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       619656      0.66%      0.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        67946932     72.90%     73.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           8142      0.01%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       21408176     22.97%     96.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3211548      3.45%    100.00% # Class of committed instruction
=======
final_tick                               2213371506000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 516327                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710052                       # Number of bytes of host memory used
host_op_rate                                   517959                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5251.45                       # Real time elapsed on the host
host_tick_rate                               41984355                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711467595                       # Number of instructions simulated
sim_ops                                    2720036937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.220479                       # Number of seconds simulated
sim_ticks                                220478846500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.966640                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               39913410                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            42476149                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7311798                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         73095184                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             48985                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          65564                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16579                       # Number of indirect misses.
system.cpu0.branchPred.lookups               78758978                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11569                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9675                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5472208                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38605769                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11502096                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1375567                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      113859577                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181811598                       # Number of instructions committed
system.cpu0.commit.committedOps             182492303                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    404575997                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.451071                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.529578                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    344909365     85.25%     85.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     31477230      7.78%     93.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6532439      1.61%     94.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4545082      1.12%     95.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1393523      0.34%     96.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       796786      0.20%     96.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1196173      0.30%     96.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2223303      0.55%     97.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11502096      2.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    404575997                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               89827                       # Number of function calls committed.
system.cpu0.commit.int_insts                178931125                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42090268                       # Number of loads committed
system.cpu0.commit.membars                    1024182                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1024947      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133679275     73.25%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7534      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42099315     23.07%     96.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5675391      3.11%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total         93200295                       # Class of committed instruction
system.cpu0.commit.refs                      24620688                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   92788760                       # Number of Instructions Simulated
system.cpu0.committedOps                     93200295                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.823149                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.823149                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            143312898                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               935828                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            17647094                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             165949566                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18295804                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 81204268                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2821894                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2800258                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3295015                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total        182492303                       # Class of committed instruction
system.cpu0.commit.refs                      47775670                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181811598                       # Number of Instructions Simulated
system.cpu0.committedOps                    182492303                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.407940                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.407940                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            220697641                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1848433                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34473550                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             323864056                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32479911                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                160033800                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5474437                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5571892                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6280619                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                   40560477                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 11870973                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    228633194                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               198027                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1544                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     190541790                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 266                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            2                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7505824                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.154837                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16541961                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          20578743                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.727380                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         248929879                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.771703                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.001075                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               129156890     51.88%     51.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                67406550     27.08%     78.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                37876840     15.22%     94.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11898177      4.78%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1024132      0.41%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  837009      0.34%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  420637      0.17%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   37283      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  272361      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           248929879                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3088                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2257                       # number of floating regfile writes
system.cpu0.idleCycles                       13026602                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3066227                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                27028734                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.506156                       # Inst execution rate
system.cpu0.iew.exec_refs                    37780490                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3285037                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               76864792                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             35228788                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            387909                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1876405                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3479947                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          151716188                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             34495453                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3136033                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            132590758                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                595641                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8409044                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2821894                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9519031                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       727970                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           50324                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          326                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          382                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13826799                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       261248                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           382                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       953698                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2112529                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 99964572                       # num instructions consuming a value
system.cpu0.iew.wb_count                    126009518                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.795247                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 79496561                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.481032                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     126331849                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               170185961                       # number of integer regfile reads
system.cpu0.int_regfile_writes               95684468                       # number of integer regfile writes
system.cpu0.ipc                              0.354214                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.354214                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           622636      0.46%      0.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             96215392     70.89%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8557      0.01%     71.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2261      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1537      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.36% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            35592548     26.22%     97.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3281733      2.42%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            673      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             135726791                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3686                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7351                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3619                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3753                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1764789                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013003                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1074171     60.87%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    25      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     73      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     60.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                644679     36.53%     97.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                45819      2.60%    100.00% # attempts to use FU when none available
=======
system.cpu0.fetch.Branches                   78758978                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 21898079                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    389606216                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               264582                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          523                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     368780447                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 163                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14628054                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.179901                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28045479                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          39962395                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.842366                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         424966408                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.876374                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.027549                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               193435584     45.52%     45.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               129775742     30.54%     76.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73779409     17.36%     93.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22821165      5.37%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1796880      0.42%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1696273      0.40%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1122822      0.26%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   82466      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  456067      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           424966408                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3088                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2257                       # number of floating regfile writes
system.cpu0.idleCycles                       12824947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5948519                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52884084                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.591553                       # Inst execution rate
system.cpu0.iew.exec_refs                    73217325                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5804796                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              117440860                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             69044253                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            627847                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3592223                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6121957                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          296197518                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             67412529                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6051169                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            258976855                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1144925                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             12808842                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5474437                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14947428                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1390156                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           88575                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          345                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          535                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26953985                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       436555                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           535                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1883721                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4064798                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                196671957                       # num instructions consuming a value
system.cpu0.iew.wb_count                    246382948                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.796065                       # average fanout of values written-back
system.cpu0.iew.wb_producers                156563620                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.562786                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     247005226                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               332243082                       # number of integer regfile reads
system.cpu0.int_regfile_writes              187730656                       # number of integer regfile writes
system.cpu0.ipc                              0.415293                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.415293                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1026713      0.39%      0.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            188610010     71.17%     71.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7903      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2257      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1537      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            69577363     26.25%     97.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5800150      2.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            637      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             265028024                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3650                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7282                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3619                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3673                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3375369                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012736                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2107223     62.43%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    11      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     23      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1218886     36.11%     98.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                49204      1.46%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu0.iq.int_alu_accesses             136865258                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         522657904                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    126005899                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        210228705                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 150520005                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                135726791                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1196183                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       58515895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           517005                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        359653                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29492513                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    248929879                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.545241                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.142388                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          180195743     72.39%     72.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           35839022     14.40%     86.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           15913120      6.39%     93.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7781892      3.13%     96.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5262787      2.11%     98.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1282957      0.52%     98.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1479101      0.59%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1026742      0.41%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             148515      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      248929879                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.518127                       # Inst issue rate
=======
system.cpu0.iq.int_alu_accesses             267373030                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         959372743                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    246379329                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        409899589                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 294232572                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                265028024                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1964946                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      113705217                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           982200                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        589379                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     57264295                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    424966408                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.623645                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.202340                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          291068071     68.49%     68.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           69379318     16.33%     84.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           31375360      7.38%     92.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15119604      3.56%     95.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10344037      2.43%     98.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2521008      0.59%     98.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2835839      0.67%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2042416      0.48%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             280755      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      424966408                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.605375                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads           635639                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           51494                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            35228788                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3479947                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6925                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       261956481                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12772184                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              100579398                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             69938612                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2161938                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                22467999                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15518090                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               777285                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            205682082                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             159693991                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          122234102                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 79099733                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1837112                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2821894                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             21204757                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                52295494                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3184                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       205678898                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      22756098                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            377279                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11088084                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        377288                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   384333829                       # The number of ROB reads
system.cpu0.rob.rob_writes                  314159061                       # The number of ROB writes
system.cpu0.timesIdled                         125917                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2980                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.473800                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               19610347                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            20327122                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3474088                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         35556746                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             20371                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          27421                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7050                       # Number of indirect misses.
system.cpu1.branchPred.lookups               38448663                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2121                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          6544                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2656401                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18917985                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5785863                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         513042                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       58043576                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            89118455                       # Number of instructions committed
system.cpu1.commit.committedOps              89370392                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    219020062                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.408047                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.473065                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    190468083     86.96%     86.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14967513      6.83%     93.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2881473      1.32%     95.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2163806      0.99%     96.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       695048      0.32%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       364473      0.17%     96.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       597567      0.27%     96.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1096236      0.50%     97.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5785863      2.64%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    219020062                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               28782                       # Number of function calls committed.
system.cpu1.commit.int_insts                 87718668                       # Number of committed integer instructions.
system.cpu1.commit.loads                     20690105                       # Number of loads committed
system.cpu1.commit.membars                     379405                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       379405      0.42%      0.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        65790901     73.62%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            211      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       20696649     23.16%     97.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2502844      2.80%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads          1122157                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           70925                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            69044253                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6121957                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5711                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       437791355                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3166343                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              154990059                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137574550                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3964886                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40706866                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              24412266                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1335541                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            401363774                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             311780338                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          239416183                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                155705080                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2208438                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5474437                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             33946065                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               101841637                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3118                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       401360656                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      34143901                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            628490                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 20960513                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        628506                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   689404825                       # The number of ROB reads
system.cpu0.rob.rob_writes                  613152375                       # The number of ROB writes
system.cpu0.timesIdled                         125369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1766                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.709495                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               37811371                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            39097889                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6812758                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         68080134                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             27011                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          34606                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7595                       # Number of indirect misses.
system.cpu1.branchPred.lookups               73672783                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1680                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8923                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5197786                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36920034                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11345048                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         571202                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      113325166                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174662570                       # Number of instructions committed
system.cpu1.commit.committedOps             174942308                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    367772489                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.475681                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.581340                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    312044267     84.85%     84.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29157877      7.93%     92.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5535791      1.51%     94.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4296247      1.17%     95.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1335559      0.36%     95.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       753113      0.20%     96.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1176186      0.32%     96.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2128401      0.58%     96.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11345048      3.08%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    367772489                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37921                       # Number of function calls committed.
system.cpu1.commit.int_insts                172000339                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40450806                       # Number of loads committed
system.cpu1.commit.membars                     422839                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422839      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129259257     73.89%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40459729     23.13%     97.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4799784      2.74%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         89370392                       # Class of committed instruction
system.cpu1.commit.refs                      23199493                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   89118455                       # Number of Instructions Simulated
system.cpu1.committedOps                     89370392                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.601916                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.601916                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            129118351                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               822096                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17187225                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             161210256                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15113980                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 79305366                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2658252                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2580856                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3168819                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total        174942308                       # Class of committed instruction
system.cpu1.commit.refs                      45259513                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174662570                       # Number of Instructions Simulated
system.cpu1.committedOps                    174942308                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.236849                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.236849                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            190994542                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1623337                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33662216                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             315012193                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                29033564                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                156707542                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5198860                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5129425                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6016446                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   38448663                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10541147                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    213082750                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               128793                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     182060708                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6951878                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.165814                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12806050                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19630718                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.785155                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         229364768                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.798403                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.986793                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               114314785     49.84%     49.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                64688249     28.20%     78.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                36864167     16.07%     94.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11337907      4.94%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  862610      0.38%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  810542      0.35%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  334010      0.15%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   32088      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  120410      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           229364768                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2513946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2901730                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26227020                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.553906                       # Inst execution rate
system.cpu1.iew.exec_refs                    36168958                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2569439                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               76402071                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34407680                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            200406                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1802907                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2656387                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147332246                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33599519                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          3093160                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            128439011                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                594473                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7214438                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2658252                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8318357                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       689760                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           41829                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          138                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     13717575                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       146999                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           138                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       949956                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1951774                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 98083861                       # num instructions consuming a value
system.cpu1.iew.wb_count                    122017311                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.795271                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 78003224                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.526212                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     122338863                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               164478833                       # number of integer regfile reads
system.cpu1.int_regfile_writes               93338265                       # number of integer regfile writes
system.cpu1.ipc                              0.384332                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.384332                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           381147      0.29%      0.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             93874321     71.37%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 261      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            34711443     26.39%     98.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2564617      1.95%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   73672783                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20172237                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    357132914                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               235523                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     352802926                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               13627664                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.188569                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24004208                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          37838382                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.903016                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         387950954                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.911891                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.985716                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               163946554     42.26%     42.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               126754542     32.67%     74.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                71340660     18.39%     93.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22117116      5.70%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1739746      0.45%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1594299      0.41%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  280799      0.07%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   51364      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  125874      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           387950954                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2742855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5675194                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                51260540                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.643769                       # Inst execution rate
system.cpu1.iew.exec_refs                    70454706                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4926183                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              117031044                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             67189753                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            206007                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3537152                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5021526                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          288119455                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             65528523                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6113615                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            251516658                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1133660                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10734079                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5198860                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12860841                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1337826                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           82080                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          157                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          201                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     26738947                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       212819                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           201                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1850153                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3825041                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                192752682                       # num instructions consuming a value
system.cpu1.iew.wb_count                    239143377                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.795267                       # average fanout of values written-back
system.cpu1.iew.wb_producers                153289825                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.612099                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     239765726                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               322334302                       # number of integer regfile reads
system.cpu1.int_regfile_writes              183370532                       # number of integer regfile writes
system.cpu1.ipc                              0.447057                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.447057                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423751      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            184581606     71.65%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 319      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            67703773     26.28%     98.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4920442      1.91%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total             131532171                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total             257630273                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                    1689695                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012846                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1071894     63.44%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     63.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                615242     36.41%     99.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2559      0.15%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    3281529                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012737                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2099663     63.98%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1179315     35.94%     99.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2551      0.08%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses             132840719                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         494629805                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    122017311                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        205294233                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 146671699                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                131532171                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             660547                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       57961854                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           511000                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        147505                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     29270506                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    229364768                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.573463                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.170318                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          163415749     71.25%     71.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           33751906     14.72%     85.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15648131      6.82%     92.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7515308      3.28%     96.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5179858      2.26%     98.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1225316      0.53%     98.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1449650      0.63%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1036633      0.45%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             142217      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      229364768                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.567246                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses             260488051                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         907472059                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    239143377                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        401296798                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 287416146                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                257630273                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             703309                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      113177147                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           979030                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        132107                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     56633174                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    387950954                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.664079                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.236708                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          259283135     66.83%     66.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65237159     16.82%     83.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           30931214      7.97%     91.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14757677      3.80%     95.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10169180      2.62%     98.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2444316      0.63%     98.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2817372      0.73%     99.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            2032085      0.52%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             278816      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      387950954                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.659417                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads           550100                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           46997                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34407680                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2656387                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1742                       # number of misc regfile reads
system.cpu1.numCycles                       231878714                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    42762147                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               98858048                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67712015                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2148589                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19139420                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              15242810                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               772240                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            199548263                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             155201466                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          119644613                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 77232646                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                295522                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2658252                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             19274499                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                51932598                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       199548263                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      12201903                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            189781                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10699421                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        189772                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   360638144                       # The number of ROB reads
system.cpu1.rob.rob_writes                  305202559                       # The number of ROB writes
system.cpu1.timesIdled                          26109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.432122                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               19235463                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            19947153                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3373911                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         34708504                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             19934                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          25094                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5160                       # Number of indirect misses.
system.cpu2.branchPred.lookups               37578853                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2175                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          6382                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2591461                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  18556748                       # Number of branches committed
system.cpu2.commit.bw_lim_events              5759687                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         340801                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       57706013                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            87676307                       # Number of instructions committed
system.cpu2.commit.committedOps              87842231                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    211248548                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.415824                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.491819                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    183499777     86.86%     86.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14483676      6.86%     93.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2706054      1.28%     95.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2107717      1.00%     96.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       670715      0.32%     96.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       348654      0.17%     96.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       586206      0.28%     96.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1086062      0.51%     97.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      5759687      2.73%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    211248548                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               28662                       # Number of function calls committed.
system.cpu2.commit.int_insts                 86325611                       # Number of committed integer instructions.
system.cpu2.commit.loads                     20351902                       # Number of loads committed
system.cpu2.commit.membars                     250426                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       250426      0.29%      0.29% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64827969     73.80%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            247      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             382      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       20358284     23.18%     97.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2404923      2.74%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         87842231                       # Class of committed instruction
system.cpu2.commit.refs                      22763207                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   87676307                       # Number of Instructions Simulated
system.cpu2.committedOps                     87842231                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.556219                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.556219                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            122717690                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               786754                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            17003930                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             159127421                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14801852                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 78255359                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2593178                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2489894                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3125640                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads           721474                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           58529                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            67189753                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5021526                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    912                       # number of misc regfile reads
system.cpu1.numCycles                       390693809                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    50176837                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              152367736                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            132960970                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3953806                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36893534                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              23359439                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1330322                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            390575653                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             303617212                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          234662709                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                152483117                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                325328                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5198860                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             30785560                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               101701739                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       390575653                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10222147                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            189536                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 19953597                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        189564                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   644689923                       # The number of ROB reads
system.cpu1.rob.rob_writes                  596772879                       # The number of ROB writes
system.cpu1.timesIdled                          25019                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   37578853                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10286966                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    205635038                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               126178                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     179287889                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6751256                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.167673                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12482995                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          19255397                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.799965                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         221493719                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.812081                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.974808                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               107708631     48.63%     48.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                64255690     29.01%     77.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                36426690     16.45%     94.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11179397      5.05%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  849236      0.38%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  796920      0.36%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  173698      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   27860      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   75597      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           221493719                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2626087                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2834773                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                25839981                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.565905                       # Inst execution rate
system.cpu2.iew.exec_refs                    35667091                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2477017                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               76246439                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             33943699                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            133509                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1765411                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2542400                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          145469054                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             33190074                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          3039553                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            126830426                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                596413                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              7088747                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2593178                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              8205789                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       687960                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           51006                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          138                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     13591797                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       131095                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           141                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       932391                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1902382                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 97248276                       # num instructions consuming a value
system.cpu2.iew.wb_count                    120444792                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.793665                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 77182506                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.537413                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     120763430                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               162394932                       # number of integer regfile reads
system.cpu2.int_regfile_writes               92326651                       # number of integer regfile writes
system.cpu2.ipc                              0.391203                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.391203                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           252030      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             92866751     71.51%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 278      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  382      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            34278132     26.39%     98.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2472406      1.90%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             129869979                       # Type of FU issued
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu2.iq.fu_busy_cnt                    1690346                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.013016                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1075851     63.65%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     63.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                613403     36.29%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1092      0.06%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             131308295                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         483438363                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    120444792                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        203096016                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 145033253                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                129869979                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             435801                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       57626823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           514340                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         95000                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     29000557                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    221493719                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.586337                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.183929                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          156824427     70.80%     70.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           32719525     14.77%     85.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           15454803      6.98%     92.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7510133      3.39%     95.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5151553      2.33%     98.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1208923      0.55%     98.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1452100      0.66%     99.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            1031018      0.47%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             141237      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      221493719                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.579467                       # Inst issue rate
=======
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads           405736                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           40619                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            33943699                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2542400                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1604                       # number of misc regfile reads
system.cpu2.numCycles                       224119806                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    50520644                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               98633716                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             66728939                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2157075                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18742587                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              15050466                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               777629                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            197065759                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             153269419                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          118374308                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 76210466                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                137841                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2593178                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             18901554                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                51645369                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       197065759                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       6412218                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            123409                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10503860                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        123422                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   351027693                       # The number of ROB reads
system.cpu2.rob.rob_writes                  301370730                       # The number of ROB writes
system.cpu2.timesIdled                          26304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.569853                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               19249320                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            20354605                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3500206                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         34807449                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             19886                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          26511                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6625                       # Number of indirect misses.
system.cpu3.branchPred.lookups               37648344                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2189                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          6406                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2651441                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  18521038                       # Number of branches committed
system.cpu3.commit.bw_lim_events              5749610                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         291445                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58150851                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            87647158                       # Number of instructions committed
system.cpu3.commit.committedOps              87788322                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    211571654                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.414934                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.486199                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    183649619     86.80%     86.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14529531      6.87%     93.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2850806      1.35%     95.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2176744      1.03%     96.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       668978      0.32%     96.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       342341      0.16%     96.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       585725      0.28%     96.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1018300      0.48%     97.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      5749610      2.72%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    211571654                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               28787                       # Number of function calls committed.
system.cpu3.commit.int_insts                 86324042                       # Number of committed integer instructions.
system.cpu3.commit.loads                     20220458                       # Number of loads committed
system.cpu3.commit.membars                     213160                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       213160      0.24%      0.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64895466     73.92%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            241      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             382      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       20226864     23.04%     97.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2452209      2.79%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         87788322                       # Class of committed instruction
system.cpu3.commit.refs                      22679073                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   87647158                       # Number of Instructions Simulated
system.cpu3.committedOps                     87788322                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.560549                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.560549                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            121958353                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               853196                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            17041641                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             159657901                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15106828                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 79098396                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2653306                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2676465                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3084520                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   37648344                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10366249                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    205759930                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               129394                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     180263821                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                7004142                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.167755                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12639345                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          19269206                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.803226                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         221901403                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.814702                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.973867                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               107341295     48.37%     48.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                64946184     29.27%     77.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                36451222     16.43%     94.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11202550      5.05%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  901699      0.41%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  826345      0.37%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  123805      0.06%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   20566      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   87737      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           221901403                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2523425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2893346                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                25837768                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.566071                       # Inst execution rate
system.cpu3.iew.exec_refs                    35686367                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2518439                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               76977019                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             33931585                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            122168                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1796040                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2582407                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          145860567                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             33167928                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          3082094                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            127040472                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                604587                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              6933432                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2653306                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              8055020                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       702674                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           42655                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          142                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     13711127                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       123792                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           142                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       931902                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1961444                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 96998944                       # num instructions consuming a value
system.cpu3.iew.wb_count                    120543679                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.795437                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 77156516                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.537123                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     120857049                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               162747935                       # number of integer regfile reads
system.cpu3.int_regfile_writes               92406031                       # number of integer regfile writes
system.cpu3.ipc                              0.390541                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.390541                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           214911      0.17%      0.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             93133545     71.57%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 245      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  382      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.74% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            34259788     26.33%     98.07% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2513695      1.93%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             130122566                       # Type of FU issued
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu3.iq.fu_busy_cnt                    1705177                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.013104                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1082891     63.51%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     63.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                620109     36.37%     99.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2177      0.13%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             131612832                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         484370415                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    120543679                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        203932952                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 145474089                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                130122566                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             386478                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       58072245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           518703                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         95033                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     29337307                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    221901403                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.586398                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.182757                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          156923347     70.72%     70.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           32957644     14.85%     85.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           15652915      7.05%     92.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7436430      3.35%     95.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5080443      2.29%     98.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1207298      0.54%     98.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1455552      0.66%     99.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            1043964      0.47%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             143810      0.06%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      221901403                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.579805                       # Inst issue rate
=======
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads           290487                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           32596                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            33931585                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2582407                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1751                       # number of misc regfile reads
system.cpu3.numCycles                       224424828                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    50216567                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               99136946                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             66688562                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2166356                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19082621                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              14757045                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               768850                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            197860879                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             153791632                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          118861523                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 76977482                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                222050                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2653306                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             18666709                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                52172961                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       197860879                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5384339                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            111650                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10212348                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        111668                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   351749842                       # The number of ROB reads
system.cpu3.rob.rob_writes                  302237726                       # The number of ROB writes
system.cpu3.timesIdled                          25858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          2240785                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               625359                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3514004                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              25892                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                650917                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9276354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17799684                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2901826                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       705887                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10398850                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7268679                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22438205                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7974566                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8947168                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       867766                       # Transaction distribution
system.membus.trans_dist::WritebackClean            8                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7656315                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            40584                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11397                       # Transaction distribution
system.membus.trans_dist::ReadExReq            274712                       # Transaction distribution
system.membus.trans_dist::ReadExResp           274179                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8947168                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1734                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27021031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27021031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    645703744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               645703744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            47166                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9275595                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9275595    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4005492                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1310104                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6592997                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              16138                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1295769                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10392919                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20368492                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1304756                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       300470                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11245110                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7320508                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22488531                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7620978                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10011953                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       831473                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9144473                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           108326                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3975                       # Transaction distribution
system.membus.trans_dist::ReadExReq            266584                       # Transaction distribution
system.membus.trans_dist::ReadExResp           266186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10011953                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1706                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     30646631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30646631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    711015296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               711015296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           106680                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10392544                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10392544    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total             9275595                       # Request fanout histogram
system.membus.respLayer1.occupancy        48149489395                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23267872245                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1762                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          882                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    28690319.727891                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   150360675.738498                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          882    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   2231749000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            882                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   112059462500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  25304862000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10259919                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10259919                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10259919                       # number of overall hits
system.cpu2.icache.overall_hits::total       10259919                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27047                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27047                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27047                       # number of overall misses
system.cpu2.icache.overall_misses::total        27047                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2001232500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2001232500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2001232500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2001232500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10286966                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10286966                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10286966                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10286966                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002629                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002629                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002629                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002629                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 73990.923208                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 73990.923208                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 73990.923208                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 73990.923208                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3546                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    75.446809                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25339                       # number of writebacks
system.cpu2.icache.writebacks::total            25339                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1708                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1708                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1708                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1708                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25339                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25339                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25339                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25339                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1860895000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1860895000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1860895000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1860895000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002463                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002463                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002463                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002463                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 73439.954221                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 73439.954221                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 73439.954221                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 73439.954221                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25339                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10259919                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10259919                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27047                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27047                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2001232500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2001232500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10286966                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10286966                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002629                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002629                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 73990.923208                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 73990.923208                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1708                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1708                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25339                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25339                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1860895000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1860895000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002463                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002463                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 73439.954221                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 73439.954221                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10353524                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25371                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           408.084979                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20599271                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20599271                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     21536940                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21536940                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     21536940                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21536940                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     10501704                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10501704                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     10501704                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10501704                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 866264041449                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 866264041449                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 866264041449                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 866264041449                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     32038644                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     32038644                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     32038644                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     32038644                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.327782                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.327782                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.327782                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.327782                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 82487.950665                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 82487.950665                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 82487.950665                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 82487.950665                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     32907829                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        53746                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           729085                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            819                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    45.135792                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    65.623932                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2669990                       # number of writebacks
system.cpu2.dcache.writebacks::total          2669990                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      7803777                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7803777                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      7803777                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7803777                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2697927                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2697927                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2697927                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2697927                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 220910411305                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 220910411305                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 220910411305                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 220910411305                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.084209                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.084209                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.084209                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.084209                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 81881.537679                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 81881.537679                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 81881.537679                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 81881.537679                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2669981                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     19741972                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       19741972                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      9974138                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9974138                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 809065524500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 809065524500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     29716110                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29716110                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.335647                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.335647                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 81116.335517                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 81116.335517                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      7358884                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      7358884                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2615254                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2615254                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 212906613000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 212906613000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.088008                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.088008                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 81409.535364                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 81409.535364                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1794968                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1794968                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       527566                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       527566                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  57198516949                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  57198516949                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2322534                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2322534                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.227151                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.227151                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 108419.642185                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 108419.642185                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       444893                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       444893                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        82673                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        82673                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   8003798305                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   8003798305                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.035596                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035596                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 96812.723682                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 96812.723682                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        82059                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        82059                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1505                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1505                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     52080500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     52080500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        83564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        83564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.018010                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.018010                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 34604.983389                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 34604.983389                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          600                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          600                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          905                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          905                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     18006500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     18006500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.010830                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.010830                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 19896.685083                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19896.685083                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        79178                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        79178                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         3076                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3076                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     25286000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     25286000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        82254                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        82254                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.037396                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.037396                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8220.416125                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8220.416125                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         3009                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3009                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     22407000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     22407000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.036582                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.036582                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7446.660020                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7446.660020                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3820000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3820000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3690000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3690000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1309                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1309                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         5073                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         5073                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    138144500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    138144500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         6382                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         6382                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.794892                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.794892                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 27231.322689                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 27231.322689                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         5072                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         5072                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    133071500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    133071500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.794735                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.794735                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 26236.494479                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 26236.494479                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.676442                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           24409478                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2692935                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.064266                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.676442                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.958639                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.958639                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         67114593                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        67114593                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1758                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          880                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    28582215.909091                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   153958858.968533                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          880    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   2275243000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            880                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   112211974500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  25152350000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10338494                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10338494                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10338494                       # number of overall hits
system.cpu3.icache.overall_hits::total       10338494                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        27755                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         27755                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        27755                       # number of overall misses
system.cpu3.icache.overall_misses::total        27755                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1976252999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1976252999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1976252999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1976252999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10366249                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10366249                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10366249                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10366249                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002677                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002677                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002677                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002677                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71203.494830                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71203.494830                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71203.494830                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71203.494830                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3943                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               80                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    49.287500                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        25834                       # number of writebacks
system.cpu3.icache.writebacks::total            25834                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1921                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1921                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1921                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1921                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        25834                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        25834                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        25834                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25834                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1825686999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1825686999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1825686999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1825686999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002492                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002492                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002492                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002492                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 70669.931060                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70669.931060                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 70669.931060                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70669.931060                       # average overall mshr miss latency
system.cpu3.icache.replacements                 25834                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10338494                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10338494                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        27755                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        27755                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1976252999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1976252999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10366249                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10366249                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002677                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002677                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71203.494830                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71203.494830                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1921                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1921                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        25834                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        25834                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1825686999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1825686999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002492                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002492                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 70669.931060                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70669.931060                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10580649                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            25866                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           409.056251                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20758332                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20758332                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     21471085                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21471085                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     21471085                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21471085                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     10566260                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10566260                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     10566260                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10566260                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 875420652133                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 875420652133                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 875420652133                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 875420652133                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     32037345                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     32037345                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     32037345                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     32037345                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.329811                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.329811                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.329811                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.329811                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 82850.568899                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82850.568899                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 82850.568899                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82850.568899                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     33433207                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        50543                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           745491                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            727                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    44.847231                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.522696                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2698359                       # number of writebacks
system.cpu3.dcache.writebacks::total          2698359                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      7842937                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7842937                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      7842937                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7842937                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2723323                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2723323                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2723323                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2723323                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 222540532119                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 222540532119                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 222540532119                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 222540532119                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.085005                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.085005                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.085005                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.085005                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 81716.539727                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 81716.539727                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 81716.539727                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 81716.539727                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2698349                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     19661255                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       19661255                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      9994009                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9994009                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 812435403500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 812435403500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     29655264                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     29655264                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.337006                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.337006                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 81292.242533                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81292.242533                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      7358391                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      7358391                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2635618                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2635618                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 213760041500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 213760041500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.088875                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.088875                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 81104.333595                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 81104.333595                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1809830                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1809830                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       572251                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       572251                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  62985248633                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  62985248633                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2382081                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2382081                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.240232                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.240232                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 110065.772944                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 110065.772944                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       484546                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       484546                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        87705                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        87705                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   8780490619                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   8780490619                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.036819                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.036819                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 100113.911624                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 100113.911624                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        69689                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        69689                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1510                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1510                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     44906000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     44906000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        71199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        71199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.021208                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.021208                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29739.072848                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29739.072848                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          623                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          623                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          887                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          887                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     16410000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     16410000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.012458                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.012458                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 18500.563698                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18500.563698                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        66693                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        66693                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3238                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3238                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     25504500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     25504500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        69931                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        69931                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.046303                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.046303                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7876.621371                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7876.621371                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3128                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3128                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     22517500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     22517500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.044730                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.044730                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7198.689258                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7198.689258                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3999000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3999000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3858000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3858000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1278                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1278                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         5128                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         5128                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    133102000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    133102000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         6406                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         6406                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.800500                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.800500                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 25955.928237                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 25955.928237                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         5126                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         5126                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    127974000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    127974000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.800187                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.800187                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 24965.665236                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 24965.665236                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.605148                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           24345632                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2719479                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.952315                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.605148                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.956411                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956411                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         67089216                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        67089216                       # Number of data accesses
system.cpu0.numPwrStateTransitions                530                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          265                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    24098960.377358                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   159793637.359777                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          265    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        43000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1967839500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            265                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   130978100000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6386224500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11739456                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11739456                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11739456                       # number of overall hits
system.cpu0.icache.overall_hits::total       11739456                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       131515                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        131515                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       131515                       # number of overall misses
system.cpu0.icache.overall_misses::total       131515                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9942069481                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9942069481                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9942069481                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9942069481                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     11870971                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11870971                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     11870971                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11870971                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.011079                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011079                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.011079                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011079                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75596.467939                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75596.467939                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75596.467939                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75596.467939                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        39019                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          165                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              480                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    81.289583                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    82.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       120837                       # number of writebacks
system.cpu0.icache.writebacks::total           120837                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10678                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10678                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10678                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10678                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       120837                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       120837                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       120837                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       120837                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9170687482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9170687482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9170687482                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9170687482                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.010179                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010179                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.010179                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010179                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75893.041717                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75893.041717                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75893.041717                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75893.041717                       # average overall mshr miss latency
system.cpu0.icache.replacements                120837                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11739456                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11739456                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       131515                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       131515                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9942069481                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9942069481                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     11870971                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11870971                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.011079                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011079                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75596.467939                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75596.467939                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10678                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10678                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       120837                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       120837                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9170687482                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9170687482                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.010179                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010179                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75893.041717                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75893.041717                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11861758                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           120869                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            98.137306                       # Average number of references to valid blocks.
=======
system.membus.snoop_fanout::total            10392544                       # Request fanout histogram
system.membus.respLayer1.occupancy        53588587030                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         25887831229                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   220478846500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   220478846500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                306                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          153                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10348026.143791                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   19655916.337959                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          153    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    178940500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            153                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   218895598500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1583248000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     21768858                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21768858                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     21768858                       # number of overall hits
system.cpu0.icache.overall_hits::total       21768858                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       129219                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        129219                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       129219                       # number of overall misses
system.cpu0.icache.overall_misses::total       129219                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9742393493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9742393493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9742393493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9742393493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     21898077                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21898077                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     21898077                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21898077                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005901                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005901                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005901                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005901                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75394.434975                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75394.434975                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75394.434975                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75394.434975                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        35818                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              426                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    84.079812                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       119243                       # number of writebacks
system.cpu0.icache.writebacks::total           119243                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9976                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9976                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9976                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9976                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       119243                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       119243                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       119243                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       119243                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9016403493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9016403493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9016403493                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9016403493                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005445                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005445                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005445                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005445                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75613.692150                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75613.692150                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75613.692150                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75613.692150                       # average overall mshr miss latency
system.cpu0.icache.replacements                119243                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     21768858                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21768858                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       129219                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       129219                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9742393493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9742393493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     21898077                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21898077                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005901                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005901                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75394.434975                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75394.434975                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9976                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9976                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       119243                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       119243                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9016403493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9016403493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005445                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005445                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75613.692150                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75613.692150                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21889506                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           119275                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           183.521325                       # Average number of references to valid blocks.
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
<<<<<<< HEAD
system.cpu0.icache.tags.tag_accesses         23862779                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        23862779                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     22734762                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        22734762                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     22734762                       # number of overall hits
system.cpu0.dcache.overall_hits::total       22734762                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10997278                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10997278                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10997278                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10997278                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 912842787114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 912842787114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 912842787114                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 912842787114                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     33732040                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33732040                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     33732040                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33732040                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.326019                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.326019                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.326019                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.326019                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83006.248193                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83006.248193                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83006.248193                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83006.248193                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     35471599                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        50058                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           783421                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            768                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.277825                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.179688                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2871379                       # number of writebacks
system.cpu0.dcache.writebacks::total          2871379                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8097791                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8097791                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8097791                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8097791                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2899487                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2899487                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2899487                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2899487                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 238306141780                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 238306141780                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 238306141780                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 238306141780                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085956                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085956                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085956                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085956                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82189.070611                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82189.070611                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82189.070611                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82189.070611                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2871370                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     20587726                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20587726                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10139508                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10139508                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 831120695500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 831120695500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     30727234                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30727234                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.329984                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.329984                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81968.542803                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81968.542803                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7396377                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7396377                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2743131                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2743131                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 224508783000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 224508783000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089274                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089274                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 81843.988858                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81843.988858                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2147036                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2147036                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       857770                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       857770                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  81722091614                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  81722091614                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3004806                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3004806                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.285466                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.285466                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 95272.732334                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 95272.732334                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       701414                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       701414                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       156356                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       156356                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  13797358780                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  13797358780                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.052035                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052035                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88243.231983                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88243.231983                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       205593                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       205593                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2594                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2594                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     67028000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     67028000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       208187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       208187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012460                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012460                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25839.629915                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25839.629915                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2214                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2214                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          380                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          380                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3433000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3433000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001825                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001825                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9034.210526                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9034.210526                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       203134                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       203134                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3886                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3886                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     45252500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     45252500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       207020                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       207020                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.018771                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018771                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11645.007720                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11645.007720                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3795                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3795                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     41488500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     41488500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.018332                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018332                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10932.411067                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10932.411067                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       570000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       570000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       539000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       539000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2235                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2235                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         4580                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         4580                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    139816500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    139816500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         6815                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         6815                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.672047                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.672047                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 30527.620087                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 30527.620087                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         4576                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         4576                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    135236500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    135236500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.671460                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.671460                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 29553.430944                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 29553.430944                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.673586                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26056375                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2891713                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.010706                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.673586                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.989800                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.989800                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71199805                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71199805                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               15436                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              781788                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7222                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              749237                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6510                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              743792                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              763770                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3074941                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              15436                       # number of overall hits
system.l2.overall_hits::.cpu0.data             781788                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7222                       # number of overall hits
system.l2.overall_hits::.cpu1.data             749237                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6510                       # number of overall hits
system.l2.overall_hits::.cpu2.data             743792                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7186                       # number of overall hits
system.l2.overall_hits::.cpu3.data             763770                       # number of overall hits
system.l2.overall_hits::total                 3074941                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            105400                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2082197                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1958460                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             18829                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1927234                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             18648                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1935264                       # number of demand (read+write) misses
system.l2.demand_misses::total                8064554                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           105400                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2082197                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18522                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1958460                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            18829                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1927234                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            18648                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1935264                       # number of overall misses
system.l2.overall_misses::total               8064554                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8802514442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 222486251796                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1690338437                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 210029505363                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1735330928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 205998030894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1692328940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 207326047923                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     859760348723                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8802514442                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 222486251796                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1690338437                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 210029505363                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1735330928                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 205998030894                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1692328940                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 207326047923                       # number of overall miss cycles
system.l2.overall_miss_latency::total    859760348723                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          120836                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2863985                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25744                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2707697                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2671026                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           25834                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2699034                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11139495                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         120836                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2863985                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25744                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2707697                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2671026                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          25834                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2699034                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11139495                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.872257                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.727028                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.719469                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.723294                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.743084                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.721533                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.721839                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.717021                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.723960                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.872257                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.727028                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.719469                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.723294                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.743084                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.721533                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.721839                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.717021                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.723960                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83515.317287                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106851.682044                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91261.118508                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107242.172607                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92162.670774                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 106887.918589                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90751.230159                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 107130.628133                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106609.782602                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83515.317287                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106851.682044                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91261.118508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107242.172607                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92162.670774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 106887.918589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90751.230159                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 107130.628133                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106609.782602                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             215335                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9276                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.214209                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1218658                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              867762                       # number of writebacks
system.l2.writebacks::total                    867762                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            477                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          42036                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5569                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          24722                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5441                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          22157                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5096                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          24611                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              130109                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           477                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         42036                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5569                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         24722                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5441                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         22157                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5096                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         24611                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             130109                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       104923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2040161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1933738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        13388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1905077                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        13552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1910653                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7934445                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       104923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2040161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1933738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        13388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1905077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        13552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1910653                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1347777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9282222                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7719907949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 199294859882                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1101006946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 189152259439                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1143130454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 185599906457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1133694951                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 186679853991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 771824620069                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7719907949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 199294859882                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1101006946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 189152259439                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1143130454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 185599906457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1133694951                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 186679853991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 123672939674                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 895497559743                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.868309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.712350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.503146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.714163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.528355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.713238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.524580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.707903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.712280                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.868309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.712350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.503146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.714163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.528355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.713238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.524580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.707903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.833271                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73576.889233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97685.849245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85000.150235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97816.901483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85384.706752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 97423.834552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83655.176432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 97704.739684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97275.186868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73576.889233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97685.849245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85000.150235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97816.901483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85384.706752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 97423.834552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83655.176432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 97704.739684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91760.684204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96474.482052                       # average overall mshr miss latency
system.l2.replacements                       16415486                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1245289                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1245289                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1245293                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1245293                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      7902276                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7902276                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            8                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              8                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7902284                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7902284                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            8                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            8                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1347777                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1347777                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 123672939674                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 123672939674                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91760.684204                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91760.684204                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1504                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1297                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1343                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1151                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5295                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           918                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           710                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           804                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           620                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3052                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3929500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       443000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1067000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       855500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6295000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2422                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2007                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2147                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         1771                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8347                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.379026                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.353762                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.374476                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.350085                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.365640                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4280.501089                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   623.943662                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1327.114428                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1379.838710                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2062.581913                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          918                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          709                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          799                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          618                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3044                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     18433494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     14318496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     16278496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     12512496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     61542982                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.379026                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.353264                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.372147                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.348955                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.364682                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20080.058824                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20195.339915                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20373.586984                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20246.757282                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20217.799606                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           170                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            89                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           131                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           133                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                523                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          976                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          448                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          417                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          416                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2257                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3924000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1646500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1418500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1440500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      8429500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          537                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          548                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          549                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2780                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.851658                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.834264                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.760949                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.757741                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.811871                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4020.491803                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3675.223214                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3401.678657                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3462.740385                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3734.824989                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            29                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          968                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          438                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          409                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          413                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2228                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     19798500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      9006500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      8558000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      8388500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     45751500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.844677                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.815642                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.746350                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.752277                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.801439                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20452.995868                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20562.785388                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20924.205379                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20311.138015                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20534.784560                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            28659                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            14862                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            14278                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            16771                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 74570                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         110491                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          62265                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          57720                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          61846                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              292322                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  13006513887                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   8508971918                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7640352421                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   8383824419                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   37539662645                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       139150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        77127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        71998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        78617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            366892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.794042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.807305                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.801689                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.786675                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.796752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 117715.595723                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 136657.382446                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 132369.238063                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 135559.687272                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 128418.875914                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        15404                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1309                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          323                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         1536                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            18572                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        95087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        60956                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        57397                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        60310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         273750                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10882832416                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   7794542427                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   7040027426                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   7660025431                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  33377427700                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.683342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.790333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.797203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.767137                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.746132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 114451.317383                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 127871.619316                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 122654.971967                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 127010.867700                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 121926.676530                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         15436                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7222                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6510                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              36354                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       105400                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        18829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        18648                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           161399                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8802514442                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1690338437                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1735330928                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1692328940                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13920512747                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       120836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25744                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        25834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         197753                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.872257                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.719469                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.743084                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.721839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.816165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83515.317287                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91261.118508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92162.670774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90751.230159                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86249.064412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          477                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5569                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5441                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5096                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         16583                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       104923                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12953                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        13388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        13552                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       144816                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7719907949                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1101006946                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1143130454                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1133694951                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11097740300                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.868309                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.503146                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.528355                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.524580                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.732307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73576.889233                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85000.150235                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85384.706752                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83655.176432                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76633.385123                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       753129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       734375                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       729514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       746999                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2964017                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1971706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1896195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1869514                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1873418                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7610833                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 209479737909                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 201520533445                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 198357678473                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 198942223504                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 808300173331                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2724835                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2630570                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2599028                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2620417                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10574850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.723606                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.720830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.719313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.714931                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.719711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106242.887078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106276.270871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 106101.199816                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 106192.117031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106203.903480                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        26632                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        23413                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        21834                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        23075                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        94954                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1945074                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1872782                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1847680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1850343                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7515879                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 188412027466                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 181357717012                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 178559879031                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 179019828560                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 727349452069                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.713832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.711930                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.710912                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.706125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.710731                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96866.251601                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96838.669430                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 96640.045371                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 96749.537010                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96775.034839                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1486                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1495                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2597                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           83                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           47                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           50                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2777                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     81435997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       815497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       198999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       788498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     83238991                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4083                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           87                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           49                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           53                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4272                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.636052                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.954023                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.959184                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.943396                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.650047                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 31357.719291                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9825.265060                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  4234.021277                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 15769.960000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 29974.429600                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1039                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           12                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1062                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1558                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           71                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           44                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1715                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     30646972                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1418494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       881497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       830998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     33777961                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.381582                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.816092                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.897959                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.792453                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.401451                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19670.713736                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19978.788732                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20034.022727                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19785.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19695.604082                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999429                       # Cycle average of tags in use
system.l2.tags.total_refs                    21451849                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16418089                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.306598                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.532481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.705817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.783264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.338567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.220746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.406682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.089831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.384295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.188940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     9.348805                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.492695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.011028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.090364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.081574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.006354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.079529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.006005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.081077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.146075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 178838297                       # Number of tag accesses
system.l2.tags.data_accesses                178838297                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6715136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     130606080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        828992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     123766912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        856832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     121928064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        867328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     122286848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     82310016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          590166208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6715136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       828992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       856832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       867328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9268288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     55537024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        55537024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         104924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2040720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1933858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          13388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1905126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          13552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1910732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1286094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9221347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       867766                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             867766                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         48885590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        950800584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6034988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        901012053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          6237660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        887625404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          6314070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        890237319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    599209557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4296357225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     48885590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6034988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      6237660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      6314070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         67472308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      404304569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            404304569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      404304569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        48885590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       950800584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6034988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       901012053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         6237660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       887625404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         6314070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       890237319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    599209557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4700661794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    824342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    104924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2020020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1917580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     13388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1888172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     13552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1894075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1270083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000449645750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        50866                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        50866                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14632482                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             777993                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9221347                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     867774                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9221347                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   867774                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  86600                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 43432                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            356304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            361762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            339140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            351352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            503515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            661508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            650332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            969963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1463998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1129275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           636168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           331279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           341296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           352503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           339231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           347121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             56718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             53556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47696                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 354181869508                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                45673735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            525458375758                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38773.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57523.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6790676                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  746029                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.50                       # Row buffer hit rate for writes
=======
system.cpu0.icache.tags.tag_accesses         43915397                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43915397                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     44188143                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        44188143                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     44188143                       # number of overall hits
system.cpu0.dcache.overall_hits::total       44188143                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     21567274                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      21567274                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     21567274                       # number of overall misses
system.cpu0.dcache.overall_misses::total     21567274                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1464737425665                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1464737425665                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1464737425665                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1464737425665                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     65755417                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     65755417                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     65755417                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     65755417                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.327992                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.327992                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.327992                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.327992                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67914.815088                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67914.815088                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67914.815088                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67914.815088                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     56838825                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        78051                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1492280                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1243                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.088579                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.792438                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5597812                       # number of writebacks
system.cpu0.dcache.writebacks::total          5597812                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15827902                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15827902                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15827902                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15827902                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5739372                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5739372                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5739372                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5739372                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 392072005818                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 392072005818                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 392072005818                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 392072005818                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.087284                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087284                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.087284                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087284                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 68312.701428                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 68312.701428                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 68312.701428                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 68312.701428                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5597748                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     40449835                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       40449835                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19969033                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19969033                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1332986409500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1332986409500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     60418868                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     60418868                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.330510                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.330510                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66752.676982                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66752.676982                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     14525085                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14525085                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5443948                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5443948                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 372549480000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 372549480000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090103                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090103                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 68433.695546                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 68433.695546                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3738308                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3738308                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1598241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1598241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 131751016165                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 131751016165                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5336549                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5336549                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.299490                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.299490                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82435.012095                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82435.012095                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1302817                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1302817                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       295424                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       295424                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  19522525818                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  19522525818                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.055359                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055359                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 66083.073203                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66083.073203                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338438                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338438                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1452                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1452                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     48129500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     48129500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       339890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       339890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004272                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004272                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33147.038567                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33147.038567                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1112                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1112                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          340                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          340                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6936500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6936500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001000                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001000                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 20401.470588                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20401.470588                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336896                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336896                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2258                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2258                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20232500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20232500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339154                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339154                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006658                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006658                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8960.363153                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8960.363153                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2213                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2213                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18026500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18026500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006525                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006525                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8145.729779                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8145.729779                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       176500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       176500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       169500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       169500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2471                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2471                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7204                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7204                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    295136999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    295136999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9675                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9675                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.744599                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.744599                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 40968.489589                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 40968.489589                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7204                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7204                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    287932999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    287932999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.744599                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.744599                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 39968.489589                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 39968.489589                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.936979                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           50623225                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5684971                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.904746                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.936979                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998031                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998031                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        138573211                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       138573211                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               13462                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1672301                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3507                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1632465                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3321735                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              13462                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1672301                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3507                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1632465                       # number of overall hits
system.l2.overall_hits::total                 3321735                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            105780                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3918413                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             20853                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3715329                       # number of demand (read+write) misses
system.l2.demand_misses::total                7760375                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           105780                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3918413                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            20853                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3715329                       # number of overall misses
system.l2.overall_misses::total               7760375                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8678148462                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 359596122581                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1812188479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 337570434171                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     707656893693                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8678148462                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 359596122581                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1812188479                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 337570434171                       # number of overall miss cycles
system.l2.overall_miss_latency::total    707656893693                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          119242                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5590714                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24360                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5347794                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11082110                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         119242                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5590714                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24360                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5347794                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11082110                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.887104                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.700879                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.856034                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.694740                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.700262                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.887104                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.700879                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.856034                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.694740                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.700262                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82039.595973                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91770.857891                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86903.010550                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90858.826815                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91188.492011                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82039.595973                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91770.857891                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86903.010550                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90858.826815                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91188.492011                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             104033                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4077                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.517047                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2430515                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              831472                       # number of writebacks
system.l2.writebacks::total                    831472                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            213                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          63442                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            336                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          39681                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              103672                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           213                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         63442                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           336                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         39681                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             103672                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       105567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3854971                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        20517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3675648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7656703                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       105567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3854971                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        20517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3675648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2682627                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10339330                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7610751462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 317103347673                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1591710984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 298681512229                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 624987322348                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7610751462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 317103347673                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1591710984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 298681512229                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 232344695260                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 857332017608                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.885317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.689531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.842241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.687320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.690907                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.885317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.689531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.842241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.687320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.932975                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72094.039444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82258.296540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77580.103524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 81259.552664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81626.167601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72094.039444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82258.296540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77580.103524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 81259.552664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86610.883757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82919.494552                       # average overall mshr miss latency
system.l2.replacements                       17524993                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1233459                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1233459                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1233460                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1233460                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      8712973                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8712973                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      8712975                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8712975                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2682627                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2682627                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 232344695260                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 232344695260                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86610.883757                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86610.883757                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9276                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            9457                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                18733                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2678                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2696                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5374                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4221500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      3001500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7223000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        11954                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        12153                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            24107                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.224025                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.221838                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.222923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1576.362957                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1113.316024                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1344.064012                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2669                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2690                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5359                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     53814983                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     54080975                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    107895958                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.223273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.221345                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.222301                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20162.976021                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20104.451673                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20133.599179                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            94                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                123                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          360                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          191                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              551                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1798000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       470000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2268000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          454                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          220                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            674                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.792952                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.868182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.817507                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4994.444444                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2460.732984                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4116.152450                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          355                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          191                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          546                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7193500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3774000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     10967500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.781938                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.868182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.810089                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20263.380282                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19759.162304                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20086.996337                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            45891                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            31870                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 77761                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         168521                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         116153                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              284674                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  18045187433                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  12233421945                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30278609378                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       214412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       148023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            362435                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.785968                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.784696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.785448                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107079.755241                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105321.618426                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106362.398315                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        17012                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1879                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            18891                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       151509                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       114274                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         265783                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  15163202956                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10954938455                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26118141411                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.706626                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.772002                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.733326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100081.202806                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95865.537699                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98268.668090                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         13462                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3507                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16969                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       105780                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        20853                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           126633                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8678148462                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1812188479                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10490336941                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       119242                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         143602                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.887104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.856034                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.881833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82039.595973                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86903.010550                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82840.467659                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          213                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          336                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           549                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       105567                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        20517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       126084                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7610751462                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1591710984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9202462446                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.885317                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.842241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.878010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72094.039444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77580.103524                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72986.758399                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1626410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1600595                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3227005                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3749892                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3599176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7349068                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 341550935148                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 325337012226                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 666887947374                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5376302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5199771                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10576073                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.697485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.692180                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.694877                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91082.872560                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 90392.082028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90744.560722                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        46430                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        37802                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        84232                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3703462                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3561374                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7264836                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 301940144717                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 287726573774                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 589666718491                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.688849                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.684910                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.686912                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81529.159667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 80790.889632                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81167.244311                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1469                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1486                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2779                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           54                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2833                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     86431497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1189000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     87620497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4248                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           71                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4319                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.654190                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.760563                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.655939                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 31101.654192                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 22018.518519                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 30928.519944                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1135                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1150                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1644                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           39                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1683                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     32302476                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       770499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     33072975                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.387006                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.549296                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.389674                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19648.708029                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19756.384615                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19651.203209                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999637                       # Cycle average of tags in use
system.l2.tags.total_refs                    23567223                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17527670                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.344572                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.862806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.636209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.801910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.169532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.133462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.395719                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.497856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.009941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.153155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.142710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.193683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 185989062                       # Number of tag accesses
system.l2.tags.data_accesses                185989062                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6756352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     246784320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1313088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     235263872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    167683264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          657800896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6756352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1313088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8069440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     53214272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        53214272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         105568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3856005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          20517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3675998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2620051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10278139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       831473                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             831473                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         30643992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1119310646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5955619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1067058703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    760541279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2983510239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     30643992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5955619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36599611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      241357721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            241357721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      241357721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        30643992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1119310646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5955619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1067058703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    760541279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3224867960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    803325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    105568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3831262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     20517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3654851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2594548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001006326750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49248                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49248                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18451614                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             757296                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10278139                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     831475                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10278139                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   831475                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  71393                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 28150                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            380045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            409626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            570487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            717763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            713075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1179542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1517183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1144400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            580370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            419320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           510907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           429361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           408465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           414073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           401700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           410429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             56304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             61570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45285                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 266061331578                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                51033730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            457437819078                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26067.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44817.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8295690                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  724326                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.17                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6               9221347                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6              10278139                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6               867774                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  669807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1059129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1336419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1355669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1189297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1045521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  776103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  521638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  344796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  233645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 174687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 175381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  92117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  57589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  42434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  29835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  19397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   9901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    372                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6               831475                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2275115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2366865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1721860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1098503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  694921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  459610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  326504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  251307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  197961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  159042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 144452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 202716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 107093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  68211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  52972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  38874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  26335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    158                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                   3521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  40812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  42560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  43692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  44377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  45084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  46764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  46334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  46585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  46457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  46292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  46250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2422375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.122689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.147476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.147016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1034443     42.70%     42.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       711474     29.37%     72.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       154667      6.38%     78.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        88407      3.65%     82.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        58502      2.42%     84.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        42544      1.76%     86.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        32459      1.34%     87.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26578      1.10%     88.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       273301     11.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2422375                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        50866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     179.582904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    112.762131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    311.756314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         48726     95.79%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         1996      3.92%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           86      0.17%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            8      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            5      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            3      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            6      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            4      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         50866                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        50866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.206051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.191359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.728051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            46502     91.42%     91.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              449      0.88%     92.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2402      4.72%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1030      2.02%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              337      0.66%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              109      0.21%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               27      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         50866                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              584623808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5542400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                52757568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               590166208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             55537536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4256.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       384.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4296.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    404.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  137364262000                       # Total gap between requests
system.mem_ctrls.avgGap                      13615.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6715136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    129281280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       828992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    122725120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       856832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    120843008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       867328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    121220800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     81285312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     52757568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 48885589.649589113891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 941156158.781241655350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6034987.636109258048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 893427900.196895718575                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 6237660.346810063347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 879726293.124966382980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 6314070.288315653801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 882476585.104890227318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 591749803.275886297226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 384070377.749355137348                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       104924                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2040720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1933858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        13388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1905126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        13552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1910732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1286094                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       867774                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3378459336                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 114611927688                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    557667379                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 108873395586                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    582571555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 106535461895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    566097511                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 107366602313                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  82986192495                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3558708323521                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32199.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56162.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43053.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56298.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43514.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     55920.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41772.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     56191.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64525.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4100962.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8592518760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4567032030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         35277818940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2061174420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10843478880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      60999977850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1379498400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       123721499280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        900.681452                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2841694209                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4586920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 129935710291                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8703267300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4625881095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         29944274640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2241864720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10843478880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      60495722220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1804134720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       118658623575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        863.824170                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3811343231                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4586920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 128966061269                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1946                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          974                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    21997386.036961                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   114477817.893438                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          974    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2035075500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            974                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   115938870500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  21425454000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10513612                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10513612                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10513612                       # number of overall hits
system.cpu1.icache.overall_hits::total       10513612                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        27535                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         27535                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        27535                       # number of overall misses
system.cpu1.icache.overall_misses::total        27535                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1964704499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1964704499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1964704499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1964704499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10541147                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10541147                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10541147                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10541147                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002612                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002612                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002612                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002612                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71352.987071                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71352.987071                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71352.987071                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71352.987071                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2654                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    51.038462                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25744                       # number of writebacks
system.cpu1.icache.writebacks::total            25744                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1791                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1791                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1791                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1791                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25744                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25744                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25744                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25744                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1824748999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1824748999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1824748999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1824748999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002442                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002442                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002442                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002442                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70880.554654                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70880.554654                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70880.554654                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70880.554654                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25744                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10513612                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10513612                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        27535                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        27535                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1964704499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1964704499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10541147                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10541147                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002612                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002612                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71352.987071                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71352.987071                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1791                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1791                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25744                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25744                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1824748999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1824748999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002442                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002442                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70880.554654                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70880.554654                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10862279                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25776                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           421.410576                       # Average number of references to valid blocks.
=======
system.mem_ctrls.wrQLenPdf::15                   5349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  46235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  47920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  48275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  48730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  49173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  49817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  51276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  50089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  49813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  49185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  49256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1990055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    354.082660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.592553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.530316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       695084     34.93%     34.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       524904     26.38%     61.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       132745      6.67%     67.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        81494      4.10%     72.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        58167      2.92%     74.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        44805      2.25%     77.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        35724      1.80%     79.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        31497      1.58%     80.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       385635     19.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1990055                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     207.252355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    127.729229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    343.103593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         45825     93.05%     93.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3173      6.44%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          173      0.35%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           22      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            9      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            6      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            9      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49248                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.312013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.291688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.854107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42495     86.29%     86.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              883      1.79%     88.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3999      8.12%     96.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1296      2.63%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              383      0.78%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              121      0.25%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               47      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49248                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              653231744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4569152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51413376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               657800896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             53214400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2962.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       233.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2983.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    241.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  220478675000                       # Total gap between requests
system.mem_ctrls.avgGap                      19845.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6756352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    245200768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1313088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    233910464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    166051072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51413376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 30643991.962285596877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1112128314.767829656601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5955618.966829092242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1060920209.413377881050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 753138337.922137141228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 233189608.963234484196                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       105568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3856005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        20517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3675998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2620051                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       831475                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3245774058                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 157556634305                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    741051544                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 146613223631                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 149281135540                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5459112706254                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30745.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40860.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36118.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39883.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56976.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6565576.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4932576180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2621711235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         25522822500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2002971420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17404146240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      92107726140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7099476000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       151691429715                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        688.008996                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  17000450394                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7362160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 196116236106                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9276480780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4930547490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         47353343940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2190432060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17404146240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      95377545960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4345943520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       180878439990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        820.389089                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9897866656                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7362160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 203218819844                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1056                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          529                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    47508896.030246                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   204149674.667398                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          529    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2421348500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            529                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   195346640500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  25132206000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20145991                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20145991                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20145991                       # number of overall hits
system.cpu1.icache.overall_hits::total       20145991                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26246                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26246                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26246                       # number of overall misses
system.cpu1.icache.overall_misses::total        26246                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2039154000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2039154000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2039154000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2039154000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20172237                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20172237                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20172237                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20172237                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001301                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001301                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001301                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001301                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77693.896213                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77693.896213                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77693.896213                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77693.896213                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          508                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.181818                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24360                       # number of writebacks
system.cpu1.icache.writebacks::total            24360                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1886                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1886                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1886                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1886                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24360                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24360                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24360                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24360                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1891097000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1891097000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1891097000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1891097000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001208                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001208                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001208                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001208                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77631.239737                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77631.239737                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77631.239737                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77631.239737                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24360                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20145991                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20145991                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26246                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26246                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2039154000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2039154000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20172237                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20172237                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001301                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001301                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77693.896213                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77693.896213                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1886                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1886                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24360                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24360                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1891097000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1891097000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001208                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001208                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77631.239737                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77631.239737                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20542417                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24392                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           842.178460                       # Average number of references to valid blocks.
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
<<<<<<< HEAD
system.cpu1.icache.tags.tag_accesses         21108038                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21108038                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     21875915                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21875915                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     21875915                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21875915                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10579790                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10579790                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10579790                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10579790                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 879324396818                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 879324396818                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 879324396818                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 879324396818                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     32455705                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32455705                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     32455705                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     32455705                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.325976                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.325976                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.325976                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.325976                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83113.596472                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83113.596472                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83113.596472                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83113.596472                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     33180320                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        51893                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           731751                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            815                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.343730                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.672393                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2706886                       # number of writebacks
system.cpu1.dcache.writebacks::total          2706886                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7846282                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7846282                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7846282                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7846282                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2733508                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2733508                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2733508                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2733508                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 225060118286                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 225060118286                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 225060118286                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 225060118286                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.084223                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.084223                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.084223                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.084223                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82333.806335                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82333.806335                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82333.806335                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82333.806335                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2706877                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20052751                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20052751                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     10025461                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10025461                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 817203547500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 817203547500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     30078212                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     30078212                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.333313                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.333313                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81512.814972                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81512.814972                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7379357                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7379357                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2646104                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2646104                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 216176403000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 216176403000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.087974                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.087974                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 81696.109828                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81696.109828                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1823164                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1823164                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       554329                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       554329                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  62120849318                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  62120849318                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2377493                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2377493                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.233157                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.233157                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 112064.945760                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 112064.945760                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       466925                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       466925                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        87404                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        87404                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   8883715286                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   8883715286                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.036763                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.036763                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101639.687955                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101639.687955                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       125127                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       125127                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1367                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1367                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     46361000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     46361000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       126494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       126494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.010807                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010807                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33914.411119                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33914.411119                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          568                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          568                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          799                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          799                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15523000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15523000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006317                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006317                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19428.035044                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19428.035044                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       122673                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       122673                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2516                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2516                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     23427500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     23427500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       125189                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       125189                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.020098                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.020098                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9311.406995                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9311.406995                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2471                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2471                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     21123500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     21123500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.019738                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.019738                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8548.563335                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8548.563335                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4434500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4434500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      4267500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4267500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1231                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1231                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         5313                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         5313                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    135004500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    135004500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         6544                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         6544                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.811889                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.811889                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 25410.220215                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 25410.220215                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         5313                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         5313                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    129691500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    129691500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.811889                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.811889                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 24410.220215                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 24410.220215                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.098733                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           24870901                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2729024                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.113478                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.098733                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971835                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971835                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         68156859                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        68156859                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 137364324500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10837398                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           26                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2113055                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9899005                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15547725                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2365094                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           45826                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11934                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          57760                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          469                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           388661                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          388661                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        197753                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10639670                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4272                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4272                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       362510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8651506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        77232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8159582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        76017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8050959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        77502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8132485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33587793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15467136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    367062400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3295232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    346532480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3243392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    341824256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3306752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    345432128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1426163776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18914287                       # Total snoops (count)
system.tol2bus.snoopTraffic                  61109440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30072038                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.410670                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.663188                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19946003     66.33%     66.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8589475     28.56%     94.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 912790      3.04%     97.93% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 560440      1.86%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  63330      0.21%    100.00% # Request fanout histogram
=======
system.cpu1.icache.tags.tag_accesses         40368834                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40368834                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     42685325                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42685325                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     42685325                       # number of overall hits
system.cpu1.dcache.overall_hits::total       42685325                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20935127                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20935127                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20935127                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20935127                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1410994233229                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1410994233229                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1410994233229                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1410994233229                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     63620452                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     63620452                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     63620452                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     63620452                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.329063                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.329063                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.329063                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.329063                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67398.408103                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67398.408103                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67398.408103                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67398.408103                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     53241957                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        68283                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1424721                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1111                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    37.370094                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.460846                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5348938                       # number of writebacks
system.cpu1.dcache.writebacks::total          5348938                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     15443798                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     15443798                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     15443798                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     15443798                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5491329                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5491329                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5491329                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5491329                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 369111421696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 369111421696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 369111421696                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 369111421696                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.086314                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086314                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.086314                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.086314                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 67217.138455                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67217.138455                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 67217.138455                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 67217.138455                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5348876                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     39285597                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       39285597                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     19673599                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     19673599                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1306260636000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1306260636000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58959196                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58959196                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.333682                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.333682                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66396.628090                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66396.628090                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     14407096                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14407096                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5266503                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5266503                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 355811042000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 355811042000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.089325                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089325                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 67561.158135                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67561.158135                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3399728                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3399728                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1261528                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1261528                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 104733597229                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 104733597229                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4661256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4661256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.270641                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.270641                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83021.222858                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83021.222858                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1036702                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1036702                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       224826                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       224826                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13300379696                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13300379696                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048233                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048233                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 59158.547926                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59158.547926                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137869                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137869                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          826                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          826                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     43559000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     43559000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.005956                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.005956                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 52734.866828                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 52734.866828                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          348                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          348                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          478                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          478                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22432500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22432500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003446                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003446                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 46929.916318                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46929.916318                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136555                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136555                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1941                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1941                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     13288500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13288500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138496                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138496                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.014015                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.014015                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6846.213292                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6846.213292                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1904                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1904                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11392500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11392500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.013748                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.013748                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5983.455882                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5983.455882                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       208500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       208500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       200500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       200500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1823                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1823                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7100                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7100                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    290846500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    290846500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8923                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8923                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.795697                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.795697                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 40964.295775                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 40964.295775                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7099                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7099                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    283746500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    283746500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.795584                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.795584                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 39969.925342                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 39969.925342                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.514688                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48472606                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5437224                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.914955                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.514688                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.984834                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984834                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133250330                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133250330                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 220478846500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10853715                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2064932                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9856639                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16693522                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4748046                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          126961                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4102                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         131063                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           407817                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          407817                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        143602                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10710112                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4319                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4319                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       357728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16955856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16211580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33598244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15263104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    716057856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3118080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    684582784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1419021824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22558764                       # Total snoops (count)
system.tol2bus.snoopTraffic                  64698496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         33670813                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.278518                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.467754                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24593347     73.04%     73.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8776996     26.07%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 300470      0.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30072038                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22367468345                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4071301751                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40761634                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4110755363                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          41333378                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4366464622                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         181563254                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4125292026                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          41431534                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            22512                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33670813                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22340802101                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8575178198                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         178992743                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8207599608                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36726127                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9004                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
