// Seed: 1546606968
module module_0 (
    id_1
);
  output wire id_1;
  wand id_3;
  assign id_3 = 1;
endmodule
module module_1;
  supply1 id_1, id_2, id_3, id_4;
  wand id_5;
  always begin : LABEL_0
    id_5 = 1'b0;
  end
  module_0 modCall_1 (id_4);
endmodule
module module_2 (
    input supply0 id_0
);
  uwire id_2;
  wire  id_4;
  assign id_2 = id_0 != 1;
  wire id_5;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_3 = 0;
endmodule
module module_3 (
    output wire id_0,
    output tri id_1,
    output supply0 id_2,
    input supply0 id_3#(.id_8(1 >= 1'h0)),
    input tri1 id_4,
    output wire id_5,
    output wor id_6
);
  assign id_8 = 1;
  wire id_9;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_1 = 0;
  wire id_10;
endmodule
