FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 *  Copyright Intel Corporation (C) 2017. All Rights Reserved
 *
 * Reset binding definitions for Altera Arria10 MAX5 System Resource Chip
/* bench 26621.3.0 84738d62a9f2 */
/* bench 26621.3.1 42cc7686f45a */
/* bench 26621.3.2 d590881eef98 */
/* bench 26621.3.3 956dc3b6ae45 */
/* bench 26621.3.4 d6f232cb93db */
/* bench 26621.3.5 6018c4093cec */
/* bench 26621.3.6 68fb34736e2b */
/* bench 26621.3.7 13507144021f */
/* bench 26621.3.8 75a9e8082116 */
/* bench 435.3.1 def409771d76 */
/* bench 435.3.2 d9170a5d46aa */
/* bench 435.3.3 835e55f53e3f */
/* bench 435.3.4 36c9e141ed01 */
/* bench 435.3.5 881bd3a45fd5 */
/* bench 435.3.6 53c87a5a0a0f */
/* bench 435.3.7 50207d697b13 */
 * Adapted from altr,rst-mgr-a10.h
 */

#ifndef _DT_BINDINGS_RESET_ALTR_RST_MGR_A10SR_H
#define _DT_BINDINGS_RESET_ALTR_RST_MGR_A10SR_H

/* Peripheral PHY resets */
#define A10SR_RESET_ENET_HPS	0
#define A10SR_RESET_PCIE	1
#define A10SR_RESET_FILE	2
#define A10SR_RESET_BQSPI	3
#define A10SR_RESET_USB		4
/* bench 5604.4.0 5df4fd032df0 */
/* bench 5604.4.1 3dd3792bd288 */
/* bench 5604.4.2 d09ac7665fec */
/* bench 5604.4.3 b3fc06442705 */
/* bench 5604.4.4 de4161cf8d4e */
#define A10SR_RESET_NUM		5

#endif
