#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fad03716650 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x7fad03704840 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x7fad03740ec0_0 .var "Clk", 0 0;
v0x7fad03741060_0 .var "Reset", 0 0;
v0x7fad037410f0_0 .var "Start", 0 0;
v0x7fad03741180_0 .var/i "counter", 31 0;
v0x7fad03741210_0 .var/i "flush", 31 0;
v0x7fad037412e0_0 .var/i "i", 31 0;
v0x7fad03741380_0 .var/i "outfile", 31 0;
v0x7fad03741430_0 .var/i "stall", 31 0;
S_0x7fad037162e0 .scope module, "CPU" "CPU" 2 14, 3 3 0, S_0x7fad03716650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x7fad03740a60_0 .net *"_ivl_12", 6 0, L_0x7fad03744960;  1 drivers
v0x7fad03740af0_0 .net *"_ivl_13", 2 0, L_0x7fad037430e0;  1 drivers
v0x7fad03740b80_0 .net *"_ivl_4", 30 0, L_0x7fad037418c0;  1 drivers
L_0x7fad03663050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fad03740c10_0 .net *"_ivl_6", 0 0, L_0x7fad03663050;  1 drivers
v0x7fad03740ca0_0 .net "clk_i", 0 0, v0x7fad03740ec0_0;  1 drivers
v0x7fad03740d70_0 .net "rst_i", 0 0, v0x7fad03741060_0;  1 drivers
v0x7fad03740e00_0 .net "start_i", 0 0, v0x7fad037410f0_0;  1 drivers
L_0x7fad037419a0 .concat [ 1 31 0 0], L_0x7fad03663050, L_0x7fad037418c0;
L_0x7fad03744c00 .concat [ 3 7 0 0], L_0x7fad037430e0, L_0x7fad03744960;
S_0x7fad0370d7f0 .scope module, "ALU" "ALU" 3 118, 4 3 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fad03724660_0 .net "ALUCtrl_i", 2 0, v0x7fad03733f70_0;  1 drivers
v0x7fad03733a80_0 .net/s "data1_i", 31 0, v0x7fad0373d710_0;  1 drivers
v0x7fad03733b30_0 .net/s "data2_i", 31 0, v0x7fad0373ddb0_0;  1 drivers
v0x7fad03733bf0_0 .var/s "data_o", 31 0;
E_0x7fad03720230 .event edge, v0x7fad03724660_0, v0x7fad03733a80_0, v0x7fad03733b30_0;
S_0x7fad03733d00 .scope module, "ALU_Control" "ALU_Control" 3 126, 5 3 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x7fad03733f70_0 .var "ALUCtrl_o", 2 0;
v0x7fad03734040_0 .net "ALUOp_i", 1 0, v0x7fad03738950_0;  1 drivers
v0x7fad037340e0_0 .net *"_ivl_1", 2 0, L_0x7fad03743d60;  1 drivers
v0x7fad037341a0_0 .net "funct3", 0 0, L_0x7fad03744380;  1 drivers
v0x7fad03734240_0 .net "funct_i", 9 0, v0x7fad03739960_0;  1 drivers
E_0x7fad03733f20 .event edge, v0x7fad03734040_0, v0x7fad037341a0_0, v0x7fad03734240_0;
L_0x7fad03743d60 .part v0x7fad03739960_0, 0, 3;
L_0x7fad03744380 .part L_0x7fad03743d60, 0, 1;
S_0x7fad03734360 .scope module, "Add_PC" "Adder" 3 29, 6 1 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fad03734590_0 .net/s "data1_i", 31 0, v0x7fad0373f660_0;  1 drivers
L_0x7fad03663008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fad03734640_0 .net/s "data2_i", 31 0, L_0x7fad03663008;  1 drivers
v0x7fad037346f0_0 .net/s "data_o", 31 0, L_0x7fad037415c0;  1 drivers
L_0x7fad037415c0 .arith/sum 32, v0x7fad0373f660_0, L_0x7fad03663008;
S_0x7fad03734800 .scope module, "Add_PC_Branch" "Adder" 3 36, 6 1 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fad03734a10_0 .net/s "data1_i", 31 0, L_0x7fad037419a0;  1 drivers
v0x7fad03734ad0_0 .net/s "data2_i", 31 0, v0x7fad03738530_0;  1 drivers
v0x7fad03734b80_0 .net/s "data_o", 31 0, L_0x7fad03741780;  1 drivers
L_0x7fad03741780 .arith/sum 32, L_0x7fad037419a0, v0x7fad03738530_0;
S_0x7fad03734c90 .scope module, "Control" "Control" 3 16, 7 3 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 2 "ALUOp_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegWrite_o";
    .port_info 5 /OUTPUT 1 "MemtoReg_o";
    .port_info 6 /OUTPUT 1 "MemRead_o";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x7fad03734ff0_0 .var "ALUOp_o", 1 0;
v0x7fad037350b0_0 .var "ALUSrc_o", 0 0;
v0x7fad03735150_0 .var "Branch_o", 0 0;
v0x7fad037351e0_0 .var "MemRead_o", 0 0;
v0x7fad03735280_0 .var "MemWrite_o", 0 0;
v0x7fad03735360_0 .var "MemtoReg_o", 0 0;
v0x7fad03735400_0 .net "NoOp_i", 0 0, v0x7fad03737e90_0;  1 drivers
v0x7fad037354a0_0 .net "Op_i", 6 0, L_0x7fad037414e0;  1 drivers
v0x7fad03735550_0 .var "RegWrite_o", 0 0;
E_0x7fad03734fc0 .event edge, v0x7fad03735400_0, v0x7fad037354a0_0;
S_0x7fad03735730 .scope module, "Data_Memory" "Data_Memory" 3 133, 8 1 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7fad03735970_0 .net "MemRead_i", 0 0, v0x7fad037369c0_0;  1 drivers
v0x7fad03735a20_0 .net "MemWrite_i", 0 0, v0x7fad03736ae0_0;  1 drivers
v0x7fad03735ac0_0 .net *"_ivl_0", 31 0, L_0x7fad03744420;  1 drivers
v0x7fad03735b80_0 .net *"_ivl_2", 31 0, L_0x7fad03744560;  1 drivers
v0x7fad03735c30_0 .net *"_ivl_4", 29 0, L_0x7fad037444c0;  1 drivers
L_0x7fad03663248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fad03735d20_0 .net *"_ivl_6", 1 0, L_0x7fad03663248;  1 drivers
L_0x7fad03663290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fad03735dd0_0 .net/2u *"_ivl_8", 31 0, L_0x7fad03663290;  1 drivers
v0x7fad03735e80_0 .net "addr_i", 31 0, v0x7fad03736700_0;  1 drivers
v0x7fad03735f30_0 .net "clk_i", 0 0, v0x7fad03740ec0_0;  alias, 1 drivers
v0x7fad03736040_0 .net "data_i", 31 0, v0x7fad03736840_0;  1 drivers
v0x7fad037360e0_0 .net "data_o", 31 0, L_0x7fad03744680;  1 drivers
v0x7fad03736190 .array "memory", 1023 0, 31 0;
E_0x7fad03735930 .event posedge, v0x7fad03735f30_0;
L_0x7fad03744420 .array/port v0x7fad03736190, L_0x7fad03744560;
L_0x7fad037444c0 .part v0x7fad03736700_0, 2, 30;
L_0x7fad03744560 .concat [ 30 2 0 0], L_0x7fad037444c0, L_0x7fad03663248;
L_0x7fad03744680 .functor MUXZ 32, L_0x7fad03663290, L_0x7fad03744420, v0x7fad037369c0_0, C4<>;
S_0x7fad037362c0 .scope module, "EXMEM" "EXMEM" 3 210, 9 1 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /INPUT 32 "ALUResult_i";
    .port_info 6 /INPUT 32 "MUX_B_i";
    .port_info 7 /INPUT 5 "RDaddr_i";
    .port_info 8 /OUTPUT 1 "RegWrite_o";
    .port_info 9 /OUTPUT 1 "MemtoReg_o";
    .port_info 10 /OUTPUT 1 "MemRead_o";
    .port_info 11 /OUTPUT 1 "MemWrite_o";
    .port_info 12 /OUTPUT 32 "ALUResult_o";
    .port_info 13 /OUTPUT 32 "MUX_B_o";
    .port_info 14 /OUTPUT 5 "RDaddr_o";
v0x7fad03736670_0 .net/s "ALUResult_i", 31 0, v0x7fad03733bf0_0;  1 drivers
v0x7fad03736700_0 .var/s "ALUResult_o", 31 0;
v0x7fad03736790_0 .net/s "MUX_B_i", 31 0, v0x7fad0373e460_0;  1 drivers
v0x7fad03736840_0 .var/s "MUX_B_o", 31 0;
v0x7fad037368f0_0 .net "MemRead_i", 0 0, v0x7fad03738bf0_0;  1 drivers
v0x7fad037369c0_0 .var "MemRead_o", 0 0;
v0x7fad03736a50_0 .net "MemWrite_i", 0 0, v0x7fad03738d50_0;  1 drivers
v0x7fad03736ae0_0 .var "MemWrite_o", 0 0;
v0x7fad03736b90_0 .net "MemtoReg_i", 0 0, v0x7fad03738f30_0;  1 drivers
v0x7fad03736ca0_0 .var "MemtoReg_o", 0 0;
v0x7fad03736d40_0 .net "RDaddr_i", 4 0, v0x7fad03739050_0;  1 drivers
v0x7fad03736df0_0 .var "RDaddr_o", 4 0;
v0x7fad03736ea0_0 .net "RegWrite_i", 0 0, v0x7fad03739530_0;  1 drivers
v0x7fad03736f40_0 .var "RegWrite_o", 0 0;
v0x7fad03736fe0_0 .net "clk_i", 0 0, v0x7fad03740ec0_0;  alias, 1 drivers
S_0x7fad037371b0 .scope module, "Forward_Unit" "Forward_Unit" 3 152, 10 1 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRegWrite_i";
    .port_info 1 /INPUT 5 "MemRd_i";
    .port_info 2 /INPUT 1 "WBRegWrite_i";
    .port_info 3 /INPUT 5 "WBRd_i";
    .port_info 4 /INPUT 5 "EXRs1_i";
    .port_info 5 /INPUT 5 "EXRs2_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
v0x7fad037374e0_0 .net "EXRs1_i", 4 0, v0x7fad037391b0_0;  1 drivers
v0x7fad037375a0_0 .net "EXRs2_i", 4 0, v0x7fad037392d0_0;  1 drivers
v0x7fad03737640_0 .var "ForwardA_o", 1 0;
v0x7fad037376d0_0 .var "ForwardB_o", 1 0;
v0x7fad03737760_0 .net "MemRd_i", 4 0, v0x7fad03736df0_0;  1 drivers
v0x7fad03737830_0 .net "MemRegWrite_i", 0 0, v0x7fad03736f40_0;  1 drivers
v0x7fad037378e0_0 .net "WBRd_i", 4 0, v0x7fad0373cd20_0;  1 drivers
v0x7fad03737970_0 .net "WBRegWrite_i", 0 0, v0x7fad0373cff0_0;  1 drivers
E_0x7fad03737470/0 .event edge, v0x7fad03736f40_0, v0x7fad03736df0_0, v0x7fad037374e0_0, v0x7fad037375a0_0;
E_0x7fad03737470/1 .event edge, v0x7fad03737970_0, v0x7fad037378e0_0;
E_0x7fad03737470 .event/or E_0x7fad03737470/0, E_0x7fad03737470/1;
S_0x7fad03737ac0 .scope module, "Hazard_Detection" "Hazard_Detection" 3 142, 11 1 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i";
    .port_info 1 /INPUT 5 "data2_i";
    .port_info 2 /INPUT 5 "data3_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v0x7fad03737dd0_0 .net "MemRead_i", 0 0, v0x7fad03738bf0_0;  alias, 1 drivers
v0x7fad03737e90_0 .var "NoOp_o", 0 0;
v0x7fad03737f40_0 .var "PCWrite_o", 0 0;
v0x7fad03737ff0_0 .var "Stall_o", 0 0;
v0x7fad03738080_0 .net "data1_i", 4 0, L_0x7fad03744820;  1 drivers
v0x7fad03738160_0 .net "data2_i", 4 0, L_0x7fad037448c0;  1 drivers
v0x7fad03738210_0 .net "data3_i", 4 0, v0x7fad03739050_0;  alias, 1 drivers
E_0x7fad03737370 .event edge, v0x7fad037368f0_0, v0x7fad03738080_0, v0x7fad03736d40_0, v0x7fad03738160_0;
S_0x7fad03738350 .scope module, "IDEX" "IDEX" 3 175, 12 1 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /INPUT 1 "ALUSrc_i";
    .port_info 3 /INPUT 1 "RegWrite_i";
    .port_info 4 /INPUT 1 "MemtoReg_i";
    .port_info 5 /INPUT 1 "MemRead_i";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /INPUT 32 "data1_i";
    .port_info 8 /INPUT 32 "data2_i";
    .port_info 9 /INPUT 32 "imm_i";
    .port_info 10 /INPUT 10 "funct_i";
    .port_info 11 /INPUT 5 "RS1addr_i";
    .port_info 12 /INPUT 5 "RS2addr_i";
    .port_info 13 /INPUT 5 "RDaddr_i";
    .port_info 14 /OUTPUT 2 "ALUOp_o";
    .port_info 15 /OUTPUT 1 "ALUSrc_o";
    .port_info 16 /OUTPUT 1 "RegWrite_o";
    .port_info 17 /OUTPUT 1 "MemtoReg_o";
    .port_info 18 /OUTPUT 1 "MemRead_o";
    .port_info 19 /OUTPUT 1 "MemWrite_o";
    .port_info 20 /OUTPUT 32 "data1_o";
    .port_info 21 /OUTPUT 32 "data2_o";
    .port_info 22 /OUTPUT 32 "imm_o";
    .port_info 23 /OUTPUT 10 "funct_o";
    .port_info 24 /OUTPUT 5 "RS1addr_o";
    .port_info 25 /OUTPUT 5 "RS2addr_o";
    .port_info 26 /OUTPUT 5 "RDaddr_o";
v0x7fad03738880_0 .net "ALUOp_i", 1 0, v0x7fad03734ff0_0;  1 drivers
v0x7fad03738950_0 .var "ALUOp_o", 1 0;
v0x7fad037389e0_0 .net "ALUSrc_i", 0 0, v0x7fad037350b0_0;  1 drivers
v0x7fad03738a90_0 .var "ALUSrc_o", 0 0;
v0x7fad03738b20_0 .net "MemRead_i", 0 0, v0x7fad037351e0_0;  1 drivers
v0x7fad03738bf0_0 .var "MemRead_o", 0 0;
v0x7fad03738cc0_0 .net "MemWrite_i", 0 0, v0x7fad03735280_0;  1 drivers
v0x7fad03738d50_0 .var "MemWrite_o", 0 0;
v0x7fad03738e00_0 .net "MemtoReg_i", 0 0, v0x7fad03735360_0;  1 drivers
v0x7fad03738f30_0 .var "MemtoReg_o", 0 0;
v0x7fad03738fc0_0 .net "RDaddr_i", 4 0, L_0x7fad03744eb0;  1 drivers
v0x7fad03739050_0 .var "RDaddr_o", 4 0;
v0x7fad03739120_0 .net "RS1addr_i", 4 0, L_0x7fad03744d20;  1 drivers
v0x7fad037391b0_0 .var "RS1addr_o", 4 0;
v0x7fad03739240_0 .net "RS2addr_i", 4 0, L_0x7fad03744dc0;  1 drivers
v0x7fad037392d0_0 .var "RS2addr_o", 4 0;
v0x7fad03739380_0 .net "RegWrite_i", 0 0, v0x7fad03735550_0;  1 drivers
v0x7fad03739530_0 .var "RegWrite_o", 0 0;
v0x7fad037395c0_0 .net "clk_i", 0 0, v0x7fad03740ec0_0;  alias, 1 drivers
v0x7fad03739650_0 .net/s "data1_i", 31 0, L_0x7fad03742220;  1 drivers
v0x7fad037396e0_0 .var/s "data1_o", 31 0;
v0x7fad03739770_0 .net/s "data2_i", 31 0, L_0x7fad03742810;  1 drivers
v0x7fad03739800_0 .var/s "data2_o", 31 0;
v0x7fad037398b0_0 .net "funct_i", 9 0, L_0x7fad03744c00;  1 drivers
v0x7fad03739960_0 .var "funct_o", 9 0;
v0x7fad03739a00_0 .net/s "imm_i", 31 0, L_0x7fad03743fd0;  1 drivers
v0x7fad03739aa0_0 .var/s "imm_o", 31 0;
S_0x7fad03739de0 .scope module, "IFID" "IFID" 3 164, 13 1 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "Stall_i";
    .port_info 2 /INPUT 1 "Flush_i";
    .port_info 3 /INPUT 32 "PC_i";
    .port_info 4 /INPUT 32 "instr_i";
    .port_info 5 /OUTPUT 32 "PC_o";
    .port_info 6 /OUTPUT 32 "instr_o";
v0x7fad0373a090_0 .net "Flush_i", 0 0, v0x7fad0373aa60_0;  1 drivers
v0x7fad0373a140_0 .net "PC_i", 31 0, v0x7fad0373f660_0;  alias, 1 drivers
v0x7fad03738530_0 .var "PC_o", 31 0;
v0x7fad0373a200_0 .net "Stall_i", 0 0, v0x7fad03737ff0_0;  1 drivers
v0x7fad0373a2b0_0 .net "clk_i", 0 0, v0x7fad03740ec0_0;  alias, 1 drivers
v0x7fad0373a380_0 .net "instr_i", 31 0, L_0x7fad03741dc0;  1 drivers
v0x7fad0373a410_0 .var "instr_o", 31 0;
L_0x7fad037414e0 .part v0x7fad0373a410_0, 0, 7;
L_0x7fad03742930 .part v0x7fad0373a410_0, 15, 5;
L_0x7fad037429d0 .part v0x7fad0373a410_0, 20, 5;
L_0x7fad03744820 .part v0x7fad0373a410_0, 15, 5;
L_0x7fad037448c0 .part v0x7fad0373a410_0, 20, 5;
L_0x7fad03744960 .part v0x7fad0373a410_0, 25, 7;
L_0x7fad037430e0 .part v0x7fad0373a410_0, 12, 3;
L_0x7fad03744d20 .part v0x7fad0373a410_0, 15, 5;
L_0x7fad03744dc0 .part v0x7fad0373a410_0, 20, 5;
L_0x7fad03744eb0 .part v0x7fad0373a410_0, 7, 5;
S_0x7fad0373a550 .scope module, "If_Branch" "If_Branch" 3 244, 14 1 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "Branch_i";
    .port_info 3 /OUTPUT 1 "data_o";
v0x7fad0373a7d0_0 .net "Branch_i", 0 0, v0x7fad03735150_0;  1 drivers
v0x7fad0373a890_0 .var "compare", 0 0;
v0x7fad0373a920_0 .net/s "data1_i", 31 0, L_0x7fad03742220;  alias, 1 drivers
v0x7fad0373a9b0_0 .net/s "data2_i", 31 0, L_0x7fad03742810;  alias, 1 drivers
v0x7fad0373aa60_0 .var "data_o", 0 0;
E_0x7fad0373a770 .event edge, v0x7fad03739650_0, v0x7fad03739770_0, v0x7fad0373a890_0, v0x7fad03735150_0;
S_0x7fad0373ab70 .scope module, "Imm_Gen" "Imm_Gen" 3 112, 15 3 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fad0373ad70_0 .net *"_ivl_11", 0 0, L_0x7fad03742d10;  1 drivers
v0x7fad0373ae20_0 .net *"_ivl_14", 11 0, L_0x7fad03742e20;  1 drivers
L_0x7fad03663200 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7fad0373aec0_0 .net/2u *"_ivl_15", 6 0, L_0x7fad03663200;  1 drivers
v0x7fad0373af70_0 .net *"_ivl_17", 0 0, L_0x7fad03742ec0;  1 drivers
v0x7fad0373b010_0 .net *"_ivl_20", 6 0, L_0x7fad03743040;  1 drivers
v0x7fad0373b100_0 .net *"_ivl_22", 4 0, L_0x7fad037431e0;  1 drivers
v0x7fad0373b1b0_0 .net *"_ivl_23", 11 0, L_0x7fad03743280;  1 drivers
v0x7fad0373b260_0 .net *"_ivl_26", 0 0, L_0x7fad03743360;  1 drivers
v0x7fad0373b310_0 .net *"_ivl_28", 0 0, L_0x7fad03743460;  1 drivers
L_0x7fad03663170 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x7fad0373b420_0 .net/2u *"_ivl_3", 6 0, L_0x7fad03663170;  1 drivers
v0x7fad0373b4d0_0 .net *"_ivl_30", 5 0, L_0x7fad03743500;  1 drivers
v0x7fad0373b580_0 .net *"_ivl_32", 3 0, L_0x7fad03743610;  1 drivers
v0x7fad0373b630_0 .net *"_ivl_33", 11 0, L_0x7fad037436b0;  1 drivers
v0x7fad0373b6e0_0 .net *"_ivl_35", 11 0, L_0x7fad03743890;  1 drivers
v0x7fad0373b790_0 .net *"_ivl_37", 11 0, L_0x7fad037439b0;  1 drivers
v0x7fad0373b840_0 .net *"_ivl_42", 0 0, L_0x7fad03743c80;  1 drivers
v0x7fad0373b8f0_0 .net *"_ivl_43", 19 0, L_0x7fad03743e00;  1 drivers
v0x7fad0373ba80_0 .net *"_ivl_5", 0 0, L_0x7fad03742b90;  1 drivers
v0x7fad0373bb10_0 .net *"_ivl_8", 11 0, L_0x7fad03742c70;  1 drivers
L_0x7fad036631b8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7fad0373bbb0_0 .net/2u *"_ivl_9", 6 0, L_0x7fad036631b8;  1 drivers
v0x7fad0373bc60_0 .net/s "data_i", 31 0, v0x7fad0373a410_0;  1 drivers
v0x7fad0373bd20_0 .net/s "data_o", 31 0, L_0x7fad03743fd0;  alias, 1 drivers
v0x7fad0373bdb0_0 .net "imme", 11 0, L_0x7fad03743b20;  1 drivers
v0x7fad0373be40_0 .net "opcode", 6 0, L_0x7fad03742af0;  1 drivers
L_0x7fad037418c0 .part L_0x7fad03743fd0, 0, 31;
L_0x7fad03742af0 .part v0x7fad0373a410_0, 0, 7;
L_0x7fad03742b90 .cmp/eq 7, L_0x7fad03742af0, L_0x7fad03663170;
L_0x7fad03742c70 .part v0x7fad0373a410_0, 20, 12;
L_0x7fad03742d10 .cmp/eq 7, L_0x7fad03742af0, L_0x7fad036631b8;
L_0x7fad03742e20 .part v0x7fad0373a410_0, 20, 12;
L_0x7fad03742ec0 .cmp/eq 7, L_0x7fad03742af0, L_0x7fad03663200;
L_0x7fad03743040 .part v0x7fad0373a410_0, 25, 7;
L_0x7fad037431e0 .part v0x7fad0373a410_0, 7, 5;
L_0x7fad03743280 .concat [ 5 7 0 0], L_0x7fad037431e0, L_0x7fad03743040;
L_0x7fad03743360 .part v0x7fad0373a410_0, 31, 1;
L_0x7fad03743460 .part v0x7fad0373a410_0, 7, 1;
L_0x7fad03743500 .part v0x7fad0373a410_0, 25, 6;
L_0x7fad03743610 .part v0x7fad0373a410_0, 8, 4;
L_0x7fad037436b0 .concat [ 4 6 1 1], L_0x7fad03743610, L_0x7fad03743500, L_0x7fad03743460, L_0x7fad03743360;
L_0x7fad03743890 .functor MUXZ 12, L_0x7fad037436b0, L_0x7fad03743280, L_0x7fad03742ec0, C4<>;
L_0x7fad037439b0 .functor MUXZ 12, L_0x7fad03743890, L_0x7fad03742e20, L_0x7fad03742d10, C4<>;
L_0x7fad03743b20 .functor MUXZ 12, L_0x7fad037439b0, L_0x7fad03742c70, L_0x7fad03742b90, C4<>;
L_0x7fad03743c80 .part L_0x7fad03743b20, 11, 1;
LS_0x7fad03743e00_0_0 .concat [ 1 1 1 1], L_0x7fad03743c80, L_0x7fad03743c80, L_0x7fad03743c80, L_0x7fad03743c80;
LS_0x7fad03743e00_0_4 .concat [ 1 1 1 1], L_0x7fad03743c80, L_0x7fad03743c80, L_0x7fad03743c80, L_0x7fad03743c80;
LS_0x7fad03743e00_0_8 .concat [ 1 1 1 1], L_0x7fad03743c80, L_0x7fad03743c80, L_0x7fad03743c80, L_0x7fad03743c80;
LS_0x7fad03743e00_0_12 .concat [ 1 1 1 1], L_0x7fad03743c80, L_0x7fad03743c80, L_0x7fad03743c80, L_0x7fad03743c80;
LS_0x7fad03743e00_0_16 .concat [ 1 1 1 1], L_0x7fad03743c80, L_0x7fad03743c80, L_0x7fad03743c80, L_0x7fad03743c80;
LS_0x7fad03743e00_1_0 .concat [ 4 4 4 4], LS_0x7fad03743e00_0_0, LS_0x7fad03743e00_0_4, LS_0x7fad03743e00_0_8, LS_0x7fad03743e00_0_12;
LS_0x7fad03743e00_1_4 .concat [ 4 0 0 0], LS_0x7fad03743e00_0_16;
L_0x7fad03743e00 .concat [ 16 4 0 0], LS_0x7fad03743e00_1_0, LS_0x7fad03743e00_1_4;
L_0x7fad03743fd0 .concat [ 12 20 0 0], L_0x7fad03743b20, L_0x7fad03743e00;
S_0x7fad0373bed0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 53, 16 1 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7fad03741dc0 .functor BUFZ 32, L_0x7fad03741b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fad0373c0c0_0 .net *"_ivl_0", 31 0, L_0x7fad03741b00;  1 drivers
v0x7fad0373c180_0 .net *"_ivl_2", 31 0, L_0x7fad03741c40;  1 drivers
v0x7fad0373c230_0 .net *"_ivl_4", 29 0, L_0x7fad03741ba0;  1 drivers
L_0x7fad03663098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fad0373c2f0_0 .net *"_ivl_6", 1 0, L_0x7fad03663098;  1 drivers
v0x7fad0373c3a0_0 .net "addr_i", 31 0, v0x7fad0373f660_0;  alias, 1 drivers
v0x7fad0373c4c0_0 .net "instr_o", 31 0, L_0x7fad03741dc0;  alias, 1 drivers
v0x7fad0373c550 .array "memory", 255 0, 31 0;
L_0x7fad03741b00 .array/port v0x7fad0373c550, L_0x7fad03741c40;
L_0x7fad03741ba0 .part v0x7fad0373f660_0, 2, 30;
L_0x7fad03741c40 .concat [ 30 2 0 0], L_0x7fad03741ba0, L_0x7fad03663098;
S_0x7fad0373c600 .scope module, "MEMWB" "MEMWB" 3 229, 17 1 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 32 "ALUResult_i";
    .port_info 4 /INPUT 32 "ReadData_i";
    .port_info 5 /INPUT 5 "RDaddr_i";
    .port_info 6 /OUTPUT 1 "RegWrite_o";
    .port_info 7 /OUTPUT 1 "MemtoReg_o";
    .port_info 8 /OUTPUT 32 "ALUResult_o";
    .port_info 9 /OUTPUT 32 "ReadData_o";
    .port_info 10 /OUTPUT 5 "RDaddr_o";
v0x7fad0373c930_0 .net/s "ALUResult_i", 31 0, v0x7fad03736700_0;  alias, 1 drivers
v0x7fad0373ca10_0 .var/s "ALUResult_o", 31 0;
v0x7fad0373cab0_0 .net "MemtoReg_i", 0 0, v0x7fad03736ca0_0;  1 drivers
v0x7fad0373cb80_0 .var "MemtoReg_o", 0 0;
v0x7fad0373cc10_0 .net "RDaddr_i", 4 0, v0x7fad03736df0_0;  alias, 1 drivers
v0x7fad0373cd20_0 .var "RDaddr_o", 4 0;
v0x7fad0373cdb0_0 .net/s "ReadData_i", 31 0, L_0x7fad03744680;  alias, 1 drivers
v0x7fad0373ce40_0 .var/s "ReadData_o", 31 0;
v0x7fad0373cee0_0 .net "RegWrite_i", 0 0, v0x7fad03736f40_0;  alias, 1 drivers
v0x7fad0373cff0_0 .var "RegWrite_o", 0 0;
v0x7fad0373d080_0 .net "clk_i", 0 0, v0x7fad03740ec0_0;  alias, 1 drivers
S_0x7fad0373d290 .scope module, "MUX_A" "MUX2" 3 94, 18 1 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "forward_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fad0373d520_0 .net/s "data0_i", 31 0, v0x7fad037396e0_0;  1 drivers
v0x7fad0373d5f0_0 .net/s "data1_i", 31 0, v0x7fad0373ea10_0;  1 drivers
v0x7fad0373d680_0 .net/s "data2_i", 31 0, v0x7fad03736700_0;  alias, 1 drivers
v0x7fad0373d710_0 .var/s "data_o", 31 0;
v0x7fad0373d7a0_0 .net "forward_i", 1 0, v0x7fad03737640_0;  1 drivers
E_0x7fad0373d4d0 .event edge, v0x7fad03737640_0, v0x7fad037396e0_0, v0x7fad0373d5f0_0, v0x7fad03735e80_0;
S_0x7fad0373d8e0 .scope module, "MUX_ALUSrc" "MUX32" 3 70, 19 1 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fad0373dc50_0 .net/s "data1_i", 31 0, v0x7fad0373e460_0;  alias, 1 drivers
v0x7fad0373dd20_0 .net/s "data2_i", 31 0, v0x7fad03739aa0_0;  1 drivers
v0x7fad0373ddb0_0 .var "data_o", 31 0;
v0x7fad0373de40_0 .net "select_i", 0 0, v0x7fad03738a90_0;  1 drivers
E_0x7fad0373dc00 .event edge, v0x7fad03738a90_0, v0x7fad03739aa0_0, v0x7fad03736790_0;
S_0x7fad0373df00 .scope module, "MUX_B" "MUX2" 3 103, 18 1 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "forward_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fad0373e1b0_0 .net/s "data0_i", 31 0, v0x7fad03739800_0;  1 drivers
v0x7fad0373e280_0 .net/s "data1_i", 31 0, v0x7fad0373ea10_0;  alias, 1 drivers
v0x7fad0373e330_0 .net/s "data2_i", 31 0, v0x7fad03736700_0;  alias, 1 drivers
v0x7fad0373e460_0 .var/s "data_o", 31 0;
v0x7fad0373e4f0_0 .net "forward_i", 1 0, v0x7fad037376d0_0;  1 drivers
E_0x7fad0373e170 .event edge, v0x7fad037376d0_0, v0x7fad03739800_0, v0x7fad0373d5f0_0, v0x7fad03735e80_0;
S_0x7fad0373e620 .scope module, "MUX_Mem2Reg" "MUX32" 3 78, 19 1 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fad0373e890_0 .net/s "data1_i", 31 0, v0x7fad0373ca10_0;  1 drivers
v0x7fad0373e960_0 .net/s "data2_i", 31 0, v0x7fad0373ce40_0;  1 drivers
v0x7fad0373ea10_0 .var "data_o", 31 0;
v0x7fad0373eb00_0 .net "select_i", 0 0, v0x7fad0373cb80_0;  1 drivers
E_0x7fad0373e0c0 .event edge, v0x7fad0373cb80_0, v0x7fad0373ce40_0, v0x7fad0373ca10_0;
S_0x7fad0373ebd0 .scope module, "MUX_PCSource" "MUX32" 3 86, 19 1 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fad0373ee50_0 .net/s "data1_i", 31 0, L_0x7fad037415c0;  alias, 1 drivers
v0x7fad0373ef20_0 .net/s "data2_i", 31 0, L_0x7fad03741780;  alias, 1 drivers
v0x7fad0373efd0_0 .var "data_o", 31 0;
v0x7fad0373f080_0 .net "select_i", 0 0, v0x7fad0373aa60_0;  alias, 1 drivers
E_0x7fad0373edf0 .event edge, v0x7fad0373a090_0, v0x7fad03734b80_0, v0x7fad037346f0_0;
S_0x7fad0373f190 .scope module, "PC" "PC" 3 43, 20 1 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x7fad0373f460_0 .net "PCWrite_i", 0 0, v0x7fad03737f40_0;  1 drivers
v0x7fad0373f500_0 .net "clk_i", 0 0, v0x7fad03740ec0_0;  alias, 1 drivers
v0x7fad0373f590_0 .net "pc_i", 31 0, v0x7fad0373efd0_0;  1 drivers
v0x7fad0373f660_0 .var "pc_o", 31 0;
v0x7fad0373f6f0_0 .net "rst_i", 0 0, v0x7fad03741060_0;  alias, 1 drivers
v0x7fad0373f7c0_0 .net "start_i", 0 0, v0x7fad037410f0_0;  alias, 1 drivers
E_0x7fad0373f410 .event posedge, v0x7fad0373f6f0_0, v0x7fad03735f30_0;
S_0x7fad0373f8f0 .scope module, "Registers" "Registers" 3 59, 21 1 0, S_0x7fad037162e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7fad03741f50 .functor AND 1, L_0x7fad03741eb0, v0x7fad0373cff0_0, C4<1>, C4<1>;
L_0x7fad037424e0 .functor AND 1, L_0x7fad037423c0, v0x7fad0373cff0_0, C4<1>, C4<1>;
v0x7fad0373fbb0_0 .net "RDaddr_i", 4 0, v0x7fad0373cd20_0;  alias, 1 drivers
v0x7fad0373fc80_0 .net "RDdata_i", 31 0, v0x7fad0373ea10_0;  alias, 1 drivers
v0x7fad0373fd10_0 .net "RS1addr_i", 4 0, L_0x7fad03742930;  1 drivers
v0x7fad0373fda0_0 .net "RS1data_o", 31 0, L_0x7fad03742220;  alias, 1 drivers
v0x7fad0373fe70_0 .net "RS2addr_i", 4 0, L_0x7fad037429d0;  1 drivers
v0x7fad0373ff40_0 .net "RS2data_o", 31 0, L_0x7fad03742810;  alias, 1 drivers
v0x7fad03740020_0 .net "RegWrite_i", 0 0, v0x7fad0373cff0_0;  alias, 1 drivers
v0x7fad037400f0_0 .net *"_ivl_0", 0 0, L_0x7fad03741eb0;  1 drivers
v0x7fad03740180_0 .net *"_ivl_12", 0 0, L_0x7fad037423c0;  1 drivers
v0x7fad03740290_0 .net *"_ivl_15", 0 0, L_0x7fad037424e0;  1 drivers
v0x7fad03740320_0 .net *"_ivl_16", 31 0, L_0x7fad037425d0;  1 drivers
v0x7fad037403b0_0 .net *"_ivl_18", 6 0, L_0x7fad03742670;  1 drivers
L_0x7fad03663128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fad03740450_0 .net *"_ivl_21", 1 0, L_0x7fad03663128;  1 drivers
v0x7fad03740500_0 .net *"_ivl_3", 0 0, L_0x7fad03741f50;  1 drivers
v0x7fad037405a0_0 .net *"_ivl_4", 31 0, L_0x7fad03742000;  1 drivers
v0x7fad03740650_0 .net *"_ivl_6", 6 0, L_0x7fad037420a0;  1 drivers
L_0x7fad036630e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fad03740700_0 .net *"_ivl_9", 1 0, L_0x7fad036630e0;  1 drivers
v0x7fad03740890_0 .net "clk_i", 0 0, v0x7fad03740ec0_0;  alias, 1 drivers
v0x7fad03740920 .array/s "register", 31 0, 31 0;
L_0x7fad03741eb0 .cmp/eq 5, L_0x7fad03742930, v0x7fad0373cd20_0;
L_0x7fad03742000 .array/port v0x7fad03740920, L_0x7fad037420a0;
L_0x7fad037420a0 .concat [ 5 2 0 0], L_0x7fad03742930, L_0x7fad036630e0;
L_0x7fad03742220 .functor MUXZ 32, L_0x7fad03742000, v0x7fad0373ea10_0, L_0x7fad03741f50, C4<>;
L_0x7fad037423c0 .cmp/eq 5, L_0x7fad037429d0, v0x7fad0373cd20_0;
L_0x7fad037425d0 .array/port v0x7fad03740920, L_0x7fad03742670;
L_0x7fad03742670 .concat [ 5 2 0 0], L_0x7fad037429d0, L_0x7fad03663128;
L_0x7fad03742810 .functor MUXZ 32, L_0x7fad037425d0, v0x7fad0373ea10_0, L_0x7fad037424e0, C4<>;
    .scope S_0x7fad03734c90;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad037350b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad037351e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735150_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fad03734c90;
T_1 ;
    %wait E_0x7fad03734fc0;
    %load/vec4 v0x7fad03735400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fad03734ff0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad037350b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad037351e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735150_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fad037354a0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad037350b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad037351e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735150_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fad03734ff0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad037350b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad03735550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad037351e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735150_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fad03734ff0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad037350b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad03735550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad037351e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735150_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fad03734ff0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad037350b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad03735550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad03735360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad037351e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735150_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fad03734ff0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad037350b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad037351e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad03735280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735150_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fad03734ff0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad037350b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad037351e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03735280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad03735150_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fad0373f190;
T_2 ;
    %wait E_0x7fad0373f410;
    %load/vec4 v0x7fad0373f6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fad0373f660_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fad0373f460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fad0373f7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7fad0373f590_0;
    %assign/vec4 v0x7fad0373f660_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7fad0373f660_0;
    %assign/vec4 v0x7fad0373f660_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fad0373f8f0;
T_3 ;
    %wait E_0x7fad03735930;
    %load/vec4 v0x7fad03740020_0;
    %load/vec4 v0x7fad0373fbb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fad0373fc80_0;
    %load/vec4 v0x7fad0373fbb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fad03740920, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fad0373d8e0;
T_4 ;
    %wait E_0x7fad0373dc00;
    %load/vec4 v0x7fad0373de40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fad0373dc50_0;
    %store/vec4 v0x7fad0373ddb0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fad0373dd20_0;
    %store/vec4 v0x7fad0373ddb0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fad0373e620;
T_5 ;
    %wait E_0x7fad0373e0c0;
    %load/vec4 v0x7fad0373eb00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7fad0373e890_0;
    %store/vec4 v0x7fad0373ea10_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fad0373e960_0;
    %store/vec4 v0x7fad0373ea10_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fad0373ebd0;
T_6 ;
    %wait E_0x7fad0373edf0;
    %load/vec4 v0x7fad0373f080_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fad0373ee50_0;
    %store/vec4 v0x7fad0373efd0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fad0373ef20_0;
    %store/vec4 v0x7fad0373efd0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fad0373d290;
T_7 ;
    %wait E_0x7fad0373d4d0;
    %load/vec4 v0x7fad0373d7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x7fad0373d520_0;
    %store/vec4 v0x7fad0373d710_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x7fad0373d5f0_0;
    %store/vec4 v0x7fad0373d710_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fad0373d680_0;
    %store/vec4 v0x7fad0373d710_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fad0373df00;
T_8 ;
    %wait E_0x7fad0373e170;
    %load/vec4 v0x7fad0373e4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x7fad0373e1b0_0;
    %store/vec4 v0x7fad0373e460_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x7fad0373e280_0;
    %store/vec4 v0x7fad0373e460_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fad0373e330_0;
    %store/vec4 v0x7fad0373e460_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fad0370d7f0;
T_9 ;
    %wait E_0x7fad03720230;
    %load/vec4 v0x7fad03724660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x7fad03733a80_0;
    %load/vec4 v0x7fad03733b30_0;
    %and;
    %store/vec4 v0x7fad03733bf0_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x7fad03733a80_0;
    %load/vec4 v0x7fad03733b30_0;
    %xor;
    %store/vec4 v0x7fad03733bf0_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x7fad03733a80_0;
    %load/vec4 v0x7fad03733b30_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fad03733bf0_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x7fad03733a80_0;
    %load/vec4 v0x7fad03733b30_0;
    %add;
    %store/vec4 v0x7fad03733bf0_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x7fad03733a80_0;
    %load/vec4 v0x7fad03733b30_0;
    %sub;
    %store/vec4 v0x7fad03733bf0_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x7fad03733a80_0;
    %load/vec4 v0x7fad03733b30_0;
    %mul;
    %store/vec4 v0x7fad03733bf0_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x7fad03733a80_0;
    %load/vec4 v0x7fad03733b30_0;
    %add;
    %store/vec4 v0x7fad03733bf0_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x7fad03733a80_0;
    %load/vec4 v0x7fad03733b30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fad03733bf0_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fad03733d00;
T_10 ;
    %wait E_0x7fad03733f20;
    %load/vec4 v0x7fad03734040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x7fad037341a0_0;
    %pad/u 3;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fad03733f70_0, 0, 3;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x7fad037341a0_0;
    %pad/u 3;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fad03733f70_0, 0, 3;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fad03733f70_0, 0, 3;
T_10.7 ;
T_10.5 ;
    %jmp T_10.3;
T_10.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fad03733f70_0, 0, 3;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fad03734240_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %jmp T_10.14;
T_10.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fad03733f70_0, 0, 3;
    %jmp T_10.14;
T_10.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fad03733f70_0, 0, 3;
    %jmp T_10.14;
T_10.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fad03733f70_0, 0, 3;
    %jmp T_10.14;
T_10.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fad03733f70_0, 0, 3;
    %jmp T_10.14;
T_10.12 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fad03733f70_0, 0, 3;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fad03733f70_0, 0, 3;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fad03735730;
T_11 ;
    %wait E_0x7fad03735930;
    %load/vec4 v0x7fad03735a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7fad03736040_0;
    %load/vec4 v0x7fad03735e80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fad03736190, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fad03737ac0;
T_12 ;
    %wait E_0x7fad03737370;
    %load/vec4 v0x7fad03737dd0_0;
    %load/vec4 v0x7fad03738080_0;
    %load/vec4 v0x7fad03738210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fad03738160_0;
    %load/vec4 v0x7fad03738210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fad03737f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fad03737ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fad03737e90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fad03737f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fad03737ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fad03737e90_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fad037371b0;
T_13 ;
    %wait E_0x7fad03737470;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fad03737640_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fad037376d0_0, 0, 2;
    %load/vec4 v0x7fad03737830_0;
    %load/vec4 v0x7fad03737760_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fad03737760_0;
    %load/vec4 v0x7fad037374e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fad03737640_0, 0, 2;
T_13.0 ;
    %load/vec4 v0x7fad03737830_0;
    %load/vec4 v0x7fad03737760_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fad03737760_0;
    %load/vec4 v0x7fad037375a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fad037376d0_0, 0, 2;
T_13.2 ;
    %load/vec4 v0x7fad03737970_0;
    %load/vec4 v0x7fad03737970_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fad03737830_0;
    %load/vec4 v0x7fad03737760_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fad03737760_0;
    %load/vec4 v0x7fad037374e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fad037378e0_0;
    %load/vec4 v0x7fad037374e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fad03737640_0, 0, 2;
T_13.4 ;
    %load/vec4 v0x7fad03737970_0;
    %load/vec4 v0x7fad03737970_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fad03737830_0;
    %load/vec4 v0x7fad03737760_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fad03737760_0;
    %load/vec4 v0x7fad037375a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fad037378e0_0;
    %load/vec4 v0x7fad037375a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fad037376d0_0, 0, 2;
T_13.6 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fad03739de0;
T_14 ;
    %wait E_0x7fad03735930;
    %load/vec4 v0x7fad0373a200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fad03738530_0, 0;
    %load/vec4 v0x7fad0373a410_0;
    %assign/vec4 v0x7fad0373a410_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fad0373a140_0;
    %assign/vec4 v0x7fad03738530_0, 0;
    %load/vec4 v0x7fad0373a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fad0373a410_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7fad0373a380_0;
    %assign/vec4 v0x7fad0373a410_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fad03738350;
T_15 ;
    %wait E_0x7fad03735930;
    %load/vec4 v0x7fad03738880_0;
    %assign/vec4 v0x7fad03738950_0, 0;
    %load/vec4 v0x7fad037389e0_0;
    %assign/vec4 v0x7fad03738a90_0, 0;
    %load/vec4 v0x7fad03739380_0;
    %assign/vec4 v0x7fad03739530_0, 0;
    %load/vec4 v0x7fad03738e00_0;
    %assign/vec4 v0x7fad03738f30_0, 0;
    %load/vec4 v0x7fad03738b20_0;
    %assign/vec4 v0x7fad03738bf0_0, 0;
    %load/vec4 v0x7fad03738cc0_0;
    %assign/vec4 v0x7fad03738d50_0, 0;
    %load/vec4 v0x7fad03739650_0;
    %assign/vec4 v0x7fad037396e0_0, 0;
    %load/vec4 v0x7fad03739770_0;
    %assign/vec4 v0x7fad03739800_0, 0;
    %load/vec4 v0x7fad03739a00_0;
    %assign/vec4 v0x7fad03739aa0_0, 0;
    %load/vec4 v0x7fad037398b0_0;
    %assign/vec4 v0x7fad03739960_0, 0;
    %load/vec4 v0x7fad03739120_0;
    %assign/vec4 v0x7fad037391b0_0, 0;
    %load/vec4 v0x7fad03739240_0;
    %assign/vec4 v0x7fad037392d0_0, 0;
    %load/vec4 v0x7fad03738fc0_0;
    %assign/vec4 v0x7fad03739050_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fad037362c0;
T_16 ;
    %wait E_0x7fad03735930;
    %load/vec4 v0x7fad03736ea0_0;
    %assign/vec4 v0x7fad03736f40_0, 0;
    %load/vec4 v0x7fad03736b90_0;
    %assign/vec4 v0x7fad03736ca0_0, 0;
    %load/vec4 v0x7fad037368f0_0;
    %assign/vec4 v0x7fad037369c0_0, 0;
    %load/vec4 v0x7fad03736a50_0;
    %assign/vec4 v0x7fad03736ae0_0, 0;
    %load/vec4 v0x7fad03736670_0;
    %assign/vec4 v0x7fad03736700_0, 0;
    %load/vec4 v0x7fad03736790_0;
    %assign/vec4 v0x7fad03736840_0, 0;
    %load/vec4 v0x7fad03736d40_0;
    %assign/vec4 v0x7fad03736df0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fad0373c600;
T_17 ;
    %wait E_0x7fad03735930;
    %load/vec4 v0x7fad0373cee0_0;
    %assign/vec4 v0x7fad0373cff0_0, 0;
    %load/vec4 v0x7fad0373cab0_0;
    %assign/vec4 v0x7fad0373cb80_0, 0;
    %load/vec4 v0x7fad0373c930_0;
    %assign/vec4 v0x7fad0373ca10_0, 0;
    %load/vec4 v0x7fad0373cdb0_0;
    %assign/vec4 v0x7fad0373ce40_0, 0;
    %load/vec4 v0x7fad0373cc10_0;
    %assign/vec4 v0x7fad0373cd20_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fad0373a550;
T_18 ;
    %wait E_0x7fad0373a770;
    %load/vec4 v0x7fad0373a920_0;
    %load/vec4 v0x7fad0373a9b0_0;
    %cmp/e;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fad0373a890_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fad0373a890_0, 0;
T_18.1 ;
    %load/vec4 v0x7fad0373a890_0;
    %load/vec4 v0x7fad0373a7d0_0;
    %and;
    %assign/vec4 v0x7fad0373aa60_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fad03716650;
T_19 ;
    %delay 25, 0;
    %load/vec4 v0x7fad03740ec0_0;
    %inv;
    %store/vec4 v0x7fad03740ec0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fad03716650;
T_20 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad03741180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad03741430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad03741210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad037412e0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x7fad037412e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fad037412e0_0;
    %store/vec4a v0x7fad0373c550, 4, 0;
    %load/vec4 v0x7fad037412e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad037412e0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad037412e0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x7fad037412e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fad037412e0_0;
    %store/vec4a v0x7fad03736190, 4, 0;
    %load/vec4 v0x7fad037412e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad037412e0_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fad03736190, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad037412e0_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x7fad037412e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fad037412e0_0;
    %store/vec4a v0x7fad03740920, 4, 0;
    %load/vec4 v0x7fad037412e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad037412e0_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad03738530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad0373a410_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fad03738950_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03738a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03739530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03738f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03738bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03738d50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad037396e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad03739800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad03739aa0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fad03739960_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fad037391b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fad037392d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fad03739050_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03736f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03736ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad037369c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03736ae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad03736700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad03736840_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fad03736df0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad0373cff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad0373cb80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad0373ca10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fad0373ce40_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fad0373cd20_0, 0, 5;
    %vpi_call 2 79 "$readmemb", "testdata_2020/instruction_4.txt", v0x7fad0373c550 {0 0 0};
    %vpi_func 2 83 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fad03741380_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad03740ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad03741060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad037410f0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fad03741060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fad037410f0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x7fad03716650;
T_21 ;
    %wait E_0x7fad03735930;
    %load/vec4 v0x7fad03741180_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 98 "$finish" {0 0 0};
T_21.0 ;
    %load/vec4 v0x7fad03737ff0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fad03735150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x7fad03741430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad03741430_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x7fad0373aa60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v0x7fad03741210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad03741210_0, 0, 32;
T_21.4 ;
    %vpi_call 2 106 "$fdisplay", v0x7fad03741380_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x7fad03741180_0, v0x7fad037410f0_0, v0x7fad03741430_0, v0x7fad03741210_0, v0x7fad0373f660_0 {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x7fad03741380_0, "Registers" {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x7fad03741380_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x7fad03740920, 0>, &A<v0x7fad03740920, 8>, &A<v0x7fad03740920, 16>, &A<v0x7fad03740920, 24> {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x7fad03741380_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x7fad03740920, 1>, &A<v0x7fad03740920, 9>, &A<v0x7fad03740920, 17>, &A<v0x7fad03740920, 25> {0 0 0};
    %vpi_call 2 113 "$fdisplay", v0x7fad03741380_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x7fad03740920, 2>, &A<v0x7fad03740920, 10>, &A<v0x7fad03740920, 18>, &A<v0x7fad03740920, 26> {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x7fad03741380_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x7fad03740920, 3>, &A<v0x7fad03740920, 11>, &A<v0x7fad03740920, 19>, &A<v0x7fad03740920, 27> {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x7fad03741380_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x7fad03740920, 4>, &A<v0x7fad03740920, 12>, &A<v0x7fad03740920, 20>, &A<v0x7fad03740920, 28> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x7fad03741380_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x7fad03740920, 5>, &A<v0x7fad03740920, 13>, &A<v0x7fad03740920, 21>, &A<v0x7fad03740920, 29> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x7fad03741380_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x7fad03740920, 6>, &A<v0x7fad03740920, 14>, &A<v0x7fad03740920, 22>, &A<v0x7fad03740920, 30> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x7fad03741380_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x7fad03740920, 7>, &A<v0x7fad03740920, 15>, &A<v0x7fad03740920, 23>, &A<v0x7fad03740920, 31> {0 0 0};
    %vpi_call 2 122 "$fdisplay", v0x7fad03741380_0, "Data Memory: 0x00 = %10d", &A<v0x7fad03736190, 0> {0 0 0};
    %vpi_call 2 123 "$fdisplay", v0x7fad03741380_0, "Data Memory: 0x04 = %10d", &A<v0x7fad03736190, 1> {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0x7fad03741380_0, "Data Memory: 0x08 = %10d", &A<v0x7fad03736190, 2> {0 0 0};
    %vpi_call 2 125 "$fdisplay", v0x7fad03741380_0, "Data Memory: 0x0C = %10d", &A<v0x7fad03736190, 3> {0 0 0};
    %vpi_call 2 126 "$fdisplay", v0x7fad03741380_0, "Data Memory: 0x10 = %10d", &A<v0x7fad03736190, 4> {0 0 0};
    %vpi_call 2 127 "$fdisplay", v0x7fad03741380_0, "Data Memory: 0x14 = %10d", &A<v0x7fad03736190, 5> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x7fad03741380_0, "Data Memory: 0x18 = %10d", &A<v0x7fad03736190, 6> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x7fad03741380_0, "Data Memory: 0x1C = %10d", &A<v0x7fad03736190, 7> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x7fad03741380_0, "\012" {0 0 0};
    %load/vec4 v0x7fad03741180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fad03741180_0, 0, 32;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EXMEM.v";
    "Forward_Unit.v";
    "Hazard_Detection.v";
    "IDEX.v";
    "IFID.v";
    "If_Branch.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX2.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
