#-----------------------------------------------------------
# Webtalk v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May  7 09:38:32 2021
# Process ID: 7532
# Current directory: C:/Users/vchan/Documents/Python_Git_Linux/Verilog_Pyth/Pyth_in_Verilog/Pyth_in_Verilog.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source C:/Users/vchan/Documents/Python_Git_Linux/Verilog_Pyth/Pyth_in_Verilog/Pyth_in_Verilog.sim/sim_1/behav/xsim/xsim.dir/rom_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/vchan/Documents/Python_Git_Linux/Verilog_Pyth/Pyth_in_Verilog/Pyth_in_Verilog.sim/sim_1/behav/xsim/webtalk.log
# Journal file: C:/Users/vchan/Documents/Python_Git_Linux/Verilog_Pyth/Pyth_in_Verilog/Pyth_in_Verilog.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/Users/vchan/Documents/Python_Git_Linux/Verilog_Pyth/Pyth_in_Verilog/Pyth_in_Verilog.sim/sim_1/behav/xsim/xsim.dir/rom_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/vchan/Documents/Python_Git_Linux/Verilog_Pyth/Pyth_in_Verilog/Pyth_in_Verilog.sim/sim_1/behav/xsim/xsim.dir/rom_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May  7 09:38:37 2021. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.418 ; gain = 16.836
INFO: [Common 17-206] Exiting Webtalk at Fri May  7 09:38:37 2021...
