{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693138364689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693138364690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 27 13:12:44 2023 " "Processing started: Sun Aug 27 13:12:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693138364690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1693138364690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DigitalClock -c DigitalClock " "Command: quartus_sta DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1693138364690 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1693138364860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1693138365266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1693138365266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693138365324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693138365324 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DigitalClock.sdc " "Synopsys Design Constraints File file not found: 'DigitalClock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1693138365926 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1693138365926 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_FPGA CLK_FPGA " "create_clock -period 1.000 -name CLK_FPGA CLK_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693138365935 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " "create_clock -period 1.000 -name fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693138365935 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " "create_clock -period 1.000 -name time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693138365935 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name update_count update_count " "create_clock -period 1.000 -name update_count update_count" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693138365935 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name increment_minute increment_minute " "create_clock -period 1.000 -name increment_minute increment_minute" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693138365935 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " "create_clock -period 1.000 -name fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693138365935 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name increment_hour increment_hour " "create_clock -period 1.000 -name increment_hour increment_hour" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693138365935 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693138365935 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1693138365942 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693138365949 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1693138365952 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1693138365966 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1693138365983 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693138365988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.289 " "Worst-case setup slack is -3.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138365991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138365991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.289             -22.352 increment_hour  " "   -3.289             -22.352 increment_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138365991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.999            -162.264 CLK_FPGA  " "   -2.999            -162.264 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138365991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.315             -15.149 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour  " "   -2.315             -15.149 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138365991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.158             -14.905 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -2.158             -14.905 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138365991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.062             -15.896 update_count  " "   -2.062             -15.896 update_count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138365991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.936             -13.697 increment_minute  " "   -1.936             -13.697 increment_minute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138365991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.248               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138365991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693138365991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138365997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138365997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.363               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138365997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.594               0.000 CLK_FPGA  " "    0.594               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138365997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour  " "    0.834               0.000 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138365997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.174               0.000 increment_minute  " "    1.174               0.000 increment_minute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138365997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.192               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "    1.192               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138365997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.325               0.000 increment_hour  " "    1.325               0.000 increment_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138365997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.346               0.000 update_count  " "    1.346               0.000 update_count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138365997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693138365997 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693138366003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693138366008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -104.016 CLK_FPGA  " "   -3.000            -104.016 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 update_count  " "   -1.403             -12.627 update_count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 increment_hour  " "   -1.403             -11.224 increment_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 increment_minute  " "   -1.403             -11.224 increment_minute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour  " "   -1.403             -11.224 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -9.821 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -1.403              -9.821 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "   -1.403              -4.209 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693138366012 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693138366051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1693138366080 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1693138366803 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693138366936 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693138366951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.993 " "Worst-case setup slack is -2.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.993             -20.198 increment_hour  " "   -2.993             -20.198 increment_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.711            -144.298 CLK_FPGA  " "   -2.711            -144.298 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064             -13.455 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour  " "   -2.064             -13.455 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.887             -13.008 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -1.887             -13.008 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.838             -14.000 update_count  " "   -1.838             -14.000 update_count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.728             -12.105 increment_minute  " "   -1.728             -12.105 increment_minute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.315               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693138366954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.328 " "Worst-case hold slack is 0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.328               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 CLK_FPGA  " "    0.517               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.791               0.000 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour  " "    0.791               0.000 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.102               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "    1.102               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.103               0.000 increment_minute  " "    1.103               0.000 increment_minute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.246               0.000 increment_hour  " "    1.246               0.000 increment_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.258               0.000 update_count  " "    1.258               0.000 update_count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693138366964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693138366968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693138366971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -104.016 CLK_FPGA  " "   -3.000            -104.016 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 update_count  " "   -1.403             -12.627 update_count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 increment_hour  " "   -1.403             -11.224 increment_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 increment_minute  " "   -1.403             -11.224 increment_minute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour  " "   -1.403             -11.224 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -9.821 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -1.403              -9.821 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "   -1.403              -4.209 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138366975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693138366975 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693138366998 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693138367250 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693138367252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.803 " "Worst-case setup slack is -0.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.803              -4.807 increment_hour  " "   -0.803              -4.807 increment_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.719             -31.842 CLK_FPGA  " "   -0.719             -31.842 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.323              -1.744 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour  " "   -0.323              -1.744 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304              -1.744 update_count  " "   -0.304              -1.744 update_count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288              -1.930 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -0.288              -1.930 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.243              -1.326 increment_minute  " "   -0.243              -1.326 increment_minute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.660               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693138367254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "    0.156               0.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 CLK_FPGA  " "    0.188               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour  " "    0.240               0.000 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 increment_minute  " "    0.435               0.000 increment_minute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "    0.459               0.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 increment_hour  " "    0.494               0.000 increment_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 update_count  " "    0.513               0.000 update_count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693138367258 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693138367262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693138367265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -87.307 CLK_FPGA  " "   -3.000             -87.307 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 update_count  " "   -1.000              -9.000 update_count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 increment_hour  " "   -1.000              -8.000 increment_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 increment_minute  " "   -1.000              -8.000 increment_minute " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour  " "   -1.000              -8.000 time_incrementer:t_incrementer\|minute_controller:min_controller\|incr_hour " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out  " "   -1.000              -7.000 fifty_mhz_1hz_2hz:one_hz\|one_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out  " "   -1.000              -3.000 fifty_mhz_1hz_2hz:one_hz\|two_hz_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693138367267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693138367267 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693138368596 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693138368597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693138368677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 27 13:12:48 2023 " "Processing ended: Sun Aug 27 13:12:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693138368677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693138368677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693138368677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1693138368677 ""}
