DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "work"
unitName "busdef"
)
]
libraryRefs [
"ieee"
"work"
]
)
version "25.1"
appVersion "2012.2b (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 27,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 193,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
uid 151,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "i2creg_ack"
t "std_logic"
o 2
suid 2,0
)
)
uid 153,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "i2creg_addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
suid 6,0
)
)
uid 161,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "i2creg_din"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 10
suid 11,0
)
)
uid 171,0
)
*18 (LogPort
port (LogicalPort
m 1
decl (Decl
n "i2csel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 13
suid 12,0
)
)
uid 173,0
)
*19 (LogPort
port (LogicalPort
m 1
decl (Decl
n "i2creg_rd"
t "std_logic"
o 11
suid 16,0
)
)
uid 181,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "i2creg_we"
t "std_logic"
o 12
suid 17,0
)
)
uid 183,0
)
*21 (LogPort
port (LogicalPort
m 1
decl (Decl
n "sbus_o"
t "sbus_o_t"
o 14
suid 20,0
)
)
uid 189,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "sbus_i"
t "sbus_i_t"
o 6
suid 21,0
)
)
uid 529,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_logic"
o 5
suid 23,0
)
)
uid 533,0
)
*24 (LogPort
port (LogicalPort
m 1
decl (Decl
n "i2creg_cs"
t "std_logic"
o 9
suid 24,0
)
)
uid 592,0
)
*25 (LogPort
port (LogicalPort
decl (Decl
n "i2creg_dout"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
suid 25,0
)
)
uid 669,0
)
*26 (LogPort
port (LogicalPort
decl (Decl
n "i2creg_rdy"
t "std_logic"
o 4
suid 26,0
)
)
uid 839,0
)
*27 (LogPort
port (LogicalPort
m 1
decl (Decl
n "busy"
t "std_logic"
o 7
suid 27,0
)
)
uid 962,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 206,0
optionalChildren [
*28 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *29 (MRCItem
litem &1
pos 14
dimension 20
)
uid 208,0
optionalChildren [
*30 (MRCItem
litem &2
pos 0
dimension 20
uid 209,0
)
*31 (MRCItem
litem &3
pos 1
dimension 23
uid 210,0
)
*32 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 211,0
)
*33 (MRCItem
litem &14
pos 0
dimension 20
uid 152,0
)
*34 (MRCItem
litem &15
pos 2
dimension 20
uid 154,0
)
*35 (MRCItem
litem &16
pos 6
dimension 20
uid 162,0
)
*36 (MRCItem
litem &17
pos 7
dimension 20
uid 172,0
)
*37 (MRCItem
litem &18
pos 4
dimension 20
uid 174,0
)
*38 (MRCItem
litem &19
pos 8
dimension 20
uid 182,0
)
*39 (MRCItem
litem &20
pos 9
dimension 20
uid 184,0
)
*40 (MRCItem
litem &21
pos 11
dimension 20
uid 190,0
)
*41 (MRCItem
litem &22
pos 12
dimension 20
uid 530,0
)
*42 (MRCItem
litem &23
pos 1
dimension 20
uid 534,0
)
*43 (MRCItem
litem &24
pos 10
dimension 20
uid 593,0
)
*44 (MRCItem
litem &25
pos 5
dimension 20
uid 670,0
)
*45 (MRCItem
litem &26
pos 3
dimension 20
uid 840,0
)
*46 (MRCItem
litem &27
pos 13
dimension 20
uid 963,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 212,0
optionalChildren [
*47 (MRCItem
litem &5
pos 0
dimension 20
uid 213,0
)
*48 (MRCItem
litem &7
pos 1
dimension 50
uid 214,0
)
*49 (MRCItem
litem &8
pos 2
dimension 100
uid 215,0
)
*50 (MRCItem
litem &9
pos 3
dimension 50
uid 216,0
)
*51 (MRCItem
litem &10
pos 4
dimension 100
uid 217,0
)
*52 (MRCItem
litem &11
pos 5
dimension 100
uid 218,0
)
*53 (MRCItem
litem &12
pos 6
dimension 50
uid 219,0
)
*54 (MRCItem
litem &13
pos 7
dimension 80
uid 220,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 207,0
vaOverrides [
]
)
]
)
uid 192,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *55 (LEmptyRow
)
uid 222,0
optionalChildren [
*56 (RefLabelRowHdr
)
*57 (TitleRowHdr
)
*58 (FilterRowHdr
)
*59 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*60 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*61 (GroupColHdr
tm "GroupColHdrMgr"
)
*62 (NameColHdr
tm "GenericNameColHdrMgr"
)
*63 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*64 (InitColHdr
tm "GenericValueColHdrMgr"
)
*65 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*66 (EolColHdr
tm "GenericEolColHdrMgr"
)
*67 (LogGeneric
generic (GiElement
name "addr_base_g"
type "std_logic_vector"
value "X\"0000\""
)
uid 432,0
)
*68 (LogGeneric
generic (GiElement
name "addr_range_g"
type "std_logic_vector"
value "X\"0040\""
)
uid 434,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 234,0
optionalChildren [
*69 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *70 (MRCItem
litem &55
pos 2
dimension 20
)
uid 236,0
optionalChildren [
*71 (MRCItem
litem &56
pos 0
dimension 20
uid 237,0
)
*72 (MRCItem
litem &57
pos 1
dimension 23
uid 238,0
)
*73 (MRCItem
litem &58
pos 2
hidden 1
dimension 20
uid 239,0
)
*74 (MRCItem
litem &67
pos 0
dimension 20
uid 433,0
)
*75 (MRCItem
litem &68
pos 1
dimension 20
uid 435,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 240,0
optionalChildren [
*76 (MRCItem
litem &59
pos 0
dimension 20
uid 241,0
)
*77 (MRCItem
litem &61
pos 1
dimension 50
uid 242,0
)
*78 (MRCItem
litem &62
pos 2
dimension 100
uid 243,0
)
*79 (MRCItem
litem &63
pos 3
dimension 100
uid 244,0
)
*80 (MRCItem
litem &64
pos 4
dimension 50
uid 245,0
)
*81 (MRCItem
litem &65
pos 5
dimension 50
uid 246,0
)
*82 (MRCItem
litem &66
pos 6
dimension 80
uid 247,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 235,0
vaOverrides [
]
)
]
)
uid 221,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "D:\\HDL\\ece_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\HDL\\ece_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\HDL\\ece_lib\\hds\\i2c_cfg\\symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\HDL\\ece_lib\\hds\\i2c_cfg\\symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "D:\\HDL\\ece_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "D:\\HDL\\ece_lib\\hds\\i2c_cfg"
)
(vvPair
variable "d_logical"
value "D:\\HDL\\ece_lib\\hds\\i2c_cfg"
)
(vvPair
variable "date"
value "24.05.2015"
)
(vvPair
variable "day"
value "So"
)
(vvPair
variable "day_long"
value "Sonntag"
)
(vvPair
variable "dd"
value "24"
)
(vvPair
variable "entity_name"
value "i2c_cfg"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "net"
)
(vvPair
variable "graphical_source_date"
value "05/24/15"
)
(vvPair
variable "graphical_source_group"
value "Personal AEE"
)
(vvPair
variable "graphical_source_time"
value "15:26:35"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "KPROJM6387"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ece_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/compiso/designcheck"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HDS_PROJECT_DIR/ece_lib/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HDS_PROJECT_DIR/ece_lib/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/ece_lib/work"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HDS_PROJECT_DIR/ece_lib/ise"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "i2c_cfg"
)
(vvPair
variable "month"
value "Mai"
)
(vvPair
variable "month_long"
value "Mai"
)
(vvPair
variable "p"
value "D:\\HDL\\ece_lib\\hds\\i2c_cfg\\symbol.sb"
)
(vvPair
variable "p_logical"
value "D:\\HDL\\ece_lib\\hds\\i2c_cfg\\symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hdl2"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "d:\\MentorGraphics\\modeltech64_10.0c\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "15:26:35"
)
(vvPair
variable "unit"
value "i2c_cfg"
)
(vvPair
variable "user"
value "net"
)
(vvPair
variable "version"
value "2012.2b (Build 5)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 191,0
optionalChildren [
*83 (SymbolBody
uid 8,0
optionalChildren [
*84 (CptPort
uid 51,0
ps "OnEdgeStrategy"
shape (Triangle
uid 52,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,82625,15000,83375"
)
tg (CPTG
uid 53,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54,0
va (VaSet
)
xt "16000,82500,17300,83500"
st "clk"
blo "16000,83300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 55,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2000,62000,2800"
st "clk         : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
)
*85 (CptPort
uid 56,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,72625,28750,73375"
)
tg (CPTG
uid 58,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 59,0
va (VaSet
)
xt "22500,72500,27000,73500"
st "i2creg_ack"
ju 2
blo "27000,73300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 60,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2800,62000,3600"
st "i2creg_ack  : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "i2creg_ack"
t "std_logic"
o 2
suid 2,0
)
)
)
*86 (CptPort
uid 76,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,65625,28750,66375"
)
tg (CPTG
uid 78,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 79,0
va (VaSet
)
xt "22100,65500,27000,66500"
st "i2creg_addr"
ju 2
blo "27000,66300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 80,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7600,72000,8400"
st "i2creg_addr : out    std_logic_vector (7 DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "i2creg_addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 8
suid 6,0
)
)
)
*87 (CptPort
uid 101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 102,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,66625,28750,67375"
)
tg (CPTG
uid 103,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 104,0
va (VaSet
)
xt "22600,66500,27000,67500"
st "i2creg_din"
ju 2
blo "27000,67300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 105,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,9200,72000,10000"
st "i2creg_din  : out    std_logic_vector (7 DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "i2creg_din"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 10
suid 11,0
)
)
)
*88 (CptPort
uid 106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 768,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,82625,28750,83375"
)
tg (CPTG
uid 108,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 109,0
va (VaSet
)
xt "24600,82500,27000,83500"
st "i2csel"
ju 2
blo "27000,83300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 110,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,11600,72000,12400"
st "i2csel      : out    std_logic_vector (1 DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "i2csel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 13
suid 12,0
)
)
)
*89 (CptPort
uid 126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 127,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,71625,28750,72375"
)
tg (CPTG
uid 128,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 129,0
va (VaSet
)
xt "23300,71500,27000,72500"
st "i2creg_rd"
ju 2
blo "27000,72300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 130,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10000,62000,10800"
st "i2creg_rd   : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "i2creg_rd"
t "std_logic"
o 11
suid 16,0
)
)
)
*90 (CptPort
uid 131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,70625,28750,71375"
)
tg (CPTG
uid 133,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 134,0
va (VaSet
)
xt "23100,70500,27000,71500"
st "i2creg_we"
ju 2
blo "27000,71300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 135,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10800,62000,11600"
st "i2creg_we   : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "i2creg_we"
t "std_logic"
o 12
suid 17,0
)
)
)
*91 (CptPort
uid 146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 147,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,65625,15000,66375"
)
tg (CPTG
uid 148,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 149,0
va (VaSet
)
xt "16000,65500,18800,66500"
st "sbus_o"
blo "16000,66300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 150,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,12400,60500,13200"
st "sbus_o      : out    sbus_o_t "
)
thePort (LogicalPort
m 1
decl (Decl
n "sbus_o"
t "sbus_o_t"
o 14
suid 20,0
)
)
)
*92 (CptPort
uid 535,0
ps "OnEdgeStrategy"
shape (Triangle
uid 536,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,66625,15000,67375"
)
tg (CPTG
uid 537,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 538,0
va (VaSet
)
xt "16000,66500,18600,67500"
st "sbus_i"
blo "16000,67300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 539,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6000,61500,6800"
st "sbus_i      : in     sbus_i_t  ;"
)
thePort (LogicalPort
decl (Decl
n "sbus_i"
t "sbus_i_t"
o 6
suid 21,0
)
)
)
*93 (CptPort
uid 540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 541,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,81625,15000,82375"
)
tg (CPTG
uid 542,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 543,0
va (VaSet
)
xt "16000,81500,18100,82500"
st "reset"
blo "16000,82300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 544,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5200,62000,6000"
st "reset       : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_logic"
o 5
suid 23,0
)
)
)
*94 (CptPort
uid 594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 595,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,69625,28750,70375"
)
tg (CPTG
uid 596,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 597,0
va (VaSet
)
xt "23200,69500,27000,70500"
st "i2creg_cs"
ju 2
blo "27000,70300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 598,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8400,62000,9200"
st "i2creg_cs   : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "i2creg_cs"
t "std_logic"
o 9
suid 24,0
)
)
)
*95 (CptPort
uid 671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 672,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,67625,28750,68375"
)
tg (CPTG
uid 673,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 674,0
va (VaSet
)
xt "22200,67500,27000,68500"
st "i2creg_dout"
ju 2
blo "27000,68300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 675,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3600,72000,4400"
st "i2creg_dout : in     std_logic_vector (7 DOWNTO 0) ;"
)
thePort (LogicalPort
decl (Decl
n "i2creg_dout"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
suid 25,0
)
)
)
*96 (CptPort
uid 841,0
ps "OnEdgeStrategy"
shape (Triangle
uid 842,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,73625,28750,74375"
)
tg (CPTG
uid 843,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 844,0
va (VaSet
)
xt "22600,73500,27000,74500"
st "i2creg_rdy"
ju 2
blo "27000,74300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 845,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4400,62000,5200"
st "i2creg_rdy  : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "i2creg_rdy"
t "std_logic"
o 4
suid 26,0
)
)
)
*97 (CptPort
uid 964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 965,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,83625,28750,84375"
)
tg (CPTG
uid 966,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 967,0
va (VaSet
)
xt "25100,83500,27000,84500"
st "busy"
ju 2
blo "27000,84300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 968,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6800,62000,7600"
st "busy        : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "busy"
t "std_logic"
o 7
suid 27,0
)
)
)
]
shape (Rectangle
va (VaSet
vasetType 1
fg "47360,65280,47360"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,64000,28000,86000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Arial,8,1"
)
xt "20900,78000,23800,79000"
st "ece_lib"
blo "20900,78800"
)
second (Text
uid 12,0
va (VaSet
font "Arial,8,1"
)
xt "20900,79000,23900,80000"
st "i2c_cfg"
blo "20900,79800"
)
)
gi *98 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,8,0"
)
xt "-3500,42000,17500,45200"
st "Generic Declarations

addr_base_g  std_logic_vector X\"0000\"  
addr_range_g std_logic_vector X\"0040\"  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "addr_base_g"
type "std_logic_vector"
value "X\"0000\""
)
(GiElement
name "addr_range_g"
type "std_logic_vector"
value "X\"0040\""
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
*99 (Grouping
uid 16,0
optionalChildren [
*100 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48000,44600,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*101 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44000,56200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*102 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46000,46200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*103 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46000,34300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*104 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,62400,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*105 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44000,59000,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*106 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "39150,44500,45850,45500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*107 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47000,34300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*108 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,34900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*109 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47000,45000,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *110 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
uid 49,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*112 (MLText
uid 50,0
va (VaSet
)
xt "0,1000,12000,7000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library work;
use work.busdef.all;"
tm "PackageList"
)
]
)
windowSize "509,124,1534,814"
viewArea "-4762,-1190,133549,87141"
cachedDiagramExtent "-3500,0,73000,86000"
hasePageBreakOrigin 1
pageBreakOrigin "-4000,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,33000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,15000,25800,16000"
st "<library>"
blo "22200,15800"
)
second (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,16000,24800,17000"
st "<cell>"
blo "22200,16800"
)
)
gi *113 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *114 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "42000,0,47400,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "42000,1000,44700,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "42000,13200,44400,14200"
st "User:"
blo "42000,14000"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,14200,44000,14200"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 1014,0
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol:CDM"
)
