# compile vhdl design source files
vhdl xil_defaultlib  "../../../../design/vry_BottlePrint.vhd"
vhdl xil_defaultlib  "../../../../sim/tb_vry_BottlePrint.vhd"
