ARM GAS  /tmp/cctptBCS.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_dma2d.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.DMA2D_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	DMA2D_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	DMA2D_DeInit:
  27              	.LFB123:
  28              		.file 1 "FWLIB/src/stm32f4xx_dma2d.c"
   1:FWLIB/src/stm32f4xx_dma2d.c **** /**
   2:FWLIB/src/stm32f4xx_dma2d.c ****   ******************************************************************************
   3:FWLIB/src/stm32f4xx_dma2d.c ****   * @file    stm32f4xx_dma2d.c
   4:FWLIB/src/stm32f4xx_dma2d.c ****   * @author  MCD Application Team
   5:FWLIB/src/stm32f4xx_dma2d.c ****   * @version V1.8.0
   6:FWLIB/src/stm32f4xx_dma2d.c ****   * @date    04-November-2016
   7:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief   This file provides firmware functions to manage the following 
   8:FWLIB/src/stm32f4xx_dma2d.c ****   *          functionalities of the DMA2D controller (DMA2D) peripheral:
   9:FWLIB/src/stm32f4xx_dma2d.c ****   *           + Initialization and configuration
  10:FWLIB/src/stm32f4xx_dma2d.c ****   *           + Interrupts and flags management
  11:FWLIB/src/stm32f4xx_dma2d.c ****   *           
  12:FWLIB/src/stm32f4xx_dma2d.c ****   @verbatim  
  13:FWLIB/src/stm32f4xx_dma2d.c ****  ===============================================================================
  14:FWLIB/src/stm32f4xx_dma2d.c ****                       ##### How to use this driver #####
  15:FWLIB/src/stm32f4xx_dma2d.c ****  ===============================================================================
  16:FWLIB/src/stm32f4xx_dma2d.c ****     [..]
  17:FWLIB/src/stm32f4xx_dma2d.c ****         (#) Enable DMA2D clock using 
  18:FWLIB/src/stm32f4xx_dma2d.c ****             RCC_APB2PeriphResetCmd(RCC_APB2Periph_DMA2D, ENABLE) function.
  19:FWLIB/src/stm32f4xx_dma2d.c ****             
  20:FWLIB/src/stm32f4xx_dma2d.c ****         (#) Configures DMA2D
  21:FWLIB/src/stm32f4xx_dma2d.c ****           (++) transfer mode 
  22:FWLIB/src/stm32f4xx_dma2d.c ****           (++) pixel format, line_number, pixel_per_line
  23:FWLIB/src/stm32f4xx_dma2d.c ****           (++) output memory address
  24:FWLIB/src/stm32f4xx_dma2d.c ****           (++) alpha value
  25:FWLIB/src/stm32f4xx_dma2d.c ****           (++) output offset
  26:FWLIB/src/stm32f4xx_dma2d.c ****           (++) Default color (RGB)
  27:FWLIB/src/stm32f4xx_dma2d.c ****            
  28:FWLIB/src/stm32f4xx_dma2d.c ****         (#) Configures Foreground or/and background
  29:FWLIB/src/stm32f4xx_dma2d.c ****           (++) memory address
  30:FWLIB/src/stm32f4xx_dma2d.c ****           (++) alpha value
ARM GAS  /tmp/cctptBCS.s 			page 2


  31:FWLIB/src/stm32f4xx_dma2d.c ****           (++) offset and default color
  32:FWLIB/src/stm32f4xx_dma2d.c ****   
  33:FWLIB/src/stm32f4xx_dma2d.c ****         (#) Call the DMA2D_Start() to enable the DMA2D controller.
  34:FWLIB/src/stm32f4xx_dma2d.c ****         
  35:FWLIB/src/stm32f4xx_dma2d.c ****     @endverbatim
  36:FWLIB/src/stm32f4xx_dma2d.c ****   
  37:FWLIB/src/stm32f4xx_dma2d.c ****   ******************************************************************************
  38:FWLIB/src/stm32f4xx_dma2d.c ****   * @attention
  39:FWLIB/src/stm32f4xx_dma2d.c ****   *
  40:FWLIB/src/stm32f4xx_dma2d.c ****   * <h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
  41:FWLIB/src/stm32f4xx_dma2d.c ****   *
  42:FWLIB/src/stm32f4xx_dma2d.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  43:FWLIB/src/stm32f4xx_dma2d.c ****   * You may not use this file except in compliance with the License.
  44:FWLIB/src/stm32f4xx_dma2d.c ****   * You may obtain a copy of the License at:
  45:FWLIB/src/stm32f4xx_dma2d.c ****   *
  46:FWLIB/src/stm32f4xx_dma2d.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  47:FWLIB/src/stm32f4xx_dma2d.c ****   *
  48:FWLIB/src/stm32f4xx_dma2d.c ****   * Unless required by applicable law or agreed to in writing, software 
  49:FWLIB/src/stm32f4xx_dma2d.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  50:FWLIB/src/stm32f4xx_dma2d.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  51:FWLIB/src/stm32f4xx_dma2d.c ****   * See the License for the specific language governing permissions and
  52:FWLIB/src/stm32f4xx_dma2d.c ****   * limitations under the License.
  53:FWLIB/src/stm32f4xx_dma2d.c ****   *
  54:FWLIB/src/stm32f4xx_dma2d.c ****   ******************************************************************************
  55:FWLIB/src/stm32f4xx_dma2d.c ****   */ 
  56:FWLIB/src/stm32f4xx_dma2d.c **** 
  57:FWLIB/src/stm32f4xx_dma2d.c **** /* Includes ------------------------------------------------------------------*/
  58:FWLIB/src/stm32f4xx_dma2d.c **** #include "stm32f4xx_dma2d.h"
  59:FWLIB/src/stm32f4xx_dma2d.c **** #include "stm32f4xx_rcc.h"
  60:FWLIB/src/stm32f4xx_dma2d.c **** 
  61:FWLIB/src/stm32f4xx_dma2d.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  62:FWLIB/src/stm32f4xx_dma2d.c ****   * @{
  63:FWLIB/src/stm32f4xx_dma2d.c ****   */
  64:FWLIB/src/stm32f4xx_dma2d.c **** 
  65:FWLIB/src/stm32f4xx_dma2d.c **** /** @defgroup DMA2D 
  66:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief DMA2D driver modules
  67:FWLIB/src/stm32f4xx_dma2d.c ****   * @{
  68:FWLIB/src/stm32f4xx_dma2d.c ****   */
  69:FWLIB/src/stm32f4xx_dma2d.c **** 
  70:FWLIB/src/stm32f4xx_dma2d.c **** /* Private typedef -----------------------------------------------------------*/
  71:FWLIB/src/stm32f4xx_dma2d.c **** /* Private define ------------------------------------------------------------*/
  72:FWLIB/src/stm32f4xx_dma2d.c **** /* Private macro -------------------------------------------------------------*/
  73:FWLIB/src/stm32f4xx_dma2d.c **** /* Private variables ---------------------------------------------------------*/
  74:FWLIB/src/stm32f4xx_dma2d.c **** /* Private function prototypes -----------------------------------------------*/
  75:FWLIB/src/stm32f4xx_dma2d.c **** /* Private functions ---------------------------------------------------------*/
  76:FWLIB/src/stm32f4xx_dma2d.c **** 
  77:FWLIB/src/stm32f4xx_dma2d.c **** #define CR_MASK                     ((uint32_t)0xFFFCE0FC)  /* DMA2D CR Mask */
  78:FWLIB/src/stm32f4xx_dma2d.c **** #define PFCCR_MASK                  ((uint32_t)0x00FC00C0)  /* DMA2D FGPFCCR Mask */
  79:FWLIB/src/stm32f4xx_dma2d.c **** #define DEAD_MASK                   ((uint32_t)0xFFFF00FE)  /* DMA2D DEAD Mask */
  80:FWLIB/src/stm32f4xx_dma2d.c **** 
  81:FWLIB/src/stm32f4xx_dma2d.c **** /** @defgroup DMA2D_Private_Functions
  82:FWLIB/src/stm32f4xx_dma2d.c ****   * @{
  83:FWLIB/src/stm32f4xx_dma2d.c ****   */
  84:FWLIB/src/stm32f4xx_dma2d.c **** 
  85:FWLIB/src/stm32f4xx_dma2d.c **** /** @defgroup DMA2D_Group1 Initialization and Configuration functions
  86:FWLIB/src/stm32f4xx_dma2d.c ****  *  @brief   Initialization and Configuration functions 
  87:FWLIB/src/stm32f4xx_dma2d.c ****  *
ARM GAS  /tmp/cctptBCS.s 			page 3


  88:FWLIB/src/stm32f4xx_dma2d.c **** @verbatim
  89:FWLIB/src/stm32f4xx_dma2d.c ****  ===============================================================================
  90:FWLIB/src/stm32f4xx_dma2d.c ****             ##### Initialization and Configuration functions #####
  91:FWLIB/src/stm32f4xx_dma2d.c ****  ===============================================================================
  92:FWLIB/src/stm32f4xx_dma2d.c ****     [..]  This section provides functions allowing to:
  93:FWLIB/src/stm32f4xx_dma2d.c ****       (+) Initialize and configure the DMA2D
  94:FWLIB/src/stm32f4xx_dma2d.c ****       (+) Start/Abort/Suspend Transfer
  95:FWLIB/src/stm32f4xx_dma2d.c ****       (+) Initialize, configure and set Foreground and background
  96:FWLIB/src/stm32f4xx_dma2d.c ****       (+) configure and enable DeadTime
  97:FWLIB/src/stm32f4xx_dma2d.c ****       (+) configure lineWatermark
  98:FWLIB/src/stm32f4xx_dma2d.c ****     
  99:FWLIB/src/stm32f4xx_dma2d.c ****     
 100:FWLIB/src/stm32f4xx_dma2d.c **** @endverbatim
 101:FWLIB/src/stm32f4xx_dma2d.c ****   * @{
 102:FWLIB/src/stm32f4xx_dma2d.c ****   */
 103:FWLIB/src/stm32f4xx_dma2d.c **** 
 104:FWLIB/src/stm32f4xx_dma2d.c **** /**
 105:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Deinitializes the DMA2D peripheral registers to their default reset
 106:FWLIB/src/stm32f4xx_dma2d.c ****   *         values.
 107:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  None
 108:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 109:FWLIB/src/stm32f4xx_dma2d.c ****   */
 110:FWLIB/src/stm32f4xx_dma2d.c **** 
 111:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_DeInit(void)
 112:FWLIB/src/stm32f4xx_dma2d.c **** {
  29              		.loc 1 112 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
 113:FWLIB/src/stm32f4xx_dma2d.c ****   /* Enable DMA2D reset state */
 114:FWLIB/src/stm32f4xx_dma2d.c ****   RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA2D, ENABLE);
  38              		.loc 1 114 3 view .LVU1
  39 0002 0121     		movs	r1, #1
  40 0004 4FF40000 		mov	r0, #8388608
  41 0008 FFF7FEFF 		bl	RCC_AHB1PeriphResetCmd
  42              	.LVL0:
 115:FWLIB/src/stm32f4xx_dma2d.c ****   /* Release DMA2D from reset state */
 116:FWLIB/src/stm32f4xx_dma2d.c ****   RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA2D, DISABLE);
  43              		.loc 1 116 3 view .LVU2
  44 000c 0021     		movs	r1, #0
  45 000e 4FF40000 		mov	r0, #8388608
  46 0012 FFF7FEFF 		bl	RCC_AHB1PeriphResetCmd
  47              	.LVL1:
 117:FWLIB/src/stm32f4xx_dma2d.c **** }
  48              		.loc 1 117 1 is_stmt 0 view .LVU3
  49 0016 08BD     		pop	{r3, pc}
  50              		.cfi_endproc
  51              	.LFE123:
  53              		.section	.text.DMA2D_Init,"ax",%progbits
  54              		.align	1
  55              		.global	DMA2D_Init
  56              		.syntax unified
ARM GAS  /tmp/cctptBCS.s 			page 4


  57              		.thumb
  58              		.thumb_func
  59              		.fpu fpv4-sp-d16
  61              	DMA2D_Init:
  62              	.LVL2:
  63              	.LFB124:
 118:FWLIB/src/stm32f4xx_dma2d.c **** 
 119:FWLIB/src/stm32f4xx_dma2d.c **** 
 120:FWLIB/src/stm32f4xx_dma2d.c **** /**
 121:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Initializes the DMA2D peripheral according to the specified parameters
 122:FWLIB/src/stm32f4xx_dma2d.c ****   *         in the DMA2D_InitStruct.
 123:FWLIB/src/stm32f4xx_dma2d.c ****   * @note   This function can be used only when the DMA2D is disabled.
 124:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_InitStruct: pointer to a DMA2D_InitTypeDef structure that contains
 125:FWLIB/src/stm32f4xx_dma2d.c ****   *         the configuration information for the specified DMA2D peripheral.
 126:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 127:FWLIB/src/stm32f4xx_dma2d.c ****   */
 128:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_Init(DMA2D_InitTypeDef* DMA2D_InitStruct)
 129:FWLIB/src/stm32f4xx_dma2d.c **** {
  64              		.loc 1 129 1 is_stmt 1 view -0
  65              		.cfi_startproc
  66              		@ args = 0, pretend = 0, frame = 0
  67              		@ frame_needed = 0, uses_anonymous_args = 0
  68              		@ link register save eliminated.
  69              		.loc 1 129 1 is_stmt 0 view .LVU5
  70 0000 30B4     		push	{r4, r5}
  71              	.LCFI1:
  72              		.cfi_def_cfa_offset 8
  73              		.cfi_offset 4, -8
  74              		.cfi_offset 5, -4
 130:FWLIB/src/stm32f4xx_dma2d.c **** 
 131:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t outgreen = 0;
  75              		.loc 1 131 3 is_stmt 1 view .LVU6
  76              	.LVL3:
 132:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t outred   = 0;
  77              		.loc 1 132 3 view .LVU7
 133:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t outalpha = 0;
  78              		.loc 1 133 3 view .LVU8
 134:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t pixline  = 0;
  79              		.loc 1 134 3 view .LVU9
 135:FWLIB/src/stm32f4xx_dma2d.c **** 
 136:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 137:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_MODE(DMA2D_InitStruct->DMA2D_Mode));
  80              		.loc 1 137 3 view .LVU10
 138:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_CMODE(DMA2D_InitStruct->DMA2D_CMode));
  81              		.loc 1 138 3 view .LVU11
 139:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_OGREEN(DMA2D_InitStruct->DMA2D_OutputGreen));
  82              		.loc 1 139 3 view .LVU12
 140:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_ORED(DMA2D_InitStruct->DMA2D_OutputRed));
  83              		.loc 1 140 3 view .LVU13
 141:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_OBLUE(DMA2D_InitStruct->DMA2D_OutputBlue));
  84              		.loc 1 141 3 view .LVU14
 142:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_OALPHA(DMA2D_InitStruct->DMA2D_OutputAlpha));
  85              		.loc 1 142 3 view .LVU15
 143:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_OUTPUT_OFFSET(DMA2D_InitStruct->DMA2D_OutputOffset));
  86              		.loc 1 143 3 view .LVU16
 144:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_LINE(DMA2D_InitStruct->DMA2D_NumberOfLine));
  87              		.loc 1 144 3 view .LVU17
ARM GAS  /tmp/cctptBCS.s 			page 5


 145:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_PIXEL(DMA2D_InitStruct->DMA2D_PixelPerLine));
  88              		.loc 1 145 3 view .LVU18
 146:FWLIB/src/stm32f4xx_dma2d.c **** 
 147:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures the DMA2D operation mode */
 148:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->CR &= (uint32_t)CR_MASK;
  89              		.loc 1 148 3 view .LVU19
  90              		.loc 1 148 13 is_stmt 0 view .LVU20
  91 0002 2E4B     		ldr	r3, .L13
  92 0004 1A68     		ldr	r2, [r3]
  93 0006 22F00312 		bic	r2, r2, #196611
  94 000a 22F4F852 		bic	r2, r2, #7936
  95 000e 1A60     		str	r2, [r3]
 149:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->CR |= (DMA2D_InitStruct->DMA2D_Mode);
  96              		.loc 1 149 3 is_stmt 1 view .LVU21
  97              		.loc 1 149 13 is_stmt 0 view .LVU22
  98 0010 1A68     		ldr	r2, [r3]
  99              		.loc 1 149 33 view .LVU23
 100 0012 0168     		ldr	r1, [r0]
 101              		.loc 1 149 13 view .LVU24
 102 0014 0A43     		orrs	r2, r2, r1
 103 0016 1A60     		str	r2, [r3]
 150:FWLIB/src/stm32f4xx_dma2d.c **** 
 151:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures the color mode of the output image */
 152:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->OPFCCR &= ~(uint32_t)DMA2D_OPFCCR_CM;
 104              		.loc 1 152 3 is_stmt 1 view .LVU25
 105              		.loc 1 152 17 is_stmt 0 view .LVU26
 106 0018 5A6B     		ldr	r2, [r3, #52]
 107 001a 22F00702 		bic	r2, r2, #7
 108 001e 5A63     		str	r2, [r3, #52]
 153:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->OPFCCR |= (DMA2D_InitStruct->DMA2D_CMode);
 109              		.loc 1 153 3 is_stmt 1 view .LVU27
 110              		.loc 1 153 17 is_stmt 0 view .LVU28
 111 0020 5A6B     		ldr	r2, [r3, #52]
 112              		.loc 1 153 37 view .LVU29
 113 0022 4168     		ldr	r1, [r0, #4]
 114              		.loc 1 153 17 view .LVU30
 115 0024 0A43     		orrs	r2, r2, r1
 116 0026 5A63     		str	r2, [r3, #52]
 154:FWLIB/src/stm32f4xx_dma2d.c **** 
 155:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures the output color */
 156:FWLIB/src/stm32f4xx_dma2d.c **** 
 157:FWLIB/src/stm32f4xx_dma2d.c ****   if (DMA2D_InitStruct->DMA2D_CMode == DMA2D_ARGB8888)
 117              		.loc 1 157 3 is_stmt 1 view .LVU31
 118              		.loc 1 157 23 is_stmt 0 view .LVU32
 119 0028 4368     		ldr	r3, [r0, #4]
 120              		.loc 1 157 6 view .LVU33
 121 002a 33BB     		cbnz	r3, .L4
 158:FWLIB/src/stm32f4xx_dma2d.c ****   {
 159:FWLIB/src/stm32f4xx_dma2d.c ****     outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 8;
 122              		.loc 1 159 5 is_stmt 1 view .LVU34
 123              		.loc 1 159 32 is_stmt 0 view .LVU35
 124 002c C268     		ldr	r2, [r0, #12]
 125              		.loc 1 159 14 view .LVU36
 126 002e 1202     		lsls	r2, r2, #8
 127              	.LVL4:
 160:FWLIB/src/stm32f4xx_dma2d.c ****     outred = DMA2D_InitStruct->DMA2D_OutputRed << 16;
 128              		.loc 1 160 5 is_stmt 1 view .LVU37
ARM GAS  /tmp/cctptBCS.s 			page 6


 129              		.loc 1 160 30 is_stmt 0 view .LVU38
 130 0030 0469     		ldr	r4, [r0, #16]
 131              		.loc 1 160 12 view .LVU39
 132 0032 2404     		lsls	r4, r4, #16
 133              	.LVL5:
 161:FWLIB/src/stm32f4xx_dma2d.c ****     outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 24;
 134              		.loc 1 161 5 is_stmt 1 view .LVU40
 135              		.loc 1 161 32 is_stmt 0 view .LVU41
 136 0034 4569     		ldr	r5, [r0, #20]
 137              		.loc 1 161 14 view .LVU42
 138 0036 2D06     		lsls	r5, r5, #24
 139              	.LVL6:
 140              	.L5:
 162:FWLIB/src/stm32f4xx_dma2d.c ****   }
 163:FWLIB/src/stm32f4xx_dma2d.c ****   else
 164:FWLIB/src/stm32f4xx_dma2d.c ****   
 165:FWLIB/src/stm32f4xx_dma2d.c ****     if (DMA2D_InitStruct->DMA2D_CMode == DMA2D_RGB888)
 166:FWLIB/src/stm32f4xx_dma2d.c ****     {
 167:FWLIB/src/stm32f4xx_dma2d.c ****       outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 8;
 168:FWLIB/src/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 16;
 169:FWLIB/src/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 170:FWLIB/src/stm32f4xx_dma2d.c ****     }
 171:FWLIB/src/stm32f4xx_dma2d.c ****      
 172:FWLIB/src/stm32f4xx_dma2d.c ****   else
 173:FWLIB/src/stm32f4xx_dma2d.c **** 
 174:FWLIB/src/stm32f4xx_dma2d.c ****     if (DMA2D_InitStruct->DMA2D_CMode == DMA2D_RGB565)
 175:FWLIB/src/stm32f4xx_dma2d.c ****     {
 176:FWLIB/src/stm32f4xx_dma2d.c ****       outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 5;
 177:FWLIB/src/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 11;
 178:FWLIB/src/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 179:FWLIB/src/stm32f4xx_dma2d.c ****     }
 180:FWLIB/src/stm32f4xx_dma2d.c **** 
 181:FWLIB/src/stm32f4xx_dma2d.c ****   else
 182:FWLIB/src/stm32f4xx_dma2d.c **** 
 183:FWLIB/src/stm32f4xx_dma2d.c ****     if (DMA2D_InitStruct->DMA2D_CMode == DMA2D_ARGB1555)
 184:FWLIB/src/stm32f4xx_dma2d.c ****     {  
 185:FWLIB/src/stm32f4xx_dma2d.c ****       outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 5;
 186:FWLIB/src/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 10;
 187:FWLIB/src/stm32f4xx_dma2d.c ****       outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 15;
 188:FWLIB/src/stm32f4xx_dma2d.c ****     }
 189:FWLIB/src/stm32f4xx_dma2d.c **** 
 190:FWLIB/src/stm32f4xx_dma2d.c ****   else /* DMA2D_CMode = DMA2D_ARGB4444 */
 191:FWLIB/src/stm32f4xx_dma2d.c ****   {
 192:FWLIB/src/stm32f4xx_dma2d.c ****     outgreen = DMA2D_InitStruct->DMA2D_OutputGreen << 4;
 193:FWLIB/src/stm32f4xx_dma2d.c ****     outred = DMA2D_InitStruct->DMA2D_OutputRed << 8;
 194:FWLIB/src/stm32f4xx_dma2d.c ****     outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 12;
 195:FWLIB/src/stm32f4xx_dma2d.c ****   }  
 196:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->OCOLR |= ((outgreen) | (outred) | (DMA2D_InitStruct->DMA2D_OutputBlue) | (outalpha));
 141              		.loc 1 196 3 is_stmt 1 view .LVU43
 142              		.loc 1 196 16 is_stmt 0 view .LVU44
 143 0038 204B     		ldr	r3, .L13
 144 003a 996B     		ldr	r1, [r3, #56]
 145              		.loc 1 196 31 view .LVU45
 146 003c 2243     		orrs	r2, r2, r4
 147              	.LVL7:
 148              		.loc 1 196 61 view .LVU46
 149 003e 8468     		ldr	r4, [r0, #8]
ARM GAS  /tmp/cctptBCS.s 			page 7


 150              	.LVL8:
 151              		.loc 1 196 42 view .LVU47
 152 0040 2243     		orrs	r2, r2, r4
 153              		.loc 1 196 81 view .LVU48
 154 0042 2A43     		orrs	r2, r2, r5
 155              		.loc 1 196 16 view .LVU49
 156 0044 0A43     		orrs	r2, r2, r1
 157 0046 9A63     		str	r2, [r3, #56]
 197:FWLIB/src/stm32f4xx_dma2d.c **** 
 198:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures the output memory address */
 199:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->OMAR = (DMA2D_InitStruct->DMA2D_OutputMemoryAdd);
 158              		.loc 1 199 3 is_stmt 1 view .LVU50
 159              		.loc 1 199 34 is_stmt 0 view .LVU51
 160 0048 8269     		ldr	r2, [r0, #24]
 161              		.loc 1 199 15 view .LVU52
 162 004a DA63     		str	r2, [r3, #60]
 200:FWLIB/src/stm32f4xx_dma2d.c **** 
 201:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configure  the line Offset */
 202:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->OOR &= ~(uint32_t)DMA2D_OOR_LO;
 163              		.loc 1 202 3 is_stmt 1 view .LVU53
 164              		.loc 1 202 14 is_stmt 0 view .LVU54
 165 004c 1A6C     		ldr	r2, [r3, #64]
 166 004e 22F47F52 		bic	r2, r2, #16320
 167 0052 22F03F02 		bic	r2, r2, #63
 168 0056 1A64     		str	r2, [r3, #64]
 203:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->OOR |= (DMA2D_InitStruct->DMA2D_OutputOffset);
 169              		.loc 1 203 3 is_stmt 1 view .LVU55
 170              		.loc 1 203 14 is_stmt 0 view .LVU56
 171 0058 1A6C     		ldr	r2, [r3, #64]
 172              		.loc 1 203 34 view .LVU57
 173 005a C169     		ldr	r1, [r0, #28]
 174              		.loc 1 203 14 view .LVU58
 175 005c 0A43     		orrs	r2, r2, r1
 176 005e 1A64     		str	r2, [r3, #64]
 204:FWLIB/src/stm32f4xx_dma2d.c **** 
 205:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configure the number of line and pixel per line */
 206:FWLIB/src/stm32f4xx_dma2d.c ****   pixline = DMA2D_InitStruct->DMA2D_PixelPerLine << 16; 
 177              		.loc 1 206 3 is_stmt 1 view .LVU59
 178              		.loc 1 206 29 is_stmt 0 view .LVU60
 179 0060 456A     		ldr	r5, [r0, #36]
 180              	.LVL9:
 207:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->NLR &= ~(DMA2D_NLR_NL | DMA2D_NLR_PL);
 181              		.loc 1 207 3 is_stmt 1 view .LVU61
 182              		.loc 1 207 14 is_stmt 0 view .LVU62
 183 0062 5C6C     		ldr	r4, [r3, #68]
 184 0064 04F04044 		and	r4, r4, #-1073741824
 185 0068 5C64     		str	r4, [r3, #68]
 208:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->NLR |= ((DMA2D_InitStruct->DMA2D_NumberOfLine) | (pixline));
 186              		.loc 1 208 3 is_stmt 1 view .LVU63
 187              		.loc 1 208 14 is_stmt 0 view .LVU64
 188 006a 5A6C     		ldr	r2, [r3, #68]
 189              		.loc 1 208 35 view .LVU65
 190 006c 016A     		ldr	r1, [r0, #32]
 191              		.loc 1 208 57 view .LVU66
 192 006e 41EA0541 		orr	r1, r1, r5, lsl #16
 193              		.loc 1 208 14 view .LVU67
 194 0072 0A43     		orrs	r2, r2, r1
ARM GAS  /tmp/cctptBCS.s 			page 8


 195 0074 5A64     		str	r2, [r3, #68]
 209:FWLIB/src/stm32f4xx_dma2d.c **** 
 210:FWLIB/src/stm32f4xx_dma2d.c **** /**
 211:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Fills each DMA2D_InitStruct member with its default value.
 212:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_InitStruct: pointer to a DMA2D_InitTypeDef structure which will
 213:FWLIB/src/stm32f4xx_dma2d.c ****   *         be initialized.
 214:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 215:FWLIB/src/stm32f4xx_dma2d.c ****   */
 216:FWLIB/src/stm32f4xx_dma2d.c **** }
 196              		.loc 1 216 1 view .LVU68
 197 0076 30BC     		pop	{r4, r5}
 198              	.LCFI2:
 199              		.cfi_remember_state
 200              		.cfi_restore 5
 201              		.cfi_restore 4
 202              		.cfi_def_cfa_offset 0
 203              	.LVL10:
 204              		.loc 1 216 1 view .LVU69
 205 0078 7047     		bx	lr
 206              	.LVL11:
 207              	.L4:
 208              	.LCFI3:
 209              		.cfi_restore_state
 165:FWLIB/src/stm32f4xx_dma2d.c ****     {
 210              		.loc 1 165 5 is_stmt 1 view .LVU70
 165:FWLIB/src/stm32f4xx_dma2d.c ****     {
 211              		.loc 1 165 8 is_stmt 0 view .LVU71
 212 007a 012B     		cmp	r3, #1
 213 007c 0AD0     		beq	.L10
 174:FWLIB/src/stm32f4xx_dma2d.c ****     {
 214              		.loc 1 174 5 is_stmt 1 view .LVU72
 174:FWLIB/src/stm32f4xx_dma2d.c ****     {
 215              		.loc 1 174 8 is_stmt 0 view .LVU73
 216 007e 022B     		cmp	r3, #2
 217 0080 0ED0     		beq	.L11
 183:FWLIB/src/stm32f4xx_dma2d.c ****     {  
 218              		.loc 1 183 5 is_stmt 1 view .LVU74
 183:FWLIB/src/stm32f4xx_dma2d.c ****     {  
 219              		.loc 1 183 8 is_stmt 0 view .LVU75
 220 0082 032B     		cmp	r3, #3
 221 0084 12D0     		beq	.L12
 192:FWLIB/src/stm32f4xx_dma2d.c ****     outred = DMA2D_InitStruct->DMA2D_OutputRed << 8;
 222              		.loc 1 192 5 is_stmt 1 view .LVU76
 192:FWLIB/src/stm32f4xx_dma2d.c ****     outred = DMA2D_InitStruct->DMA2D_OutputRed << 8;
 223              		.loc 1 192 32 is_stmt 0 view .LVU77
 224 0086 C268     		ldr	r2, [r0, #12]
 192:FWLIB/src/stm32f4xx_dma2d.c ****     outred = DMA2D_InitStruct->DMA2D_OutputRed << 8;
 225              		.loc 1 192 14 view .LVU78
 226 0088 1201     		lsls	r2, r2, #4
 227              	.LVL12:
 193:FWLIB/src/stm32f4xx_dma2d.c ****     outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 12;
 228              		.loc 1 193 5 is_stmt 1 view .LVU79
 193:FWLIB/src/stm32f4xx_dma2d.c ****     outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 12;
 229              		.loc 1 193 30 is_stmt 0 view .LVU80
 230 008a 0469     		ldr	r4, [r0, #16]
 193:FWLIB/src/stm32f4xx_dma2d.c ****     outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 12;
 231              		.loc 1 193 12 view .LVU81
ARM GAS  /tmp/cctptBCS.s 			page 9


 232 008c 2402     		lsls	r4, r4, #8
 233              	.LVL13:
 194:FWLIB/src/stm32f4xx_dma2d.c ****   }  
 234              		.loc 1 194 5 is_stmt 1 view .LVU82
 194:FWLIB/src/stm32f4xx_dma2d.c ****   }  
 235              		.loc 1 194 32 is_stmt 0 view .LVU83
 236 008e 4569     		ldr	r5, [r0, #20]
 194:FWLIB/src/stm32f4xx_dma2d.c ****   }  
 237              		.loc 1 194 14 view .LVU84
 238 0090 2D03     		lsls	r5, r5, #12
 239              	.LVL14:
 194:FWLIB/src/stm32f4xx_dma2d.c ****   }  
 240              		.loc 1 194 14 view .LVU85
 241 0092 D1E7     		b	.L5
 242              	.LVL15:
 243              	.L10:
 167:FWLIB/src/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 16;
 244              		.loc 1 167 7 is_stmt 1 view .LVU86
 167:FWLIB/src/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 16;
 245              		.loc 1 167 34 is_stmt 0 view .LVU87
 246 0094 C268     		ldr	r2, [r0, #12]
 167:FWLIB/src/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 16;
 247              		.loc 1 167 16 view .LVU88
 248 0096 1202     		lsls	r2, r2, #8
 249              	.LVL16:
 168:FWLIB/src/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 250              		.loc 1 168 7 is_stmt 1 view .LVU89
 168:FWLIB/src/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 251              		.loc 1 168 32 is_stmt 0 view .LVU90
 252 0098 0469     		ldr	r4, [r0, #16]
 168:FWLIB/src/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 253              		.loc 1 168 14 view .LVU91
 254 009a 2404     		lsls	r4, r4, #16
 255              	.LVL17:
 169:FWLIB/src/stm32f4xx_dma2d.c ****     }
 256              		.loc 1 169 7 is_stmt 1 view .LVU92
 169:FWLIB/src/stm32f4xx_dma2d.c ****     }
 257              		.loc 1 169 16 is_stmt 0 view .LVU93
 258 009c 0025     		movs	r5, #0
 259 009e CBE7     		b	.L5
 260              	.LVL18:
 261              	.L11:
 176:FWLIB/src/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 11;
 262              		.loc 1 176 7 is_stmt 1 view .LVU94
 176:FWLIB/src/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 11;
 263              		.loc 1 176 34 is_stmt 0 view .LVU95
 264 00a0 C268     		ldr	r2, [r0, #12]
 176:FWLIB/src/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 11;
 265              		.loc 1 176 16 view .LVU96
 266 00a2 5201     		lsls	r2, r2, #5
 267              	.LVL19:
 177:FWLIB/src/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 268              		.loc 1 177 7 is_stmt 1 view .LVU97
 177:FWLIB/src/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
 269              		.loc 1 177 32 is_stmt 0 view .LVU98
 270 00a4 0469     		ldr	r4, [r0, #16]
 177:FWLIB/src/stm32f4xx_dma2d.c ****       outalpha = (uint32_t)0x00000000;
ARM GAS  /tmp/cctptBCS.s 			page 10


 271              		.loc 1 177 14 view .LVU99
 272 00a6 E402     		lsls	r4, r4, #11
 273              	.LVL20:
 178:FWLIB/src/stm32f4xx_dma2d.c ****     }
 274              		.loc 1 178 7 is_stmt 1 view .LVU100
 178:FWLIB/src/stm32f4xx_dma2d.c ****     }
 275              		.loc 1 178 16 is_stmt 0 view .LVU101
 276 00a8 0025     		movs	r5, #0
 277 00aa C5E7     		b	.L5
 278              	.LVL21:
 279              	.L12:
 185:FWLIB/src/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 10;
 280              		.loc 1 185 7 is_stmt 1 view .LVU102
 185:FWLIB/src/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 10;
 281              		.loc 1 185 34 is_stmt 0 view .LVU103
 282 00ac C268     		ldr	r2, [r0, #12]
 185:FWLIB/src/stm32f4xx_dma2d.c ****       outred = DMA2D_InitStruct->DMA2D_OutputRed << 10;
 283              		.loc 1 185 16 view .LVU104
 284 00ae 5201     		lsls	r2, r2, #5
 285              	.LVL22:
 186:FWLIB/src/stm32f4xx_dma2d.c ****       outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 15;
 286              		.loc 1 186 7 is_stmt 1 view .LVU105
 186:FWLIB/src/stm32f4xx_dma2d.c ****       outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 15;
 287              		.loc 1 186 32 is_stmt 0 view .LVU106
 288 00b0 0469     		ldr	r4, [r0, #16]
 186:FWLIB/src/stm32f4xx_dma2d.c ****       outalpha = DMA2D_InitStruct->DMA2D_OutputAlpha << 15;
 289              		.loc 1 186 14 view .LVU107
 290 00b2 A402     		lsls	r4, r4, #10
 291              	.LVL23:
 187:FWLIB/src/stm32f4xx_dma2d.c ****     }
 292              		.loc 1 187 7 is_stmt 1 view .LVU108
 187:FWLIB/src/stm32f4xx_dma2d.c ****     }
 293              		.loc 1 187 34 is_stmt 0 view .LVU109
 294 00b4 4569     		ldr	r5, [r0, #20]
 187:FWLIB/src/stm32f4xx_dma2d.c ****     }
 295              		.loc 1 187 16 view .LVU110
 296 00b6 ED03     		lsls	r5, r5, #15
 297              	.LVL24:
 187:FWLIB/src/stm32f4xx_dma2d.c ****     }
 298              		.loc 1 187 16 view .LVU111
 299 00b8 BEE7     		b	.L5
 300              	.L14:
 301 00ba 00BF     		.align	2
 302              	.L13:
 303 00bc 00B00240 		.word	1073917952
 304              		.cfi_endproc
 305              	.LFE124:
 307              		.section	.text.DMA2D_StructInit,"ax",%progbits
 308              		.align	1
 309              		.global	DMA2D_StructInit
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 313              		.fpu fpv4-sp-d16
 315              	DMA2D_StructInit:
 316              	.LVL25:
 317              	.LFB125:
ARM GAS  /tmp/cctptBCS.s 			page 11


 217:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_StructInit(DMA2D_InitTypeDef* DMA2D_InitStruct)
 218:FWLIB/src/stm32f4xx_dma2d.c **** {
 318              		.loc 1 218 1 is_stmt 1 view -0
 319              		.cfi_startproc
 320              		@ args = 0, pretend = 0, frame = 0
 321              		@ frame_needed = 0, uses_anonymous_args = 0
 322              		@ link register save eliminated.
 219:FWLIB/src/stm32f4xx_dma2d.c ****   /* Initialize the transfer mode member */
 220:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_Mode = DMA2D_M2M;
 323              		.loc 1 220 3 view .LVU113
 324              		.loc 1 220 32 is_stmt 0 view .LVU114
 325 0000 0023     		movs	r3, #0
 326 0002 0360     		str	r3, [r0]
 221:FWLIB/src/stm32f4xx_dma2d.c **** 
 222:FWLIB/src/stm32f4xx_dma2d.c ****   /* Initialize the output color mode members */
 223:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_CMode = DMA2D_ARGB8888;
 327              		.loc 1 223 3 is_stmt 1 view .LVU115
 328              		.loc 1 223 33 is_stmt 0 view .LVU116
 329 0004 4360     		str	r3, [r0, #4]
 224:FWLIB/src/stm32f4xx_dma2d.c **** 
 225:FWLIB/src/stm32f4xx_dma2d.c ****   /* Initialize the alpha and RGB values */
 226:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_OutputGreen = 0x00;
 330              		.loc 1 226 3 is_stmt 1 view .LVU117
 331              		.loc 1 226 39 is_stmt 0 view .LVU118
 332 0006 C360     		str	r3, [r0, #12]
 227:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_OutputBlue = 0x00;
 333              		.loc 1 227 3 is_stmt 1 view .LVU119
 334              		.loc 1 227 38 is_stmt 0 view .LVU120
 335 0008 8360     		str	r3, [r0, #8]
 228:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_OutputRed = 0x00;
 336              		.loc 1 228 3 is_stmt 1 view .LVU121
 337              		.loc 1 228 37 is_stmt 0 view .LVU122
 338 000a 0361     		str	r3, [r0, #16]
 229:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_OutputAlpha = 0x00;
 339              		.loc 1 229 3 is_stmt 1 view .LVU123
 340              		.loc 1 229 39 is_stmt 0 view .LVU124
 341 000c 4361     		str	r3, [r0, #20]
 230:FWLIB/src/stm32f4xx_dma2d.c **** 
 231:FWLIB/src/stm32f4xx_dma2d.c ****   /* Initialize the output memory address */
 232:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_OutputMemoryAdd = 0x00;
 342              		.loc 1 232 3 is_stmt 1 view .LVU125
 343              		.loc 1 232 43 is_stmt 0 view .LVU126
 344 000e 8361     		str	r3, [r0, #24]
 233:FWLIB/src/stm32f4xx_dma2d.c **** 
 234:FWLIB/src/stm32f4xx_dma2d.c ****   /* Initialize the output offset */
 235:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_OutputOffset = 0x00;
 345              		.loc 1 235 3 is_stmt 1 view .LVU127
 346              		.loc 1 235 40 is_stmt 0 view .LVU128
 347 0010 C361     		str	r3, [r0, #28]
 236:FWLIB/src/stm32f4xx_dma2d.c **** 
 237:FWLIB/src/stm32f4xx_dma2d.c ****   /* Initialize the number of line and the number of pixel per line */
 238:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_NumberOfLine = 0x00;
 348              		.loc 1 238 3 is_stmt 1 view .LVU129
 349              		.loc 1 238 40 is_stmt 0 view .LVU130
 350 0012 0362     		str	r3, [r0, #32]
 239:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_InitStruct->DMA2D_PixelPerLine = 0x00;
 351              		.loc 1 239 3 is_stmt 1 view .LVU131
ARM GAS  /tmp/cctptBCS.s 			page 12


 352              		.loc 1 239 40 is_stmt 0 view .LVU132
 353 0014 4362     		str	r3, [r0, #36]
 240:FWLIB/src/stm32f4xx_dma2d.c **** }
 354              		.loc 1 240 1 view .LVU133
 355 0016 7047     		bx	lr
 356              		.cfi_endproc
 357              	.LFE125:
 359              		.section	.text.DMA2D_StartTransfer,"ax",%progbits
 360              		.align	1
 361              		.global	DMA2D_StartTransfer
 362              		.syntax unified
 363              		.thumb
 364              		.thumb_func
 365              		.fpu fpv4-sp-d16
 367              	DMA2D_StartTransfer:
 368              	.LFB126:
 241:FWLIB/src/stm32f4xx_dma2d.c **** 
 242:FWLIB/src/stm32f4xx_dma2d.c **** /**
 243:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Start the DMA2D transfer.
 244:FWLIB/src/stm32f4xx_dma2d.c ****   * @param 
 245:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 246:FWLIB/src/stm32f4xx_dma2d.c ****   */
 247:FWLIB/src/stm32f4xx_dma2d.c **** 
 248:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_StartTransfer(void)
 249:FWLIB/src/stm32f4xx_dma2d.c **** {
 369              		.loc 1 249 1 is_stmt 1 view -0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 0
 372              		@ frame_needed = 0, uses_anonymous_args = 0
 373              		@ link register save eliminated.
 250:FWLIB/src/stm32f4xx_dma2d.c ****     /* Start DMA2D transfer by setting START bit */
 251:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->CR |= (uint32_t)DMA2D_CR_START;
 374              		.loc 1 251 5 view .LVU135
 375              		.loc 1 251 15 is_stmt 0 view .LVU136
 376 0000 024A     		ldr	r2, .L17
 377 0002 1368     		ldr	r3, [r2]
 378 0004 43F00103 		orr	r3, r3, #1
 379 0008 1360     		str	r3, [r2]
 252:FWLIB/src/stm32f4xx_dma2d.c **** }
 380              		.loc 1 252 1 view .LVU137
 381 000a 7047     		bx	lr
 382              	.L18:
 383              		.align	2
 384              	.L17:
 385 000c 00B00240 		.word	1073917952
 386              		.cfi_endproc
 387              	.LFE126:
 389              		.section	.text.DMA2D_AbortTransfer,"ax",%progbits
 390              		.align	1
 391              		.global	DMA2D_AbortTransfer
 392              		.syntax unified
 393              		.thumb
 394              		.thumb_func
 395              		.fpu fpv4-sp-d16
 397              	DMA2D_AbortTransfer:
 398              	.LFB127:
 253:FWLIB/src/stm32f4xx_dma2d.c **** 
ARM GAS  /tmp/cctptBCS.s 			page 13


 254:FWLIB/src/stm32f4xx_dma2d.c **** /**
 255:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Abort the DMA2D transfer.
 256:FWLIB/src/stm32f4xx_dma2d.c ****   * @param
 257:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 258:FWLIB/src/stm32f4xx_dma2d.c ****   */
 259:FWLIB/src/stm32f4xx_dma2d.c **** 
 260:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_AbortTransfer(void)
 261:FWLIB/src/stm32f4xx_dma2d.c **** {
 399              		.loc 1 261 1 is_stmt 1 view -0
 400              		.cfi_startproc
 401              		@ args = 0, pretend = 0, frame = 0
 402              		@ frame_needed = 0, uses_anonymous_args = 0
 403              		@ link register save eliminated.
 262:FWLIB/src/stm32f4xx_dma2d.c ****     /* Start DMA2D transfer by setting START bit */
 263:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->CR |= (uint32_t)DMA2D_CR_ABORT;
 404              		.loc 1 263 5 view .LVU139
 405              		.loc 1 263 15 is_stmt 0 view .LVU140
 406 0000 024A     		ldr	r2, .L20
 407 0002 1368     		ldr	r3, [r2]
 408 0004 43F00403 		orr	r3, r3, #4
 409 0008 1360     		str	r3, [r2]
 264:FWLIB/src/stm32f4xx_dma2d.c **** 
 265:FWLIB/src/stm32f4xx_dma2d.c **** }
 410              		.loc 1 265 1 view .LVU141
 411 000a 7047     		bx	lr
 412              	.L21:
 413              		.align	2
 414              	.L20:
 415 000c 00B00240 		.word	1073917952
 416              		.cfi_endproc
 417              	.LFE127:
 419              		.section	.text.DMA2D_Suspend,"ax",%progbits
 420              		.align	1
 421              		.global	DMA2D_Suspend
 422              		.syntax unified
 423              		.thumb
 424              		.thumb_func
 425              		.fpu fpv4-sp-d16
 427              	DMA2D_Suspend:
 428              	.LVL26:
 429              	.LFB128:
 266:FWLIB/src/stm32f4xx_dma2d.c **** 
 267:FWLIB/src/stm32f4xx_dma2d.c **** /**
 268:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Stop or continue the DMA2D transfer.
 269:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  NewState: new state of the DMA2D peripheral.
 270:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be: ENABLE or DISABLE.
 271:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 272:FWLIB/src/stm32f4xx_dma2d.c ****   */
 273:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_Suspend(FunctionalState NewState)
 274:FWLIB/src/stm32f4xx_dma2d.c **** {
 430              		.loc 1 274 1 is_stmt 1 view -0
 431              		.cfi_startproc
 432              		@ args = 0, pretend = 0, frame = 0
 433              		@ frame_needed = 0, uses_anonymous_args = 0
 434              		@ link register save eliminated.
 275:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 276:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
ARM GAS  /tmp/cctptBCS.s 			page 14


 435              		.loc 1 276 3 view .LVU143
 277:FWLIB/src/stm32f4xx_dma2d.c **** 
 278:FWLIB/src/stm32f4xx_dma2d.c ****   if (NewState != DISABLE)
 436              		.loc 1 278 3 view .LVU144
 437              		.loc 1 278 6 is_stmt 0 view .LVU145
 438 0000 28B1     		cbz	r0, .L23
 279:FWLIB/src/stm32f4xx_dma2d.c ****   {
 280:FWLIB/src/stm32f4xx_dma2d.c ****     /* Suspend DMA2D transfer by setting STOP bit */
 281:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->CR |= (uint32_t)DMA2D_CR_SUSP;
 439              		.loc 1 281 5 is_stmt 1 view .LVU146
 440              		.loc 1 281 15 is_stmt 0 view .LVU147
 441 0002 064A     		ldr	r2, .L25
 442 0004 1368     		ldr	r3, [r2]
 443 0006 43F00203 		orr	r3, r3, #2
 444 000a 1360     		str	r3, [r2]
 445 000c 7047     		bx	lr
 446              	.L23:
 282:FWLIB/src/stm32f4xx_dma2d.c ****   }
 283:FWLIB/src/stm32f4xx_dma2d.c ****   else
 284:FWLIB/src/stm32f4xx_dma2d.c ****   {
 285:FWLIB/src/stm32f4xx_dma2d.c ****     /* Continue DMA2D transfer by clearing STOP bit */
 286:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->CR &= ~(uint32_t)DMA2D_CR_SUSP;
 447              		.loc 1 286 5 is_stmt 1 view .LVU148
 448              		.loc 1 286 15 is_stmt 0 view .LVU149
 449 000e 034A     		ldr	r2, .L25
 450 0010 1368     		ldr	r3, [r2]
 451 0012 23F00203 		bic	r3, r3, #2
 452 0016 1360     		str	r3, [r2]
 287:FWLIB/src/stm32f4xx_dma2d.c ****   }
 288:FWLIB/src/stm32f4xx_dma2d.c **** }
 453              		.loc 1 288 1 view .LVU150
 454 0018 7047     		bx	lr
 455              	.L26:
 456 001a 00BF     		.align	2
 457              	.L25:
 458 001c 00B00240 		.word	1073917952
 459              		.cfi_endproc
 460              	.LFE128:
 462              		.section	.text.DMA2D_FGConfig,"ax",%progbits
 463              		.align	1
 464              		.global	DMA2D_FGConfig
 465              		.syntax unified
 466              		.thumb
 467              		.thumb_func
 468              		.fpu fpv4-sp-d16
 470              	DMA2D_FGConfig:
 471              	.LVL27:
 472              	.LFB129:
 289:FWLIB/src/stm32f4xx_dma2d.c **** 
 290:FWLIB/src/stm32f4xx_dma2d.c **** /**
 291:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Configures the Foreground according to the specified parameters
 292:FWLIB/src/stm32f4xx_dma2d.c ****   *         in the DMA2D_FGStruct.
 293:FWLIB/src/stm32f4xx_dma2d.c ****   * @note   This function can be used only when the transfer is disabled.
 294:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_FGStruct: pointer to a DMA2D_FGTypeDef structure that contains
 295:FWLIB/src/stm32f4xx_dma2d.c ****   *         the configuration information for the specified Background.
 296:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 297:FWLIB/src/stm32f4xx_dma2d.c ****   */
ARM GAS  /tmp/cctptBCS.s 			page 15


 298:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_FGConfig(DMA2D_FG_InitTypeDef* DMA2D_FG_InitStruct)
 299:FWLIB/src/stm32f4xx_dma2d.c **** {
 473              		.loc 1 299 1 is_stmt 1 view -0
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 0
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477              		@ link register save eliminated.
 478              		.loc 1 299 1 is_stmt 0 view .LVU152
 479 0000 F0B4     		push	{r4, r5, r6, r7}
 480              	.LCFI4:
 481              		.cfi_def_cfa_offset 16
 482              		.cfi_offset 4, -16
 483              		.cfi_offset 5, -12
 484              		.cfi_offset 6, -8
 485              		.cfi_offset 7, -4
 300:FWLIB/src/stm32f4xx_dma2d.c **** 
 301:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t fg_clutcolormode = 0;
 486              		.loc 1 301 3 is_stmt 1 view .LVU153
 487              	.LVL28:
 302:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t fg_clutsize = 0;
 488              		.loc 1 302 3 view .LVU154
 303:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t fg_alpha_mode = 0;
 489              		.loc 1 303 3 view .LVU155
 304:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t fg_alphavalue = 0;
 490              		.loc 1 304 3 view .LVU156
 305:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t fg_colorgreen = 0;
 491              		.loc 1 305 3 view .LVU157
 306:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t fg_colorred = 0;
 492              		.loc 1 306 3 view .LVU158
 307:FWLIB/src/stm32f4xx_dma2d.c **** 
 308:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FGO(DMA2D_FG_InitStruct->DMA2D_FGO));
 493              		.loc 1 308 3 view .LVU159
 309:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FGCM(DMA2D_FG_InitStruct->DMA2D_FGCM));
 494              		.loc 1 309 3 view .LVU160
 310:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FG_CLUT_CM(DMA2D_FG_InitStruct->DMA2D_FG_CLUT_CM));
 495              		.loc 1 310 3 view .LVU161
 311:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FG_CLUT_SIZE(DMA2D_FG_InitStruct->DMA2D_FG_CLUT_SIZE));
 496              		.loc 1 311 3 view .LVU162
 312:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FG_ALPHA_MODE(DMA2D_FG_InitStruct->DMA2D_FGPFC_ALPHA_MODE));
 497              		.loc 1 312 3 view .LVU163
 313:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FG_ALPHA_VALUE(DMA2D_FG_InitStruct->DMA2D_FGPFC_ALPHA_VALUE));
 498              		.loc 1 313 3 view .LVU164
 314:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FGC_BLUE(DMA2D_FG_InitStruct->DMA2D_FGC_BLUE));
 499              		.loc 1 314 3 view .LVU165
 315:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FGC_GREEN(DMA2D_FG_InitStruct->DMA2D_FGC_GREEN));
 500              		.loc 1 315 3 view .LVU166
 316:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_FGC_RED(DMA2D_FG_InitStruct->DMA2D_FGC_RED));
 501              		.loc 1 316 3 view .LVU167
 317:FWLIB/src/stm32f4xx_dma2d.c **** 
 318:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures the FG memory address */
 319:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->FGMAR = (DMA2D_FG_InitStruct->DMA2D_FGMA);
 502              		.loc 1 319 3 view .LVU168
 503              		.loc 1 319 38 is_stmt 0 view .LVU169
 504 0002 0268     		ldr	r2, [r0]
 505              		.loc 1 319 16 view .LVU170
 506 0004 184B     		ldr	r3, .L29
 507 0006 DA60     		str	r2, [r3, #12]
ARM GAS  /tmp/cctptBCS.s 			page 16


 320:FWLIB/src/stm32f4xx_dma2d.c **** 
 321:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures the FG offset */
 322:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->FGOR &= ~(uint32_t)DMA2D_FGOR_LO;
 508              		.loc 1 322 3 is_stmt 1 view .LVU171
 509              		.loc 1 322 15 is_stmt 0 view .LVU172
 510 0008 1A69     		ldr	r2, [r3, #16]
 511 000a 22F47F52 		bic	r2, r2, #16320
 512 000e 22F03F02 		bic	r2, r2, #63
 513 0012 1A61     		str	r2, [r3, #16]
 323:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->FGOR |= (DMA2D_FG_InitStruct->DMA2D_FGO);
 514              		.loc 1 323 3 is_stmt 1 view .LVU173
 515              		.loc 1 323 15 is_stmt 0 view .LVU174
 516 0014 1A69     		ldr	r2, [r3, #16]
 517              		.loc 1 323 38 view .LVU175
 518 0016 4168     		ldr	r1, [r0, #4]
 519              		.loc 1 323 15 view .LVU176
 520 0018 0A43     		orrs	r2, r2, r1
 521 001a 1A61     		str	r2, [r3, #16]
 324:FWLIB/src/stm32f4xx_dma2d.c **** 
 325:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures foreground Pixel Format Convertor */
 326:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->FGPFCCR &= (uint32_t)PFCCR_MASK;
 522              		.loc 1 326 3 is_stmt 1 view .LVU177
 523              		.loc 1 326 18 is_stmt 0 view .LVU178
 524 001c D969     		ldr	r1, [r3, #28]
 525 001e 134A     		ldr	r2, .L29+4
 526 0020 0A40     		ands	r2, r2, r1
 527 0022 DA61     		str	r2, [r3, #28]
 327:FWLIB/src/stm32f4xx_dma2d.c ****   fg_clutcolormode = DMA2D_FG_InitStruct->DMA2D_FG_CLUT_CM << 4;
 528              		.loc 1 327 3 is_stmt 1 view .LVU179
 529              		.loc 1 327 41 is_stmt 0 view .LVU180
 530 0024 C768     		ldr	r7, [r0, #12]
 531              	.LVL29:
 328:FWLIB/src/stm32f4xx_dma2d.c ****   fg_clutsize = DMA2D_FG_InitStruct->DMA2D_FG_CLUT_SIZE << 8;
 532              		.loc 1 328 3 is_stmt 1 view .LVU181
 533              		.loc 1 328 36 is_stmt 0 view .LVU182
 534 0026 0669     		ldr	r6, [r0, #16]
 535              	.LVL30:
 329:FWLIB/src/stm32f4xx_dma2d.c ****   fg_alpha_mode = DMA2D_FG_InitStruct->DMA2D_FGPFC_ALPHA_MODE << 16;
 536              		.loc 1 329 3 is_stmt 1 view .LVU183
 537              		.loc 1 329 38 is_stmt 0 view .LVU184
 538 0028 4569     		ldr	r5, [r0, #20]
 539              	.LVL31:
 330:FWLIB/src/stm32f4xx_dma2d.c ****   fg_alphavalue = DMA2D_FG_InitStruct->DMA2D_FGPFC_ALPHA_VALUE << 24;
 540              		.loc 1 330 3 is_stmt 1 view .LVU185
 541              		.loc 1 330 38 is_stmt 0 view .LVU186
 542 002a 8469     		ldr	r4, [r0, #24]
 543              	.LVL32:
 331:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->FGPFCCR |= (DMA2D_FG_InitStruct->DMA2D_FGCM | fg_clutcolormode | fg_clutsize | \
 544              		.loc 1 331 3 is_stmt 1 view .LVU187
 545              		.loc 1 331 18 is_stmt 0 view .LVU188
 546 002c D969     		ldr	r1, [r3, #28]
 547              		.loc 1 331 41 view .LVU189
 548 002e 8268     		ldr	r2, [r0, #8]
 549              		.loc 1 331 54 view .LVU190
 550 0030 42EA0712 		orr	r2, r2, r7, lsl #4
 551              		.loc 1 331 73 view .LVU191
 552 0034 42EA0622 		orr	r2, r2, r6, lsl #8
ARM GAS  /tmp/cctptBCS.s 			page 17


 553              		.loc 1 331 87 view .LVU192
 554 0038 42EA0542 		orr	r2, r2, r5, lsl #16
 332:FWLIB/src/stm32f4xx_dma2d.c ****                     fg_alpha_mode | fg_alphavalue);
 555              		.loc 1 332 35 view .LVU193
 556 003c 42EA0462 		orr	r2, r2, r4, lsl #24
 331:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->FGPFCCR |= (DMA2D_FG_InitStruct->DMA2D_FGCM | fg_clutcolormode | fg_clutsize | \
 557              		.loc 1 331 18 view .LVU194
 558 0040 0A43     		orrs	r2, r2, r1
 559 0042 DA61     		str	r2, [r3, #28]
 333:FWLIB/src/stm32f4xx_dma2d.c **** 
 334:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures foreground color */
 335:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->FGCOLR &= ~(DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | DMA2D_FGCOLR_RED);
 560              		.loc 1 335 3 is_stmt 1 view .LVU195
 561              		.loc 1 335 17 is_stmt 0 view .LVU196
 562 0044 1A6A     		ldr	r2, [r3, #32]
 563 0046 02F07F42 		and	r2, r2, #-16777216
 564 004a 1A62     		str	r2, [r3, #32]
 336:FWLIB/src/stm32f4xx_dma2d.c ****   fg_colorgreen = DMA2D_FG_InitStruct->DMA2D_FGC_GREEN << 8;
 565              		.loc 1 336 3 is_stmt 1 view .LVU197
 566              		.loc 1 336 38 is_stmt 0 view .LVU198
 567 004c 056A     		ldr	r5, [r0, #32]
 568              	.LVL33:
 337:FWLIB/src/stm32f4xx_dma2d.c ****   fg_colorred = DMA2D_FG_InitStruct->DMA2D_FGC_RED << 16;
 569              		.loc 1 337 3 is_stmt 1 view .LVU199
 570              		.loc 1 337 36 is_stmt 0 view .LVU200
 571 004e 446A     		ldr	r4, [r0, #36]
 572              	.LVL34:
 338:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->FGCOLR |= (DMA2D_FG_InitStruct->DMA2D_FGC_BLUE | fg_colorgreen | fg_colorred);
 573              		.loc 1 338 3 is_stmt 1 view .LVU201
 574              		.loc 1 338 17 is_stmt 0 view .LVU202
 575 0050 196A     		ldr	r1, [r3, #32]
 576              		.loc 1 338 40 view .LVU203
 577 0052 C269     		ldr	r2, [r0, #28]
 578              		.loc 1 338 57 view .LVU204
 579 0054 42EA0522 		orr	r2, r2, r5, lsl #8
 580              		.loc 1 338 73 view .LVU205
 581 0058 42EA0442 		orr	r2, r2, r4, lsl #16
 582              		.loc 1 338 17 view .LVU206
 583 005c 0A43     		orrs	r2, r2, r1
 584 005e 1A62     		str	r2, [r3, #32]
 339:FWLIB/src/stm32f4xx_dma2d.c **** 
 340:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures foreground CLUT memory address */
 341:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->FGCMAR = DMA2D_FG_InitStruct->DMA2D_FGCMAR;
 585              		.loc 1 341 3 is_stmt 1 view .LVU207
 586              		.loc 1 341 38 is_stmt 0 view .LVU208
 587 0060 826A     		ldr	r2, [r0, #40]
 588              		.loc 1 341 17 view .LVU209
 589 0062 DA62     		str	r2, [r3, #44]
 342:FWLIB/src/stm32f4xx_dma2d.c **** }
 590              		.loc 1 342 1 view .LVU210
 591 0064 F0BC     		pop	{r4, r5, r6, r7}
 592              	.LCFI5:
 593              		.cfi_restore 7
 594              		.cfi_restore 6
 595              		.cfi_restore 5
 596              		.cfi_restore 4
 597              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/cctptBCS.s 			page 18


 598              	.LVL35:
 599              		.loc 1 342 1 view .LVU211
 600 0066 7047     		bx	lr
 601              	.L30:
 602              		.align	2
 603              	.L29:
 604 0068 00B00240 		.word	1073917952
 605 006c C000FC00 		.word	16515264
 606              		.cfi_endproc
 607              	.LFE129:
 609              		.section	.text.DMA2D_FG_StructInit,"ax",%progbits
 610              		.align	1
 611              		.global	DMA2D_FG_StructInit
 612              		.syntax unified
 613              		.thumb
 614              		.thumb_func
 615              		.fpu fpv4-sp-d16
 617              	DMA2D_FG_StructInit:
 618              	.LVL36:
 619              	.LFB130:
 343:FWLIB/src/stm32f4xx_dma2d.c **** 
 344:FWLIB/src/stm32f4xx_dma2d.c **** /**
 345:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Fills each DMA2D_FGStruct member with its default value.
 346:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_FGStruct: pointer to a DMA2D_FGTypeDef structure which will
 347:FWLIB/src/stm32f4xx_dma2d.c ****   *         be initialized.
 348:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 349:FWLIB/src/stm32f4xx_dma2d.c ****   */
 350:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_FG_StructInit(DMA2D_FG_InitTypeDef* DMA2D_FG_InitStruct)
 351:FWLIB/src/stm32f4xx_dma2d.c **** {
 620              		.loc 1 351 1 is_stmt 1 view -0
 621              		.cfi_startproc
 622              		@ args = 0, pretend = 0, frame = 0
 623              		@ frame_needed = 0, uses_anonymous_args = 0
 624              		@ link register save eliminated.
 352:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground memory address */
 353:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGMA = 0x00;
 625              		.loc 1 353 3 view .LVU213
 626              		.loc 1 353 35 is_stmt 0 view .LVU214
 627 0000 0023     		movs	r3, #0
 628 0002 0360     		str	r3, [r0]
 354:FWLIB/src/stm32f4xx_dma2d.c **** 
 355:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground offset */
 356:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGO = 0x00;
 629              		.loc 1 356 3 is_stmt 1 view .LVU215
 630              		.loc 1 356 34 is_stmt 0 view .LVU216
 631 0004 4360     		str	r3, [r0, #4]
 357:FWLIB/src/stm32f4xx_dma2d.c **** 
 358:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground color mode */
 359:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGCM = CM_ARGB8888;
 632              		.loc 1 359 3 is_stmt 1 view .LVU217
 633              		.loc 1 359 35 is_stmt 0 view .LVU218
 634 0006 8360     		str	r3, [r0, #8]
 360:FWLIB/src/stm32f4xx_dma2d.c **** 
 361:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground CLUT color mode */
 362:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FG_CLUT_CM = CLUT_CM_ARGB8888;
 635              		.loc 1 362 3 is_stmt 1 view .LVU219
 636              		.loc 1 362 41 is_stmt 0 view .LVU220
ARM GAS  /tmp/cctptBCS.s 			page 19


 637 0008 C360     		str	r3, [r0, #12]
 363:FWLIB/src/stm32f4xx_dma2d.c **** 
 364:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground CLUT size */
 365:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FG_CLUT_SIZE = 0x00;
 638              		.loc 1 365 3 is_stmt 1 view .LVU221
 639              		.loc 1 365 43 is_stmt 0 view .LVU222
 640 000a 0361     		str	r3, [r0, #16]
 366:FWLIB/src/stm32f4xx_dma2d.c **** 
 367:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground alpha mode */
 368:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGPFC_ALPHA_MODE = NO_MODIF_ALPHA_VALUE;
 641              		.loc 1 368 3 is_stmt 1 view .LVU223
 642              		.loc 1 368 47 is_stmt 0 view .LVU224
 643 000c 4361     		str	r3, [r0, #20]
 369:FWLIB/src/stm32f4xx_dma2d.c **** 
 370:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground alpha value */
 371:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGPFC_ALPHA_VALUE = 0x00;
 644              		.loc 1 371 3 is_stmt 1 view .LVU225
 645              		.loc 1 371 48 is_stmt 0 view .LVU226
 646 000e 8361     		str	r3, [r0, #24]
 372:FWLIB/src/stm32f4xx_dma2d.c **** 
 373:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground blue value */
 374:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGC_BLUE = 0x00;
 647              		.loc 1 374 3 is_stmt 1 view .LVU227
 648              		.loc 1 374 39 is_stmt 0 view .LVU228
 649 0010 C361     		str	r3, [r0, #28]
 375:FWLIB/src/stm32f4xx_dma2d.c **** 
 376:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground green value */
 377:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGC_GREEN = 0x00;
 650              		.loc 1 377 3 is_stmt 1 view .LVU229
 651              		.loc 1 377 40 is_stmt 0 view .LVU230
 652 0012 0362     		str	r3, [r0, #32]
 378:FWLIB/src/stm32f4xx_dma2d.c **** 
 379:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground red value */
 380:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGC_RED = 0x00;
 653              		.loc 1 380 3 is_stmt 1 view .LVU231
 654              		.loc 1 380 38 is_stmt 0 view .LVU232
 655 0014 4362     		str	r3, [r0, #36]
 381:FWLIB/src/stm32f4xx_dma2d.c **** 
 382:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D foreground CLUT memory address */
 383:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_FG_InitStruct->DMA2D_FGCMAR = 0x00;
 656              		.loc 1 383 3 is_stmt 1 view .LVU233
 657              		.loc 1 383 37 is_stmt 0 view .LVU234
 658 0016 8362     		str	r3, [r0, #40]
 384:FWLIB/src/stm32f4xx_dma2d.c **** }
 659              		.loc 1 384 1 view .LVU235
 660 0018 7047     		bx	lr
 661              		.cfi_endproc
 662              	.LFE130:
 664              		.section	.text.DMA2D_BGConfig,"ax",%progbits
 665              		.align	1
 666              		.global	DMA2D_BGConfig
 667              		.syntax unified
 668              		.thumb
 669              		.thumb_func
 670              		.fpu fpv4-sp-d16
 672              	DMA2D_BGConfig:
 673              	.LVL37:
ARM GAS  /tmp/cctptBCS.s 			page 20


 674              	.LFB131:
 385:FWLIB/src/stm32f4xx_dma2d.c **** 
 386:FWLIB/src/stm32f4xx_dma2d.c **** 
 387:FWLIB/src/stm32f4xx_dma2d.c **** /**
 388:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Configures the Background according to the specified parameters
 389:FWLIB/src/stm32f4xx_dma2d.c ****   *         in the DMA2D_BGStruct.
 390:FWLIB/src/stm32f4xx_dma2d.c ****   * @note   This function can be used only when the transfer is disabled.
 391:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_BGStruct: pointer to a DMA2D_BGTypeDef structure that contains
 392:FWLIB/src/stm32f4xx_dma2d.c ****   *         the configuration information for the specified Background.
 393:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 394:FWLIB/src/stm32f4xx_dma2d.c ****   */
 395:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_BGConfig(DMA2D_BG_InitTypeDef* DMA2D_BG_InitStruct)
 396:FWLIB/src/stm32f4xx_dma2d.c **** {
 675              		.loc 1 396 1 is_stmt 1 view -0
 676              		.cfi_startproc
 677              		@ args = 0, pretend = 0, frame = 0
 678              		@ frame_needed = 0, uses_anonymous_args = 0
 679              		@ link register save eliminated.
 680              		.loc 1 396 1 is_stmt 0 view .LVU237
 681 0000 F0B4     		push	{r4, r5, r6, r7}
 682              	.LCFI6:
 683              		.cfi_def_cfa_offset 16
 684              		.cfi_offset 4, -16
 685              		.cfi_offset 5, -12
 686              		.cfi_offset 6, -8
 687              		.cfi_offset 7, -4
 397:FWLIB/src/stm32f4xx_dma2d.c **** 
 398:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t bg_clutcolormode = 0;
 688              		.loc 1 398 3 is_stmt 1 view .LVU238
 689              	.LVL38:
 399:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t bg_clutsize = 0;
 690              		.loc 1 399 3 view .LVU239
 400:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t bg_alpha_mode = 0;
 691              		.loc 1 400 3 view .LVU240
 401:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t bg_alphavalue = 0;
 692              		.loc 1 401 3 view .LVU241
 402:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t bg_colorgreen = 0;
 693              		.loc 1 402 3 view .LVU242
 403:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t bg_colorred = 0;
 694              		.loc 1 403 3 view .LVU243
 404:FWLIB/src/stm32f4xx_dma2d.c **** 
 405:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BGO(DMA2D_BG_InitStruct->DMA2D_BGO));
 695              		.loc 1 405 3 view .LVU244
 406:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BGCM(DMA2D_BG_InitStruct->DMA2D_BGCM));
 696              		.loc 1 406 3 view .LVU245
 407:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BG_CLUT_CM(DMA2D_BG_InitStruct->DMA2D_BG_CLUT_CM));
 697              		.loc 1 407 3 view .LVU246
 408:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BG_CLUT_SIZE(DMA2D_BG_InitStruct->DMA2D_BG_CLUT_SIZE));
 698              		.loc 1 408 3 view .LVU247
 409:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BG_ALPHA_MODE(DMA2D_BG_InitStruct->DMA2D_BGPFC_ALPHA_MODE));
 699              		.loc 1 409 3 view .LVU248
 410:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BG_ALPHA_VALUE(DMA2D_BG_InitStruct->DMA2D_BGPFC_ALPHA_VALUE));
 700              		.loc 1 410 3 view .LVU249
 411:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BGC_BLUE(DMA2D_BG_InitStruct->DMA2D_BGC_BLUE));
 701              		.loc 1 411 3 view .LVU250
 412:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BGC_GREEN(DMA2D_BG_InitStruct->DMA2D_BGC_GREEN));
 702              		.loc 1 412 3 view .LVU251
ARM GAS  /tmp/cctptBCS.s 			page 21


 413:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_BGC_RED(DMA2D_BG_InitStruct->DMA2D_BGC_RED));
 703              		.loc 1 413 3 view .LVU252
 414:FWLIB/src/stm32f4xx_dma2d.c **** 
 415:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures the BG memory address */
 416:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->BGMAR = (DMA2D_BG_InitStruct->DMA2D_BGMA);
 704              		.loc 1 416 3 view .LVU253
 705              		.loc 1 416 38 is_stmt 0 view .LVU254
 706 0002 0268     		ldr	r2, [r0]
 707              		.loc 1 416 16 view .LVU255
 708 0004 184B     		ldr	r3, .L34
 709 0006 5A61     		str	r2, [r3, #20]
 417:FWLIB/src/stm32f4xx_dma2d.c **** 
 418:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures the BG offset */
 419:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->BGOR &= ~(uint32_t)DMA2D_BGOR_LO;
 710              		.loc 1 419 3 is_stmt 1 view .LVU256
 711              		.loc 1 419 15 is_stmt 0 view .LVU257
 712 0008 9A69     		ldr	r2, [r3, #24]
 713 000a 22F47F52 		bic	r2, r2, #16320
 714 000e 22F03F02 		bic	r2, r2, #63
 715 0012 9A61     		str	r2, [r3, #24]
 420:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->BGOR |= (DMA2D_BG_InitStruct->DMA2D_BGO);
 716              		.loc 1 420 3 is_stmt 1 view .LVU258
 717              		.loc 1 420 15 is_stmt 0 view .LVU259
 718 0014 9A69     		ldr	r2, [r3, #24]
 719              		.loc 1 420 38 view .LVU260
 720 0016 4168     		ldr	r1, [r0, #4]
 721              		.loc 1 420 15 view .LVU261
 722 0018 0A43     		orrs	r2, r2, r1
 723 001a 9A61     		str	r2, [r3, #24]
 421:FWLIB/src/stm32f4xx_dma2d.c **** 
 422:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures background Pixel Format Convertor */
 423:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->BGPFCCR &= (uint32_t)PFCCR_MASK;
 724              		.loc 1 423 3 is_stmt 1 view .LVU262
 725              		.loc 1 423 18 is_stmt 0 view .LVU263
 726 001c 596A     		ldr	r1, [r3, #36]
 727 001e 134A     		ldr	r2, .L34+4
 728 0020 0A40     		ands	r2, r2, r1
 729 0022 5A62     		str	r2, [r3, #36]
 424:FWLIB/src/stm32f4xx_dma2d.c ****   bg_clutcolormode = DMA2D_BG_InitStruct->DMA2D_BG_CLUT_CM << 4;
 730              		.loc 1 424 3 is_stmt 1 view .LVU264
 731              		.loc 1 424 41 is_stmt 0 view .LVU265
 732 0024 C768     		ldr	r7, [r0, #12]
 733              	.LVL39:
 425:FWLIB/src/stm32f4xx_dma2d.c ****   bg_clutsize = DMA2D_BG_InitStruct->DMA2D_BG_CLUT_SIZE << 8;
 734              		.loc 1 425 3 is_stmt 1 view .LVU266
 735              		.loc 1 425 36 is_stmt 0 view .LVU267
 736 0026 0669     		ldr	r6, [r0, #16]
 737              	.LVL40:
 426:FWLIB/src/stm32f4xx_dma2d.c ****   bg_alpha_mode = DMA2D_BG_InitStruct->DMA2D_BGPFC_ALPHA_MODE << 16;
 738              		.loc 1 426 3 is_stmt 1 view .LVU268
 739              		.loc 1 426 38 is_stmt 0 view .LVU269
 740 0028 4569     		ldr	r5, [r0, #20]
 741              	.LVL41:
 427:FWLIB/src/stm32f4xx_dma2d.c ****   bg_alphavalue = DMA2D_BG_InitStruct->DMA2D_BGPFC_ALPHA_VALUE << 24;
 742              		.loc 1 427 3 is_stmt 1 view .LVU270
 743              		.loc 1 427 38 is_stmt 0 view .LVU271
 744 002a 8469     		ldr	r4, [r0, #24]
ARM GAS  /tmp/cctptBCS.s 			page 22


 745              	.LVL42:
 428:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->BGPFCCR |= (DMA2D_BG_InitStruct->DMA2D_BGCM | bg_clutcolormode | bg_clutsize | \
 746              		.loc 1 428 3 is_stmt 1 view .LVU272
 747              		.loc 1 428 18 is_stmt 0 view .LVU273
 748 002c 596A     		ldr	r1, [r3, #36]
 749              		.loc 1 428 41 view .LVU274
 750 002e 8268     		ldr	r2, [r0, #8]
 751              		.loc 1 428 54 view .LVU275
 752 0030 42EA0712 		orr	r2, r2, r7, lsl #4
 753              		.loc 1 428 73 view .LVU276
 754 0034 42EA0622 		orr	r2, r2, r6, lsl #8
 755              		.loc 1 428 87 view .LVU277
 756 0038 42EA0542 		orr	r2, r2, r5, lsl #16
 429:FWLIB/src/stm32f4xx_dma2d.c ****                     bg_alpha_mode | bg_alphavalue);
 757              		.loc 1 429 35 view .LVU278
 758 003c 42EA0462 		orr	r2, r2, r4, lsl #24
 428:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->BGPFCCR |= (DMA2D_BG_InitStruct->DMA2D_BGCM | bg_clutcolormode | bg_clutsize | \
 759              		.loc 1 428 18 view .LVU279
 760 0040 0A43     		orrs	r2, r2, r1
 761 0042 5A62     		str	r2, [r3, #36]
 430:FWLIB/src/stm32f4xx_dma2d.c **** 
 431:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures background color */
 432:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->BGCOLR &= ~(DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | DMA2D_BGCOLR_RED);
 762              		.loc 1 432 3 is_stmt 1 view .LVU280
 763              		.loc 1 432 17 is_stmt 0 view .LVU281
 764 0044 9A6A     		ldr	r2, [r3, #40]
 765 0046 02F07F42 		and	r2, r2, #-16777216
 766 004a 9A62     		str	r2, [r3, #40]
 433:FWLIB/src/stm32f4xx_dma2d.c ****   bg_colorgreen = DMA2D_BG_InitStruct->DMA2D_BGC_GREEN << 8;
 767              		.loc 1 433 3 is_stmt 1 view .LVU282
 768              		.loc 1 433 38 is_stmt 0 view .LVU283
 769 004c 056A     		ldr	r5, [r0, #32]
 770              	.LVL43:
 434:FWLIB/src/stm32f4xx_dma2d.c ****   bg_colorred = DMA2D_BG_InitStruct->DMA2D_BGC_RED << 16;
 771              		.loc 1 434 3 is_stmt 1 view .LVU284
 772              		.loc 1 434 36 is_stmt 0 view .LVU285
 773 004e 446A     		ldr	r4, [r0, #36]
 774              	.LVL44:
 435:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->BGCOLR |= (DMA2D_BG_InitStruct->DMA2D_BGC_BLUE | bg_colorgreen | bg_colorred);
 775              		.loc 1 435 3 is_stmt 1 view .LVU286
 776              		.loc 1 435 17 is_stmt 0 view .LVU287
 777 0050 996A     		ldr	r1, [r3, #40]
 778              		.loc 1 435 40 view .LVU288
 779 0052 C269     		ldr	r2, [r0, #28]
 780              		.loc 1 435 57 view .LVU289
 781 0054 42EA0522 		orr	r2, r2, r5, lsl #8
 782              		.loc 1 435 73 view .LVU290
 783 0058 42EA0442 		orr	r2, r2, r4, lsl #16
 784              		.loc 1 435 17 view .LVU291
 785 005c 0A43     		orrs	r2, r2, r1
 786 005e 9A62     		str	r2, [r3, #40]
 436:FWLIB/src/stm32f4xx_dma2d.c ****   
 437:FWLIB/src/stm32f4xx_dma2d.c ****   /* Configures background CLUT memory address */
 438:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->BGCMAR = DMA2D_BG_InitStruct->DMA2D_BGCMAR;
 787              		.loc 1 438 3 is_stmt 1 view .LVU292
 788              		.loc 1 438 38 is_stmt 0 view .LVU293
 789 0060 826A     		ldr	r2, [r0, #40]
ARM GAS  /tmp/cctptBCS.s 			page 23


 790              		.loc 1 438 17 view .LVU294
 791 0062 1A63     		str	r2, [r3, #48]
 439:FWLIB/src/stm32f4xx_dma2d.c **** 
 440:FWLIB/src/stm32f4xx_dma2d.c **** }
 792              		.loc 1 440 1 view .LVU295
 793 0064 F0BC     		pop	{r4, r5, r6, r7}
 794              	.LCFI7:
 795              		.cfi_restore 7
 796              		.cfi_restore 6
 797              		.cfi_restore 5
 798              		.cfi_restore 4
 799              		.cfi_def_cfa_offset 0
 800              	.LVL45:
 801              		.loc 1 440 1 view .LVU296
 802 0066 7047     		bx	lr
 803              	.L35:
 804              		.align	2
 805              	.L34:
 806 0068 00B00240 		.word	1073917952
 807 006c C000FC00 		.word	16515264
 808              		.cfi_endproc
 809              	.LFE131:
 811              		.section	.text.DMA2D_BG_StructInit,"ax",%progbits
 812              		.align	1
 813              		.global	DMA2D_BG_StructInit
 814              		.syntax unified
 815              		.thumb
 816              		.thumb_func
 817              		.fpu fpv4-sp-d16
 819              	DMA2D_BG_StructInit:
 820              	.LVL46:
 821              	.LFB132:
 441:FWLIB/src/stm32f4xx_dma2d.c **** 
 442:FWLIB/src/stm32f4xx_dma2d.c **** /**
 443:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Fills each DMA2D_BGStruct member with its default value.
 444:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_BGStruct: pointer to a DMA2D_BGTypeDef structure which will
 445:FWLIB/src/stm32f4xx_dma2d.c ****   *         be initialized.
 446:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 447:FWLIB/src/stm32f4xx_dma2d.c ****   */
 448:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_BG_StructInit(DMA2D_BG_InitTypeDef* DMA2D_BG_InitStruct)
 449:FWLIB/src/stm32f4xx_dma2d.c **** {
 822              		.loc 1 449 1 is_stmt 1 view -0
 823              		.cfi_startproc
 824              		@ args = 0, pretend = 0, frame = 0
 825              		@ frame_needed = 0, uses_anonymous_args = 0
 826              		@ link register save eliminated.
 450:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background memory address */
 451:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGMA = 0x00;
 827              		.loc 1 451 3 view .LVU298
 828              		.loc 1 451 35 is_stmt 0 view .LVU299
 829 0000 0023     		movs	r3, #0
 830 0002 0360     		str	r3, [r0]
 452:FWLIB/src/stm32f4xx_dma2d.c **** 
 453:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background offset */
 454:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGO = 0x00;
 831              		.loc 1 454 3 is_stmt 1 view .LVU300
 832              		.loc 1 454 34 is_stmt 0 view .LVU301
ARM GAS  /tmp/cctptBCS.s 			page 24


 833 0004 4360     		str	r3, [r0, #4]
 455:FWLIB/src/stm32f4xx_dma2d.c **** 
 456:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background color mode */
 457:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGCM = CM_ARGB8888;
 834              		.loc 1 457 3 is_stmt 1 view .LVU302
 835              		.loc 1 457 35 is_stmt 0 view .LVU303
 836 0006 8360     		str	r3, [r0, #8]
 458:FWLIB/src/stm32f4xx_dma2d.c **** 
 459:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background CLUT color mode */
 460:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BG_CLUT_CM = CLUT_CM_ARGB8888;
 837              		.loc 1 460 3 is_stmt 1 view .LVU304
 838              		.loc 1 460 41 is_stmt 0 view .LVU305
 839 0008 C360     		str	r3, [r0, #12]
 461:FWLIB/src/stm32f4xx_dma2d.c **** 
 462:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background CLUT size */
 463:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BG_CLUT_SIZE = 0x00;
 840              		.loc 1 463 3 is_stmt 1 view .LVU306
 841              		.loc 1 463 43 is_stmt 0 view .LVU307
 842 000a 0361     		str	r3, [r0, #16]
 464:FWLIB/src/stm32f4xx_dma2d.c **** 
 465:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background alpha mode */
 466:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGPFC_ALPHA_MODE = NO_MODIF_ALPHA_VALUE;
 843              		.loc 1 466 3 is_stmt 1 view .LVU308
 844              		.loc 1 466 47 is_stmt 0 view .LVU309
 845 000c 4361     		str	r3, [r0, #20]
 467:FWLIB/src/stm32f4xx_dma2d.c **** 
 468:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background alpha value */
 469:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGPFC_ALPHA_VALUE = 0x00;
 846              		.loc 1 469 3 is_stmt 1 view .LVU310
 847              		.loc 1 469 48 is_stmt 0 view .LVU311
 848 000e 8361     		str	r3, [r0, #24]
 470:FWLIB/src/stm32f4xx_dma2d.c **** 
 471:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background blue value */
 472:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGC_BLUE = 0x00;
 849              		.loc 1 472 3 is_stmt 1 view .LVU312
 850              		.loc 1 472 39 is_stmt 0 view .LVU313
 851 0010 C361     		str	r3, [r0, #28]
 473:FWLIB/src/stm32f4xx_dma2d.c **** 
 474:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background green value */
 475:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGC_GREEN = 0x00;
 852              		.loc 1 475 3 is_stmt 1 view .LVU314
 853              		.loc 1 475 40 is_stmt 0 view .LVU315
 854 0012 0362     		str	r3, [r0, #32]
 476:FWLIB/src/stm32f4xx_dma2d.c **** 
 477:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background red value */
 478:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGC_RED = 0x00;
 855              		.loc 1 478 3 is_stmt 1 view .LVU316
 856              		.loc 1 478 38 is_stmt 0 view .LVU317
 857 0014 4362     		str	r3, [r0, #36]
 479:FWLIB/src/stm32f4xx_dma2d.c **** 
 480:FWLIB/src/stm32f4xx_dma2d.c ****   /*!< Initialize the DMA2D background CLUT memory address */
 481:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_BG_InitStruct->DMA2D_BGCMAR = 0x00;
 858              		.loc 1 481 3 is_stmt 1 view .LVU318
 859              		.loc 1 481 37 is_stmt 0 view .LVU319
 860 0016 8362     		str	r3, [r0, #40]
 482:FWLIB/src/stm32f4xx_dma2d.c **** }
 861              		.loc 1 482 1 view .LVU320
ARM GAS  /tmp/cctptBCS.s 			page 25


 862 0018 7047     		bx	lr
 863              		.cfi_endproc
 864              	.LFE132:
 866              		.section	.text.DMA2D_FGStart,"ax",%progbits
 867              		.align	1
 868              		.global	DMA2D_FGStart
 869              		.syntax unified
 870              		.thumb
 871              		.thumb_func
 872              		.fpu fpv4-sp-d16
 874              	DMA2D_FGStart:
 875              	.LVL47:
 876              	.LFB133:
 483:FWLIB/src/stm32f4xx_dma2d.c **** 
 484:FWLIB/src/stm32f4xx_dma2d.c **** /**
 485:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Start the automatic loading of the CLUT or abort the transfer.
 486:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  NewState: new state of the DMA2D peripheral.
 487:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be: ENABLE or DISABLE.
 488:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 489:FWLIB/src/stm32f4xx_dma2d.c ****   */
 490:FWLIB/src/stm32f4xx_dma2d.c **** 
 491:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_FGStart(FunctionalState NewState) 
 492:FWLIB/src/stm32f4xx_dma2d.c **** {
 877              		.loc 1 492 1 is_stmt 1 view -0
 878              		.cfi_startproc
 879              		@ args = 0, pretend = 0, frame = 0
 880              		@ frame_needed = 0, uses_anonymous_args = 0
 881              		@ link register save eliminated.
 493:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 494:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 882              		.loc 1 494 3 view .LVU322
 495:FWLIB/src/stm32f4xx_dma2d.c **** 
 496:FWLIB/src/stm32f4xx_dma2d.c ****   if (NewState != DISABLE)
 883              		.loc 1 496 3 view .LVU323
 884              		.loc 1 496 6 is_stmt 0 view .LVU324
 885 0000 28B1     		cbz	r0, .L38
 497:FWLIB/src/stm32f4xx_dma2d.c ****   {
 498:FWLIB/src/stm32f4xx_dma2d.c ****     /* Start the automatic loading of the CLUT */
 499:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->FGPFCCR |= DMA2D_FGPFCCR_START;
 886              		.loc 1 499 5 is_stmt 1 view .LVU325
 887              		.loc 1 499 20 is_stmt 0 view .LVU326
 888 0002 064A     		ldr	r2, .L40
 889 0004 D369     		ldr	r3, [r2, #28]
 890 0006 43F02003 		orr	r3, r3, #32
 891 000a D361     		str	r3, [r2, #28]
 892 000c 7047     		bx	lr
 893              	.L38:
 500:FWLIB/src/stm32f4xx_dma2d.c ****   }
 501:FWLIB/src/stm32f4xx_dma2d.c ****   else
 502:FWLIB/src/stm32f4xx_dma2d.c ****   {
 503:FWLIB/src/stm32f4xx_dma2d.c ****     /* abort the transfer */
 504:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->FGPFCCR &= (uint32_t)~DMA2D_FGPFCCR_START;
 894              		.loc 1 504 5 is_stmt 1 view .LVU327
 895              		.loc 1 504 20 is_stmt 0 view .LVU328
 896 000e 034A     		ldr	r2, .L40
 897 0010 D369     		ldr	r3, [r2, #28]
 898 0012 23F02003 		bic	r3, r3, #32
ARM GAS  /tmp/cctptBCS.s 			page 26


 899 0016 D361     		str	r3, [r2, #28]
 505:FWLIB/src/stm32f4xx_dma2d.c ****   }
 506:FWLIB/src/stm32f4xx_dma2d.c **** }
 900              		.loc 1 506 1 view .LVU329
 901 0018 7047     		bx	lr
 902              	.L41:
 903 001a 00BF     		.align	2
 904              	.L40:
 905 001c 00B00240 		.word	1073917952
 906              		.cfi_endproc
 907              	.LFE133:
 909              		.section	.text.DMA2D_BGStart,"ax",%progbits
 910              		.align	1
 911              		.global	DMA2D_BGStart
 912              		.syntax unified
 913              		.thumb
 914              		.thumb_func
 915              		.fpu fpv4-sp-d16
 917              	DMA2D_BGStart:
 918              	.LVL48:
 919              	.LFB134:
 507:FWLIB/src/stm32f4xx_dma2d.c **** 
 508:FWLIB/src/stm32f4xx_dma2d.c **** /**
 509:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Start the automatic loading of the CLUT or abort the transfer.
 510:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  NewState: new state of the DMA2D peripheral.
 511:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be: ENABLE or DISABLE.
 512:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 513:FWLIB/src/stm32f4xx_dma2d.c ****   */
 514:FWLIB/src/stm32f4xx_dma2d.c ****   
 515:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_BGStart(FunctionalState NewState) 
 516:FWLIB/src/stm32f4xx_dma2d.c **** {
 920              		.loc 1 516 1 is_stmt 1 view -0
 921              		.cfi_startproc
 922              		@ args = 0, pretend = 0, frame = 0
 923              		@ frame_needed = 0, uses_anonymous_args = 0
 924              		@ link register save eliminated.
 517:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 518:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 925              		.loc 1 518 3 view .LVU331
 519:FWLIB/src/stm32f4xx_dma2d.c ****   
 520:FWLIB/src/stm32f4xx_dma2d.c ****   if (NewState != DISABLE)
 926              		.loc 1 520 3 view .LVU332
 927              		.loc 1 520 6 is_stmt 0 view .LVU333
 928 0000 28B1     		cbz	r0, .L43
 521:FWLIB/src/stm32f4xx_dma2d.c ****   {
 522:FWLIB/src/stm32f4xx_dma2d.c ****     /* Start the automatic loading of the CLUT */
 523:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->BGPFCCR |= DMA2D_BGPFCCR_START;
 929              		.loc 1 523 5 is_stmt 1 view .LVU334
 930              		.loc 1 523 20 is_stmt 0 view .LVU335
 931 0002 064A     		ldr	r2, .L45
 932 0004 536A     		ldr	r3, [r2, #36]
 933 0006 43F02003 		orr	r3, r3, #32
 934 000a 5362     		str	r3, [r2, #36]
 935 000c 7047     		bx	lr
 936              	.L43:
 524:FWLIB/src/stm32f4xx_dma2d.c ****   }
 525:FWLIB/src/stm32f4xx_dma2d.c ****   else
ARM GAS  /tmp/cctptBCS.s 			page 27


 526:FWLIB/src/stm32f4xx_dma2d.c ****   {
 527:FWLIB/src/stm32f4xx_dma2d.c ****     /* abort the transfer */
 528:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->BGPFCCR &= (uint32_t)~DMA2D_BGPFCCR_START;
 937              		.loc 1 528 5 is_stmt 1 view .LVU336
 938              		.loc 1 528 20 is_stmt 0 view .LVU337
 939 000e 034A     		ldr	r2, .L45
 940 0010 536A     		ldr	r3, [r2, #36]
 941 0012 23F02003 		bic	r3, r3, #32
 942 0016 5362     		str	r3, [r2, #36]
 529:FWLIB/src/stm32f4xx_dma2d.c ****   }
 530:FWLIB/src/stm32f4xx_dma2d.c **** }
 943              		.loc 1 530 1 view .LVU338
 944 0018 7047     		bx	lr
 945              	.L46:
 946 001a 00BF     		.align	2
 947              	.L45:
 948 001c 00B00240 		.word	1073917952
 949              		.cfi_endproc
 950              	.LFE134:
 952              		.section	.text.DMA2D_DeadTimeConfig,"ax",%progbits
 953              		.align	1
 954              		.global	DMA2D_DeadTimeConfig
 955              		.syntax unified
 956              		.thumb
 957              		.thumb_func
 958              		.fpu fpv4-sp-d16
 960              	DMA2D_DeadTimeConfig:
 961              	.LVL49:
 962              	.LFB135:
 531:FWLIB/src/stm32f4xx_dma2d.c **** 
 532:FWLIB/src/stm32f4xx_dma2d.c **** /**
 533:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Configures the DMA2D dead time.
 534:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_DeadTime: specifies the DMA2D dead time.
 535:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be one of the following values:
 536:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 537:FWLIB/src/stm32f4xx_dma2d.c ****   */
 538:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_DeadTimeConfig(uint32_t DMA2D_DeadTime, FunctionalState NewState)
 539:FWLIB/src/stm32f4xx_dma2d.c **** {
 963              		.loc 1 539 1 is_stmt 1 view -0
 964              		.cfi_startproc
 965              		@ args = 0, pretend = 0, frame = 0
 966              		@ frame_needed = 0, uses_anonymous_args = 0
 967              		@ link register save eliminated.
 540:FWLIB/src/stm32f4xx_dma2d.c ****    uint32_t DeadTime;
 968              		.loc 1 540 4 view .LVU340
 541:FWLIB/src/stm32f4xx_dma2d.c **** 
 542:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 543:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_DEAD_TIME(DMA2D_DeadTime));
 969              		.loc 1 543 3 view .LVU341
 544:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 970              		.loc 1 544 3 view .LVU342
 545:FWLIB/src/stm32f4xx_dma2d.c **** 
 546:FWLIB/src/stm32f4xx_dma2d.c ****   if (NewState != DISABLE)
 971              		.loc 1 546 3 view .LVU343
 972              		.loc 1 546 6 is_stmt 0 view .LVU344
 973 0000 69B1     		cbz	r1, .L48
 547:FWLIB/src/stm32f4xx_dma2d.c ****   {
ARM GAS  /tmp/cctptBCS.s 			page 28


 548:FWLIB/src/stm32f4xx_dma2d.c ****     /* Enable and Configures the dead time */
 549:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->AMTCR &= (uint32_t)DEAD_MASK;
 974              		.loc 1 549 5 is_stmt 1 view .LVU345
 975              		.loc 1 549 18 is_stmt 0 view .LVU346
 976 0002 0A49     		ldr	r1, .L50
 977              	.LVL50:
 978              		.loc 1 549 18 view .LVU347
 979 0004 CA6C     		ldr	r2, [r1, #76]
 980 0006 22F47F42 		bic	r2, r2, #65280
 981 000a 22F00102 		bic	r2, r2, #1
 982 000e CA64     		str	r2, [r1, #76]
 550:FWLIB/src/stm32f4xx_dma2d.c ****     DeadTime = DMA2D_DeadTime << 8;
 983              		.loc 1 550 5 is_stmt 1 view .LVU348
 984              	.LVL51:
 551:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->AMTCR |= (DeadTime | DMA2D_AMTCR_EN);
 985              		.loc 1 551 5 view .LVU349
 986              		.loc 1 551 18 is_stmt 0 view .LVU350
 987 0010 CB6C     		ldr	r3, [r1, #76]
 988 0012 43EA0023 		orr	r3, r3, r0, lsl #8
 989 0016 43F00103 		orr	r3, r3, #1
 990 001a CB64     		str	r3, [r1, #76]
 991 001c 7047     		bx	lr
 992              	.LVL52:
 993              	.L48:
 552:FWLIB/src/stm32f4xx_dma2d.c ****   }
 553:FWLIB/src/stm32f4xx_dma2d.c ****   else
 554:FWLIB/src/stm32f4xx_dma2d.c ****   {
 555:FWLIB/src/stm32f4xx_dma2d.c ****      DMA2D->AMTCR &= ~(uint32_t)DMA2D_AMTCR_EN;
 994              		.loc 1 555 6 is_stmt 1 view .LVU351
 995              		.loc 1 555 19 is_stmt 0 view .LVU352
 996 001e 034A     		ldr	r2, .L50
 997 0020 D36C     		ldr	r3, [r2, #76]
 998 0022 23F00103 		bic	r3, r3, #1
 999 0026 D364     		str	r3, [r2, #76]
 556:FWLIB/src/stm32f4xx_dma2d.c ****   }
 557:FWLIB/src/stm32f4xx_dma2d.c **** }
 1000              		.loc 1 557 1 view .LVU353
 1001 0028 7047     		bx	lr
 1002              	.L51:
 1003 002a 00BF     		.align	2
 1004              	.L50:
 1005 002c 00B00240 		.word	1073917952
 1006              		.cfi_endproc
 1007              	.LFE135:
 1009              		.section	.text.DMA2D_LineWatermarkConfig,"ax",%progbits
 1010              		.align	1
 1011              		.global	DMA2D_LineWatermarkConfig
 1012              		.syntax unified
 1013              		.thumb
 1014              		.thumb_func
 1015              		.fpu fpv4-sp-d16
 1017              	DMA2D_LineWatermarkConfig:
 1018              	.LVL53:
 1019              	.LFB136:
 558:FWLIB/src/stm32f4xx_dma2d.c **** 
 559:FWLIB/src/stm32f4xx_dma2d.c **** /**
 560:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Define the configuration of the line watermark .
ARM GAS  /tmp/cctptBCS.s 			page 29


 561:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_LWatermarkConfig: Line Watermark configuration.
 562:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 563:FWLIB/src/stm32f4xx_dma2d.c ****   */
 564:FWLIB/src/stm32f4xx_dma2d.c **** 
 565:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_LineWatermarkConfig(uint32_t DMA2D_LWatermarkConfig)
 566:FWLIB/src/stm32f4xx_dma2d.c **** {
 1020              		.loc 1 566 1 is_stmt 1 view -0
 1021              		.cfi_startproc
 1022              		@ args = 0, pretend = 0, frame = 0
 1023              		@ frame_needed = 0, uses_anonymous_args = 0
 1024              		@ link register save eliminated.
 567:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 568:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_LineWatermark(DMA2D_LWatermarkConfig));
 1025              		.loc 1 568 3 view .LVU355
 569:FWLIB/src/stm32f4xx_dma2d.c **** 
 570:FWLIB/src/stm32f4xx_dma2d.c ****   /* Sets the Line watermark configuration */
 571:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->LWR = (uint32_t)DMA2D_LWatermarkConfig;
 1026              		.loc 1 571 3 view .LVU356
 1027              		.loc 1 571 14 is_stmt 0 view .LVU357
 1028 0000 014B     		ldr	r3, .L53
 1029 0002 9864     		str	r0, [r3, #72]
 572:FWLIB/src/stm32f4xx_dma2d.c **** }
 1030              		.loc 1 572 1 view .LVU358
 1031 0004 7047     		bx	lr
 1032              	.L54:
 1033 0006 00BF     		.align	2
 1034              	.L53:
 1035 0008 00B00240 		.word	1073917952
 1036              		.cfi_endproc
 1037              	.LFE136:
 1039              		.section	.text.DMA2D_ITConfig,"ax",%progbits
 1040              		.align	1
 1041              		.global	DMA2D_ITConfig
 1042              		.syntax unified
 1043              		.thumb
 1044              		.thumb_func
 1045              		.fpu fpv4-sp-d16
 1047              	DMA2D_ITConfig:
 1048              	.LVL54:
 1049              	.LFB137:
 573:FWLIB/src/stm32f4xx_dma2d.c **** 
 574:FWLIB/src/stm32f4xx_dma2d.c **** /**
 575:FWLIB/src/stm32f4xx_dma2d.c ****   * @}
 576:FWLIB/src/stm32f4xx_dma2d.c ****   */
 577:FWLIB/src/stm32f4xx_dma2d.c **** 
 578:FWLIB/src/stm32f4xx_dma2d.c **** /** @defgroup DMA2D_Group2 Interrupts and flags management functions
 579:FWLIB/src/stm32f4xx_dma2d.c ****  *  @brief   Interrupts and flags management functions
 580:FWLIB/src/stm32f4xx_dma2d.c ****  *
 581:FWLIB/src/stm32f4xx_dma2d.c **** @verbatim
 582:FWLIB/src/stm32f4xx_dma2d.c ****  ===============================================================================
 583:FWLIB/src/stm32f4xx_dma2d.c ****             ##### Interrupts and flags management functions #####
 584:FWLIB/src/stm32f4xx_dma2d.c ****  ===============================================================================
 585:FWLIB/src/stm32f4xx_dma2d.c **** 
 586:FWLIB/src/stm32f4xx_dma2d.c ****     [..] This section provides functions allowing to configure the DMA2D 
 587:FWLIB/src/stm32f4xx_dma2d.c ****          Interrupts and to get the status and clear flags and Interrupts 
 588:FWLIB/src/stm32f4xx_dma2d.c ****          pending bits.
 589:FWLIB/src/stm32f4xx_dma2d.c ****     [..] The DMA2D provides 6 Interrupts sources and 6 Flags
ARM GAS  /tmp/cctptBCS.s 			page 30


 590:FWLIB/src/stm32f4xx_dma2d.c ****     
 591:FWLIB/src/stm32f4xx_dma2d.c ****     *** Flags ***
 592:FWLIB/src/stm32f4xx_dma2d.c ****     =============
 593:FWLIB/src/stm32f4xx_dma2d.c ****     [..]
 594:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_FLAG_CE : Configuration Error Interrupt flag
 595:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_FLAG_CAE: CLUT Access Error Interrupt flag
 596:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_FLAG_TW:  Transfer Watermark Interrupt flag
 597:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_FLAG_TC:  Transfer Complete interrupt flag
 598:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_FLAG_TE:  Transfer Error interrupt flag
 599:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_FLAG_CTC: CLUT Transfer Complete Interrupt flag
 600:FWLIB/src/stm32f4xx_dma2d.c ****       
 601:FWLIB/src/stm32f4xx_dma2d.c ****     *** Interrupts ***
 602:FWLIB/src/stm32f4xx_dma2d.c ****     ==================
 603:FWLIB/src/stm32f4xx_dma2d.c ****     [..]
 604:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_IT_CE: Configuration Error Interrupt is generated when a wrong 
 605:FWLIB/src/stm32f4xx_dma2d.c ****                        configuration is detected
 606:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_IT_CAE: CLUT Access Error Interrupt
 607:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_IT_TW: Transfer Watermark Interrupt is generated when 
 608:FWLIB/src/stm32f4xx_dma2d.c ****                        the programmed watermark is reached 
 609:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_IT_TE: Transfer Error interrupt is generated when the CPU trying 
 610:FWLIB/src/stm32f4xx_dma2d.c ****                        to access the CLUT while a CLUT loading or a DMA2D1 transfer 
 611:FWLIB/src/stm32f4xx_dma2d.c ****                        is on going       
 612:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_IT_CTC: CLUT Transfer Complete Interrupt 
 613:FWLIB/src/stm32f4xx_dma2d.c ****       (+) DMA2D_IT_TC: Transfer Complete interrupt         
 614:FWLIB/src/stm32f4xx_dma2d.c **** @endverbatim
 615:FWLIB/src/stm32f4xx_dma2d.c ****   * @{
 616:FWLIB/src/stm32f4xx_dma2d.c ****   */
 617:FWLIB/src/stm32f4xx_dma2d.c **** /**
 618:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Enables or disables the specified DMA2D's interrupts.
 619:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_IT: specifies the DMA2D interrupts sources to be enabled or disabled.
 620:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be any combination of the following values:
 621:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CE:   Configuration Error Interrupt Enable.
 622:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CTC:  CLUT Transfer Complete Interrupt Enable.
 623:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CAE:  CLUT Access Error Interrupt Enable.
 624:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TW:   Transfer Watermark Interrupt Enable.
 625:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TC:   Transfer Complete interrupt enable.
 626:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TE:   Transfer Error interrupt enable.
 627:FWLIB/src/stm32f4xx_dma2d.c ****   * @param NewState: new state of the specified DMA2D interrupts.
 628:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be: ENABLE or DISABLE.
 629:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 630:FWLIB/src/stm32f4xx_dma2d.c ****   */
 631:FWLIB/src/stm32f4xx_dma2d.c **** 
 632:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_ITConfig(uint32_t DMA2D_IT, FunctionalState NewState)
 633:FWLIB/src/stm32f4xx_dma2d.c **** {
 1050              		.loc 1 633 1 is_stmt 1 view -0
 1051              		.cfi_startproc
 1052              		@ args = 0, pretend = 0, frame = 0
 1053              		@ frame_needed = 0, uses_anonymous_args = 0
 1054              		@ link register save eliminated.
 634:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 635:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_IT(DMA2D_IT));
 1055              		.loc 1 635 3 view .LVU360
 636:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1056              		.loc 1 636 3 view .LVU361
 637:FWLIB/src/stm32f4xx_dma2d.c **** 
 638:FWLIB/src/stm32f4xx_dma2d.c ****   if (NewState != DISABLE)
 1057              		.loc 1 638 3 view .LVU362
ARM GAS  /tmp/cctptBCS.s 			page 31


 1058              		.loc 1 638 6 is_stmt 0 view .LVU363
 1059 0000 21B1     		cbz	r1, .L56
 639:FWLIB/src/stm32f4xx_dma2d.c ****   {
 640:FWLIB/src/stm32f4xx_dma2d.c ****     /* Enable the selected DMA2D interrupts */
 641:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->CR |= DMA2D_IT;
 1060              		.loc 1 641 5 is_stmt 1 view .LVU364
 1061              		.loc 1 641 15 is_stmt 0 view .LVU365
 1062 0002 054A     		ldr	r2, .L58
 1063 0004 1368     		ldr	r3, [r2]
 1064 0006 0343     		orrs	r3, r3, r0
 1065 0008 1360     		str	r3, [r2]
 1066 000a 7047     		bx	lr
 1067              	.L56:
 642:FWLIB/src/stm32f4xx_dma2d.c ****   }
 643:FWLIB/src/stm32f4xx_dma2d.c ****   else
 644:FWLIB/src/stm32f4xx_dma2d.c ****   {
 645:FWLIB/src/stm32f4xx_dma2d.c ****     /* Disable the selected DMA2D interrupts */
 646:FWLIB/src/stm32f4xx_dma2d.c ****     DMA2D->CR &= (uint32_t)~DMA2D_IT;
 1068              		.loc 1 646 5 is_stmt 1 view .LVU366
 1069              		.loc 1 646 15 is_stmt 0 view .LVU367
 1070 000c 024A     		ldr	r2, .L58
 1071 000e 1368     		ldr	r3, [r2]
 1072 0010 23EA0003 		bic	r3, r3, r0
 1073 0014 1360     		str	r3, [r2]
 647:FWLIB/src/stm32f4xx_dma2d.c ****   }
 648:FWLIB/src/stm32f4xx_dma2d.c **** }
 1074              		.loc 1 648 1 view .LVU368
 1075 0016 7047     		bx	lr
 1076              	.L59:
 1077              		.align	2
 1078              	.L58:
 1079 0018 00B00240 		.word	1073917952
 1080              		.cfi_endproc
 1081              	.LFE137:
 1083              		.section	.text.DMA2D_GetFlagStatus,"ax",%progbits
 1084              		.align	1
 1085              		.global	DMA2D_GetFlagStatus
 1086              		.syntax unified
 1087              		.thumb
 1088              		.thumb_func
 1089              		.fpu fpv4-sp-d16
 1091              	DMA2D_GetFlagStatus:
 1092              	.LVL55:
 1093              	.LFB138:
 649:FWLIB/src/stm32f4xx_dma2d.c **** 
 650:FWLIB/src/stm32f4xx_dma2d.c **** /**
 651:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Checks whether the specified DMA2D's flag is set or not.
 652:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_FLAG: specifies the flag to check.
 653:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be one of the following values:
 654:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_CE:   Configuration Error Interrupt flag.
 655:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_CTC:  CLUT Transfer Complete Interrupt flag.
 656:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_CAE:  CLUT Access Error Interrupt flag.
 657:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_TW:   Transfer Watermark Interrupt flag.
 658:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_TC:   Transfer Complete interrupt flag.
 659:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_TE:   Transfer Error interrupt flag.
 660:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval The new state of DMA2D_FLAG (SET or RESET).
 661:FWLIB/src/stm32f4xx_dma2d.c ****   */
ARM GAS  /tmp/cctptBCS.s 			page 32


 662:FWLIB/src/stm32f4xx_dma2d.c **** 
 663:FWLIB/src/stm32f4xx_dma2d.c **** FlagStatus DMA2D_GetFlagStatus(uint32_t DMA2D_FLAG)
 664:FWLIB/src/stm32f4xx_dma2d.c **** {
 1094              		.loc 1 664 1 is_stmt 1 view -0
 1095              		.cfi_startproc
 1096              		@ args = 0, pretend = 0, frame = 0
 1097              		@ frame_needed = 0, uses_anonymous_args = 0
 1098              		@ link register save eliminated.
 665:FWLIB/src/stm32f4xx_dma2d.c ****   FlagStatus bitstatus = RESET;
 1099              		.loc 1 665 3 view .LVU370
 666:FWLIB/src/stm32f4xx_dma2d.c ****   
 667:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 668:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_GET_FLAG(DMA2D_FLAG));
 1100              		.loc 1 668 3 view .LVU371
 669:FWLIB/src/stm32f4xx_dma2d.c ****   
 670:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the status of the specified DMA2D flag */
 671:FWLIB/src/stm32f4xx_dma2d.c ****   if (((DMA2D->ISR) & DMA2D_FLAG) != (uint32_t)RESET)
 1101              		.loc 1 671 3 view .LVU372
 1102              		.loc 1 671 14 is_stmt 0 view .LVU373
 1103 0000 034B     		ldr	r3, .L63
 1104 0002 5B68     		ldr	r3, [r3, #4]
 1105              		.loc 1 671 6 view .LVU374
 1106 0004 0342     		tst	r3, r0
 1107 0006 01D0     		beq	.L62
 672:FWLIB/src/stm32f4xx_dma2d.c ****   {
 673:FWLIB/src/stm32f4xx_dma2d.c ****     /* DMA2D_FLAG is set */
 674:FWLIB/src/stm32f4xx_dma2d.c ****     bitstatus = SET;
 1108              		.loc 1 674 15 view .LVU375
 1109 0008 0120     		movs	r0, #1
 1110              	.LVL56:
 1111              		.loc 1 674 15 view .LVU376
 1112 000a 7047     		bx	lr
 1113              	.LVL57:
 1114              	.L62:
 675:FWLIB/src/stm32f4xx_dma2d.c ****   }
 676:FWLIB/src/stm32f4xx_dma2d.c ****   else
 677:FWLIB/src/stm32f4xx_dma2d.c ****   {
 678:FWLIB/src/stm32f4xx_dma2d.c ****     /* DMA2D_FLAG is reset */
 679:FWLIB/src/stm32f4xx_dma2d.c ****     bitstatus = RESET;
 1115              		.loc 1 679 15 view .LVU377
 1116 000c 0020     		movs	r0, #0
 1117              	.LVL58:
 680:FWLIB/src/stm32f4xx_dma2d.c ****   }
 681:FWLIB/src/stm32f4xx_dma2d.c ****   /* Return the DMA2D_FLAG status */
 682:FWLIB/src/stm32f4xx_dma2d.c ****   return bitstatus;
 1118              		.loc 1 682 3 is_stmt 1 view .LVU378
 683:FWLIB/src/stm32f4xx_dma2d.c **** }
 1119              		.loc 1 683 1 is_stmt 0 view .LVU379
 1120 000e 7047     		bx	lr
 1121              	.L64:
 1122              		.align	2
 1123              	.L63:
 1124 0010 00B00240 		.word	1073917952
 1125              		.cfi_endproc
 1126              	.LFE138:
 1128              		.section	.text.DMA2D_ClearFlag,"ax",%progbits
 1129              		.align	1
ARM GAS  /tmp/cctptBCS.s 			page 33


 1130              		.global	DMA2D_ClearFlag
 1131              		.syntax unified
 1132              		.thumb
 1133              		.thumb_func
 1134              		.fpu fpv4-sp-d16
 1136              	DMA2D_ClearFlag:
 1137              	.LVL59:
 1138              	.LFB139:
 684:FWLIB/src/stm32f4xx_dma2d.c **** 
 685:FWLIB/src/stm32f4xx_dma2d.c **** /**
 686:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Clears the DMA2D's pending flags.
 687:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_FLAG: specifies the flag to clear.
 688:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be any combination of the following values:
 689:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_CE:   Configuration Error Interrupt flag.
 690:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_CTC:  CLUT Transfer Complete Interrupt flag.
 691:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_CAE:  CLUT Access Error Interrupt flag.
 692:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_TW:   Transfer Watermark Interrupt flag.
 693:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_TC:   Transfer Complete interrupt flag.
 694:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_FLAG_TE:   Transfer Error interrupt flag.
 695:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 696:FWLIB/src/stm32f4xx_dma2d.c ****   */
 697:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_ClearFlag(uint32_t DMA2D_FLAG)
 698:FWLIB/src/stm32f4xx_dma2d.c **** {
 1139              		.loc 1 698 1 is_stmt 1 view -0
 1140              		.cfi_startproc
 1141              		@ args = 0, pretend = 0, frame = 0
 1142              		@ frame_needed = 0, uses_anonymous_args = 0
 1143              		@ link register save eliminated.
 699:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 700:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_GET_FLAG(DMA2D_FLAG));
 1144              		.loc 1 700 3 view .LVU381
 701:FWLIB/src/stm32f4xx_dma2d.c ****     
 702:FWLIB/src/stm32f4xx_dma2d.c ****   /* Clear the corresponding DMA2D flag */
 703:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->IFCR = (uint32_t)DMA2D_FLAG;
 1145              		.loc 1 703 3 view .LVU382
 1146              		.loc 1 703 15 is_stmt 0 view .LVU383
 1147 0000 014B     		ldr	r3, .L66
 1148 0002 9860     		str	r0, [r3, #8]
 704:FWLIB/src/stm32f4xx_dma2d.c **** }
 1149              		.loc 1 704 1 view .LVU384
 1150 0004 7047     		bx	lr
 1151              	.L67:
 1152 0006 00BF     		.align	2
 1153              	.L66:
 1154 0008 00B00240 		.word	1073917952
 1155              		.cfi_endproc
 1156              	.LFE139:
 1158              		.section	.text.DMA2D_GetITStatus,"ax",%progbits
 1159              		.align	1
 1160              		.global	DMA2D_GetITStatus
 1161              		.syntax unified
 1162              		.thumb
 1163              		.thumb_func
 1164              		.fpu fpv4-sp-d16
 1166              	DMA2D_GetITStatus:
 1167              	.LVL60:
 1168              	.LFB140:
ARM GAS  /tmp/cctptBCS.s 			page 34


 705:FWLIB/src/stm32f4xx_dma2d.c **** 
 706:FWLIB/src/stm32f4xx_dma2d.c **** /**
 707:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Checks whether the specified DMA2D's interrupt has occurred or not.
 708:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_IT: specifies the DMA2D interrupts sources to check.
 709:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be one of the following values:
 710:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CE:   Configuration Error Interrupt Enable.
 711:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CTC:  CLUT Transfer Complete Interrupt Enable.
 712:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CAE:  CLUT Access Error Interrupt Enable.
 713:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TW:   Transfer Watermark Interrupt Enable.
 714:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TC:   Transfer Complete interrupt enable.
 715:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TE:   Transfer Error interrupt enable.
 716:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval The new state of the DMA2D_IT (SET or RESET).
 717:FWLIB/src/stm32f4xx_dma2d.c ****   */
 718:FWLIB/src/stm32f4xx_dma2d.c **** ITStatus DMA2D_GetITStatus(uint32_t DMA2D_IT)
 719:FWLIB/src/stm32f4xx_dma2d.c **** {
 1169              		.loc 1 719 1 is_stmt 1 view -0
 1170              		.cfi_startproc
 1171              		@ args = 0, pretend = 0, frame = 0
 1172              		@ frame_needed = 0, uses_anonymous_args = 0
 1173              		@ link register save eliminated.
 720:FWLIB/src/stm32f4xx_dma2d.c ****   ITStatus bitstatus = RESET;
 1174              		.loc 1 720 3 view .LVU386
 721:FWLIB/src/stm32f4xx_dma2d.c ****   uint32_t DMA2D_IT_FLAG = DMA2D_IT >> 8;
 1175              		.loc 1 721 3 view .LVU387
 722:FWLIB/src/stm32f4xx_dma2d.c ****   
 723:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 724:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_IT(DMA2D_IT));
 1176              		.loc 1 724 3 view .LVU388
 725:FWLIB/src/stm32f4xx_dma2d.c **** 
 726:FWLIB/src/stm32f4xx_dma2d.c ****   if ((DMA2D->ISR & DMA2D_IT_FLAG) != (uint32_t)RESET)
 1177              		.loc 1 726 3 view .LVU389
 1178              		.loc 1 726 13 is_stmt 0 view .LVU390
 1179 0000 074B     		ldr	r3, .L73
 1180 0002 5B68     		ldr	r3, [r3, #4]
 1181              		.loc 1 726 6 view .LVU391
 1182 0004 13EA1023 		ands	r3, r3, r0, lsr #8
 1183 0008 07D0     		beq	.L71
 727:FWLIB/src/stm32f4xx_dma2d.c ****   {
 728:FWLIB/src/stm32f4xx_dma2d.c ****     bitstatus = SET;
 1184              		.loc 1 728 15 view .LVU392
 1185 000a 0123     		movs	r3, #1
 1186              	.L69:
 1187              	.LVL61:
 729:FWLIB/src/stm32f4xx_dma2d.c ****   }
 730:FWLIB/src/stm32f4xx_dma2d.c ****   else
 731:FWLIB/src/stm32f4xx_dma2d.c ****   {
 732:FWLIB/src/stm32f4xx_dma2d.c ****     bitstatus = RESET;
 733:FWLIB/src/stm32f4xx_dma2d.c ****   }
 734:FWLIB/src/stm32f4xx_dma2d.c ****   
 735:FWLIB/src/stm32f4xx_dma2d.c ****   if (((DMA2D->CR & DMA2D_IT) != (uint32_t)RESET) && (bitstatus != (uint32_t)RESET))
 1188              		.loc 1 735 3 is_stmt 1 view .LVU393
 1189              		.loc 1 735 14 is_stmt 0 view .LVU394
 1190 000c 044A     		ldr	r2, .L73
 1191 000e 1268     		ldr	r2, [r2]
 1192              		.loc 1 735 6 view .LVU395
 1193 0010 0242     		tst	r2, r0
 1194 0012 00D1     		bne	.L70
ARM GAS  /tmp/cctptBCS.s 			page 35


 736:FWLIB/src/stm32f4xx_dma2d.c ****   {
 737:FWLIB/src/stm32f4xx_dma2d.c ****     bitstatus = SET;
 738:FWLIB/src/stm32f4xx_dma2d.c ****   }
 739:FWLIB/src/stm32f4xx_dma2d.c ****   else
 740:FWLIB/src/stm32f4xx_dma2d.c ****   {
 741:FWLIB/src/stm32f4xx_dma2d.c ****     bitstatus = RESET;
 1195              		.loc 1 741 15 view .LVU396
 1196 0014 0023     		movs	r3, #0
 1197              	.LVL62:
 1198              	.L70:
 742:FWLIB/src/stm32f4xx_dma2d.c ****   }
 743:FWLIB/src/stm32f4xx_dma2d.c ****   return bitstatus;
 1199              		.loc 1 743 3 is_stmt 1 view .LVU397
 744:FWLIB/src/stm32f4xx_dma2d.c **** }
 1200              		.loc 1 744 1 is_stmt 0 view .LVU398
 1201 0016 1846     		mov	r0, r3
 1202              	.LVL63:
 1203              		.loc 1 744 1 view .LVU399
 1204 0018 7047     		bx	lr
 1205              	.LVL64:
 1206              	.L71:
 732:FWLIB/src/stm32f4xx_dma2d.c ****   }
 1207              		.loc 1 732 15 view .LVU400
 1208 001a 0023     		movs	r3, #0
 1209 001c F6E7     		b	.L69
 1210              	.L74:
 1211 001e 00BF     		.align	2
 1212              	.L73:
 1213 0020 00B00240 		.word	1073917952
 1214              		.cfi_endproc
 1215              	.LFE140:
 1217              		.section	.text.DMA2D_ClearITPendingBit,"ax",%progbits
 1218              		.align	1
 1219              		.global	DMA2D_ClearITPendingBit
 1220              		.syntax unified
 1221              		.thumb
 1222              		.thumb_func
 1223              		.fpu fpv4-sp-d16
 1225              	DMA2D_ClearITPendingBit:
 1226              	.LVL65:
 1227              	.LFB141:
 745:FWLIB/src/stm32f4xx_dma2d.c **** 
 746:FWLIB/src/stm32f4xx_dma2d.c **** /**
 747:FWLIB/src/stm32f4xx_dma2d.c ****   * @brief  Clears the DMA2D's interrupt pending bits.
 748:FWLIB/src/stm32f4xx_dma2d.c ****   * @param  DMA2D_IT: specifies the interrupt pending bit to clear.
 749:FWLIB/src/stm32f4xx_dma2d.c ****   *   This parameter can be any combination of the following values:
 750:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CE:   Configuration Error Interrupt.
 751:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CTC:  CLUT Transfer Complete Interrupt.
 752:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_CAE:  CLUT Access Error Interrupt.
 753:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TW:   Transfer Watermark Interrupt.
 754:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TC:   Transfer Complete interrupt.
 755:FWLIB/src/stm32f4xx_dma2d.c ****   *     @arg DMA2D_IT_TE:   Transfer Error interrupt.
 756:FWLIB/src/stm32f4xx_dma2d.c ****   * @retval None
 757:FWLIB/src/stm32f4xx_dma2d.c ****   */
 758:FWLIB/src/stm32f4xx_dma2d.c **** void DMA2D_ClearITPendingBit(uint32_t DMA2D_IT)
 759:FWLIB/src/stm32f4xx_dma2d.c **** {
 1228              		.loc 1 759 1 is_stmt 1 view -0
ARM GAS  /tmp/cctptBCS.s 			page 36


 1229              		.cfi_startproc
 1230              		@ args = 0, pretend = 0, frame = 0
 1231              		@ frame_needed = 0, uses_anonymous_args = 0
 1232              		@ link register save eliminated.
 760:FWLIB/src/stm32f4xx_dma2d.c ****   /* Check the parameters */
 761:FWLIB/src/stm32f4xx_dma2d.c ****   assert_param(IS_DMA2D_IT(DMA2D_IT));
 1233              		.loc 1 761 3 view .LVU402
 762:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D_IT = DMA2D_IT >> 8;
 1234              		.loc 1 762 3 view .LVU403
 1235              		.loc 1 762 12 is_stmt 0 view .LVU404
 1236 0000 000A     		lsrs	r0, r0, #8
 1237              	.LVL66:
 763:FWLIB/src/stm32f4xx_dma2d.c ****     
 764:FWLIB/src/stm32f4xx_dma2d.c ****   /* Clear the corresponding DMA2D Interrupt */
 765:FWLIB/src/stm32f4xx_dma2d.c ****   DMA2D->IFCR = (uint32_t)DMA2D_IT;
 1238              		.loc 1 765 3 is_stmt 1 view .LVU405
 1239              		.loc 1 765 15 is_stmt 0 view .LVU406
 1240 0002 014B     		ldr	r3, .L76
 1241 0004 9860     		str	r0, [r3, #8]
 766:FWLIB/src/stm32f4xx_dma2d.c **** }
 1242              		.loc 1 766 1 view .LVU407
 1243 0006 7047     		bx	lr
 1244              	.L77:
 1245              		.align	2
 1246              	.L76:
 1247 0008 00B00240 		.word	1073917952
 1248              		.cfi_endproc
 1249              	.LFE141:
 1251              		.text
 1252              	.Letext0:
 1253              		.file 2 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 1254              		.file 3 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 1255              		.file 4 "F4_CORE/core_cm4.h"
 1256              		.file 5 "USER/system_stm32f4xx.h"
 1257              		.file 6 "USER/stm32f4xx.h"
 1258              		.file 7 "FWLIB/inc/stm32f4xx_dma2d.h"
 1259              		.file 8 "FWLIB/inc/stm32f4xx_rcc.h"
ARM GAS  /tmp/cctptBCS.s 			page 37


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_dma2d.c
     /tmp/cctptBCS.s:18     .text.DMA2D_DeInit:0000000000000000 $t
     /tmp/cctptBCS.s:26     .text.DMA2D_DeInit:0000000000000000 DMA2D_DeInit
     /tmp/cctptBCS.s:54     .text.DMA2D_Init:0000000000000000 $t
     /tmp/cctptBCS.s:61     .text.DMA2D_Init:0000000000000000 DMA2D_Init
     /tmp/cctptBCS.s:303    .text.DMA2D_Init:00000000000000bc $d
     /tmp/cctptBCS.s:308    .text.DMA2D_StructInit:0000000000000000 $t
     /tmp/cctptBCS.s:315    .text.DMA2D_StructInit:0000000000000000 DMA2D_StructInit
     /tmp/cctptBCS.s:360    .text.DMA2D_StartTransfer:0000000000000000 $t
     /tmp/cctptBCS.s:367    .text.DMA2D_StartTransfer:0000000000000000 DMA2D_StartTransfer
     /tmp/cctptBCS.s:385    .text.DMA2D_StartTransfer:000000000000000c $d
     /tmp/cctptBCS.s:390    .text.DMA2D_AbortTransfer:0000000000000000 $t
     /tmp/cctptBCS.s:397    .text.DMA2D_AbortTransfer:0000000000000000 DMA2D_AbortTransfer
     /tmp/cctptBCS.s:415    .text.DMA2D_AbortTransfer:000000000000000c $d
     /tmp/cctptBCS.s:420    .text.DMA2D_Suspend:0000000000000000 $t
     /tmp/cctptBCS.s:427    .text.DMA2D_Suspend:0000000000000000 DMA2D_Suspend
     /tmp/cctptBCS.s:458    .text.DMA2D_Suspend:000000000000001c $d
     /tmp/cctptBCS.s:463    .text.DMA2D_FGConfig:0000000000000000 $t
     /tmp/cctptBCS.s:470    .text.DMA2D_FGConfig:0000000000000000 DMA2D_FGConfig
     /tmp/cctptBCS.s:604    .text.DMA2D_FGConfig:0000000000000068 $d
     /tmp/cctptBCS.s:610    .text.DMA2D_FG_StructInit:0000000000000000 $t
     /tmp/cctptBCS.s:617    .text.DMA2D_FG_StructInit:0000000000000000 DMA2D_FG_StructInit
     /tmp/cctptBCS.s:665    .text.DMA2D_BGConfig:0000000000000000 $t
     /tmp/cctptBCS.s:672    .text.DMA2D_BGConfig:0000000000000000 DMA2D_BGConfig
     /tmp/cctptBCS.s:806    .text.DMA2D_BGConfig:0000000000000068 $d
     /tmp/cctptBCS.s:812    .text.DMA2D_BG_StructInit:0000000000000000 $t
     /tmp/cctptBCS.s:819    .text.DMA2D_BG_StructInit:0000000000000000 DMA2D_BG_StructInit
     /tmp/cctptBCS.s:867    .text.DMA2D_FGStart:0000000000000000 $t
     /tmp/cctptBCS.s:874    .text.DMA2D_FGStart:0000000000000000 DMA2D_FGStart
     /tmp/cctptBCS.s:905    .text.DMA2D_FGStart:000000000000001c $d
     /tmp/cctptBCS.s:910    .text.DMA2D_BGStart:0000000000000000 $t
     /tmp/cctptBCS.s:917    .text.DMA2D_BGStart:0000000000000000 DMA2D_BGStart
     /tmp/cctptBCS.s:948    .text.DMA2D_BGStart:000000000000001c $d
     /tmp/cctptBCS.s:953    .text.DMA2D_DeadTimeConfig:0000000000000000 $t
     /tmp/cctptBCS.s:960    .text.DMA2D_DeadTimeConfig:0000000000000000 DMA2D_DeadTimeConfig
     /tmp/cctptBCS.s:1005   .text.DMA2D_DeadTimeConfig:000000000000002c $d
     /tmp/cctptBCS.s:1010   .text.DMA2D_LineWatermarkConfig:0000000000000000 $t
     /tmp/cctptBCS.s:1017   .text.DMA2D_LineWatermarkConfig:0000000000000000 DMA2D_LineWatermarkConfig
     /tmp/cctptBCS.s:1035   .text.DMA2D_LineWatermarkConfig:0000000000000008 $d
     /tmp/cctptBCS.s:1040   .text.DMA2D_ITConfig:0000000000000000 $t
     /tmp/cctptBCS.s:1047   .text.DMA2D_ITConfig:0000000000000000 DMA2D_ITConfig
     /tmp/cctptBCS.s:1079   .text.DMA2D_ITConfig:0000000000000018 $d
     /tmp/cctptBCS.s:1084   .text.DMA2D_GetFlagStatus:0000000000000000 $t
     /tmp/cctptBCS.s:1091   .text.DMA2D_GetFlagStatus:0000000000000000 DMA2D_GetFlagStatus
     /tmp/cctptBCS.s:1124   .text.DMA2D_GetFlagStatus:0000000000000010 $d
     /tmp/cctptBCS.s:1129   .text.DMA2D_ClearFlag:0000000000000000 $t
     /tmp/cctptBCS.s:1136   .text.DMA2D_ClearFlag:0000000000000000 DMA2D_ClearFlag
     /tmp/cctptBCS.s:1154   .text.DMA2D_ClearFlag:0000000000000008 $d
     /tmp/cctptBCS.s:1159   .text.DMA2D_GetITStatus:0000000000000000 $t
     /tmp/cctptBCS.s:1166   .text.DMA2D_GetITStatus:0000000000000000 DMA2D_GetITStatus
     /tmp/cctptBCS.s:1213   .text.DMA2D_GetITStatus:0000000000000020 $d
     /tmp/cctptBCS.s:1218   .text.DMA2D_ClearITPendingBit:0000000000000000 $t
     /tmp/cctptBCS.s:1225   .text.DMA2D_ClearITPendingBit:0000000000000000 DMA2D_ClearITPendingBit
     /tmp/cctptBCS.s:1247   .text.DMA2D_ClearITPendingBit:0000000000000008 $d

UNDEFINED SYMBOLS
ARM GAS  /tmp/cctptBCS.s 			page 38


RCC_AHB1PeriphResetCmd
