{"vcs1":{"timestamp_begin":1731553534.440761232, "rt":1.60, "ut":0.26, "st":0.25}}
{"vcselab":{"timestamp_begin":1731553536.116464071, "rt":1.04, "ut":0.31, "st":0.15}}
{"link":{"timestamp_begin":1731553537.229935172, "rt":0.34, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731553533.842913546}
{"VCS_COMP_START_TIME": 1731553533.842913546}
{"VCS_COMP_END_TIME": 1731553538.758114867}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333048}}
{"stitch_vcselab": {"peak_mem": 231568}}
