{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682453755979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682453755979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 01:45:55 2023 " "Processing started: Wed Apr 26 01:45:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682453755979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453755979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCee -c Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCee -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453755979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682453756167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682453756167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signExtender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signExtender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender-arch_SignExtender " "Found design unit 1: SignExtender-arch_SignExtender" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763323 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-RegisterFile_arch " "Found design unit 1: RegisterFile-RegisterFile_arch" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763324 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16bit-arch_register_16bit " "Found design unit 1: register_16bit-arch_register_16bit" {  } { { "register_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_16bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763324 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16bit " "Found entity 1: register_16bit" {  } { { "register_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1bit-arch_register_1bit " "Found design unit 1: register_1bit-arch_register_1bit" {  } { { "register_1bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763325 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Found entity 1: register_1bit" {  } { { "register_1bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_1bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelineRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PipelineRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelineRegister-arch_PipelineRegister " "Found design unit 1: PipelineRegister-arch_PipelineRegister" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763325 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelineRegister " "Found entity 1: PipelineRegister" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_4to1_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux_4to1_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_4to1_16bit-arch_Mux_4to1_16bit " "Found design unit 1: Mux_4to1_16bit-arch_Mux_4to1_16bit" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763326 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1_16bit " "Found entity 1: Mux_4to1_16bit" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-InstructionMemory_arch " "Found design unit 1: InstructionMemory-InstructionMemory_arch" {  } { { "InstructionMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/InstructionMemory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763326 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/InstructionMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-arch_Datapath " "Found design unit 1: Datapath-arch_Datapath" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763327 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-DataMemory_arch " "Found design unit 1: DataMemory-DataMemory_arch" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763328 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arch " "Found design unit 1: ALU-ALU_arch" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763328 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_tb-test_arch " "Found design unit 1: testbench_tb-test_arch" {  } { { "testbench.vhd" "" { Text "/home/kartik/RISC_Pipelined/testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763329 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_tb " "Found entity 1: testbench_tb" {  } { { "testbench.vhd" "" { Text "/home/kartik/RISC_Pipelined/testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682453763329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763329 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682453763375 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DataAdd Datapath.vhd(87) " "VHDL Signal Declaration warning at Datapath.vhd(87): used implicit default value for signal \"DataAdd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DataIn Datapath.vhd(87) " "VHDL Signal Declaration warning at Datapath.vhd(87): used implicit default value for signal \"DataIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DataOut Datapath.vhd(87) " "Verilog HDL or VHDL warning at Datapath.vhd(87): object \"DataOut\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cflagout Datapath.vhd(90) " "Verilog HDL or VHDL warning at Datapath.vhd(90): object \"Cflagout\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C_WE Datapath.vhd(90) " "VHDL Signal Declaration warning at Datapath.vhd(90): used implicit default value for signal \"C_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zflagout Datapath.vhd(90) " "Verilog HDL or VHDL warning at Datapath.vhd(90): object \"Zflagout\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Z_WE Datapath.vhd(90) " "VHDL Signal Declaration warning at Datapath.vhd(90): used implicit default value for signal \"Z_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DMem_WE Datapath.vhd(90) " "VHDL Signal Declaration warning at Datapath.vhd(90): used implicit default value for signal \"DMem_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RF_WE Datapath.vhd(90) " "VHDL Signal Declaration warning at Datapath.vhd(90): used implicit default value for signal \"RF_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "muxpcCon Datapath.vhd(91) " "VHDL Signal Declaration warning at Datapath.vhd(91): used implicit default value for signal \"muxpcCon\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "muxAluA_con Datapath.vhd(91) " "VHDL Signal Declaration warning at Datapath.vhd(91): used implicit default value for signal \"muxAluA_con\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "muxAluB_con Datapath.vhd(91) " "VHDL Signal Declaration warning at Datapath.vhd(91): used implicit default value for signal \"muxAluB_con\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu2con Datapath.vhd(91) " "VHDL Signal Declaration warning at Datapath.vhd(91): used implicit default value for signal \"alu2con\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IFID_in\[100..85\] Datapath.vhd(89) " "Using initial value X (don't care) for net \"IFID_in\[100..85\]\" at Datapath.vhd(89)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 89 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IFID_in\[68..16\] Datapath.vhd(89) " "Using initial value X (don't care) for net \"IFID_in\[68..16\]\" at Datapath.vhd(89)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 89 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IDRR_in\[100..85\] Datapath.vhd(89) " "Using initial value X (don't care) for net \"IDRR_in\[100..85\]\" at Datapath.vhd(89)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 89 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IDRR_in\[68..16\] Datapath.vhd(89) " "Using initial value X (don't care) for net \"IDRR_in\[68..16\]\" at Datapath.vhd(89)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 89 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "RREX_in\[100..85\] Datapath.vhd(89) " "Using initial value X (don't care) for net \"RREX_in\[100..85\]\" at Datapath.vhd(89)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 89 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "RREX_in\[68..48\] Datapath.vhd(89) " "Using initial value X (don't care) for net \"RREX_in\[68..48\]\" at Datapath.vhd(89)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 89 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EXMEM_in\[68..48\] Datapath.vhd(89) " "Using initial value X (don't care) for net \"EXMEM_in\[68..48\]\" at Datapath.vhd(89)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 89 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MEMWB_in\[68..48\] Datapath.vhd(89) " "Using initial value X (don't care) for net \"MEMWB_in\[68..48\]\" at Datapath.vhd(89)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 89 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763380 "|Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineRegister PipelineRegister:IFID " "Elaborating entity \"PipelineRegister\" for hierarchy \"PipelineRegister:IFID\"" {  } { { "Datapath.vhd" "IFID" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682453763381 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data PipelineRegister.vhd(14) " "Verilog HDL or VHDL warning at PipelineRegister.vhd(14): object \"data\" assigned a value but never read" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682453763383 "|Datapath|PipelineRegister:IFID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:IMem " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:IMem\"" {  } { { "Datapath.vhd" "IMem" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682453763385 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instructions InstructionMemory.vhd(20) " "VHDL Process Statement warning at InstructionMemory.vhd(20): signal \"Instructions\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InstructionMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/InstructionMemory.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682453763386 "|Datapath|InstructionMemory:IMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DMem\"" {  } { { "Datapath.vhd" "DMem" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682453763387 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory_write_enable DataMemory.vhd(22) " "VHDL Process Statement warning at DataMemory.vhd(22): signal \"Memory_write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682453763387 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in_memory DataMemory.vhd(23) " "VHDL Process Statement warning at DataMemory.vhd(23): signal \"data_in_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682453763387 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory_data DataMemory.vhd(24) " "VHDL Process Statement warning at DataMemory.vhd(24): signal \"Memory_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682453763387 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory_write_enable DataMemory.vhd(25) " "VHDL Process Statement warning at DataMemory.vhd(25): signal \"Memory_write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682453763388 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory_data DataMemory.vhd(26) " "VHDL Process Statement warning at DataMemory.vhd(26): signal \"Memory_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682453763388 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out_memory DataMemory.vhd(20) " "VHDL Process Statement warning at DataMemory.vhd(20): inferring latch(es) for signal or variable \"data_out_memory\", which holds its previous value in one or more paths through the process" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682453763388 "|Datapath|DataMemory:DMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RF\"" {  } { { "Datapath.vhd" "RF" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682453763388 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address3 RegisterFile.vhd(23) " "VHDL Process Statement warning at RegisterFile.vhd(23): signal \"address3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682453763391 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_write_enable RegisterFile.vhd(24) " "VHDL Process Statement warning at RegisterFile.vhd(24): signal \"RF_write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682453763391 "|Datapath|RegisterFile:RF"}
{ "Error" "EVRFX_VHDL_MULTIPLE_SIGNALS_IN_EVENT_EXPR" "RegisterFile.vhd(24) " "VHDL Event Expression error at RegisterFile.vhd(24): can't form clock edge from S'EVENT by combining it with an expression that depends on a signal besides S" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 24 0 0 } }  } 0 10397 "VHDL Event Expression error at %1!s!: can't form clock edge from S'EVENT by combining it with an expression that depends on a signal besides S" 0 0 "Analysis & Synthesis" 0 -1 1682453763391 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"and\" RegisterFile.vhd(24) " "VHDL Operator error at RegisterFile.vhd(24): failed to evaluate call to operator \"\"and\"\"" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 24 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682453763391 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "RegisterFile:RF " "Can't elaborate user hierarchy \"RegisterFile:RF\"" {  } { { "Datapath.vhd" "RF" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 101 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682453763391 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 32 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682453763500 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 26 01:46:03 2023 " "Processing ended: Wed Apr 26 01:46:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682453763500 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682453763500 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682453763500 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763500 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 32 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 32 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682453763660 ""}
