{"vcs1":{"timestamp_begin":1728229709.340368037, "rt":9.37, "ut":8.43, "st":0.58}}
{"vcselab":{"timestamp_begin":1728229718.787349481, "rt":1.16, "ut":0.31, "st":0.18}}
{"link":{"timestamp_begin":1728229720.017403266, "rt":0.42, "ut":0.13, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728229708.655959885}
{"VCS_COMP_START_TIME": 1728229708.655959885}
{"VCS_COMP_END_TIME": 1728229721.853324834}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 368300}}
{"stitch_vcselab": {"peak_mem": 239828}}
