00h SYSPC1 SYSPinControlRegister1
04h SYSPC2 SYSPinControlRegister2
08h SYSPC3 SYSPinControlRegister3
0Ch SYSPC4 SYSPinControlRegister4
10h SYSPC5 SYSPinControlRegister5
14h SYSPC6 SYSPinControlRegister6
18h SYSPC7 SYSPinControlRegister7
1Ch SYSPC8 SYSPinControlRegister8
20h SYSPC9 SYSPinControlRegister9
30h CSDIS ClockSourceDisableRegister
34h CSDISSET ClockSourceDisableSetRegister
38h CSDISCLR ClockSourceDisableClearRegister
3Ch CDDIS ClockDomainDisableRegister
40h CDDISSET ClockDomainDisableSetRegister
44h CDDISCLR ClockDomainDisableClearRegister
48h GHVSRC GCLK,HCLK,VCLK,andVCLK2SourceRegister
4Ch VCLKASRC PeripheralAsynchronousClockSourceRegister
50h RCLKSRC RTIClockSourceRegister
54h CSVSTAT ClockSourceValidStatusRegister
58h MSTGCR MemorySelf-TestGlobalControlRegister
5Ch MINITGCR MemoryHardwareInitializationGlobalControlRegister
60h MSIENA MemorySelf-Test/InitializationEnableRegister
68h MSTCGSTAT MSTCGlobalStatusRegister
6Ch MINISTAT MemoryHardwareInitializationStatusRegister
70h PLLCTL1 PLLControlRegister1
74h PLLCTL2 PLLControlRegister2
78h SYSPC10 SYSPinControlRegister10
7Ch DIEIDL DieIdentificationRegister,LowerWord
80h DIEIDH DieIdentificationRegister,UpperWord
88h LPOMONCTL LPO/ClockMonitorControlRegister
8Ch CLKTEST ClockTestRegister
90h DFTCTRLREG DFTControlRegister
94h DFTCTRLREG2 DFTControlRegister2
A0h GPREG1 GeneralPurposeRegister
A8h IMPFASTS ImpreciseFaultStatusRegister
ACh IMPFTADD ImpreciseFaultWriteAddressRegister
B0h SSIR1 SystemSoftwareInterruptRequest1Register
B4h SSIR2 SystemSoftwareInterruptRequest2Register
B8h SSIR3 SystemSoftwareInterruptRequest3Register
BCh SSIR4 SystemSoftwareInterruptRequest4Register
C0h RAMGCR RAMControlRegister
C4h BMMCR1 BusMatrixModuleControlRegister1
CCh CPURSTCR CPUResetControlRegister
D0h CLKCNTL ClockControlRegister
D4h ECPCNTL ECPControlRegister
DCh DEVCR1 DEVParityControlRegister1
E0h SYSECR SystemExceptionControlRegister
E4h SYSESR SystemExceptionStatusRegister
E8h SYSTASR SystemTestAbortStatusRegister
ECh GLBSTAT GlobalStatusRegister
F0h DEVID DeviceIdentificationRegister
F4h SSIVEC SoftwareInterruptVectorRegister
F8h SSIF SystemSoftwareInterruptFlagRegister
00 PLLCTL3 PLLControlRegister3
08h STCCLKDIV CPULogicBISTClockDivider
24h ECPCNTL ECPControlRegister
3Ch CLK2CNTRL Clock2ControlRegister
40h VCLKACON1 PeripheralAsynchronousClockConfiguration1Register
70h CLKSLIP ClockSlipRegister
ECh EFC_CTLREG EFUSEControllerControlRegister
F0h DIEDL_REG0 DieIdentificationRegisterLowerWord
F4h DIEDH_REG1 DieIdentificationRegisterUpperWord
F8h DIEDL_REG2 DieIdentificationRegisterLowerWord
FCh DIEDH_REG3 DieIdentificationRegisterUpperWord
00 PMPROTSET0 PeripheralMemoryProtectionSetRegister0
04h PMPROTSET1 PeripheralMemoryProtectionSetRegister1
10h PMPROTCLR0 PeripheralMemoryProtectionClearRegister0
14h PMPROTCLR1 PeripheralMemoryProtectionClearRegister1
20h PPROTSET0 PeripheralProtectionSetRegister0
24h PPROTSET1 PeripheralProtectionSetRegister1
28h PPROTSET2 PeripheralProtectionSetRegister2
2Ch PPROTSET3 PeripheralProtectionSetRegister3
40h PPROTCLR0 PeripheralProtectionClearRegister0
44h PPROTCLR1 PeripheralProtectionClearRegister1
48h PPROTCLR2 PeripheralProtectionClearRegister2
4Ch PPROTCLR3 PeripheralProtectionClearRegister3
60h PCSPWRDWNSET0 PeripheralMemoryPower-DownSetRegister0
64h PCSPWRDWNSET1 PeripheralMemoryPower-DownSetRegister1
70h PCSPWRDWNCLR0 PeripheralMemoryPower-DownClearRegister0
74h PCSPWRDWNCLR1 PeripheralMemoryPower-DownClearRegister1
80h PSPWRDWNSET0 PeripheralPower-DownSetRegister0
84h PSPWRDWNSET1 PeripheralPower-DownSetRegister1
88h PSPWRDWNSET2 PeripheralPower-DownSetRegister2
8Ch PSPWRDWNSET3 PeripheralPower-DownSetRegister3
A0h PSPWRDWNCLR0 PeripheralPower-DownClearRegister0
A4h PSPWRDWNCLR1 PeripheralPower-DownClearRegister1
A8h PSPWRDWNCLR2 PeripheralPower-DownClearRegister2
ACh PSPWRDWNCLR3 PeripheralPower-DownClearRegister3
00 LOGICPDPWRCTRL0 LogicPowerDomainControlRegister0
10h MEMPDPWRCTRL0 MemoryPowerDomainControlRegister0
20h PDCLKDIS PowerDomainClockDisableRegister
24h PDCLKDISSET PowerDomainClockDisableSetRegister
28h PDCLKDISCLR PowerDomainClockDisableClearRegister
40h LOGICPDPWRSTAT0 LogicPowerDomainPD2PowerStatusRegister
44h LOGICPDPWRSTAT1 LogicPowerDomainPD3PowerStatusRegister
48h LOGICPDPWRSTAT2 LogicPowerDomainPD4PowerStatusRegister
4Ch LOGICPDPWRSTAT3 LogicPowerDomainPD5PowerStatusRegister
80h MEMPDPWRSTAT0 MemoryPowerDomainRAM_PD1PowerStatusRegister
84h MEMPDPWRSTAT1 MemoryPowerDomainRAM_PD2PowerStatusRegister
88h MEMPDPWRSTAT2 MemoryPowerDomainRAM_PD3PowerStatusRegister
A0h GLOBALCTRL1 GlobalControlRegister1
A8h GLOBALSTAT GlobalStatusRegister
ACh PRCKEYREG PSCONDiagnosticCompareKeyRegister
B0h LPDDCSTAT1 LogicPDPSCONDiagnosticCompareStatusRegister1
B4h LPDDCSTAT2 LogicPDPSCONDiagnosticCompareStatusRegister2
B8h MPDDCSTAT1 MemoryPDPSCONDiagnosticCompareStatusRegister1
BCh MPDDCSTAT2 MemoryPDPSCONDiagnosticCompareStatusRegister2
C0h ISODIAGSTAT IsolationDiagnosticStatusRegister
FFF87000h FRDCNTL FlashOptionControlRegister
FFF87008h FEDACTRL1 FlashErrorDetectionandCorrectionControlRegister1
FFF8700Ch FEDACTRL2 FlashErrorDetectionandCorrectionControlRegister2
FFF87010h FCOR_ERR_CNT FlashCorrectableErrorCountRegister
FFF87014h FCOR_ERR_ADD FlashCorrectableErrorAddressRegister
FFF87018h FCOR_ERR_POS FlashCorrectableErrorPositionRegister
FFF8701Ch FEDACSTATUS FlashErrorDetectionandCorrectionStatusRegister
FFF87020h FUNC_ERR_ADD FlashUn-CorrectableErrorAddressRegister
FFF87024h FEDACSDIS FlashErrorDetectionandCorrectionSectorDisableRegister
FFF87028h FPRIM_ADD_TAG FlashPrimaryAddressTagRegister
FFF8702Ch FDUP_ADD_TAG FlashDuplicateAddressTagRegister
FFF87030h FBPROT FlashBankProtectionRegister
FFF87034h FBSE FlashBankSectorEnableRegister
FFF87038h FBBUSY FlashBankBusyRegister
FFF8703Ch FBAC FlashBankAccessControlRegister
FFF87040h FBFALLBACK FlashBankFallbackPowerRegister
FFF87044h FBPRDY FlashBank/PumpReadyRegister
FFF87048h FPAC1 FlashPumpAccessControlRegister1
FFF8704Ch FPAC2 FlashPumpAccessControlRegister2
FFF87050h FMAC FlashModuleAccessControlRegister
FFF87054h FMSTAT FlashModuleStatusRegister
FFF87058h FEMU_DMSW EEPROMEmulationDataMSWRegister
FFF8705Ch FEMU_DLSW EEPROMEmulationDataLSWRegister
FFF87060h FEMU_ECC EEPROMEmulationECCRegister
FFF87068h FEMU_ADDR EEPROMEmulationAddressRegister
FFF8706Ch FDIAGCTRL DiagnosticControlRegister
FFF87070h FRAW_DATAH UncorrectedRawDataHighRegister
FFF87074h FRAW_DATAL UncorrectedRawDataLowRegister
FFF87078h FRAW_ECC UncorrectedRawECCRegister
FFF8707Ch FPAR_OVR ParityOverrideRegister
FFF870C0h FEDACSDIS2 FlashErrorDetectionandCorrectionSectorDisableRegister2
FFF87288h FSM_WR_ENA FSMRegisterWriteEnable
FFF872A4h FSM_SECTOR FSMSectorRegister
FFF872B8h EEPROM_CONFIG EEPROMEmulationConfigurationRegister
FFF87308h EE_CTRL1 EEPROMEmulationErrorDetectionandCorrectionControl
Register1 FFF8730Ch EE_CTRL2
00h RAMCTRL TCRAMModuleControlRegister
04h RAMTHRESHOLD TCRAMModuleSingle-BitErrorCorrectionThresholdRegister
08h RAMOCCUR TCRAMModuleSingle-BitErrorOccurrencesControlRegister
0Ch RAMINTCTRL TCRAMModuleInterruptControlRegister
10h RAMERRSTATUS TCRAMModuleErrorStatusRegister
14h RAMSERRADDR TCRAMModuleSingle-BitErrorAddressRegister
1Ch RAMUERRADDR TCRAMModuleUncorrectableErrorAddressRegister
30h RAMTEST TCRAMModuleTestModeControlRegister
38h RAMADDRDECVECT TCRAMModuleTestModeVectorRegister
3Ch RAMPERADDR TCRAMModuleParityErrorAddressRegister
160h RAMT RAMConfigurationRegister
164h DLR DataloggerRegister
180h PACT PBISTActivate/ROMClockEnableRegister
184h PBISTID PBISTIDRegister
188h OVER OverrideRegister
190h FSRF0 FailStatusFailRegister0
198h FSRC0 FailStatusCountRegister0
19Ch FSRC1 FailStatusCountRegister1
1A0h FSRA0 FailStatusAddress0Register
1A4h FSRA1 FailStatusAddress1Register
1A8h FSRDL0 FailStatusDataRegister0
1B0h FSRDL1 FailStatusDataRegister1
1C0h ROM ROMMaskRegister
1C4h ALGO ROMAlgorithmMaskRegister
1C8h RINFOL RAMInfoMaskLowerRegister
1CCh RINFOU RAMInfoMaskUpperRegister
00 STCGCR0 STCGlobalControlRegister0
04h STCGCR1 STCGlobalControlRegister1
08h STCTPR Self-TestRunTimeoutCounterPreloadRegister
0Ch STC_CADDR STCCurrentROMAddressRegister
10h STCCICR STCCurrentIntervalCountRegister
14h STCGSTAT Self-TestGlobalStatusRegister
18h STCFSTAT Self-TestFailStatusRegister
1Ch CPU1_CURMISR3 CPU1CurrentMISRRegister
20h CPU1_CURMISR2 CPU2CurrentMISRRegister
24h CPU1_CURMISR1 CPU1CurrentMISRRegister
28h CPU1_CURMISR0 CPU1CurrentMISRRegister
2Ch CPU2_CURMISR3 CPU2CurrentMISRRegister
30h CPU2_CURMISR2 CPU2CurrentMISRRegister
34h CPU2_CURMISR1 CPU2CurrentMISRRegister
38h CPU2_CURMISR0 CPU2CurrentMISRRegister
3Ch STCSCSCR SignatureCompareSelf-CheckRegister
FFFFF600h CCMSR CCM-R4FStatusRegister
FFFFF604h CCMKEYR CCM-R4FKeyRegister
FFFFFF30h CSDIS ClockSourceDisableRegister
FFFFFF34h CSDISSET ClockSourceDisableSetRegister
FFFFFF38h CSDISCLR ClockSourceDisableClearRegister
FFFFFF54h CSVSTAT ClockSourceValidStatusRegister
FFFFFF70h PLLCTL1 PLLControl1Register
FFFFFF74h PLLCTL2 PLLControl2Register
FFFFE100h PLLCTL3 PLLControl3Register
FFFFFFA0h GPREG1 GeneralPurposeRegister
FFFFFFECh GLBSTAT GlobalStatusRegister
FFFFE170h CLKSLIP PLLClockSlipControlRegister
FFFFFF24h SSWPLL1 PLLModulationDepthMeasurementControlRegister
FFFFFF28h SSWPLL2 SSWPLLBISTControlRegister2
FFFFFF2Ch SSWPLL3 SSWPLLBISTControlRegister3
FFFFFF88h LPOMONCTL LPO/ClockMonitorControlRegister
FFFFFF8Ch CLKTEST ClockTestRegister
00 DCCGCTRL DCCGlobalControlRegister
04h DCCREV DCCRevisionIdRegister
08h DCCCNT0SEED DCCCounter0SeedRegister
0Ch DCCVALID0SEED DCCValid0SeedRegister
10h DCCCNT1SEED DCCCounter1SeedRegister
14h DCCSTAT DCCStatusRegister
18h DCCDCNT0 DCCCounter0ValueRegister
1Ch DCCVALID0 DCCValid0ValueRegister
20h DCCDCNT1 DCCCounter1ValueRegister
24h DCCCNT1CLKSRC DCCCounter1ClockSourceSelectionRegister
28h DCCCNT0CLKSRC DCCCounter0ClockSourceSelectionRegister
00 RTIGCTRL RTIGlobalControlRegister
04h RTITBCTRL RTITimebaseControlRegister
08h RTICAPCTRL RTICaptureControlRegister
0Ch RTICOMPCTRL RTICompareControlRegister
10h RTIFRC0 RTIFreeRunningCounter0Register
14h RTIUC0 RTIUpCounter0Register
18h RTICPUC0 RTICompareUpCounter0Register
20h RTICAFRC0 RTICaptureFreeRunningCounter0Register
24h RTICAUC0 RTICaptureUpCounter0Register
30h RTIFRC1 RTIFreeRunningCounter1Register
34h RTIUC1 RTIUpCounter1Register
38h RTICPUC1 RTICompareUpCounter1Register
40h RTICAFRC1 RTICaptureFreeRunningCounter1Register
44h RTICAUC1 RTICaptureUpCounter1Register
50h RTICOMP0 RTICompare0Register
54h RTIUDCP0 RTIUpdateCompare0Register
58h RTICOMP1 RTICompare1Register
5Ch RTIUDCP1 RTIUpdateCompare1Register
60h RTICOMP2 RTICompare2Register
64h RTIUDCP2 RTIUpdateCompare2Register
68h RTICOMP3 RTICompare3Register
6Ch RTIUDCP3 RTIUpdateCompare3Register
70h RTITBLCOMP RTITimebaseLowCompareRegister
74h RTITBHCOMP RTITimebaseHighCompareRegister
80h RTISETINTENA RTISetInterruptEnableRegister
84h RTICLEARINTENA RTIClearInterruptEnableRegister
88h RTIINTFLAG RTIInterruptFlagRegister
90h RTIDWDCTRL DigitalWatchdogControlRegister
94h RTIDWDPRLD DigitalWatchdogPreloadRegister
98h RTIWDSTATUS WatchdogStatusRegister
9Ch RTIWDKEY RTIWatchdogKeyRegister
A0h RTIDWDCNTR RTIDigitalWatchdogDownCounterRegister
A4h RTIWWDRXNCTRL DigitalWindowedWatchdogReactionControlRegister
A8h RTIWWDSIZECTRL DigitalWindowedWatchdogWindowSizeControlRegister
ACh RTIINTCLRENABLE RTICompareInterruptClearEnableRegister
B0h RTICOMP0CLR RTICompare0ClearRegister
B4h RTICOMP1CLR RTICompare1ClearRegister
B8h RTICOMP2CLR RTICompare2ClearRegister
BCh RTICOMP3CLR RTICompare3ClearRegister
0h CRC_CTRL0 CRCGlobalControlRegister
8h CRC_CTRL1 CRCGlobalControlRegister1
10h CRC_CTRL2 CRCGlobalControlRegister2
18h CRC_INTS CRCInterruptEnableSetRegister
20h CRC_INTR CRCInterruptEnableResetRegister
28h CRC_STATUS CRCInterruptStatusRegister
30h CRC_INT_OFFS_ET_REG CRCInterruptOffsetRegister
38h CRC_BUSY CRCBusyRegister
40h CRC_PCOUNT_REG1 CRCChannel1PatternCounterPreloadRegister
44h CRC_SCOUNT_REG1 CRCChannel1SectorCounterPreloadRegister
48h CRC_CURSEC_REG1 CRCChannel1CurrentSectorRegister
4Ch CRC_WDTOPLD1 CRCChannel1WatchdogTimeoutPreloadRegister
50h CRC_BCTOPLD1 CRCChannel1BlockCompleteTimeoutPreloadRegister
60h PSA_SIGREGL1 Channel1PSASignatureLowRegister
64h PSA_SIGREGH1 Channel1PSASignatureHighRegister
68h CRC_REGL1 Channel1CRCValueLowRegister
6Ch CRC_REGH1 Channel1CRCValueHighRegister
70h PSA_SECSIGREGL1 Channel1PSASectorSignatureLowRegister
74h PSA_SECSIGREGH1 Channel1PSASectorSignatureHighRegister
78h RAW_DATAREGL1 Channel1RawDataLowRegister
7Ch RAW_DATAREGH1 Channel1RawDataHighRegister
80h CRC_PCOUNT_REG2 CRCChannel2PatternCounterPreloadRegister
84h CRC_SCOUNT_REG2 CRCChannel2SectorCounterPreloadRegister
88h CRC_CURSEC_REG2 CRCCurrentSectorRegister2
8Ch CRC_WDTOPLD2 CRCChannel2WatchdogTimeoutPreloadRegisterA
90h CRC_BCTOPLD2 CRCChannel2BlockCompleteTimeoutPreloadRegisterB
A0h PSA_SIGREGL2 Channel2PSASignatureLowRegister
A4h PSA_SIGREGH2 Channel2PSASignatureHighRegister
A8h CRC_REGL2 Channel2CRCValueLowRegister
ACh CRC_REGH2 Channel2CRCValueHighRegister
B0h PSA_SECSIGREGL2 Channel2PSASectorSignatureLowRegister
B4h PSA_SECSIGREGH2 Channel2PSASectorSignatureHighRegister
B8h RAW_DATAREGL2 Channel2RawDataLowRegister
BCh RAW_DATAREGH2 Channel2RawDataHighRegister
140h CRC_BUS_SEL DataBusSelectionRegister
FFFFFDECh PARFLG InterruptVectorTableParityFlagRegister
FFFFFDF0h PARCTL InterruptVectorTableParityControlRegister
FFFFFDF4h ADDERR AddressParityErrorRegister
FFFFFDF8h FBPARERR Fall-BackAddressParityErrorRegister
FFFFFE00h IRQINDEX IRQIndexOffsetVectorRegister
FFFFFE04h FIQINDEX FIQIndexOffsetVectorRegister
FFFFFE10h FIRQPR0 FIQ/IRQProgramControlRegister0
FFFFFE14h FIRQPR1 FIQ/IRQProgramControlRegister1
FFFFFE18h FIRQPR2 FIQ/IRQProgramControlRegister2
FFFFFE20h INTREQ0 PendingInterruptReadLocationRegister0
FFFFFE24h INTREQ1 PendingInterruptReadLocationRegister1
FFFFFE28h INTREQ2 PendingInterruptReadLocationRegister2
FFFFFE30h REQENASET0 InterruptEnableSetRegister0
FFFFFE34h REQENASET1 InterruptEnableSetRegister1
FFFFFE38h REQENASET2 InterruptEnableSetRegister2
FFFFFE40h REQENACLR0 InterruptEnableClearRegister0
FFFFFE44h REQENACLR1 InterruptEnableClearRegister1
FFFFFE48h REQENACLR2 InterruptEnableClearRegister2
FFFFFE50h WAKEENASET0 Wake-upEnableSetRegister0
FFFFFE54h WAKEENASET1 Wake-upEnableSetRegister1
FFFFFE58h WAKEENASET2 Wake-upEnableSetRegister2
FFFFFE60h WAKEENACLR0 Wake-upEnableClearRegister0
FFFFFE64h WAKEENACLR1 Wake-upEnableClearRegister1
FFFFFE68h WAKEENACLR2 Wake-upEnableClearRegister2
FFFFFE70h IRQVECREG IRQInterruptVectorRegister
FFFFFE74h FIQVECREG FIQInterruptVectorRegister
FFFFFE78h CAPEVT CaptureEventRegister
FFFFFE80h-FFFFFEDCh CHANCTRL VIMInterruptControlRegister
00 GCTRL GlobalControlRegister
04h PEND ChannelPendingRegister
0Ch DMASTAT DMAStatusRegister
14h HWCHENAS HWChannelEnableSetandStatusRegister
1Ch HWCHENAR HWChannelEnableResetandStatusRegister
24h SWCHENAS SWChannelEnableSetandStatusRegister
2Ch SWCHENAR SWChannelEnableResetandStatusRegister
34h CHPRIOS ChannelPrioritySetRegister
3Ch CHPRIOR ChannelPriorityResetRegister
44h GCHIENAS GlobalChannelInterruptEnableSetRegister
4Ch GCHIENAR GlobalChannelInterruptEnableResetRegister
54h DREQASI0 DMARequestAssignmentRegister0
58h DREQASI1 DMARequestAssignmentRegister1
5Ch DREQASI2 DMARequestAssignmentRegister2
60h DREQASI3 DMARequestAssignmentRegister3
94h PAR0 PortAssignmentRegister0
98h PAR1 PortAssignmentRegister1
B4h FTCMAP FTCInterruptMappingRegister
BCh LFSMAP LFSInterruptMappingRegister
C4h HBCMAP HBCInterruptMappingRegister
CCh BTCMAP BTCInterruptMappingRegister
D4h BERMAP BERInterruptMappingRegister
DCh FTCINTENAS FTCInterruptEnableSet
E4h FTCINTENAR FTCInterruptEnableReset
ECh LFSINTENAS LFSInterruptEnableSet
F4h LFSINTENAR LFSInterruptEnableReset
FCh HBCINTENAS HBCInterruptEnableSet
104h HBCINTENAR HBCInterruptEnableReset
10Ch BTCINTENAS BTCInterruptEnableSet
114h BTCINTENAR BTCInterruptEnableReset
11Ch GINTFLAG GlobalInterruptFlagRegister
124h FTCFLAG FTCInterruptFlagRegister
12Ch LFSFLAG LFSInterruptFlagRegister
134h HBCFLAG HBCInterruptFlagRegister
13Ch BTCFLAG BTCInterruptFlagRegister
144h BERFLAG BERInterruptFlagRegister
14Ch FTCAOFFSET FTCAInterruptChannelOffsetRegister
150h LFSAOFFSET LFSAInterruptChannelOffsetRegister
154h HBCAOFFSET HBCAInterruptChannelOffsetRegister
158h BTCAOFFSET BTCAInterruptChannelOffsetRegister
15Ch BERAOFFSET BERAInterruptChannelOffsetRegister
160h FTCBOFFSET FTCBInterruptChannelOffsetRegister
164h LFSBOFFSET LFSBInterruptChannelOffsetRegister
168h HBCBOFFSET HBCBInterruptChannelOffsetRegister
16Ch BTCBOFFSET BTCBInterruptChannelOffsetRegister
170h BERBOFFSET BERBInterruptChannelOffsetRegister
178h PTCRL PortControlRegister
17Ch RTCTRL RAMTestControlRegister
180h DCTRL DebugControl
184h WPR WatchPointRegister
188h WMR WatchMaskRegister
198h PBACSADDR PortBActiveChannelSourceAddressRegister
19Ch PBACDADDR PortBActiveChannelDestinationAddressRegister
1A0h PBACTC PortBActiveChannelTransferCountRegister
1A8h DMAPCR ParityControlRegister
1ACh DMAPAR DMAParityErrorAddressRegister
1B0h DMAMPCTRL DMAMemoryProtectionControlRegister
1B4h DMAMPST DMAMemoryProtectionStatusRegister
1B8h DMAMPROS DMAMemoryProtectionRegion0StartAddressRegister
1BCh DMAMPROE DMAMemoryProtectionRegion0EndAddressRegister
1C0h DMAMPR1S DMAMemoryProtectionRegion1StartAddressRegister
1C4h DMAMPR1E DMAMemoryProtectionRegion1EndAddressRegister
1C8h DMAMPR2S DMAMemoryProtectionRegion2StartAddressRegister
1CCh DMAMPR2E DMAMemoryProtectionRegion2EndAddressRegister
1D0h DMAMPR3S DMAMemoryProtectionRegion3StartAddressRegister
1D4h DMAMPR3E DMAMemoryProtectionRegion3EndAddressRegister
PrimaryControlPacket0 00 ISADDR
00h MIDR ModuleIDRegister
04h AWCC AsynchronousWaitCycleConfigurationRegister
08h SDCR SDRAMConfigurationRegister
0Ch SDRCR SDRAMRefreshControlRegister
10h CE2CFG Asynchronous1ConfigurationRegister
14h CE3CFG Asynchronous2ConfigurationRegister
18h CE4CFG Asynchronous3ConfigurationRegister
1Ch CE5CFG Asynchronous4ConfigurationRegister
20h SDTIMR SDRAMTimingRegister
3Ch SDSRETR SDRAMSelfRefreshExitTimingRegister
40h INTRAW EMIFInterruptRawRegister
44h INTMSK EMIFInterruptMaskRegister
48h INTMSKSET EMIFInterruptMaskSetRegister
4Ch INTMSKCLR EMIFInterruptMaskClearRegister
68h PMCR PageModeControlRegister
00 ADRSTCR ADCResetControlRegister
04h ADOPMODECR ADCOperatingModeControlRegister
08h ADCLOCKCR ADCClockControlRegister
0Ch ADCALCR ADCCalibrationModeControlRegister
10h ADEVMODECR ADCEventGroupOperatingModeControlRegister
14h ADG1MODECR ADCGroup1OperatingModeControlRegister
18h ADG2MODECR ADCGroup2OperatingModeControlRegister
1Ch ADEVSRC ADCTriggerSourceSelectRegister
20h ADG1SRC ADCGroup1TriggerSourceSelectRegister
24h ADG2SRC ADCGroup2TriggerSourceSelectRegister
28h ADEVINTENA ADCEventInterruptEnableControlRegister
2Ch ADG1INTENA ADCGroup1InterruptEnableControlRegister
30h ADG2INTENA ADCGroup2InterruptEnableControlRegister
34h ADEVINTFLG ADCEventGroupInterruptFlagRegister
38h ADG1INTFLG ADCGroup1InterruptFlagRegister
3Ch ADG2INTFLG ADCGroup2InterruptFlagRegister
40h ADEVTHRINTCR ADCEventGroupThresholdInterruptControlRegister
44h ADG1THRINTCR ADCGroup1ThresholdInterruptControlRegister
48h ADG2THRINTCR ADCGroup2ThresholdInterruptControlRegister
4Ch ADEVDMACR ADCEventGroupDMAControlRegister
50h ADG1DMACR ADCGroup1DMAControlRegister
54h ADG2DMACR ADCGroup2DMAControlRegister
58h ADBNDCR ADCResultsMemoryConfigurationRegister
5Ch ADBNDEND ADCResultsMemorySizeConfigurationRegister
60h ADEVSAMP ADCEventGroupSamplingTimeConfigurationRegister
64h ADG1SAMP ADCGroup1SamplingTimeConfigurationRegister()
68h ADG2SAMP ADCGroup2SamplingTimeConfigurationRegister
6Ch ADEVSR ADCEventGroupStatusRegister
70h ADG1SR ADCGroup1StatusRegister
74h ADG2SR ADCGroup2StatusRegister
78h ADEVSEL ADCEventGroupChannelSelectRegister
7Ch ADG1SEL ADCGroup1ChannelSelectRegister
80h ADG2SEL ADCGroup2ChannelSelectRegister
84h ADCALR ADCCalibrationandErrorOffsetCorrectionRegister
88h ADSMSTATE ADCStateMachineStatusRegister
8Ch ADLASTCONV ADCChannelLastConversionValueRegister
90h-AFh ADEVBUFFER ADCEventGroupResultsFIFORegister
B0h-CFh ADG1BUFFER ADCGroup1ResultsFIFORegister
D0h-EFh ADG2BUFFER ADCGroup2ResultsFIFORegister
F0h ADEVEMUBUFFER ADCEventGroupResultsEmulationFIFORegister
F4h ADG1EMUBUFFER ADCGroup1ResultsEmulationFIFORegister
F8h ADG2EMUBUFFER ADCGroup2ResultsEmulationFIFORegister
FCh ADEVTDIR ADCADEVTPinDirectionControlRegister
100h ADEVTOUT ADCADEVTPinOutputValueControlRegister
104h ADEVTIN ADCADEVTPinInputValueRegister
108h ADEVTSET ADCADEVTPinSetRegister
10Ch ADEVTCLR ADCADEVTPinClearRegister
110h ADEVTPDR ADCADEVTPinOpenDrainEnableRegister
114h ADEVTPDIS ADCADEVTPinPullControlDisableRegister
118h ADEVTPSEL ADCADEVTPinPullControlSelectRegister
11Ch ADEVSAMPDISEN ADCEventGroupSampleCapDischargeControlRegister
120h ADG1SAMPDISEN ADCGroup1SampleCapDischargeControlRegister
124h ADG2SAMPDISEN ADCGroup2SampleCapDischargeControlRegister
128h-138h ADMAGINTxCR ADCMagnitudeCompareInterruptControlRegister
12Ch-13Ch ADMAGxMASK ADCMagnitudeCompareMaskRegister
158h ADMAGINTENASET ADCMagnitudeCompareInterruptEnableSetRegister
15Ch ADMAGINTENACLR ADCMagnitudeCompareInterruptEnableClearRegister
160h ADMAGINTFLG ADCMagnitudeCompareInterruptFlagRegister
164h ADMAGINTOFF ADCMagnitudeCompareInterruptOffsetRegister
168h ADEVFIFORESETCR ADCEventGroupFIFOResetControlRegister
16Ch ADG1FIFORESETCR ADCGroup1FIFOResetControlRegister
170h ADG2FIFORESETCR ADCGroup2FIFOResetControlRegister
174h ADEVRAMWRADDR ADCEventGroupRAMWriteAddressRegister
178h ADG1RAMWRADDR ADCGroup1RAMWriteAddressRegister
17Ch ADG2RAMWRADDR ADCGroup2RAMWriteAddressRegister
180h ADPARCR ADCParityControlRegister
184h ADPARADDR ADCParityErrorAddressRegister
188h ADPWRUPDLYCTRL ADCPower-UpDelayControlRegister
00 HETGCR GlobalConfigurationRegister
04h HETPFR PrescaleFactorRegister
08h HETADDR NHETCurrentAddressRegister
0Ch HETOFF1 OffsetIndexPriorityLevel1Register
10h HETOFF2 OffsetIndexPriorityLevel2Register
14h HETINTENAS InterruptEnableSetRegister
18h HETINTENAC InterruptEnableClearRegister
1Ch HETEXC1 ExceptionControlRegister1
20h HETEXC2 ExceptionControlRegister2
24h HETPRY InterruptPriorityRegister
28h HETFLG InterruptFlagRegister
2Ch HETAND ANDShareControlRegister
34h HETHRSH HRShareControlRegister
38h HETXOR HRXOR-ShareControlRegister
3Ch HETREQENS RequestEnableSetRegister
40h HETREQENC RequestEnableClearRegister
44h HETREQDS RequestDestinationSelectRegister
4Ch HETDIR NHETDirectionRegister
50h HETDIN NHETDataInputRegister
54h HETDOUT NHETDataOutputRegister
58h HETDSET NHETDataSetRegister
5Ch HETDCLR NHETDataClearRegister
60h HETPDR NHETOpenDrainRegister
64h HETPULDIS NHETPullDisableRegister
68h HETPSL NHETPullSelectRegister
74h HETPCR ParityControlRegister
78h HETPAR ParityAddressRegister
7Ch HETPPR ParityPinRegister
80h HETSFPRLD SuppressionFilterPreloadRegister
84h HETSFENA SuppressionFilterEnableRegister
8Ch HETLBPSEL LoopBackPairSelectRegister
90h HETLBPDIR LoopBackPairDirectionRegister
94h HETPINDIS NHETPinDisableRegister
00 HTUGC GlobalControlRegister
04h HTUCPENA ControlPacketEnableRegister
08h HTUBUSY0 ControlPacketBusyRegister0
0Ch HTUBUSY1 ControlPacketBusyRegister1
10h HTUBUSY2 ControlPacketBusyRegister2
14h HTUBUSY3 ControlPacketBusyRegister3
18h HTUACPE ActiveControlPacketandErrorRegister
20h HTURLBECTRL RequestLostandBusErrorControlRegister
24h HTUBFINTS BufferFullInterruptEnableSetRegister
28h HTUBFINTC BufferFullInterruptEnableClearRegister
2Ch HTUINTMAP InterruptMappingRegister
34h HTUINTOFF0 InterruptOffsetRegister0
38h HTUINTOFF1 InterruptOffsetRegister1
3Ch HTUBIM BufferInitializationModeRegister
40h HTURLOSTFL RequestLostFlagRegister
44h HTUBFINTFL BufferFullInterruptFlagRegister
48h HTUBERINTFL BERInterruptFlagRegister
4Ch HTUMP1S MemoryProtection1StartAddressRegister
50h HTUMP1E MemoryProtection1EndAddressRegister
54h HTUDCTRL DebugControlRegister
58h HTUWPR WatchPointRegister
5Ch HTUWMR WatchMaskRegister
60h HTUID ModuleIdentificationRegister
64h HTUPCR ParityControlRegister
68h HTUPAR ParityAddressRegister
70h HTUMPCS MemoryProtectionControlandStatusRegister
74h HTUMP0S MemoryProtection0StartAddressRegister
78h HTUMP0E MemoryProtection0EndAddressRegister
000h HTUDCP0IFADDRA InitialFullAddressARegister
004h HTUDCP0IFADDRB InitialFullAddressBRegister
008h HTUDCP0IHADDRCT InitialNHETAddressandControlRegister
00Ch HTUDCP0ITCOUNT InitialTransferCountRegister
010h HTUDCP1IFADDRA InitialFullAddressARegister
HTUDCP1IFADDRB InitialFullAddressBRegister 018h
InitialNHETAddressandControlRegister 01Ch HTUDCP1ITCOUNT
FFF7BC00h GIOGCR0 GIOGlobalControlRegister
FFF7BC08h GIOINTDET GIOInterruptDetectRegister
FFF7BC0Ch GIOPOL GIOInterruptPolarityRegister
FFF7BC10h GIOENASET GIOInterruptEnableSetRegister
FFF7BC14h GIOENACLR GIOInterruptEnableClearRegister
FFF7BC18h GIOLVLSET GIOInterruptPrioritySetRegister
FFF7BC1Ch GIOLVLCLR GIOInterruptPriorityClearRegister
FFF7BC20h GIOFLG GIOInterruptFlagRegister
FFF7BC24h GIOOFF1 GIOOffset1Register
FFF7BC28h GIOOFF2 GIOOffset2Register
FFF7BC2Ch GIOEMU1 GIOEmulation1Register
FFF7BC30h GIOEMU2 GIOEmulation2Register
FFF7BC34h,FFF7BC54h, GIODIR[A-H] GIODataDirectionRegister
FFF7BC74h,FFF7BC94h, FFF7BCB4h,FFF7BCD4h, FFF7BCF4h,FFF7BD14h
GIODIN[A-H] GIODataInputRegister Section22.5.12
FFF7BCB8h,FFF7BCD8h, FFF7BCF8h,FFF7BD18h FFF7BC3Ch,FFF7BC5Ch,
GIODataOutputRegister Section22.5.13 FFF7BC7Ch,FFF7BC9Ch,
FFF7BCFCh,FFF7BD1Ch FFF7BC40h,FFF7BC60h, GIODSET[A-H]
00 GSN0 GlobalStaticNumber0
004h GSN1 GlobalStaticNumber1
010h GCS GlobalControlSet
014h GCR GlobalControlReset
018h TSCB TransferStatusCurrentBuffer
01Ch LTBCC LastTransferredBuffertoCommunicationController
020h LTBSM LastTransferredBuffertoSystemMemory
024h TBA TransferBaseAddress
028h NTBA NextTransferBaseAddress
02Ch BAMS BaseAddressofMirroredStatus
030h SAMP StartAddressofMemoryProtection
034h EAMP EndAddressofMemoryProtection
040h TSMO1 TransfertoSystemMemoryOccurred1
044h TSMO2 TransfertoSystemMemoryOccurred2
048h TSMO3 TransfertoSystemMemoryOccurred3
04Ch TSMO4 TransfertoSystemMemoryOccurred4
050h TCCO1 TransfertoCommunicationControllerOccurred1
054h TCCO2 TransfertoCommunicationControllerOccurred2
058h TCCO3 TransfertoCommunicationControllerOccurred3
05Ch TCCO4 TransfertoCommunicationControllerOccurred4
060h TOOFF TransferOccurredOffset
070h PEADR ParityErrorAddress
074h TEIF TransferErrorInterrupt
078h TEIRES TransferErrorInterruptEnableSet
07Ch TEIRER TransferErrorInterruptEnableReset
080h TTSMS1 TriggerTransfertoSystemMemorySet1
084h TTSMR1 TriggerTransfertoSystemMemoryReset1
088h TTSMS2 TriggerTransfertoSystemMemorySet2
08Ch TTSMR2 TriggerTransfertoSystemMemoryReset2
090h TTSMS3 TriggerTransfertoSystemMemorySet3
094h TTSMR3 TriggerTransfertoSystemMemoryReset3
098h TTSMS4 TriggerTransfertoSystemMemorySet4
09Ch TTSMR4 TriggerTransfertoSystemMemoryReset4
0A0h TTCCS1 TriggerTransfertoCommunicationControllerSet1
0A4h TTCCR1 TriggerTransfertoCommunicationControllerReset1
0A8h TTCCS2 TriggerTransfertoCommunicationControllerSet2
0ACh TTCCR2 TriggerTransfertoCommunicationControllerReset2
0B0h TTCCS3 TriggerTransfertoCommunicationControllerSet3
0B4h TTCCR3 TriggerTransfertoCommunicationControllerReset3
0B8h TTCCS4 TriggerTransfertoCommunicationControllerSet4
0BCh TTCCR4 TriggerTransfertoCommunicationControllerReset4
0C0h ETESMS1 EnableTransferonEventtoSystemMemorySet1
0C4h ETESMR1 EnableTransferonEventtoSystemMemoryReset1
0C8h ETESMS2 EnableTransferonEventtoSystemMemorySet2
0CCh ETESMR2 EnableTransferonEventtoSystemMemoryReset2
0D0h ETESMS3 EnableTransferonEventtoSystemMemorySet3
0D4h ETESMR3 EnableTransferonEventtoSystemMemoryReset3
0D8h ETESMS4 EnableTransferonEventtoSystemMemorySet4
0DCh ETESMR4 EnableTransferonEventtoSystemMemoryReset4
0E0h CESMS1 ClearonEventtoSystemMemorySet1
0E4h CESMR1 ClearonEventtoSystemMemoryReset1
0E8h CESMS2 ClearonEventtoSystemMemorySet2
0ECh CESMR2 ClearonEventtoSystemMemoryReset2
0F0h CESMS3 ClearonEventtoSystemMemorySet3
0F4h CESMR3 ClearonEventtoSystemMemoryReset3
0F8h CESMS4 ClearonEventtoSystemMemorySet4
0FCh CESMR4 ClearonEventtoSystemMemoryReset4
100h TSMIES1 TransfertoSystemMemoryInterruptEnableSet1
104h TSMIER1 TransfertoSystemMemoryInterruptEnableReset1
108h TSMIES2 TransfertoSystemMemoryInterruptEnableSet2
10Ch TSMIER2 TransfertoSystemMemoryInterruptEnableReset2
110h TSMIES3 TransfertoSystemMemoryInterruptEnableSet3
114h TSMIER3 TransfertoSystemMemoryInterruptEnableReset3
118h TSMIES4 TransfertoSystemMemoryInterruptEnableSet4
11Ch TSMIER4 TransfertoSystemMemoryInterruptEnableReset4
120h TCCIES1 TransfertoCommunicationControllerInterruptEnableSet1
124h TCCIER1 TransfertoCommunicationControllerInterruptEnableReset1
128h TCCIES2 TransfertoCommunicationControllerInterruptEnableSet2
12Ch TCCIER2 TransfertoCommunicationControllerInterruptEnableReset2
130h TCCIES3 TransfertoCommunicationControllerInterruptEnableSet3
134h TCCIER3 TransfertoCommunicationControllerInterruptEnableReset3
138h TCCIES4 TransfertoCommunicationControllerInterruptEnableSet4
13Ch TCCIER4 TransfertoCommunicationControllerInterruptEnableReset4
0-1FCh TCR TransferConfigurationRAM
200h-3FCh TCRParity TCRParityTestMode
SpecialRegisters 0-0Ch Reserved
10h TEST1 TestRegister1
14h TEST2 TestRegister2
1Ch LCK LockRegister
InterruptRegisters 20h EIR
11h MTCCV MacrotickandCycleCounterValueRegister
118h RCV RateCorrectionValueRegister
11Ch OCV OffsetCorrectionValueRegister
120h SFS SyncFrameStatusRegister
124h SWNIT SymbolWindowandNITStatusRegister
128h ACS AggregatedChannelStatusRegister
130h-168h ESIDn EvenSyncIDRegister[1...15]
170h-1A8h OSIDn OddSyncIDRegister[1...15]
1B0h-1B8h NMVn NetworkManagementVectorRegister[1...3]
MessageBufferControlRegisters 300h MRC
510h IBCM InputBufferCommandMaskRegister
514h IBCR InputBufferCommandRequestRegister
OutputBuffer 600h-6FCh RDDSn
00 DCANCTL CANControlRegister
04h DCANES ErrorandStatusRegister
08h DCANERRC ErrorCounterRegister
0Ch DCANBTR BitTimingRegister
10h DCANINT InterruptRegister
14h DCANTEST TestRegister
1Ch DCANPERR ParityErrorCodeRegister
80h DCANABOTR Auto-Bus-OnTimeRegister
84h DCANTXRQX TransmissionRequestXRegister
88h DCANTXRQ12 TransmissionRequest12Register
8Ch DCANTXRQ34 TransmissionRequest34Register
90h DCANTXRQ56 TransmissionRequest56Register
94h DCANTXRQ78 TransmissionRequest78Register
98h DCANNWDATX NewDataXRegister
9Ch DCANNWDAT12 NewData12Register
A0h DCANNWDAT34 NewData34Register
A4h DCANNWDAT56 NewData56Register
A8h DCANNWDAT78 NewData78Register
ACh DCANINTPNDX InterruptPendingXRegister
B0h DCANINTPND12 InterruptPending12Register
B4h DCANINTPND34 InterruptPending34Register
B8h DCANINTPND56 InterruptPending56Register
BCh DCANINTPND78 InterruptPending78Register
C0h DCANMSGVALX MessageValidXRegister
C4h DCANMSGVAL12 MessageValid12Register
C8h DCANMSGVAL34 MessageValid34Register
CCh DCANMSGVAL56 MessageValid56Register
D0h DCANMSGVAL78 MessageValid78Register
D8h DCANINTMUX12 InterruptMultiplexer12Register
DCh DCANINTMUX34 InterruptMultiplexer34Register
E0h DCANINTMUX56 InterruptMultiplexer56Register
E4h DCANINTMUX78 InterruptMultiplexer78Register
100h DCANIF1CMD IF1CommandRegister
104h DCANIF1MSK IF1MaskRegister
108h DCANIF1ARB IF1ArbitrationRegister
10Ch DCANIF1MCTL IF1MessageControlRegister
110h DCANIF1DATA IF1DataARegister
114h DCANIF1DATB IF1DataBRegister
120h DCANIF2CMD IF2CommandRegister
124h DCANIF2MSK IF2MaskRegister
128h DCANIF2ARB IF2ArbitrationRegister
12Ch DCANIF2MCTL IF2MessageControlRegister
130h DCANIF2DATA IF2DataARegister
134h DCANIF2DATB IF2DataBRegister
140h DCANIF3OBS IF3ObservationRegister
144h DCANIF3MSK IF3MaskRegister
148h DCANIF3ARB IF3ArbitrationRegister
14Ch DCANIF3MCTL IF3MessageControlRegister
150h DCANIF3DATA IF3DataARegister
154h DCANIF3DATB IF3DataBRegister
160h DCANIF3UPD12 IF3UpdateEnable12Register
164h DCANIF3UPD34 IF3UpdateEnable34Register
168h DCANIF3UPD56 IF3UpdateEnable56Register
16Ch DCANIF3UPD78 IF3UpdateEnable78Register
1E0h DCANTIOC CANTXIOControlRegister
1E4h DCANRIOC CANRXIOControlRegister
00 SPIGCR0 SPIGlobalControlRegister0
04h SPIGCR1 SPIGlobalControlRegister1
08h SPIINT0 SPIInterruptRegister
0Ch SPILVL SPIInterruptLevelRegister
10h SPIFLG SPIFlagRegister
14h SPIPC0 SPIPinControlRegister0
18h SPIPC1 SPIPinControlRegister1
1Ch SPIPC2 SPIPinControlRegister2
20h SPIPC3 SPIPinControlRegister3
24h SPIPC4 SPIPinControlRegister4
28h SPIPC5 SPIPinControlRegister5
2Ch SPIPC6 SPIPinControlRegister6
30h SPIPC7 SPIPinControlRegister7
34h SPIPC8 SPIPinControlRegister8
38h SPIDAT0 SPITransmitDataRegister0
3Ch SPIDAT1 SPITransmitDataRegister1
40h SPIBUF SPIReceiveBufferRegister
44h SPIEMU SPIEmulationRegister
48h SPIDELAY SPIDelayRegister
4Ch SPIDEF SPIDefaultChipSelectRegister
50h-5Ch SPIFMT SPIDataFormatRegisters
60h INTVECT0 InterruptVector0
64h INTVECT1 InterruptVector1
6Ch SPIPMCTRL Parallel/ModuloModeControlRegister
70h MIBSPIE Multi-bufferModeEnableRegister
74h TGITENST TGInterruptEnableSetRegister
78h TGITENCR TGInterruptEnableClearRegister
7Ch TGITLVST TransferGroupInterruptLevelSetRegister
80h TGITLVCR TransferGroupInterruptLevelClearRegister
84h TGINTFLG TransferGroupInterruptFlagRegister
90h TICKCNT TickCountRegister
94h LTGPEND LastTGEndPointer
98h-D4h TGxCTRL TGxControlRegisters
D8h-F4h DMAxCTRL DMAChannelControlRegister
F8h-114h ICOUNT DMAxCOUNTRegister
118h DMACNTLEN DMALargeCount
120h UERRCTRL Multi-bufferRAMUncorrectableParityErrorControlRegister
124h UERRSTAT Multi-bufferRAMUncorrectableParityErrorStatusRegister
128h UERRADDR1 RXRAMUncorrectableParityErrorAddressRegister
12Ch UERRADDR0 TXRAMUncorrectableParityErrorAddressRegister
130h RXOVRN_BUF_ADDR RXRAMOverrunBufferAddressRegister
134h IOLPBKTSTCR I/OLoopbackTestControlRegister
138h EXTENDED_PRESCALE1 SPIExtendedPrescaleRegister1
13Ch EXTENDED_PRESCALE2 SPIExtendedPrescaleRegister2
Base+000-1FFh TXRAM Multi-bufferRAMTransmitDataRegister
Base+200-3FFh RXRAM Multi-bufferRAMReceiveBufferRegister
00 SCIGCR0 SCIGlobalControlRegister0
04h SCIGCR1 SCIGlobalControlRegister1
08h SCIGCR2 SCIGlobalControlRegister2
0Ch SCISETINT SCISetInterruptRegister
10h SCICLEARINT SCIClearInterruptRegister
14h SCISETINTLVL SCISetInterruptLevelRegister
18h SCICLEARINTLVL SCIClearInterruptLevelRegister
1Ch SCIFLR SCIFlagsRegister
20h SCIINTVECT0 SCIInterruptVectorOffset0
24h SCIINTVECT1 SCIInterruptVectorOffset1
28h SCIFORMAT SCIFormatControlRegister
2Ch BRS BaudRateSelectionRegister
30h SCIED ReceiverEmulationDataBuffer
34h SCIRD ReceiverDataBuffer
38h SCITD TransmitDataBuffer
3Ch SCIPIO0 SCIPinI/OControlRegister0
40h SCIPIO1 SCIPinI/OControlRegister1
44h SCIPIO2 SCIPinI/OControlRegister2
48h SCIPIO3 SCIPinI/OControlRegister3
4Ch SCIPIO4 SCIPinI/OControlRegister4
50h SCIPIO5 SCIPinI/OControlRegister5
54h SCIPIO6 SCIPinI/OControlRegister6
58h SCIPIO7 SCIPinI/OControlRegister7
5Ch SCIPIO8 SCIPinI/OControlRegister8
60h LINCOMPARE LINCompareRegister
64h LINRD0 LINReceiveBuffer0Register
68h LINRD1 LINReceiveBuffer1Register
5Ch LINMASK LINMaskRegister
70h LINID LINIdentificationRegister
74h LINTD0 LINTransmitBuffer0
78h LINTD1 LINTransmitBuffer1
7Ch MBRS MaximumBaudRateSelectionRegister
90h IODFTCTRL Input/OutputErrorEnableRegister
00 SCIGCR0 SCIGlobalControlRegister0
04h SCIGCR1 SCIGlobalControlRegister1
0Ch SCISETINT SCISetInterruptRegister
10h SCICLEARINT SCIClearInterruptRegister
14h SCISETINTLVL SCISetInterruptLevelRegister
18h SCICLEARINTLVL SCIClearInterruptLevelRegister
1Ch SCIFLR SCIFlagsRegister
20h SCIINTVECT0 SCIInterruptVectorOffset0
24h SCIINTVECT1 SCIInterruptVectorOffset1
28h SCIFORMAT SCIFormatControlRegister
2Ch BRS BaudRateSelectionRegister
30h SCIED ReceiverEmulationDataBuffer
34h SCIRD ReceiverDataBuffer
38h SCITD TransmitDataBuffer
3Ch SCIPIO0 SCIPinI/OControlRegister0
40h SCIPIO1 SCIPinI/OControlRegister1
44h SCIPIO2 SCIPinI/OControlRegister2
48h SCIPIO3 SCIPinI/OControlRegister3
4Ch SCIPIO4 SCIPinI/OControlRegister4
50h SCIPIO5 SCIPinI/OControlRegister5
54h SCIPIO6 SCIPinI/OControlRegister6
58h SCIPIO7 SCIPinI/OControlRegister7
5Ch SCIPIO8 SCIPinI/OControlRegister8
90h IODFTCTRL Input/OutputErrorEnableRegister
00 I2COAR I2COwnAddressManager
04h I2CIMR I2CInteruptMaskRegister
08h I2CSTR I2CStatusRegister
0Ch I2CCKL I2CClockDividerLowRegister
10h I2CCKH I2CClockControlHighRegister
14h I2CCNT I2CDataCountRegister
18h I2CDRR I2CDataReceiveRegister
1Ch I2CSAR I2CSlaveAddressRegister
20h I2CDXR I2CDataTransmitRegister
24h I2CMDR I2CModeRegister
28h I2CIVR I2CInterruptVectorRegister
2Ch I2CEMDR I2CExtendedModeRegister
30h I2CPSC I2CPrescaleRegister
34h I2CPID1 I2CPeripheralIDRegister1
38h I2CPID2 I2CPeripheralIDRegister2
3Ch I2CDMACR I2CDMAControlRegister
48h I2CPFNC I2CPinFunctionRegister
4Ch I2CPDIR I2CPinDirectionRegister
50h I2CDIN I2CDataInputRegister
54h I2CDOUT I2CDataOutputRegister
58h I2CDSET I2CDataSetRegister
5Ch I2CDCLR I2CDataClearRegister
60h I2CPDR I2CPinOpenDrainRegister
64h I2CPDIS I2CPullDisableRegister
68h I2CPSEL I2CPullSelectRegister
6Ch I2CSRS I2CPinsSlewRateSelectRegister
0h REVID EMACControlModuleRevisionIDRegister
4h SOFTRESET EMACControlModuleSoftwareResetRegister
Ch INTCONTROL EMACControlModuleInterruptControlRegister
10h C0RXTHRESHEN EMACControlModuleReceiveThresholdInterruptEnableRegister
14h C0RXEN EMACControlModuleReceiveInterruptEnableRegister
18h C0TXEN EMACControlModuleTransmitInterruptEnableRegister
1Ch C0MISCEN EMACControlModuleMiscellaneousInterruptEnableRegister
40h C0RXTHRESHSTAT EMACControlModuleReceiveThresholdInterruptStatusRegister
44h C0RXSTAT EMACControlModuleReceiveInterruptStatusRegister
48h C0TXSTAT EMACControlModuleTransmitInterruptStatusRegister
4Ch C0MISCSTAT EMACControlModuleMiscellaneousInterruptStatusRegister
70h C0RXIMAX EMACControlModuleReceiveInterruptsPerMillisecondRegister
74h C0TXIMAX EMACControlModuleTransmitInterruptsPerMillisecondRegister
0h REVID MDIORevisionIDRegister
4h CONTROL MDIOControlRegister
8h ALIVE PHYAliveStatusregister
Ch LINK PHYLinkStatusRegister
10h LINKINTRAW MDIOLinkStatusChangeInterrupt(Unmasked)Register
14h LINKINTMASKED MDIOLinkStatusChangeInterrupt(Masked)Register
20h USERINTRAW MDIOUserCommandCompleteInterrupt(Unmasked)Register
24h USERINTMASKED MDIOUserCommandCompleteInterrupt(Masked)Register
28h USERINTMASKSET MDIOUserCommandCompleteInterruptMaskSetRegister
2Ch USERINTMASKCLEAR MDIOUserCommandCompleteInterruptMaskClearRegister
80h USERACCESS0 MDIOUserAccessRegister0
84h USERPHYSEL0 MDIOUserPHYSelectRegister0
88h USERACCESS1 MDIOUserAccessRegister1
8Ch USERPHYSEL1 MDIOUserPHYSelectRegister1
0h TXREVID TransmitRevisionIDRegister
4h TXCONTROL TransmitControlRegister
8h TXTEARDOWN TransmitTeardownRegister
10h RXREVID ReceiveRevisionIDRegister
14h RXCONTROL ReceiveControlRegister
18h RXTEARDOWN ReceiveTeardownRegister
80h TXINTSTATRAW TransmitInterruptStatus(Unmasked)Register
84h TXINTSTATMASKED TransmitInterruptStatus(Masked)Register
88h TXINTMASKSET TransmitInterruptMaskSetRegister
8Ch TXINTMASKCLEAR TransmitInterruptClearRegister
90h MACINVECTOR MACInputVectorRegister
94h MACEOIVECTOR MACEndOfInterruptVectorRegister
A0h RXINTSTATRAW ReceiveInterruptStatus(Unmasked)Register
A4h RXINTSTATMASKED ReceiveInterruptStatus(Masked)Register
A8h RXINTMASKSET ReceiveInterruptMaskSetRegister
ACh RXINTMASKCLEAR ReceiveInterruptMaskClearRegister
B0h MACINTSTATRAW MACInterruptStatus(Unmasked)Register
B4h MACINTSTATMASKED MACInterruptStatus(Masked)Register
B8h MACINTMASKSET MACInterruptMaskSetRegister
BCh MACINTMASKCLEAR MACInterruptMaskClearRegister
100h RXMBPENABLE ReceiveMulticast/Broadcast/PromiscuousChannelEnable
Register 104h RXUNICASTSET
164h MACSTATUS MACStatusRegister
168h EMCONTROL EmulationControlRegister
16Ch FIFOCONTROL FIFOControlRegister
170h MACCONFIG MACConfigurationRegister
174h SOFTRESET SoftResetRegister
1D0h MACSRCADDRLO MACSourceAddressLowBytesRegister
1D4h MACSRCADDRHI MACSourceAddressHighBytesRegister
1D8h MACHASH1 MACHashAddressRegister1
1DCh MACHASH2 MACHashAddressRegister2
1E0h BOFFTEST BackOffTestRegister
1E4h TPACETEST TransmitPacingAlgorithmTestRegister
1E8h RXPAUSE ReceivePauseTimerRegister
1ECh TXPAUSE TransmitPauseTimerRegister
500h MACADDRLO MACAddressLowBytesRegister
504h MACADDRHI MACAddressHighBytesRegister
508h MACINDEX MACIndexRegister
600h TX0HDP TransmitChannel0DMAHeadDescriptorPointerRegister
604h TX1HDP TransmitChannel1DMAHeadDescriptorPointerRegister
608h TX2HDP TransmitChannel2DMAHeadDescriptorPointerRegister
60Ch TX3HDP TransmitChannel3DMAHeadDescriptorPointerRegister
610h TX4HDP TransmitChannel4DMAHeadDescriptorPointerRegister
614h TX5HDP TransmitChannel5DMAHeadDescriptorPointerRegister
618h TX6HDP TransmitChannel6DMAHeadDescriptorPointerRegister
61Ch TX7HDP TransmitChannel7DMAHeadDescriptorPointerRegister
620h RX0HDP ReceiveChannel0DMAHeadDescriptorPointerRegister
624h RX1HDP ReceiveChannel1DMAHeadDescriptorPointerRegister
628h RX2HDP ReceiveChannel2DMAHeadDescriptorPointerRegister
62Ch RX3HDP ReceiveChannel3DMAHeadDescriptorPointerRegister
630h RX4HDP ReceiveChannel4DMAHeadDescriptorPointerRegister
634h RX5HDP ReceiveChannel5DMAHeadDescriptorPointerRegister
638h RX6HDP ReceiveChannel6DMAHeadDescriptorPointerRegister
63Ch RX7HDP ReceiveChannel7DMAHeadDescriptorPointerRegister
640h TX0CP TransmitChannel0CompletionPointerRegister
644h TX1CP TransmitChannel1CompletionPointerRegister
648h TX2CP TransmitChannel2CompletionPointerRegister
64Ch TX3CP TransmitChannel3CompletionPointerRegister
650h TX4CP TransmitChannel4CompletionPointerRegister
654h TX5CP TransmitChannel5CompletionPointerRegister
658h TX6CP TransmitChannel6CompletionPointerRegister
65Ch TX7CP TransmitChannel7CompletionPointerRegister
660h RX0CP ReceiveChannel0CompletionPointerRegister
664h RX1CP ReceiveChannel1CompletionPointerRegister
668h RX2CP ReceiveChannel2CompletionPointerRegister
66Ch RX3CP ReceiveChannel3CompletionPointerRegister
670h RX4CP ReceiveChannel4CompletionPointerRegister
674h RX5CP ReceiveChannel5CompletionPointerRegister
678h RX6CP ReceiveChannel6CompletionPointerRegister
67Ch RX7CP ReceiveChannel7CompletionPointerRegister
NetworkStatisticsRegisters 200h RXGOODFRAMES
0 DMMGLBCTRL DMMGlobalControlRegister
4h DMMINTSET DMMInterruptSetRegister
8h DMMINTCLR DMMInterruptClearRegister
0Ch DMMINTLVL DMMInterruptLevelRegister
10h DMMINTFLG DMMInterruptFlagRegister
14h DMMOFF1 DMMInterruptOffset1Register
18h DMMOFF2 DMMInterruptOffset2Register
1Ch DMMDDMDEST DMMDirectDataModeDestinationRegister
20h DMMDDMBL DMMDirectDataModeBlocksizeRegister
24h DMMDDMPT DMMDirectDataModePointerRegister
28h DMMINTPT DMMDirectDataModeInterruptPointerRegister
2Ch,3Ch,4Ch,5Ch DMMDESTxREG1 DMMDestinationxRegion1
30h,40h,50h,60h DMMDESTxBL1 DMMDestinationxBlocksize1
34h,44h,54h,64h DMMDESTxREG2 DMMDestinationxRegion2
38h,48h,58h,68h DMMDESTxBL2 DMMDestinationxBlocksize2
6Ch DMMPC0 DMMPinControl0
70h DMMPC1 DMMPinControl1
74h DMMPC2 DMMPinControl2
78h DMMPC3 DMMPinControl3
7Ch DMMPC4 DMMPinControl4
80h DMMPC5 DMMPinControl5
84h DMMPC6 DMMPinControl6
88h DMMPC7 DMMPinControl7
8Ch DMMPC8 DMMPinControl8
00 RTPGLBCTRL RTPGlobalControlRegister
04h RTPTRENA RTPTraceEnableRegister
08h RTPGSR RTPGlobalStatusRegister
0Ch,10h RTPRAM1REG RTPRAM1TraceRegionRegister
14h,18h RTPRAM2REG RTPRAM2TraceRegionRegister
24h,28h RTPPERREG RTPPeripheralTraceRegionRegister
2Ch RTPDDMW RTPDirectDataModeWriteRegister
34h RTPPC0 RTPPinControl0Register
38h RTPPC1 RTPPinControl1Register
3Ch RTPPC2 RTPPinControl2Register
40h RTPPC3 RTPPinControl3Register
44h RTPPC4 RTPPinControl4Register
48h RTPPC5 RTPPinControl5Register
4Ch RTPPC6 RTPPinControl6Register
50h RTPPC7 RTPPinControl7Register
54h RTPPC8 RTPPinControl8Register
FFF8C01Ch EFCBOUND EFCBoundaryControlRegister
FFF8C02Ch EFCPINS EFCPinsRegister
FFF8C03Ch EFC_ERR_STAT EFCErrorStatusRegister
FFF8C048h EFC_ST_CY EFCSelfTestCyclesRegister
FFF8C04Ch EFC_ST_SIG EFCSelfTestSignatureRegister
start
SYSPC1 SYSPinControlRegister1
31-1 Reserved
0 ECPCLKFUN ECLKfunction

SYSPC2 SYSPinControlRegister2
31-1 Reserved
0 ECPCLKDIR ECLKdatadirection

SYSPC3 SYSPinControlRegister3
31-1 Reserved
0 ECPCLKDIN ECLKdatain

SYSPC4 SYSPinControlRegister4
31-1 Reserved
0 ECPCLKDOUT ECLKdataoutwrite

SYSPC5 SYSPinControlRegister5
31-1 Reserved
0 ECPCLKSET ECLKdataoutset

SYSPC6 SYSPinControlRegister6
31-1 Reserved
0 ECPCLKCLR ECLKdataoutclear

SYSPC7 SYSPinControlRegister7
31-1 Reserved
0 ECPCLKODE ECLKopendrainenable

SYSPC8 SYSPinControlRegister8
31-1 Reserved
0 ECPCLKPUE ECLKpullenable

SYSPC9 SYSPinControlRegister9
31-1 Reserved
0 ECPCLKPS ECLKpullup/pulldownselect

CSDIS ClockSourceDisableRegister
31-8 Reserved
7-3 CLKSR[7-3]OFF Clocksource[7-3]off
2 Reserved
1-0 CLKSR[1-0]OFF Clocksource[1-0]off

CSDISSET ClockSourceDisableSetRegister
31-8 Reserved
7-3 SETCLKSR[7-3]OFF Setclocksource[7-3]tothedisabledstate
2 Reserved
1-0 SETCLKSR[1-0]OFF Setclocksource[1-0]tothedisabledstate

CSDISCLR ClockSourceDisableClearRegister
31-8 Reserved
7-3 CLRCLKSR[7-3]OFF Enablesclocksource[7-3]
2 Reserved
1-0 CLRCLKSR[1-0]OFF Enablesclocksource[1-0]

CDDIS ClockDomainDisableRegister
31-12 Reserved
11-10 VCLKA[4-3]OFF VCLKA[4-3]domainoff
9 Reserved
8 VCLK3OFF VCLK3domainoff
7 Reserved
6 RTICLK1OFF RTICLK1domainoff
5-4 VCLKA[2-1]OFF VCLKA[2-1]domainoff
3 VCLK2OFF VCLK2domainoff
2 VCLKPOFF VCLK_periphdomainoff
1 HCLKOFF HCLKandVCLK_sysdomainsoff
0 GCLKOFF GCLKdomainoff

CDDISSET ClockDomainDisableSetRegister
31-12 Reserved
11-10 SETVCLKA[4-3]OFF SetVCLKA[4-3]domain
9 Reserved
8 SETVCLK3OFF SetVCLK3domain
7 Reserved
6 SETRTI1CLKOFF SetRTICLK1domain
5 SETTVCLKA2OFF SetVCLKA2domain
4 SETVCLKA1OFF SetVCLKA1domain
3 SETVCLK2OFF SetVCLK2domain
2 SETVCLKPOFF SetVCLK_periphdomain
1 SETHCLKOFF SetHCLKandVCLK_sysdomains
0 SETGCLKOFF SetGCLKdomain

CDDISCLR ClockDomainDisableClearRegister
31-12 Reserved
11-10 CLRVCLKA[4-3]OFF ClearVCLKA[4-3]domain
9 Reserved
8 CLRVCLK3OFF ClearVCLK3domain
7 Reserved
6 CLRRTI1CLKOFF ClearRTICLK1domain
5 CLRTVCLKA2OFF ClearVCLKA2domain
4 CLRVCLKA1OFF ClearVCLKA1domain
3 CLRVCLK2OFF ClearVCLK2domain
2 CLRVCLKPOFF ClearVCLK_periphdomain
1 CLRHCLKOFF ClearHCLKandVCLK_sysdomains
0 CLRGCLKOFF ClearGCLKdomain

GHVSRC GCLK,HCLK,VCLK,andVCLK2SourceRegister
31-28 Reserved
27-24 GHVWAKE GCLK,HCLK,VCLK,VCLK2sourceonwakeup
23-20 Reserved
19-16 HVLPM HCLK,VCLK,VCLK2sourceonwakeupwhenGCLKisturnedoff
15-4 Reserved
3-0 GHVSRC GCLK,HCLK,VCLK,VCLK2currentsource

VCLKASRC PeripheralAsynchronousClockSourceRegister
31-12 Reserved
11-8 VCLKA2S Peripheralasynchronousclock2source
7-4 Reserved
3-0 VCLKA1S Peripheralasynchronousclock1source

RCLKSRC RTIClockSourceRegister
31-26 Reserved
25-24 Reserved
23-20 Reserved
19-16 Reserved
15-10 Reserved
9-8 RTI1DIV RTIclock1Divider
7-4 Reserved
3-0 RTI1SRC RTIclock1source

CSVSTAT ClockSourceValidStatusRegister
31-8 Reserved.
7-3 CLKSR[7-3]V Clocksource[7-0]valid
2 Reserved.
1-0 CLKSR[1-0]V Clocksource[1–0]valid

MSTGCR MemorySelf-TestGlobalControlRegister
31-10 Reserved
9-8 ROM_DIV PrescalerdividerbitsforROMclocksource
7-4 Reserved
3-0 MSTGENA Memoryself-testcontrollerglobalenablekey

MINITGCR MemoryHardwareInitializationGlobalControlRegister
31-4 Reserved
3-0 MINITGENA Memoryhardwareinitializationglobalenablekey

MSTCGSTAT MSTCGlobalStatusRegister
31-9 Reserved
8 MINIDONE Memoryhardwareinitializationcompletestatus
7-1 Reserved
0 MSTDONE Memoryself-testruncompletestatus

MINISTAT MemoryHardwareInitializationStatusRegister
31-0 MIDONE Memoryhardwareinitializationstatusbit

PLLCTL1 PLLControlRegister1
31 ROS ResetonPLLSlip
30-29 MASK_SLIP MaskdetectionofPLLslip
28-24 PLLDIV PLLOutputClockDivider
23 ROF ResetonOscillatorFail
22 Reserved
21-16 REFCLKDIV ReferenceClockDivider
15-0 PLLMUL PLLMultiplicationFactor

PLLCTL2 PLLControlRegister2
31 FMENA FrequencyModulationEnable
30-22 SPREADINGRATE NS=SPREADINGRATE+1
21 Reserved
20-12 MULMOD MultiplierCorrectionwhenFrequencyModulationisenabled
11-9 ODPLL InternalPLLOutputDivider
8-0 SPR_AMOUNT SpreadingAmount

SYSPC10 SYSPinControlRegister10
31-1 Reserved
0 ECPCLK_SLEW ECPCLKslewcontrol

DIEIDL DieIdentificationRegister,LowerWord
31-0 DIEIDL(31-0) 0-FFFFFFFFh

DIEIDH DieIdentificationRegister,UpperWord
31-0 DIEIDH(63-32) 0-FFFFFFFFh

CLKTEST ClockTestRegister
31-27 Reserved
26 ALTLIMPCLOCKENABLE ThisbitselectsaclockdrivenbytheGIOB[0]pinasanalternatelimpclocktotheclock
25 RANGEDETCTRL Rangedetectioncontrol
24 RANGEDETENASSEL Selectsrangedetectionenable
23-20 Reserved
19-16 CLK_TEST_EN Clocktestenable
15-12 Reserved
11-8 SEL_GIO_PIN GIOB[0]pinclocksourcevalid,clocksourceselect
7-4 Reserved
3-0 SEL_ECP_PIN ECLKpinclocksourceselect

DFTCTRLREG DFTControlRegister
31-14 Reserved
13-12 DFTWRITE DFTlogicaccess
11-10 Reserved
9-8 DFTREAD DFTlogicaccess
7-4 Reserved
3-0 TEST_MODE_KEY Testmodekey

DFTCTRLREG2 DFTControlRegister2
31-4 IMPDF[27:0] DFTImplementationdefinedbits
3-0 TEST_MODE_KEY Testmodekey

GPREG1 GeneralPurposeRegister
31 EMIF_FUNC 0
30-26 Reserved
25-20 PLL1_FBSLIP_FILTER_COUNT FBSLIPdowncounterprogrammedvalue
19-16 PLL1_RFSLIP_FILTER_KEY ConfiguresthesystemresponsewhenaFBSLIPisindicatedbythe
15-0 OUTPUT_BUFFER_LOW_EMI_MODE Controlfieldforthelow-EMImodeofoutputbuffersfor

IMPFASTS ImpreciseFaultStatusRegister
31-24 Reserved
23-16 MASTERID 0-FFh
15-11 Reserved
10 EMIFA EMIFimpreciseabort
9 NCBA Non-cacheable,bufferableabort(NCBA)
8 VBUSA VBUSabort
7-1 Reserved
0 ATYPE Aborttype

IMPFTADD ImpreciseFaultWriteAddressRegister
31-0 IMPFTADD 0-FFFFFFFFh

SSIR1 SystemSoftwareInterruptRequest1Register
31-16 Reserved
15-8 SSKEY1 0-FFh
7-0 SSDATA1 0-FFh

SSIR2 SystemSoftwareInterruptRequest2Register
31-16 Reserved
15-8 SSKEY2 0-FFh
7-0 SSDATA2 0-FFh

SSIR3 SystemSoftwareInterruptRequest3Register
31-16 Reserved
15-8 SSKEY3 0-FFh
7-0 SSDATA3 0-FFh

SSIR4 SystemSoftwareInterruptRequest4Register
31-16 Reserved
15-8 SSKEY4 0-FFh
7-0 SSDATA4 0-FFh

RAMGCR RAMControlRegister
31-20 Reserved
19-16 RAM_DFT_EN FunctionalmodeRAMDFT(DesignForTest)portenablekey
15-3 Reserved
2 WST_AENA0 eSRAMdataphasewaitstateenablebit
1 Reserved
0 WST_DENA0 eSRAMdataphasewaitstateenablebit

BMMCR1 BusMatrixModuleControlRegister1
31-4 Reserved
3-0 MEMSW Memoryswapkey

CPURSTCR CPUResetControlRegister
31-1 Reserved
0 CPURESET CPUReset

CLKCNTL ClockControlRegister
31-28 Reserved
27-24 VCLK2R VBUSclock2ratio
23-20 Reserved
19-16 VCLKR VBUSclockratio
15-9 Reserved
8 PENA Peripheralenablebit
7-0 Reserved

DEVCR1 DEVParityControlRegister1
31-4 Reserved
3-0 DEVPARSEL Deviceparityselectbitkey

SYSECR SystemExceptionControlRegister
31-16 Reserved
15-14 RESET[1-0] Softwareresetbits
13-0 Reserved

SYSESR SystemExceptionStatusRegister
31-16 Reserved
15 PORST Power-upreset
14 OSCRST ResetcausedbyanoscillatorfailureorPLLcycleslip
13 WDRST Watchdogresetflag
12-6 Reserved
5 CPURST CPUresetflag
4 SWRST Softwareresetflag
3 EXTRST Externalresetflag
2-1 Reserved
0 MPMODE Thisindicatesthecurrentmemoryprotectionunit(MPU)mode

GLBSTAT GlobalStatusRegister
31-10 Reserved
9 FBSLIP PLLovercycleslipdetection
8 RFSLIP PLLundercycleslipdetection
7-1 Reserved
0 OSCFAIL Oscillatorfailflagbit

DEVID DeviceIdentificationRegister
31 CP15 CP15CPU
30-17 UNIQUEID 0-3FFFh
16-13 TECH Thesebitsdefinetheprocesstechnologybywhichthedevicewasmanufactured
12 I/OVOLTAGE Input/outputvoltage
11 PERIPHERAL Peripheralparity
10-9 FLASHECC Thesebitsindicatewhichparityispresentfortheprogrammemory
8 RAMECC RAMECC
7-3 VERSION 0-1Fh
2-0 PLATFORMID 5h

SSIVEC SoftwareInterruptVectorRegister
31-16 Reserved
15-8 SSIDATA 0-FFh
7-0 SSIVECT Thesebitscontainthesourceforthesystemsoftwareinterrupt

SSIF SystemSoftwareInterruptFlagRegister
31-4 Reserved
3-0 SSI_FLAG[4-1] Systemsoftwareinterruptflag[4-1]

PLLCTL3 PLLControlRegister3
31-29 ODPLL2 InternalPLLOutputDivider
28-24 PLLDIV2 PLL2OutputClockDivider
23-22 Reserved
21-16 REFCLKDIV2 ReferenceClockDivider
15-0 PLLMUL2 PLL2MultiplicationFactor

CLK2CNTRL Clock2ControlRegister
31-12 Reserved
11-8 Reserved
7-4 Reserved
3-0 VCLK3R VBUSclock3ratio

CLKSLIP ClockSlipRegister
31-14 Reserved
13-8 PLL1_SLIP_FILTER_COUNT ConfigurethecountforthefilteredPLLslip
7-4 Reserved
3-0 PLL1_SLIP_FILTER_KEY EnablethePLLfiltering

EFC_CTLREG EFUSEControllerControlRegister
31-4 Reserved
3-0 EFC_INSTR_WEN Enableuserwriteof4EFUSEcontrollerinstructions

PMPROTSET0 PeripheralMemoryProtectionSetRegister0
31-0 PCS[31-0]PROTSET Peripheralmemoryframeprotectionset

PMPROTSET1 PeripheralMemoryProtectionSetRegister1
31-0 PCS[63-32]PROTSET Peripheralmemoryframeprotectionset

PMPROTCLR0 PeripheralMemoryProtectionClearRegister0
31-0 PCS[31-0]PROTCLR Peripheralmemoryframeprotectionclear

PMPROTCLR1 PeripheralMemoryProtectionClearRegister1
31-0 PCS[63-32]PROTCLR Peripheralmemoryframeprotectionclear

PPROTSET0 PeripheralProtectionSetRegister0
31-0 PCS[7-0]QUAD[3-0] Peripheralselectquadrantprotectionset

PPROTSET1 PeripheralProtectionSetRegister1
31-0 PCS[15-8]QUAD[3-0] Peripheralselectquadrantprotectionset

PPROTSET2 PeripheralProtectionSetRegister2
31-0 PCS[23-16]QUAD[3-0] Peripheralselectquadrantprotectionset

PPROTSET3 PeripheralProtectionSetRegister3
31-0 PCS[31-0]QUAD[3-0] Peripheralselectquadrantprotectionset

PPROTCLR0 PeripheralProtectionClearRegister0
31-0 PCS[7-0]QUAD[3-0] Peripheralselectquadrantprotectionclear

PPROTCLR1 PeripheralProtectionClearRegister1
31-0 PCS[15-8]QUAD[3-0] Peripheralselectquadrantprotectionclear

PPROTCLR2 PeripheralProtectionClearRegister2
31-0 PCS[23-16]QUAD[3-0] Peripheralselectquadrantprotectionclear

PPROTCLR3 PeripheralProtectionClearRegister3
31-0 PCS[31-0]QUAD[3-0] Peripheralselectquadrantprotectionclear

PCSPWRDWNSET0 PeripheralMemoryPower-DownSetRegister0
31-0 PCS[31-0]PWRDNSET Peripheralmemoryclockpower-downset

PCSPWRDWNSET1 PeripheralMemoryPower-DownSetRegister1
31-0 PCS[63-32]PWRDNSET Peripheralmemoryclockpower-downset

PCSPWRDWNCLR1 PeripheralMemoryPower-DownClearRegister1
31-0 PCS[63-32]PWRDNCLR Peripheralmemoryclockpower-downclear

PSPWRDWNSET0 PeripheralPower-DownSetRegister0
31-0 PS[7-0]QUAD[3-0] Peripheralselectquadrantclockpower-downset

PSPWRDWNSET1 PeripheralPower-DownSetRegister1
31-0 PS[15-8]QUAD[3-0] Peripheralselectquadrantclockpower-downset

PSPWRDWNSET2 PeripheralPower-DownSetRegister2
31-0 PS[23-16]QUAD[3-0] Peripheralselectquadrantclockpower-downset

PSPWRDWNSET3 PeripheralPower-DownSetRegister3
31-0 PS[31-24]QUAD[3-0] Peripheralselectquadrantclockpower-downset

PSPWRDWNCLR0 PeripheralPower-DownClearRegister0
31-0 PS[7-0]QUAD[3-0] Peripheralselectquadrantclockpower-downclear

PSPWRDWNCLR1 PeripheralPower-DownClearRegister1
31-0 PS[15-8]QUAD[3-0] Peripheralselectquadrantclockpower-downclear

PSPWRDWNCLR2 PeripheralPower-DownClearRegister2
31-0 PS[23-16]QUAD[3-0] Peripheralselectquadrantclockpower-downclear

PSPWRDWNCLR3 PeripheralPower-DownClearRegister3
31-0 PS[31-24]QUAD[3-0] Peripheralselectquadrantclockpower-downclear

LOGICPDPWRCTRL0 LogicPowerDomainControlRegister0
31-28 Reserved
27-24 LOGICPDON0 ReadinUserandPrivilegedMode
23-20 Reserved
19-16 LOGICPDON1 ReadinUserandPrivilegedMode
15-12 Reserved
11-8 LOGICPDON2 ReadinUserandPrivilegedMode
7-4 Reserved
3-0 LOGICPDON3 ReadinUserandPrivilegedMode

MEMPDPWRCTRL0 MemoryPowerDomainControlRegister0
31-28 Reserved
27-24 MEMPDON0 ReadinUserandPrivilegedMode
23-20 Reserved
19-16 MEMPDON1 ReadinUserandPrivilegedMode
15-12 Reserved
11-8 MEMPDON2 ReadinUserandPrivilegedMode
7-0 Reserved

PDCLKDIS PowerDomainClockDisableRegister
31-4 Reserved
3 PDCLK_DIS[3] ReadinUserandPrivilegedModereturnsthecurrentvalueofPDCLK_DIS[3]
2 PDCLK_DIS[2] ReadinUserandPrivilegedModereturnsthecurrentvalueofPDCLK_DIS[2]
1 PDCLK_DIS[1] ReadinUserandPrivilegedModereturnsthecurrentvalueofPDCLK_DIS[1]
0 PDCLK_DIS[0] ReadinUserandPrivilegedModereturnsthecurrentvalueofPDCLK_DIS[0]

PDCLKDISSET PowerDomainClockDisableSetRegister
31-4 Reserved
3 PDCLK_DISSET[3] ReadinUserandPrivilegedModereturnsthecurrentvalueofPDCLK_DISSET[3]
2 PDCLK_DISSET[2] ReadinUserandPrivilegedModereturnsthecurrentvalueofPDCLK_DISSET[2]
1 PDCLK_DISSET[1] ReadinUserandPrivilegedModereturnsthecurrentvalueofPDCLK_DISSET[1]
0 PDCLK_DISSET[0] ReadinUserandPrivilegedModereturnsthecurrentvalueofPDCLK_DISSET[0]

PDCLKDISCLR PowerDomainClockDisableClearRegister
31-4 Reserved
3 PDCLK_DISCLR[3] ReadinUserandPrivilegedModereturnsthecurrentvalueofPDCLK_DIS[3]
2 PDCLK_DISCLR[2] ReadinUserandPrivilegedModereturnsthecurrentvalueofPDCLK_DIS[2]
1 PDCLK_DISCLR[1] ReadinUserandPrivilegedModereturnsthecurrentvalueofPDCLK_DIS[1]
0 PDCLK_DISCLR[0] ReadinUserandPrivilegedModereturnsthecurrentvalueofPDCLK_DIS[0]

GLOBALCTRL1 GlobalControlRegister1
31-9 Reserved
8 PMCTRLPWRDN PMC/PSCONPowerDown
7-1 Reserved
0 AUTOCLKWAKEENA AutomaticClockEnableonWakeUp

GLOBALSTAT GlobalStatusRegister
31-1 Reserved
0 PMCTRLIDLE StateofPMCandallPSCONs

PRCKEYREG PSCONDiagnosticCompareKeyRegister
31-4 Reserved
3-0 MKEY DiagnosticPSCONModeKey

ISODIAGSTAT IsolationDiagnosticStatusRegister
31-4 Reserved
3-0 ISODIAG[3–0] IsolationDiagnostic

FRDCNTL FlashOptionControlRegister
31-12 Reserved
11-8 RWAIT 0-Fh
7-5 Reserved
4 ASWSTEN AddressSetupWaitStateEnable
3-1 Reserved
0 ENPIPE EnablePipelineMode

FCOR_ERR_CNT FlashCorrectableErrorCountRegister
31-16 Reserved
15-0 FERRCNT SingleErrorCorrectionCount

FCOR_ERR_ADD FlashCorrectableErrorAddressRegister
31-3 COR_ERR_ADD CorrectableErrorAddress
2-0 B_OFF ByteOffset

FCOR_ERR_POS FlashCorrectableErrorPositionRegister
31-10 Reserved
9 BUS2 Bus2Error
8 TYPE ErrorType
7-0 ERR_POS Thebitaddressofthesinglebiterror

FUNC_ERR_ADD FlashUn-CorrectableErrorAddressRegister
31-3 UNC_ERR_ADD Un-correctableErrorAddress
2-0 B_OFF Byteoffset

FBPROT FlashBankProtectionRegister
31-1 Reserved
0 PROTL1DIS PROTL1DIS:Level1ProtectionDisabled

FBSE FlashBankSectorEnableRegister
31-16 Reserved
15-0 BSE BankSectorEnable

FBBUSY FlashBankBusyRegister
31-8 Reserved
7-0 BUSY[7:0] BankBusy

FBAC FlashBankAccessControlRegister
31-24 Reserved
23-16 OTPPROTDIS OTPSectorProtectionDisable
15-8 BAGP 0-FFh
7-0 VREADST 0-FFh

FBFALLBACK FlashBankFallbackPowerRegister
31-16 Reserved
15-14 BANKPWR7 Bank7FallbackPowerMode
13-4 Reserved
3-2 BANKPWR1 Bank1FallbackPowerMode
1-0 BANKPWR0 Bank0FallbackPowerMode

FPAC1 FlashPumpAccessControlRegister1
31-24 Reserved
23-16 BANKBUSY[7:0] Bankbusybits(onebitforeachbank)
15 PUMPRDY Flashpumpreadyflag
14-8 Reserved
7-0 BANKRDY[7:0] Bankreadybits(onebitforeachbank)

FPAC2 FlashPumpAccessControlRegister2
31-16 Reserved
15-0 PAGP PumpActiveGracePeriod

FEMU_DMSW EEPROMEmulationDataMSWRegister
31-0 EMU_DMSW EEPROMEmulationMostSignificantDataWord

FEMU_DLSW EEPROMEmulationDataLSWRegister
31-0 EMU_DLSW EEPROMEmulationLeastSignificantDataWord

FEMU_ECC EEPROMEmulationECCRegister
31-8 Reserved
7-0 EMU_ECC[7:0] ThisregistercanbewrittenbytheCPUinanymode

FEMU_ADDR EEPROMEmulationAddressRegister
31-22 Reserved
21-3 EMU_ADDR 0-7FFFFh
2-0 Reserved

FRAW_DATAH UncorrectedRawDataHighRegister
31-0 RAW_DATA[63:32] UncorrectedRawData

FRAW_DATAL UncorrectedRawDataLowRegister
31-0 RAW_DATA[31:0] UncorrectedRawData

FRAW_ECC UncorrectedRawECCRegister
31-9 Reserved
8 PIPEBUF Errorcamefrompipelinebufferhit
7-0 RAW_ECC[7:0] UncorrectedRawECC

FPAR_OVR ParityOverrideRegister
31-17 Reserved
16 BNK_INV_PAR BufferInvertParity
15-12 BUS_PAR_DIS DisableBusParity
11-9 PAR_OVR_KEY Whenthisvalueis“101”,theselectedADD_INV_PARandDAT_INV_PARfieldswillbecome
8 ADD_INV_PAR AddressOddParity
7-0 DAT_INV_PAR DataOddParity

FSM_WR_ENA FSMRegisterWriteEnable
31-16 Reserved
15-0 Reserved

EEPROM_CONFIG EEPROMEmulationConfigurationRegister
31-20 Reserved
19-16 EWAIT EEPROMWaitstateCounter
15-9 Reserved
8 AUTOSUSP_EN AutoSuspendEnable
7-0 AUTOSTART_GRACE Auto-suspendStartupGracePeriod

FFF8730Ch EE_CTRL2
31-16 Reserved
15-0 EE_SEC_THRESHOLD 0-FFFFh

RAMCTRL TCRAMModuleControlRegister
31 Reserved
30 EMUTRACEDIS EmulationModeTraceDisable
29-28 Reserved
27-24 ADDRPARITYOVERRIDE AddressParityOverride
23-20 Reserved
19-16 ADDRPARITYDISABLE AddressParityDetectDisable
15-9 Reserved
8 ECCWREN ECCMemoryWriteEnable
7-4 Reserved
3-0 ECCDETECTEN ECCDetectEnable

RAMERRSTATUS TCRAMModuleErrorStatusRegister
31-10 Reserved
9 WADDRPARFAIL ThisbitindicatesaWriteAddressParityFailure
8 RADDRPARFAIL ThisbitindicatesaReadAddressParityFailure
7-6 Reserved
5 DERR Thisbitindicatesamulti-biterrordetectedbytheCortex-R4FSECDEDlogic
4 ADDRCOMPLOGICFAIL Addressdecodelogicelementfailed
3 Reserved
2 ADDRDECFAIL Addressdecodefailed
1 Reserved
0 SERR SingleErrorStatus

RAMSERRADDR TCRAMModuleSingle-BitErrorAddressRegister
31-18 Reserved
17-3 SINGLEERRORADDRESS Thisregistercapturesthebits17-3oftheaddressforwhichtheCortex-R4FCPU
2-0 Reserved

RAMTEST TCRAMModuleTestModeControlRegister
31-9 Reserved
8 TRIGGER TestTrigger
7-6 TESTMODE TestMode
5-4 Reserved
3-0 TESTENABLE TestEnable

RAMADDRDECVECT TCRAMModuleTestModeVectorRegister
31-27 Reserved
26 ECCSELECT ECCSelect
25-16 Reserved
15-0 RAMCHIPSELECT RAMChipSelect

RAMPERADDR TCRAMModuleParityErrorAddressRegister
31-23 Reserved
22-3 ADDRESSPARITY ParityErrorAddress
2-0 Reserved

RAMT RAMConfigurationRegister
31-9 Reserved
8 TRIGGER TestTrigger
7-6 TESTMODE TestMode
5-4 Reserved
3-0 TESTENABLE TestEnable

DLR DataloggerRegister
31-5 Reserved
4 DLR4 Configaccess:settingthisbitallowsthehostprocessortoconfigurethePBISTcontrollerregisters
3 Reserved
2 DLR2 ROM-basedtesting:settingthisbitenablesthePBISTcontrollertoexecutetestalgorithmsthatare
1-0 Reserved

PACT PBISTActivate/ROMClockEnableRegister
31-2 Reserved
1 PACT1 PBISTActivate
0 PACT0 ROMClockEnableRegister

PBISTID PBISTIDRegister
31-8 Reserved
7-0 PBISTID ThisisauniqueIDassignedtoeachPBISTcontrollerinadevicewithmultiplePBISTcontrollers

OVER OverrideRegister
31-3 Reserved
2 Reserved
1 Reserved
0 Reserved.Thisbitmustnotbechangedfromitsdefaultvalueof0.

FSRF0 FailStatusFailRegister0
31-1 Reserved
0 FSRF0 FailStatus0

FSRC0 FailStatusCountRegister0
31-8 Reserved
7-0 FSRC0 FailStatusCount0

FSRC1 FailStatusCountRegister1
31-8 Reserved
7-0 FSRC1 FailStatusCount1

FSRA0 FailStatusAddress0Register
31-16 Reserved
15-0 FSRA0 FailStatusAddress0

FSRA1 FailStatusAddress1Register
31-16 Reserved
15-0 FSRA1 FailStatusAddress1

FSRDL0 FailStatusDataRegister0
31-0 FSRDL0 Failuredataonport0

FSRDL1 FailStatusDataRegister1
31-0 FSRDL1 Failuredataonport1

ROM ROMMaskRegister
31-0 EMU_DMSW EEPROMEmulationMostSignificantDataWord

STCGCR0 STCGlobalControlRegister0
31-16 INTCOUNT Numberofintervalsofself-testrun
15-1 Reserved
0 RS_CNT RestartorContinue

STCGCR1 STCGlobalControlRegister1
31-4 Reserved
3-0 STC_ENA Self-testrunenablekey

STCTPR Self-TestRunTimeoutCounterPreloadRegister
31-0 RTOD Self-testtimeoutcountpreload

STC_CADDR STCCurrentROMAddressRegister
31-0 ADDR CurrentROMAddress

STCGSTAT Self-TestGlobalStatusRegister
31-9 Reserved
8 MINIDONE Memoryhardwareinitializationcompletestatus
7-1 Reserved
0 MSTDONE Memoryself-testruncompletestatus

STCFSTAT Self-TestFailStatusRegister
31-3 Reserved
2 TO_ERR TimeoutError
1 CPU2_FAIL CPU2failureinfo
0 CPU1_FAIL CPU1failureinfo

STCSCSCR SignatureCompareSelf-CheckRegister
31-5 Reserved
4 FAULT_INS Enable/Disablefaultinsertion
3-0 SELF_CHECK_K Signaturecomparelogicself-checkenablekey

CCMSR CCM-R4FStatusRegister
31-17 Reserved
16 CMPE CompareError
15-9 Reserved
8 STC Self-testComplete
7-2 Reserved
1 STET Self-testErrorType
0 STE Self-testError

CCMKEYR CCM-R4FKeyRegister
31-4 Reserved
3-0 MKEY ModeKey

CSDIS ClockSourceDisableRegister
31-8 Reserved
7-3 CLKSR[7-3]OFF Clocksource[7-3]off
2 Reserved
1-0 CLKSR[1-0]OFF Clocksource[1-0]off

CSDISSET ClockSourceDisableSetRegister
31-8 Reserved
7-3 SETCLKSR[7-3]OFF Setclocksource[7-3]tothedisabledstate
2 Reserved
1-0 SETCLKSR[1-0]OFF Setclocksource[1-0]tothedisabledstate

CSDISCLR ClockSourceDisableClearRegister
31-8 Reserved
7-3 CLRCLKSR[7-3]OFF Enablesclocksource[7-3]
2 Reserved
1-0 CLRCLKSR[1-0]OFF Enablesclocksource[1-0]

CSVSTAT ClockSourceValidStatusRegister
31-8 Reserved.
7-3 CLKSR[7-3]V Clocksource[7-0]valid
2 Reserved.
1-0 CLKSR[1-0]V Clocksource[1–0]valid

PLLCTL1 PLLControl1Register
31 ROS ResetonPLLSlip
30-29 MASK_SLIP MaskdetectionofPLLslip
28-24 PLLDIV PLLOutputClockDivider
23 ROF ResetonOscillatorFail
22 Reserved
21-16 REFCLKDIV ReferenceClockDivider
15-0 PLLMUL PLLMultiplicationFactor

PLLCTL2 PLLControl2Register
31 FMENA FrequencyModulationEnable
30-22 SPREADINGRATE NS=SPREADINGRATE+1
21 Reserved
20-12 MULMOD MultiplierCorrectionwhenFrequencyModulationisenabled
11-9 ODPLL InternalPLLOutputDivider
8-0 SPR_AMOUNT SpreadingAmount

PLLCTL3 PLLControl3Register
31-29 ODPLL2 InternalPLLOutputDivider
28-24 PLLDIV2 PLL2OutputClockDivider
23-22 Reserved
21-16 REFCLKDIV2 ReferenceClockDivider
15-0 PLLMUL2 PLL2MultiplicationFactor

GPREG1 GeneralPurposeRegister
31 EMIF_FUNC 0
30-26 Reserved
25-20 PLL1_FBSLIP_FILTER_COUNT FBSLIPdowncounterprogrammedvalue
19-16 PLL1_RFSLIP_FILTER_KEY ConfiguresthesystemresponsewhenaFBSLIPisindicatedbythe
15-0 OUTPUT_BUFFER_LOW_EMI_MODE Controlfieldforthelow-EMImodeofoutputbuffersfor

GLBSTAT GlobalStatusRegister
31-10 Reserved
9 FBSLIP PLLovercycleslipdetection
8 RFSLIP PLLundercycleslipdetection
7-1 Reserved
0 OSCFAIL Oscillatorfailflagbit

CLKSLIP PLLClockSlipControlRegister
31-14 Reserved
13-8 PLL1_SLIP_FILTER_COUNT ConfigurethecountforthefilteredPLLslip
7-4 Reserved
3-0 PLL1_SLIP_FILTER_KEY EnablethePLLfiltering

SSWPLL1 PLLModulationDepthMeasurementControlRegister
31-16 Reserved
15-8 CAPTURE_WINDOW_INDEX 0-FFh
7 Reserved
6 COUNTER_READ_READY Counterreadready
5 COUNTER_RESET Counterreset
4 COUNTER_EN Counterenable
3-1 TAP_COUNTER_DIS ThevalueinthisregisterisusedtoprogramaparticularbitinCLKOUTcounter
0 EXT_COUNTER_EN 0

SSWPLL2 SSWPLLBISTControlRegister2
31-0 SSW_CAPTURE_COUNT 0-FFFFFFFFh

SSWPLL3 SSWPLLBISTControlRegister3
31-0 SSW_CAPTURE_COUNT 0-FFFFFFFFh

CLKTEST ClockTestRegister
31-27 Reserved
26 ALTLIMPCLOCKENABLE ThisbitselectsaclockdrivenbytheGIOB[0]pinasanalternatelimpclocktotheclock
25 RANGEDETCTRL Rangedetectioncontrol
24 RANGEDETENASSEL Selectsrangedetectionenable
23-20 Reserved
19-16 CLK_TEST_EN Clocktestenable
15-12 Reserved
11-8 SEL_GIO_PIN GIOB[0]pinclocksourcevalid,clocksourceselect
7-4 Reserved
3-0 SEL_ECP_PIN ECLKpinclocksourceselect

DCCGCTRL DCCGlobalControlRegister
31-16 Reserved
15-12 DONEINTENA DoneInterruptEnable
11-8 SINGLESHOT Single-ShotModeEnable
7-4 ERRENA ErrorInterruptEnable
3-0 DCCENA DCCEnable

DCCREV DCCRevisionIdRegister
31-30 SCHEME 01
29-28 Reserved
27-16 FUNC 0
15-11 RTL 0
10-8 MAJOR 2h
7-6 CUSTOM 0
5-0 MINOR 4h

DCCCNT0SEED DCCCounter0SeedRegister
31-20 Reserved
19-0 COUNT0SEED SeedvalueforDCCCounter0

DCCVALID0SEED DCCValid0SeedRegister
31-16 Reserved
15-0 VALID0SEED SeedvalueforDCCValid0

DCCCNT1SEED DCCCounter1SeedRegister
31-20 Reserved
19-0 COUNT1SEED SeedvalueforDCCCounter1

DCCSTAT DCCStatusRegister
31-2 Reserved
1 DONEFLG Single-ShotSequenceDoneflag
0 ERRFLG Errorflag

DCCVALID0 DCCValid0ValueRegister
31-16 Reserved
15-0 VALID0SEED SeedvalueforDCCValid0

DCCDCNT1 DCCCounter1ValueRegister
31-20 Reserved
19-0 COUNT1 CurrentvalueforDCCCounter1

RTIGCTRL RTIGlobalControlRegister
31-20 Reserved
19-16 NTUSEL SelectNTUsignal
15 COS Continueonsuspend
14-2 Reserved
1 CNT1EN Counter1enable
0 CNT0EN Counter0enable

RTITBCTRL RTITimebaseControlRegister
31-2 Reserved
1 INC Incrementfreerunningcounter0
0 TBEXT Timebaseexternal

RTICAPCTRL RTICaptureControlRegister
31-2 Reserved
1 CAPCNTR1 Capturecounter1
0 CAPCNTR0 Capturecounter0

RTICOMPCTRL RTICompareControlRegister
31-13 Reserved
12 COMPSEL3 Compareselect3
11-9 Reserved
8 COMPSEL2 Compareselect2
7-5 Reserved
4 COMPSEL1 Compareselect1
3-1 Reserved
0 COMPSEL0 Compareselect0

RTIFRC0 RTIFreeRunningCounter0Register
31-0 FRC0 0-FFFFFFFFh

RTIUC0 RTIUpCounter0Register
31-0 UC0 0-FFFFFFFFh

RTICPUC0 RTICompareUpCounter0Register
31-0 CPUC0 0-FFFFFFFFh

RTICAFRC0 RTICaptureFreeRunningCounter0Register
31-0 CAFRC0 0-FFFFFFFFh

RTICAUC0 RTICaptureUpCounter0Register
31-0 CAUC0 0-FFFFFFFFh

RTIFRC1 RTIFreeRunningCounter1Register
31-0 FRC1 0-FFFFFFFFh

RTIUC1 RTIUpCounter1Register
31-0 UC1 0-FFFFFFFFh

RTICPUC1 RTICompareUpCounter1Register
31-0 CPUC1 0-FFFFFFFFh

RTICAFRC1 RTICaptureFreeRunningCounter1Register
31-0 CAFRC1 0-FFFFFFFFh

RTICAUC1 RTICaptureUpCounter1Register
31-0 CAUC1 0-FFFFFFFFh

RTICOMP0 RTICompare0Register
31-0 COMP0 0-FFFFFFFFh

RTIUDCP0 RTIUpdateCompare0Register
31-0 UDCP0 0-FFFFFFFFh

RTICOMP1 RTICompare1Register
31-0 COMP1 0-FFFFFFFFh

RTIUDCP1 RTIUpdateCompare1Register
31-0 UDCP1 0-FFFFFFFFh

RTICOMP2 RTICompare2Register
31-0 COMP2 0-FFFFFFFFh

RTIUDCP2 RTIUpdateCompare2Register
31-0 UDCP2 0-FFFFFFFFh

RTICOMP3 RTICompare3Register
31-0 COMP3 0-FFFFFFFFh

RTIUDCP3 RTIUpdateCompare3Register
31-0 UDCP3 0-FFFFFFFFh

RTITBLCOMP RTITimebaseLowCompareRegister
31-0 TBLCOMP 0-FFFFFFFFh

RTITBHCOMP RTITimebaseHighCompareRegister
31-0 TBHCOMP 0-FFFFFFFFh

RTISETINTENA RTISetInterruptEnableRegister
31-19 Reserved
18 SETOVL1INT Setfreerunningcounter1overflowinterrupt
17 SETOVL0INT Setfreerunningcounter0overflowinterrupt
16 SETTBINT Settimebaseinterrupt
15-12 Reserved
11 SETDMA3 SetcompareDMArequest3
10 SETDMA2 SetcompareDMArequest2
9 SETDMA1 SetcompareDMArequest1
8 SETDMA0 SetcompareDMArequest0
7-4 Reserved
3 SETINT3 Setcompareinterrupt3
2 SETINT2 Setcompareinterrupt2
1 SETINT1 Setcompareinterrupt1
0 SETINT0 Setcompareinterrupt0

RTICLEARINTENA RTIClearInterruptEnableRegister
31-19 Reserved
18 CLEAROVL1INT Clearfreerunningcounter1overflowinterrupt
17 CLEAROVL0INT Clearfreerunningcounter0overflowinterrupt
16 CLEARTBINT Cleartimebaseinterrupt
15-12 Reserved
11 CLEARDMA3 ClearcompareDMArequest3
10 CLEARDMA2 ClearcompareDMArequest2
9 CLEARDMA1 ClearcompareDMArequest1
8 CLEARDMA1 ClearcompareDMArequest0
7-4 Reserved
3 CLEARINT3 Clearcompareinterrupt3
2 CLEARINT2 Clearcompareinterrupt2
1 CLEARINT1 Clearcompareinterrupt1
0 CLEARINT0 Clearcompareinterrupt0

RTIINTFLAG RTIInterruptFlagRegister
31-19 Reserved
18 OVL1INT Freerunningcounter1overflowinterruptflag
17 OVL0INT Freerunningcounter0overflowinterruptflag
16 TBINT Timebaseinterruptflag
15-4 Reserved
3 INT3 Interruptflag3
2 INT2 Interruptflag2
1 INT1 Interruptflag1
0 INT0 Interruptflag0

RTIDWDCTRL DigitalWatchdogControlRegister
31-0 DWDCTRL DigitalWatchdogControl

RTIDWDPRLD DigitalWatchdogPreloadRegister
31-16 Reserved
15-0 DWDPRLD 0-FFFh

RTIWDSTATUS WatchdogStatusRegister
31-6 Reserved
5 DWWDST WindowedWatchdogStatus
4 ENDTIMEVIOL WindowedWatchdogEndTimeViolationStatus
3 STARTTIMEVIOL WindowedWatchdogStartTimeViolationStatus
2 KEYST Watchdogkeystatus
1 DWDST DWDstatus
0 Reserved

RTIWDKEY RTIWatchdogKeyRegister
31-16 Reserved
15-0 WDKEY 0-FFFFh

RTIDWDCNTR RTIDigitalWatchdogDownCounterRegister
31-25 Reserved
24-0 DWDCNTR 0-1FFFFFFh

RTIWWDRXNCTRL DigitalWindowedWatchdogReactionControlRegister
31-4 Reserved
3-0 WWDRXN TheDWWDreaction

RTIINTCLRENABLE RTICompareInterruptClearEnableRegister
31-28 Reserved
27-24 INTCLRENABLE3 Enablestheauto-clearfunctionalityonthecompare3interrupt
23-20 Reserved
19-16 INTCLRENABLE2 Enablestheauto-clearfunctionalityonthecompare2interrupt
15-12 Reserved
11-8 INTCLRENABLE1 Enablestheauto-clearfunctionalityonthecompare1interrupt
7-4 Reserved
3-0 INTCLRENABLE0 Enablestheauto-clearfunctionalityonthecompare0interrupt

RTICOMP0CLR RTICompare0ClearRegister
31-0 CMP0CLR 0-FFFFFFFFh

RTICOMP1CLR RTICompare1ClearRegister
31-0 CMP0CLR 0-FFFFFFFFh

RTICOMP2CLR RTICompare2ClearRegister
31-0 CMP2CLR 0-FFFFFFFFh

RTICOMP3CLR RTICompare3ClearRegister
31-0 CMP3CLR 0-FFFFFFFFh

CRC_CTRL0 CRCGlobalControlRegister
31-9 Reserved
8 CH2_PSA_SWREST Channel2PSASoftwareReset
7-1 Reserved
0 CH1_PSA_SWREST Channel1PSASoftwareReset

CRC_CTRL1 CRCGlobalControlRegister1
31-1 Reserved
0 PWDN PowerDown

CRC_CTRL2 CRCGlobalControlRegister2
31-10 Reserved
9-8 CH2_MODE Channel2ModeSelection
7-5 Reserved
4 CH1_TRACEEN Channel1DataTraceEnable
3-2 Reserved
1-0 CH1_MODE Channel1ModeSelection

CRC_INTS CRCInterruptEnableSetRegister
31-13 Reserved
12 CH2_TIMEOUTENS Channel2TimeoutInterruptEnableBit
11 CH2_UNDERENS Channel2UnderrunInterruptEnableBit
10 CH2_OVERENS Channel2OverrunInterruptEnableBit
9 CH2_CRCFAILENS Channel2CRCFailInterruptEnableBit
8 CH2_CCITENS Channel2CompressionCompleteInterruptEnableBit
7-5 Reserved
4 CH1_TIMEOUTENS Channel1TimeoutInterruptEnableBit
3 CH1_UNDERENS Channel1UnderrunInterruptEnableBit
2 CH1_OVERENS Channel1OverrunInterruptEnableBit
1 CH1_CRCFAILENS Channel1CRCFailInterruptEnableBit
0 CH1_CCITENS Channel1CompressionCompleteInterruptEnableBit

CRC_INTR CRCInterruptEnableResetRegister
31-13 Reserved
12 CH2_TIMEOUTENR Channel2TimeoutInterruptEnableBit
11 CH2_UNDERENR Channel2UnderrunInterruptEnableBit
10 CH2_OVERENR Channel2OverrunInterruptEnableBit
9 CH2_CRCFAILENR Channel2CRCFailInterruptEnableBit
8 CH2_CCITENR Channel2CompressionCompleteInterruptEnableBit
7-5 Reserved
4 CH1_TIMEOUTENR Channel1TimeoutInterruptEnableBit
3 CH1_UNDERENR Channel1UnderrunInterruptEnableBit
2 CH1_OVERENR Channel1OverrunInterruptEnableBit
1 CH1_CRCFAILENR Channel1CRCFailInterruptEnableBit
0 CH1_CCITENR Channel1CompressionCompleteInterruptEnableBit

CRC_STATUS CRCInterruptStatusRegister
31-13 Reserved
12 CH2_TIMEOUT Channel2CRCTimeoutStatusFlag
11 CH2_UNDER Channel2CRCUnderrunStatusFlag
10 CH2_OVER Channel2CRCOverrunStatusFlag
9 CH2_CRCFAIL Channel2CRCCompareFailStatusFlag
8 CH2_CCIT Channel2CRCPatternCompressionCompleteStatusFlag
7-5 Reserved
4 CH1_TIMEOUT Channel1CRCTimeoutStatusFlag
3 CH1_UNDER Channel1UnderrunInterruptEnableBit
2 CH1_OVER Channel1OverrunInterruptEnableBit
1 CH1_CRCFAIL Channel1CRCFailInterruptEnableBit
0 CH1_CCIT Channel1CRCPatternCompressionCompleteStatusFlag

CRC_BUSY CRCBusyRegister
31-9 Reserved
8 CH2_BUSY CH2_BUSY
7-1 Reserved
0 CH1_BUSY CH1_BUSY

CRC_PCOUNT_REG1 CRCChannel1PatternCounterPreloadRegister
31-20 Reserved
19-0 CRC_PAT_COUNT1 Channel1PatternCounterPreloadRegister

CRC_SCOUNT_REG1 CRCChannel1SectorCounterPreloadRegister
31-16 Reserved
15-0 CRC_SEC_COUNT1 Channel1SectorCounterPreloadRegister

CRC_CURSEC_REG1 CRCChannel1CurrentSectorRegister
31-16 Reserved
15-0 CRC_CURSEC1 Channel1CurrentSectorIDRegister

PSA_SIGREGL1 Channel1PSASignatureLowRegister
31-0 PSASIG1 Channel1PSASignatureLowRegister

PSA_SIGREGH1 Channel1PSASignatureHighRegister
31-0 PSASIG1 Channel1PSASignatureHighRegister

CRC_REGL1 Channel1CRCValueLowRegister
31-0 CRC1 Channel1CRCValueLowRegister

CRC_REGH1 Channel1CRCValueHighRegister
31-0 CRC1 Channel1CRCValueLowRegister

RAW_DATAREGL1 Channel1RawDataLowRegister
31-0 RAW_DATA1 Channel1RawDataLowRegister

RAW_DATAREGH1 Channel1RawDataHighRegister
31-0 RAW_DATA1 Channel1RawDataHighRegister

CRC_PCOUNT_REG2 CRCChannel2PatternCounterPreloadRegister
31-20 Reserved
19-0 CRC_PAT_COUNT2 Channel2PatternCounterPreloadRegister

CRC_SCOUNT_REG2 CRCChannel2SectorCounterPreloadRegister
31-16 Reserved
15-0 CRC_SEC_COUNT2 Channel2SectorCounterPreloadRegister

CRC_CURSEC_REG2 CRCCurrentSectorRegister2
31-16 Reserved
15-0 CRC_CURSEC2 Channel2CurrentSectorIDRegister

PSA_SIGREGL2 Channel2PSASignatureLowRegister
31-0 PSASIG2 Channel2PSASignatureLowRegister

PSA_SIGREGH2 Channel2PSASignatureHighRegister
31-0 PSASIG2 Channel2PSASignatureHighRegister

CRC_REGL2 Channel2CRCValueLowRegister
31-0 CRC2 Channel2CRCValueLowRegister

CRC_REGH2 Channel2CRCValueHighRegister
31-0 CRC2 Channel2CRCValueHighRegister

RAW_DATAREGL2 Channel2RawDataLowRegister
31-0 RAW_DATA2 Channel2RawDataLowRegister

RAW_DATAREGH2 Channel2RawDataHighRegister
31-0 RAW_DATA2 Channel2RawDataHighRegister

PARCTL InterruptVectorTableParityControlRegister
31-9 Reserved
8 TEST ThisbitmapstheparitybitsintotheInterruptVectorTableframetomakethemaccessiblebythe
7-4 Reserved
3-0 PARENA VIMparityenable

ADDERR AddressParityErrorRegister
31-0 FBPARERR 0-FFFFFFFFh

FBPARERR Fall-BackAddressParityErrorRegister
31-0 FBPARERR 0-FFFFFFFFh

IRQINDEX IRQIndexOffsetVectorRegister
31-8 Reserved
7-0 IRQINDEX 0-FFh

FIQINDEX FIQIndexOffsetVectorRegister
31-8 Reserved
7-0 FIQINDEX 0-FFh

IRQVECREG IRQInterruptVectorRegister
31-0 IRQVECREG From

FIQVECREG FIQInterruptVectorRegister
31-0 FIQVECREG From

CAPEVT CaptureEventRegister
31-23 Reserved
22-16 CAPEVTSRC1 Captureeventsource1mappingcontrol
15-7 Reserved
6-0 CAPEVTSRC0 Captureeventsource0mappingcontrol

GCTRL GlobalControlRegister
31-16 Reserved
15-12 DONEINTENA DoneInterruptEnable
11-8 SINGLESHOT Single-ShotModeEnable
7-4 ERRENA ErrorInterruptEnable
3-0 DCCENA DCCEnable

PEND ChannelPendingRegister
31-16 Reserved
15-0 PEND Channelpendingregister

DMASTAT DMAStatusRegister
31-16 Reserved
15-0 STCH StatusofDMAchannels

HWCHENAS HWChannelEnableSetandStatusRegister
31-16 Reserved
15-0 HWCHENA Hardwarechannelenablebit

HWCHENAR HWChannelEnableResetandStatusRegister
31-16 Reserved
15-0 HWCHDIS HWchanneldisablebit

SWCHENAS SWChannelEnableSetandStatusRegister
31-16 Reserved
15-0 SWCHENA SWchannelenablebit

SWCHENAR SWChannelEnableResetandStatusRegister
31-16 Reserved
15-0 SWCHDIS SWchanneldisablebit

CHPRIOS ChannelPrioritySetRegister
31-16 Reserved
15-0 CPS Channelprioritysetbit

CHPRIOR ChannelPriorityResetRegister
31-16 Reserved
15-0 CPR Channelpriorityresetbit

GCHIENAS GlobalChannelInterruptEnableSetRegister
31-16 Reserved
15-0 GCHIE Globalchannelinterruptenablebit

GCHIENAR GlobalChannelInterruptEnableResetRegister
31-16 Reserved
15-0 GCHID Globalchannelinterruptdisablebit

DREQASI0 DMARequestAssignmentRegister0
31-30 Reserved
29-24 CH0ASI Channel0assignment
23-22 Reserved
21-16 CH1ASI Channel1assignment
15-14 Reserved
13-8 CH2ASI Channel2assignment
7-6 Reserved
5-0 CH3ASI Channel3assignment

DREQASI2 DMARequestAssignmentRegister2
31-30 Reserved
29-24 CH8ASI Channel8assignment
23-22 Reserved
21-16 CH9ASI Channel9assignment
15-14 Reserved
13-8 CH10ASI Channel10assignment
7-6 Reserved
5-0 CH11ASI Channel11assignment

DREQASI3 DMARequestAssignmentRegister3
31-30 Reserved
29-24 CH12ASI Channel12assignment
23-22 Reserved
21-16 CH13ASI Channel13assignment
15-14 Reserved
13-8 CH14ASI Channel14assignment
7-6 Reserved
5-0 CH15ASI Channel15assignment

PAR0 PortAssignmentRegister0
31 Reserved
30-28 CH0PA Thesebitfieldsdeterminetowhichportchannel0isassigned
27 Reserved
26-24 CH1PA Thesebitfieldsdeterminetowhichportchannel1isassigned
23 Reserved
22-20 CH2PA Thesebitfieldsdeterminetowhichportchannel2isassigned
19 Reserved
18-16 CH3PA Thesebitfieldsdeterminetowhichportchannel3isassigned
15 Reserved
14-12 CH4PA Thesebitfieldsdeterminetowhichportchannel4isassigned
11 Reserved
10-8 CH5PA Thesebitfieldsdeterminetowhichportchannel5isassigned
7 Reserved
6-4 CH6PA Thesebitfieldsdeterminetowhichportchannel6isassigned
3 Reserved
2-0 CH7PA Thesebitfieldsdeterminetowhichportchannel7isassigned

PAR1 PortAssignmentRegister1
31 Reserved
30-28 CH8PA Thesebitfieldsdeterminetowhichportchannel8isassigned
27 Reserved
26-24 CH9PA Thesebitfieldsdeterminetowhichportchannel9isassigned
23 Reserved
22-20 CH10PA Thesebitfieldsdeterminetowhichportchannel10isassigned
19 Reserved
18-16 CH11PA Thesebitfieldsdeterminetowhichportchannel11isassigned
15 Reserved
14-12 CH12PA Thesebitfieldsdeterminetowhichportchannel12isassigned
11 Reserved
10-8 CH13PA Thesebitfieldsdeterminetowhichportchannel13isassigned
7 Reserved
6-4 CH14PA Thesebitfieldsdeterminetowhichportchannel14isassigned
3 Reserved
2-0 CH15PA Thesebitfieldsdeterminetowhichportchannel15isassigned

FTCMAP FTCInterruptMappingRegister
31-16 Reserved
15-0 FTCAB Frametransfercomplete(FTC)interrupttoGroupAorGroupB

LFSMAP LFSInterruptMappingRegister
31-16 Reserved
15-0 LFSAB Lastframestarted(LFS)interrupttoGroupAorGroupB

HBCMAP HBCInterruptMappingRegister
31-16 Reserved
15-0 HBCAB Halfblockcomplete(HBC)interrupttoGroupAorGroupB

BTCMAP BTCInterruptMappingRegister
31-16 Reserved
15-0 BTCAB Blocktransfercomplete(BTC)interrupttoGroupAorGroupB

BERMAP BERInterruptMappingRegister
31-16 Reserved
15-0 BERAB Buserror(BER)interrupttoGroupAorGroupB

FTCINTENAS FTCInterruptEnableSet
31-16 Reserved
15-0 FTCINTENA Frametransfercomplete(FTC)interruptenable

FTCINTENAR FTCInterruptEnableReset
31-16 Reserved
15-0 FTCINTDIS Frametransfercomplete(FTC)interruptdisable

LFSINTENAS LFSInterruptEnableSet
31-16 Reserved
15-0 LFSINTENA Lastframestarted(LFS)interruptenable

LFSINTENAR LFSInterruptEnableReset
31-16 Reserved
15-0 LFSINTDIS Lastframestarted(LFS)interruptdisable

HBCINTENAS HBCInterruptEnableSet
31-16 Reserved
15-0 HBCINTENA Halfblockcomplete(HBC)interruptenable

HBCINTENAR HBCInterruptEnableReset
31-16 Reserved
15-0 HBCINTDIS Halfblockcomplete(HBC)interruptdisable

BTCINTENAS BTCInterruptEnableSet
31-16 Reserved
15-0 BTCINTENA Blocktransfercomplete(BTC)interruptenable

BTCINTENAR BTCInterruptEnableReset
31-16 Reserved
15-0 BTCINTDIS Blocktransfercomplete(BTC)interurptdisable

GINTFLAG GlobalInterruptFlagRegister
31-16 Reserved
15-0 GINT Globalinterruptflags

FTCFLAG FTCInterruptFlagRegister
31-16 Reserved
15-0 FTCI Frametransfercomplete(FTC)flags

LFSFLAG LFSInterruptFlagRegister
31-16 Reserved
15-0 LFSI Lastframestarted(LFS)flags

HBCFLAG HBCInterruptFlagRegister
31-16 Reserved
15-0 HBCI Halfblocktransfer(HBC)completeflags

BTCFLAG BTCInterruptFlagRegister
31-16 Reserved
15-0 BTCI Blocktransfercomplete(BTC)flags

BERFLAG BERInterruptFlagRegister
31-16 Reserved
15-0 BERI Buserror(BER)flags

PTCRL PortControlRegister
31-25 Reserved
24 PENDB TransferspendingforPortB
23-19 Reserved
18 BYB BypassFIFOB
17 PSFRHQPB PriorityschemefixorrotateforhighpriorityqueueofPortB
16 PSFRLQPB PriorityschemefixorrotateforlowpriorityqueueofPortB
15-0 Reserved

RTCTRL RAMTestControlRegister
31-1 Reserved
0 RTC RAMTestControl

DCTRL DebugControl
31-0 DWDCTRL DigitalWatchdogControl

WMR WatchMaskRegister
31-0 PBACSA 0-FFFFFFFFh

PBACSADDR PortBActiveChannelSourceAddressRegister
31-0 PBACSA 0-FFFFFFFFh

PBACDADDR PortBActiveChannelDestinationAddressRegister
31-0 PBACSA 0-FFFFFFFFh

PBACTC PortBActiveChannelTransferCountRegister
31-29 Reserved
28-16 PBFTCOUNT 0-1FFFh
15-13 Reserved
12-0 PBETCOUNT 0-1FFFh

DMAPCR ParityControlRegister
31-17 Reserved
16 ERRA Erroraction
15-9 Reserved
8 TEST Whenthisbitisset,theparitybitsarememorymappedtomakethemaccessiblebytheCPU
7-4 Reserved
3-0 PARITY_ENA Parityerrordetectionenable

DMAPAR DMAParityErrorAddressRegister
31-25 Reserved
24 EDFLAG ParityErrorDetectionFlag
23-12 Reserved
11-0 ERRORADDRESS 0-FFFh

DMAMPCTRL DMAMemoryProtectionControlRegister
31-29 Reserved
28 INT3AB Interruptassignmentofregion3toGroupAorGroupB
27 INT3ENA Interruptenableofregion3
26-25 REG3AP Region3accesspermission
24 REG3ENA Region3enable
23-21 Reserved
20 INT2AB Interruptassignmentofregion2toGroupAorGroupB
19 INT2ENA Interruptenableofregion2
18-17 REG2AP Region2accesspermission
16 REG2ENA Region2enable
15-13 Reserved
12 INT1AB Interruptassignmentofregion1toGroupAorGroupB
11 INT1ENA Interruptenableofregion1
10-9 REG1AP Region1accesspermission
8 REG1ENA Region1enable
7-5 Reserved
4 INT0AB Interruptassignmentofregion0toGroupAorGroupB
3 INT0ENA Interruptenableofregion0
2-1 REG0AP Region0accesspermission
0 REG0ENA Region0enable

DMAMPST DMAMemoryProtectionStatusRegister
31-25 Reserved
24 REG3FT Region3fault
23-17 Reserved
16 REG2FT Region2fault
15-9 Reserved
8 REG1FT Region1fault
7-1 Reserved
0 REG0FT Region0fault

00 ISADDR
31-0 PS[7-0]QUAD[3-0] Peripheralselectquadrantclockpower-downset

MIDR ModuleIDRegister
31-0 REV x

AWCC AsynchronousWaitCycleConfigurationRegister
31-30 Reserved
29 WP1 EMIF_nWAIT[1]polaritybit
28 WP0 EMIF_nWAIT[0]polaritybit
27-24 Reserved
23-22 CS5_WAIT 0-3h
21-20 CS4_WAIT 0-3h
19-18 CS3_WAIT 0-3h
17-16 CS2_WAIT 0-3h
15-8 Reserved
7-0 MAX_EXT_WAIT 0-FFh

SDTIMR SDRAMTimingRegister
31-27 T_RFC 0-1Fh
26-24 T_RP 0-7h
23 Reserved
22-20 T_RCD 0-7h
19 Reserved
18-16 T_WR 0-7h
15-12 T_RAS 0-Fh
11-8 T_RC 0-Fh
7 Reserved
6-4 T_RRD 0-7h
3-0 Reserved

SDSRETR SDRAMSelfRefreshExitTimingRegister
31-5 Reserved
4-0 T_XS 0-1Fh

INTMSK EMIFInterruptMaskRegister
31-3 Reserved
2 WR_MASKED WaitRiseMasked
1 LT_MASKED MaskedLineTrap
0 AT_MASKED AsynchronousTimeoutMasked

INTMSKSET EMIFInterruptMaskSetRegister
31-3 Reserved
2 WR_MASK_SET WaitRiseMaskSet
1 LT_MASK_SET MasksetforLT_MASKEDbitintheEMIFinterruptmaskregister(INTMSK)
0 AT_MASK_SET AsynchronousTimeoutMaskSet

INTMSKCLR EMIFInterruptMaskClearRegister
31-3 Reserved
2 WR_MASK_CLR WaitRiseMaskClear
1 LT_MASK_CLR LinetrapMaskClear
0 AT_MASK_CLR AsynchronousTimeoutMaskClear

PMCR PageModeControlRegister
31-26 CS5_PG_DEL 1-3Fh
25 CS5_PG_SIZE PageSizeforNORFlashconnectedonCS5
24 CS5_PG_MD_EN PageModeenableforNORFlashconnectedonCS5
23-18 CS4_PG_DEL 1-3Fh
17 CS4_PG_SIZE PageSizeforNORFlashconnectedonCS4
16 CS4_PG_MD_EN PageModeenableforNORFlashconnectedonCS4
15-10 CS3_PG_DEL 1-3Fh
9 CS3_PG_SIZE PageSizeforNORFlashconnectedonCS3
8 CS3_PG_MD_EN PageModeenableforNORFlashconnectedonCS3
7-2 CS2_PG_DEL 1-3Fh
1 CS2_PG_SIZE PageSizeforNORFlashconnectedonCS2
0 CS2_PG_MD_EN PageModeenableforNORFlashconnectedonCS2

ADRSTCR ADCResetControlRegister
31-1 Reserved
0 RESET ThisbitisusedtoresettheADCinternalstatemachinesandcontrol/statusregisters

ADOPMODECR ADCOperatingModeControlRegister
31 10/12BIT ThisbitcontrolstheresolutionoftheADCcore
30-25 Reserved
24 COS Thisbitaffectsemulationoperationonly
23-21 Reserved
20-17 CHNTESTEN Enabletheinputchannels’impedancemeasurementmode
16 RAMTESTEN EnabletheADCResults’RAMTestMode
15-9 Reserved
8 POWERDOWN ADCPowerDown
7-5 Reserved
4 IDLEPWRDN ADCPowerDownWhenIdle
3-1 Reserved
0 ADCEN ADCEnable

ADCALCR ADCCalibrationModeControlRegister
31-25 Reserved
24 SELFTEST ADCSelfTestEnable
23-17 Reserved
16 CALST ADCCalibrationConversionStart
15-10 Reserved
9 BRIDGEEN BridgeEnable
8 HILO ADCSelfTestmodeandCalibrationModeReferenceSourceSelection
7-1 Reserved
0 CALEN ADCCalibrationEnable

ADEVSRC ADCTriggerSourceSelectRegister
31-5 Reserved
4 EVEDGBOTH EVGroupTriggerEdgePolaritySelect
3 EVEDGSEL EventGroupTriggerEdgePolaritySelect
2-0 EVSRC EventGroupTriggerSource

ADG1SRC ADCGroup1TriggerSourceSelectRegister
31-5 Reserved
4 GIEDGBOTH Group1TriggerEdgePolaritySelect
3 G1EDGSEL Group1TriggerEdgePolaritySelect
2-0 G1SRC Group1TriggerSource

ADG2SRC ADCGroup2TriggerSourceSelectRegister
31-5 Reserved
4 G2EDGBOTH Group2TriggerEdgePolaritySelect
3 G2EDGSEL Group2TriggerEdgePolaritySelect
2-0 G2SRC Group2TriggerSource

ADEVINTENA ADCEventInterruptEnableControlRegister
31-4 Reserved
3 EVENDINTEN EventGroupConversionEndInterruptEnable
2 Reserved
1 EVOVRINTEN EventGroupMemoryOverrunInterruptEnable
0 EVTHRINTEN EventGroupThresholdInterruptEnable

ADG1INTENA ADCGroup1InterruptEnableControlRegister
31-4 Reserved
3 G1ENDINTEN Group1ConversionEndInterruptEnable
2 Reserved
1 G1OVRINTEN Group1MemoryOverrunInterruptEnable
0 G1THRINTEN Group1ThresholdInterruptEnable

ADG2INTENA ADCGroup2InterruptEnableControlRegister
31-4 Reserved
3 G2ENDINTEN Group2ConversionEndInterruptEnable
2 Reserved
1 G2OVRINTEN Group2MemoryOverrunInterruptEnable
0 G2THRINTEN Group2ThresholdInterruptEnable

ADEVINTFLG ADCEventGroupInterruptFlagRegister
31-4 Reserved
3 EVEND EventGroupConversionEnd
2 EVMEMEMPTY EventGroupResultsMemoryEmpty
1 EVMEMOVERRUN EventGroupMemoryOverrun
0 EVTHRINTFLG EventGroupThresholdInterruptFlag

ADG1INTFLG ADCGroup1InterruptFlagRegister
31-4 Reserved
3 G1END Group1ConversionEnd
2 G1MEMEMPTY Group1ResultsMemoryEmpty
1 G1MEMOVERRUN Group1MemoryOverrun
0 G1THRINTFLG Group1ThresholdInterruptFlag

ADG2INTFLG ADCGroup2InterruptFlagRegister
31-4 Reserved
3 G2END Group2ConversionEnd
2 G2MEMEMPTY Group2ResultsMemoryEmpty
1 G2MEMOVERRUN Group2MemoryOverrun
0 G2THRINTFLG Group2ThresholdInterruptFlag

ADEVDMACR ADCEventGroupDMAControlRegister
31-25 Reserved
24-16 EVBLOCKS NumberofEventGroupResultbufferstobetransferredusingDMAiftheADCmoduleis
15-4 Reserved
3 DMAEVEND EventGroupConversionEndDMATransferEnable
2 EVBLKXFER EventGroupBlockDMATransferEnable
1 Reserved
0 EVDMAEN EventGroupDMATransferEnable

ADG1DMACR ADCGroup1DMAControlRegister
31-25 Reserved
24-16 G1BLOCKS NumberofGroup1ResultbufferstobetransferredusingDMAiftheADCmoduleisconfigured
15-4 Reserved
3 DMAG1END Group1ConversionEndDMATransferEnable
2 G1BLKXFER Group1BlockDMATransferEnable
1 Reserved
0 G1DMAEN Group1DMATransferEnable

ADG2DMACR ADCGroup2DMAControlRegister
31-25 Reserved
24-16 G2BLOCKS NumberofGroup2ResultbufferstobetransferredusingDMAiftheADCmoduleisconfigured
15-4 Reserved
3 DMAG2END Group2ConversionEndDMATransferEnable
2 G2BLKXFER Group2BlockDMATransferEnable
1 Reserved
0 G2DMAEN Group2DMATransferEnable

ADBNDCR ADCResultsMemoryConfigurationRegister
31-25 Reserved
24-16 BNDA BufferBoundaryA
15-9 Reserved
8-0 BNDB BufferBoundaryB

ADBNDEND ADCResultsMemorySizeConfigurationRegister
31-17 Reserved
16 BUFINITACTIVE ADCResultsMemoryAuto-initializationStatus
15-3 Reserved
2-0 BNDEND BufferBoundaryEnd

ADEVSR ADCEventGroupStatusRegister
31-5 Reserved
4 EVEDGBOTH EVGroupTriggerEdgePolaritySelect
3 EVEDGSEL EventGroupTriggerEdgePolaritySelect
2-0 EVSRC EventGroupTriggerSource

ADG1SR ADCGroup1StatusRegister
31-5 Reserved
4 GIEDGBOTH Group1TriggerEdgePolaritySelect
3 G1EDGSEL Group1TriggerEdgePolaritySelect
2-0 G1SRC Group1TriggerSource

ADG2SR ADCGroup2StatusRegister
31-5 Reserved
4 G2EDGBOTH Group2TriggerEdgePolaritySelect
3 G2EDGSEL Group2TriggerEdgePolaritySelect
2-0 G2SRC Group2TriggerSource

ADEVSEL ADCEventGroupChannelSelectRegister
31-16 Reserved
15-0 EVSEL EventGroupchannelsselected

ADG1SEL ADCGroup1ChannelSelectRegister
31-16 Reserved
15-0 G1SEL Group1channelsselected

ADG2SEL ADCGroup2ChannelSelectRegister
31-16 Reserved
15-0 G2SEL Group2channelsselected

ADCALR ADCCalibrationandErrorOffsetCorrectionRegister
31-12 Reserved
11-0 ADCALR 0-FFFh

ADSMSTATE ADCStateMachineStatusRegister
31-4 Reserved
3-0 SMSTATE ADCStateMachineCurrentState

ADLASTCONV ADCChannelLastConversionValueRegister
31-24 Reserved
23-0 LASTCONV ADCInputChannel'sLastConvertedValue

ADEVTDIR ADCADEVTPinDirectionControlRegister
31-1 Reserved
0 ADEVTDIR ADEVTPinDirection

ADEVTOUT ADCADEVTPinOutputValueControlRegister
31-1 Reserved
0 ADEVTOUT ADEVTPinOutputValue

ADEVTIN ADCADEVTPinInputValueRegister
31-1 Reserved
0 ADEVTIN ADEVTPinInputValue

ADEVTSET ADCADEVTPinSetRegister
31-1 Reserved
0 ADEVTSET ADEVTPinSet

ADEVTCLR ADCADEVTPinClearRegister
31-1 Reserved
0 ADEVTCLR ADEVTPinClear

ADEVTPDR ADCADEVTPinOpenDrainEnableRegister
31-1 Reserved
0 ADEVTPDR ADEVTPinOpenDrainEnable

ADEVTPDIS ADCADEVTPinPullControlDisableRegister
31-1 Reserved
0 ADEVTPDIS ADEVTPinPullControlDisable

ADEVTPSEL ADCADEVTPinPullControlSelectRegister
31-1 Reserved
0 ADEVTPSEL ADEVTPinPullControlSelect

ADMAGINTOFF ADCMagnitudeCompareInterruptOffsetRegister
31-4 Reserved
3-0 MAGINTOFF MagnitudeCompareInterruptOffset

ADG1FIFORESETCR ADCGroup1FIFOResetControlRegister
31-1 Reserved
0 G1FIFORESET 0-1

ADG2FIFORESETCR ADCGroup2FIFOResetControlRegister
31-1 Reserved
0 G2FIFORESET 0-1

ADG2RAMWRADDR ADCGroup2RAMWriteAddressRegister
31-9 Reserved
8-0 G2RAMADDR Group2resultsmemorywritepointer

ADPARCR ADCParityControlRegister
31-9 Reserved
8 TEST ThisbitmapstheparitybitsintotheADCresults'RAMframesothattheapplicationcanaccess
7-4 Reserved
3-0 PARITYENA Enable/disableparitychecking

ADPARADDR ADCParityErrorAddressRegister
31-12 Reserved
11-2 ERRORADDRESS ThesebitsholdtheaddressofthefirstparityerrorgeneratedintheADCresults'RAM
1-0 Reserved

ADPWRUPDLYCTRL ADCPower-UpDelayControlRegister
31-10 Reserved
9-0 PWRUPDLY ThisregisterdefinesthenumberofVCLKcyclesthattheADCstatemachinehastowaitafter

HETPFR PrescaleFactorRegister
31-11 Reserved
10-8 LRPFC LoopResolutionPre-scaleFactorCode
7-6 Reserved
5-0 HRPFC HighResolutionPre-scaleFactorCode

HETADDR NHETCurrentAddressRegister
31-9 Reserved
8-0 HETADDR N2HETCurrentAddress

HETOFF1 OffsetIndexPriorityLevel1Register
31-6 Reserved
5-0 OFFSET1 HETOFF1[5:0]indexesthecurrentlypendinghigh-priorityinterrupt

HETOFF2 OffsetIndexPriorityLevel2Register
31-6 Reserved
5-0 OFFSET2 HETOFF2[5:0]indexesthecurrentlypendinglow-priorityinterrupt

HETINTENAS InterruptEnableSetRegister
31-0 HETINTENAS InterruptEnableSetbits

HETINTENAC InterruptEnableClearRegister
31-0 HETINTENAC InterruptEnableClearbits

HETEXC1 ExceptionControlRegister1
31-17 Reserved
16 APCNTUNRFLENA APCNTUnderflowEnable
15-9 Reserved
8 PRGMOVRFLENA ProgramOverflowEnable
7-3 Reserved
2 APCNTOVRFLPRY APCNTOverflowExceptionInterruptPriority
1 APCNTUNRFLPRY APCNTUnderflowExceptionInterruptPriority
0 PRGMOVRFLPRY ProgramOverflowExceptionInterruptPriority

HETEXC2 ExceptionControlRegister2
31-9 Reserved
8 DEBUGSTATUSFLAG DebugStatusFlag
7-3 Reserved
2 APCNTOVRFLFLAG APCNTOverflowFlag
1 APCNTUNDFLFLAG APCNTUnderflowFlag
0 PRGMOVERFLFLAG ProgramOverflowFlag

HETPRY InterruptPriorityRegister
31-0 HETPRY HETInterruptPriorityLevelbits

HETFLG InterruptFlagRegister
31-0 HETFLAG InterruptFlagRegisterBits

HETAND ANDShareControlRegister
31-16 Reserved
15-0 ANDSHARE ANDShareEnable

HETHRSH HRShareControlRegister
31-16 Reserved
15-0 HRSHARE HRShareBits

HETXOR HRXOR-ShareControlRegister
31-16 Reserved
15-0 XORSHARE XORShareEnable

HETPCR ParityControlRegister
31-9 Reserved
8 TEST TestBit
7-4 Reserved
3-0 PARITY_ENA Enable/disableparitychecking

HETPAR ParityAddressRegister
31-13 Reserved
12-2 PAOFF ParityErrorAddressOffset
1-0 Reserved

HETSFPRLD SuppressionFilterPreloadRegister
31-18 Reserved
17-16 CCDIV CounterClockDivider
15-10 Reserved
9-0 CPRLD CounterPreloadValue

HETLBPSEL LoopBackPairSelectRegister
31-16 LBPTYPE LoopBackPairTypeSelectBits
15-0 LBPSEL LoopBackPairSelectBits

HETLBPDIR LoopBackPairDirectionRegister
31-20 Reserved
19-16 LBPTSTENA LoopbackTestEnableKey
15-0 LBPDIR LoopBackPairDirectionBits

HTUGC GlobalControlRegister
31-25 Reserved
24 VBUSHOLD HoldtheVBUSbus
23-17 Reserved
16 HTUEN TransferUnitEnableBit
15-9 Reserved
8 DEBM DebugMode
7-1 Reserved
0 HTURES HTUSoftwareResetRequest

HTUCPENA ControlPacketEnableRegister
31-16 Reserved
15-0 CPENA CPEnableBits

HTUBUSY0 ControlPacketBusyRegister0
31-25 Reserved
24 BUSY0A BusyFlagforCPAofDCP0
23-17 Reserved
16 BUSY0B BusyFlagforCPBofDCP0
15-9 Reserved
8 BUSY1A BusyFlagforCPAofDCP1
7-1 Reserved
0 BUSY1B BusyFlagforCPBofDCP1

HTUBUSY1 ControlPacketBusyRegister1
31-25 Reserved
24 BUSY2A BusyFlagforCPAofDCP2
23-17 Reserved
16 BUSY2B BusyFlagforCPBofDCP2
15-9 Reserved
8 BUSY3A BusyFlagforCPAofDCP3
7-1 Reserved
0 BUSY3B BusyFlagforCPBofDCP3

HTUBUSY2 ControlPacketBusyRegister2
31-25 Reserved
24 BUSY4A BusyFlagforCPAofDCP4
23-17 Reserved
16 BUSY4B BusyFlagforCPBofDCP4
15-9 Reserved
8 BUSY5A BusyFlagforCPAofDCP5
7-1 Reserved
0 BUSY5B BusyFlagforCPBofDCP5

HTUBUSY3 ControlPacketBusyRegister3
31-25 Reserved
24 BUSY6A BusyFlagforCPAofDCP6
23-17 Reserved
16 BUSY6B BusyFlagforCPBofDCP6
15-9 Reserved
8 BUSY7A BusyFlagforCPAofDCP7
7-1 Reserved
0 BUSY7B BusyFlagforCPBofDCP7

HTUACPE ActiveControlPacketandErrorRegister
31 ERRF ErrorFlag
30-29 Reserved
28-24 ERRETC ErrorElementTransferCount
23-20 Reserved
19-16 ERRCPN ErrorControlPacketNumber
15 TIPF TransferinProgressFlag
14 BUSBUSY BusisBusy
13 Reserved
12-8 CETCOUNT CurrentElementTransferCount
7-4 Reserved
3-0 NACP NumberofActiveControlPacket

HTURLBECTRL RequestLostandBusErrorControlRegister
31-17 Reserved
16 BERINTENA BusErrorInterruptEnableBit
15-9 Reserved
8 CORL ContinueOnRequestLostError
7-1 Reserved
0 RLINTENA RequestLostInterruptEnableBit

HTUBFINTS BufferFullInterruptEnableSetRegister
31-16 Reserved
15-0 BFINTENA BusFullInterruptEnableBits

HTUBFINTC BufferFullInterruptEnableClearRegister
31-16 Reserved
15-0 BFINTDIS BufferFullInterruptDisableBits

HTUINTMAP InterruptMappingRegister
31-17 Reserved
16 MAPSEL InterruptMappingSelectBit
15-0 CPINTMAP CPInterruptMappingBits

HTUINTOFF0 InterruptOffsetRegister0
31-11 Reserved
10-8 INTTYPE0 InterruptTypeofInterruptLine0
7-5 Reserved
4-0 CPOFF0 CPOffset

HTUINTOFF1 InterruptOffsetRegister1
31-11 Reserved
10-8 INTTYPE1 InterruptTypeofInterruptLine1
7-5 Reserved
4-0 CPOFF1 CPOffset

HTUBIM BufferInitializationModeRegister
31-8 Reserved
7-0 BIM BufferInitializationMode

HTURLOSTFL RequestLostFlagRegister
31-16 Reserved
15-0 CPRLFL CPRequestLostFlags

HTUBFINTFL BufferFullInterruptFlagRegister
31-16 Reserved
15-0 BFINTFL BufferFullInterruptFlags

HTUBERINTFL BERInterruptFlagRegister
31-16 Reserved
15-0 BERINTFL BusErrorInterruptFlags

HTUMP1S MemoryProtection1StartAddressRegister
31-0 STARTADDRESS1 Thestartaddressdefinesatwhichmainmemoryaddresstheregionbegins

HTUMP1E MemoryProtection1EndAddressRegister
31-0 ENDADDRESS1 Theendaddressdefinesatwhichaddresstheregionends

HTUDCTRL DebugControlRegister
31-28 Reserved
27-24 CPNUM CPNumber
23-17 Reserved
16 HTUDBGS HTUDebugStatus
15-1 Reserved
0 DBREN DebugRequestEnable

HTUWMR WatchMaskRegister
31-24 Reserved
23-16 CLASS ModuleClass
15-8 TYPE SubtypewithinaClass
7-0 REV ModuleRevisionNumber

HTUID ModuleIdentificationRegister
31-24 Reserved
23-16 CLASS ModuleClass
15-8 TYPE SubtypewithinaClass
7-0 REV ModuleRevisionNumber

HTUPCR ParityControlRegister
31-17 Reserved
16 COPE ContinueonParityError
15-9 Reserved
8 TEST Test
7-4 Reserved
3-0 PARITY_ENA Enable/DisableParityChecking

HTUPAR ParityAddressRegister
31-13 Reserved
12-2 PAOFF ParityErrorAddressOffset
1-0 Reserved

HTUMPCS MemoryProtectionControlandStatusRegister
31-28 Reserved
27-24 CPNUM0 ControlPacketNumberforsinglememoryprotectionregionconfiguration
23-18 Reserved
17 MPEFT1 MemoryProtectionErrorFaultFlag1
16 MPEFT0 MemoryProtectionErrorFaultFlag0
15-12 Reserved
11-8 CPNUM1 ControlPacketNumberforsinglememoryprotectionregionconfiguration
7-6 Reserved
5 INTENA01 InterruptEnable01
4 ACCR01 AccessRights01
3 REG01ENA RegionEnable01
2 INTENA0 InterruptEnable0
1 ACCR AccessRights0
0 REG0ENA RegionEnable0

HTUMP0S MemoryProtection0StartAddressRegister
31-0 ISTARTADDRESS0 Thestartaddressdefinesatwhichmainmemoryaddresstheregionbegins

HTUMP0E MemoryProtection0EndAddressRegister
31-0 ENDADDRESS0 Theendaddressdefinesatwhichaddresstheregionends

HTUDCP0IFADDRA InitialFullAddressARegister
31-0 IFADDRA InitialAddressofBufferAinmainmemory

HTUDCP0IFADDRB InitialFullAddressBRegister
31-0 IFADDRB InitialAddressofBufferBinmainmemory

HTUDCP0IHADDRCT InitialNHETAddressandControlRegister
31-24 Reserved
23 DIR DirectionofTransfer
22 SIZE SizeofTransferredData
21 ADDMH AddressingModeNHETAddress
20 ADDFM AddressingModeMainMemoryAddress
19-18 TMBA TransferModeforBufferA
17-16 TMBB TransferModeforBufferB
15-13 Reserved
12-2 IHADDR InitialNHETAddress
1-0 Reserved

HTUDCP0ITCOUNT InitialTransferCountRegister
31-29 Reserved
28-16 IFTCOUNT 0-1FFFh
15-13 Reserved
12-0 IETCOUNT 0-1FFFh

HTUDCP1IFADDRA InitialFullAddressARegister
31-0 IFADDRA InitialAddressofBufferAinmainmemory

InitialFullAddressBRegister 018h
31-0 IFADDRB InitialAddressofBufferBinmainmemory

GIOGCR0 GIOGlobalControlRegister
31-1 Reserved
0 RESET GIOreset

GIOINTDET GIOInterruptDetectRegister
31-24 GIOINTDET3 InterruptdetectionselectforpinsGIOD[7:0]
23-16 GIOINTDET2 InterruptdetectionselectforpinsGIOC[7:0]
15-8 GIOINTDET1 InterruptdetectionselectforpinsGIOB[7:0]
7-0 GIOINTDET0 InterruptdetectionselectforpinsGIOA[7:0]

GIOPOL GIOInterruptPolarityRegister
31-24 GIOPOL3 InterruptpolarityselectforpinsGIOD[7:0]
23-16 GIOPOL2 InterruptpolarityselectforpinsGIOC[7:0]
15-8 GIOPOL1 InterruptpolarityselectforpinsGIOB[7:0]
7-0 GIOPOL0 InterruptpolarityselectforpinsGIOA[7:0]

GIOENASET GIOInterruptEnableSetRegister
31-24 GIOENASET3 InterruptenableforpinsGIOD[7:0]
23-16 GIOENASET2 InterruptenableforpinsGIOC[7:0]
15-8 GIOENASET1 InterruptenableforpinsGIOB[7:0]
7-0 GIOENASET0 InterruptenableforpinsGIOA[7:0]

GIOENACLR GIOInterruptEnableClearRegister
31-24 GIOENACLR3 InterruptenableforpinsGIOD[7:0]
23-16 GIOENACLR2 InterruptenableforpinsGIOC[7:0]
15-8 GIOENACLR1 InterruptenableforpinsGIOB[7:0]
7-0 GIOENACLR0 InterruptenableforpinsGIOA[7:0]

GIOLVLSET GIOInterruptPrioritySetRegister
31-24 GIOLVLSET3 GIOhighpriorityinterruptforpinsGIOD[7:0]
23-16 GIOLVLSET2 GIOhighpriorityinterruptforpinsGIOC[7:0]
15-8 GIOLVLSET1 GIOhighpriorityinterruptforpinsGIOB[7:0]
7-0 GIOLVLSET0 GIOhighpriorityinterruptforpinsGIOA[7:0]

GIOLVLCLR GIOInterruptPriorityClearRegister
31-24 GIOLVLCLR3 GIOlowpriorityinterruptforpinsGIOD[7:0]
23-16 GIOLVLCLR2 GIOlowpriorityinterruptforpinsGIOC[7:0]
15-8 GIOLVLCLR1 GIOlowpriorityinterruptforpinsGIOB[7:0]
7-0 GIOLVLCLR0 GIOlowpriorityinterruptforpinsGIOA[7:0]

GIOFLG GIOInterruptFlagRegister
31-24 GIOFLG3 GIOflagforpinsGIOD[7:0]
23-16 GIOFLG2 GIOflagforpinsGIOC[7:0]
15-8 GIOFLG1 GIOflagforpinsGIOB[7:0]
7-0 GIOFLG0 GIOflagforpinsGIOA[7:0]

GIOOFF1 GIOOffset1Register
31-6 Reserved
5-0 GIOOFF1 GIOoffset1

GIOOFF2 GIOOffset2Register
31-6 Reserved
5-0 GIOOFF2 GIOoffset2

GIOEMU1 GIOEmulation1Register
31-6 Reserved
5-0 GIOEMU1 GIOoffsetemulation1

GIOEMU2 GIOEmulation2Register
31-6 Reserved
5-0 GIOEMU2 GIOoffsetemulation2

GIODIR[A-H] GIODataDirectionRegister
31-8 Reserved
7-0 GIODIR[X] GIOdatadirectionofportX,pins[7:0]

GIODataInputRegister Section22.5.12
31-8 Reserved
7-0 GIODIN[X] GIOdatainputforportX,pins[7:0]

FFF7BC40h,FFF7BC60h, GIODSET[A-H]
31-8 Reserved
7-0 GIODSET[X] GIOdatasetforportX,pins[7:0]

GCR GlobalControlReset
31-10 Reserved
9-8 ROM_DIV PrescalerdividerbitsforROMclocksource
7-4 Reserved
3-0 MSTGENA Memoryself-testcontrollerglobalenablekey

TSCB TransferStatusCurrentBuffer
31-21 Reserved
20-16 TSMS[4:0] TransferStateMachineStatus
15-13 Reserved
12 STUH StatusofTransferUnitStateMachineforHaltDetection
11-9 Reserved
8 IDLE DetectsTransferStateMachineStateIDLE
7 Reserved
6-0 BN[6:0] 0-7Fh

LTBCC LastTransferredBuffertoCommunicationController
31-7 Reserved.
6-0 BN[6:0] 0-7Fh

LTBSM LastTransferredBuffertoSystemMemory
31-7 Reserved
6-0 BN[6:0] 0-7Fh

TBA TransferBaseAddress
31-0 TBA(31-0) 0-FFFFFFFFh

NTBA NextTransferBaseAddress
31-0 BAMS(31-0) 0-FFFFFFFFh

BAMS BaseAddressofMirroredStatus
31-0 BAMS(31-0) 0-FFFFFFFFh

SAMP StartAddressofMemoryProtection
31-0 SAMP(31-0) 0-FFFFFFFFh

EAMP EndAddressofMemoryProtection
31-0 EAMP(31-0) 0-FFFFFFFFh

TSMO1 TransfertoSystemMemoryOccurred1
31-0 TSMO1(31-0) TransfertoSystemMemoryOccurredRegister1

TSMO2 TransfertoSystemMemoryOccurred2
31-0 TSMO2(31-0) TransfertoSystemMemoryOccurredRegister2

TSMO3 TransfertoSystemMemoryOccurred3
31-0 TSMO3(31-0) TransfertoSystemMemoryOccurredRegister3

TSMO4 TransfertoSystemMemoryOccurred4
31-0 TSMO4(31-0) TransfertoSystemMemoryOccurredRegister4

TCCO1 TransfertoCommunicationControllerOccurred1
31-0 TCCO1(31-0) TransfertoCommunicationControllerOccurredRegister1

TCCO2 TransfertoCommunicationControllerOccurred2
31-0 TCCO2(31-0) TransfertoCommunicationControllerOccurredRegister2

TCCO3 TransfertoCommunicationControllerOccurred3
31-0 TCCO3(31-0) TransfertoCommunicationControllerOccurredRegister3

TCCO4 TransfertoCommunicationControllerOccurred4
31-0 TCCO4(31-0) TransfertoCommunicationControllerOccurredRegister4

TOOFF TransferOccurredOffset
31-9 Reserved
8 TDIR TransferDirection
7-0 OFF(7-0) OffsetVector

PEADR ParityErrorAddress
31-9 Reserved
8-0 ADR(8-0) 0-1FFh

TEIF TransferErrorInterrupt
31-11 Reserved
10-8 RSTATE(2-0) ReadErrorInterruptGeneration(interruptgenerationonVBUSreadtransfererrors)
7 Reserved
6-4 WSTATE(2-0) WriteErrorInterruptGeneration(interruptgenerationonVBUSwritetransfererrors)
3-2 Reserved
1 TNRE TransferNotReadyEnable
0 FACE ForbiddenAccessEnable

TEIRES TransferErrorInterruptEnableSet
31-11 Reserved
10-8 RSTATE(2-0) ReadErrorInterruptGeneration(interruptgenerationonVBUSreadtransfererrors)
7 Reserved
6-4 WSTATE(2-0) WriteErrorInterruptGeneration(interruptgenerationonVBUSwritetransfererrors)
3-2 Reserved
1 TNRE TransferNotReadyEnable
0 FACE ForbiddenAccessEnable

TEIRER TransferErrorInterruptEnableReset
31-11 Reserved
10-8 RSTATE(2-0) ReadErrorInterruptGeneration(interruptgenerationonVBUSreadtransfererrors)
7 Reserved
6-4 WSTATE(2-0) WriteErrorInterruptGeneration(interruptgenerationonVBUSwritetransfererrors)
3-2 Reserved
1 TNRE TransferNotReadyEnable
0 FACE ForbiddenAccessEnable

TTSMS1 TriggerTransfertoSystemMemorySet1
31-0 TTSMS1(31-0) TriggerTransfertoSystemMemorySet1

TTSMR1 TriggerTransfertoSystemMemoryReset1
31-0 TTSMR1(31-0) 0-FFFFFFFFh

TTSMS2 TriggerTransfertoSystemMemorySet2
31-0 TTSMS2(31-0) TriggerTransfertoSystemMemorySet2

TTSMR2 TriggerTransfertoSystemMemoryReset2
31-0 TTSMR2(31-0) 0-FFFFFFFFh

TTSMS3 TriggerTransfertoSystemMemorySet3
31-0 TTSMS3(31-0) TriggerTransfertoSystemMemorySet3

TTSMR3 TriggerTransfertoSystemMemoryReset3
31-0 TTSMR3(31-0) 0-FFFFFFFFh

TTSMS4 TriggerTransfertoSystemMemorySet4
31-0 TTSMS4(31-0) TriggerTransfertoSystemMemorySet4

TTSMR4 TriggerTransfertoSystemMemoryReset4
31-0 TTSMR4(31-0) 0-FFFFFFFFh

TTCCS1 TriggerTransfertoCommunicationControllerSet1
31-0 TTCCS1(31-0) TriggerTransfertoCommunicationControllerSet1

TTCCR1 TriggerTransfertoCommunicationControllerReset1
31-0 TTCCR1(31-0) 0-FFFFFFFFh

TTCCS2 TriggerTransfertoCommunicationControllerSet2
31-0 TTCCS2(31-0) TriggerTransfertoCommunicationControllerSet2

TTCCR2 TriggerTransfertoCommunicationControllerReset2
31-0 TTCCR2(31-0) 0-FFFFFFFFh

TTCCS3 TriggerTransfertoCommunicationControllerSet3
31-0 TTCCS3(31-0) TriggerTransfertoCommunicationControllerSet3

TTCCR3 TriggerTransfertoCommunicationControllerReset3
31-0 TTCCR3(31-0) 0-FFFFFFFFh

TTCCS4 TriggerTransfertoCommunicationControllerSet4
31-0 TTCCS4(31-0) TriggerTransfertoCommunicationControllerSet4

TTCCR4 TriggerTransfertoCommunicationControllerReset4
31-0 TTCCR4(31-0) 0-FFFFFFFFh

ETESMS1 EnableTransferonEventtoSystemMemorySet1
31-0 ETESMS1(31-0) EnableTransferonEventtoSystemMemorySet1

ETESMR1 EnableTransferonEventtoSystemMemoryReset1
31-0 ETESMR1(31-0) 0-FFFFFFFFh

ETESMS2 EnableTransferonEventtoSystemMemorySet2
31-0 ETESMS2(31-0) EnableTransferonEventtoSystemMemorySet2

ETESMR2 EnableTransferonEventtoSystemMemoryReset2
31-0 ETESMR2(31-0) 0-FFFFFFFFh

ETESMS3 EnableTransferonEventtoSystemMemorySet3
31-0 ETESMS3(31-0) EnableTransferonEventtoSystemMemorySet3

ETESMR3 EnableTransferonEventtoSystemMemoryReset3
31-0 ETESMR3(31-0) 0-FFFFFFFFh

ETESMS4 EnableTransferonEventtoSystemMemorySet4
31-0 ETESMS4(31-0) EnableTransferonEventtoSystemMemorySet4

ETESMR4 EnableTransferonEventtoSystemMemoryReset4
31-0 ETESMR4(31-0) 0-FFFFFFFFh

CESMS1 ClearonEventtoSystemMemorySet1
31-0 CESMS1(31-0) ClearonEventtoSystemMemorySet1

CESMR1 ClearonEventtoSystemMemoryReset1
31-0 CESMR1(31-0) 0-FFFFFFFFh

CESMS2 ClearonEventtoSystemMemorySet2
31-0 CESMS2(31-0) ClearonEventtoSystemMemorySet2

CESMR2 ClearonEventtoSystemMemoryReset2
31-0 CESMR2(31-0) 0-FFFFFFFFh

CESMS3 ClearonEventtoSystemMemorySet3
31-0 CESMS3(31-0) ClearonEventtoSystemMemorySet3

CESMR3 ClearonEventtoSystemMemoryReset3
31-0 CESMR3(31-0) 0-FFFFFFFFh

CESMS4 ClearonEventtoSystemMemorySet4
31-0 CESMS4(31-0) ClearonEventtoSystemMemorySet4

CESMR4 ClearonEventtoSystemMemoryReset4
31-0 CESMR4(31-0) 0-FFFFFFFFh

TSMIES1 TransfertoSystemMemoryInterruptEnableSet1
31-0 TTSMIES1(31-0) TransfertoSystemMemoryInterruptEnableSet1

TSMIER1 TransfertoSystemMemoryInterruptEnableReset1
31-0 TSMIER1(31-0) 0-FFFFFFFFh

TSMIES2 TransfertoSystemMemoryInterruptEnableSet2
31-0 TSMIES2(31-0) TransfertoSystemMemoryInterruptEnableSet2

TSMIER2 TransfertoSystemMemoryInterruptEnableReset2
31-0 TSMIER2(31-0) 0-FFFFFFFFh

TSMIES3 TransfertoSystemMemoryInterruptEnableSet3
31-0 TSMIES3(31-0) TransfertoSystemMemoryInterruptEnableSet3

TSMIER3 TransfertoSystemMemoryInterruptEnableReset3
31-0 TSMIER3(31-0) 0-FFFFFFFFh

TSMIES4 TransfertoSystemMemoryInterruptEnableSet4
31-0 TSMIES4(31-0) TransfertoSystemMemoryInterruptEnableSet4

TSMIER4 TransfertoSystemMemoryInterruptEnableReset4
31-0 TSMIER4(31-0) 0-FFFFFFFFh

TCR TransferConfigurationRAM
31 Reserved
30 EMUTRACEDIS EmulationModeTraceDisable
29-28 Reserved
27-24 ADDRPARITYOVERRIDE AddressParityOverride
23-20 Reserved
19-16 ADDRPARITYDISABLE AddressParityDetectDisable
15-9 Reserved
8 ECCWREN ECCMemoryWriteEnable
7-4 Reserved
3-0 ECCDETECTEN ECCDetectEnable

TCRParity TCRParityTestMode
31-17 Reserved
16 PAB2 ParityBitforTCRxByte2
15-9 Reserved
8 PAB1 ParityBitforTCRxByte1
7-1 Reserved
0 PAB0 ParityBitforByte0

TEST1 TestRegister1
31-28 CERB CodingErrorReportChannelB
27-24 CERA CodingErrorReportChannelA
23-22 Reserved
21 TXENB ControlofchannelBtransmitenablepin
20 TXENA ControlofchannelAtransmitenablepin
19 TXB ControlofchannelBtransmitpin
18 TXA ControlofchannelAtransmitpin
17 RXB MonitorchannelBreceivepin
16 RXA MonitorchannelAreceivepin
15-10 Reserved
9 AOB ActivityonB
8 AOA ActivityonA
7-6 Reserved
5-4 TMC Testmodecontrol
3-2 Reserved
1 ELBE ExternalLoopBackEnable
0 WRTEN Writetestregisterenable

LCK LockRegister
31-16 Reserved
15-8 TMK 0-1FFh
7-0 CLK 0-FFh

20h EIR
31-27 Reserved
26 TABB TransmissionAcrossBoundaryChannelB
25 LTVB LatesttransmitviolationchannelB
24 EDB ErrordetectedonchannelB
23-19 Reserved
18 TABA TransmissionAcrossBoundaryChannelA
17 LTVA LatesttransmitviolationchannelA
16 EDA ErrordetectedonchannelA
15-12 Reserved
11 MHF MessageHandlerConstraintsFlag
10 IOBA IllegalOutputbufferAccess
9 IIBA IllegalInputBufferAccess
8 EFA EmptyFIFOAccess
7 RFO ReceiveFIFOoverrun
6 PERR Parityerror
5 CCL CHICommandLocked
4 CCF Clockcorrectionfailure
3 SFO Syncframeoverflow
2 SFBM Syncframesbelowminimum
1 CNA Commandnotaccepted
0 PEMC POCerrormodechanged

MTCCV MacrotickandCycleCounterValueRegister
31-22 Reserved
21-16 CCV 0-3Fh
15-14 Reserved
13-0 MTV 0-3E80h

RCV RateCorrectionValueRegister
31-0 CRC1 Channel1CRCValueLowRegister

OCV OffsetCorrectionValueRegister
31-20 Reserved
19-0 OCV Offsetcorrectionvalue(inmicroticks)

SFS SyncFrameStatusRegister
31-20 Reserved
19 RCLR Ratecorrectionlimitreached
18 MRCS Missingratecorrectionsignal
17 OCLR Offsetcorrectionlimitreached
16 MOCS Missingoffsetcorrectionsignal
15-12 VSBO 0-Fh
11-8 VSBE 0-Fh
7-4 VSAO 0-Fh
3-0 VSAE 0-Fh

SWNIT SymbolWindowandNITStatusRegister
31-12 Reserved
11 SBNB SlotboundaryviolationduringNITchannelB
10 SENB SyntaxerrorduringNITchannelB
9 SBNA SlotboundaryviolationduringNITchannelA
8 SENA SyntaxerrorduringNITchannelA
7 MTSB MTSReceivedonChannelB
6 MTSA MTSReceivedonChannelA
5 TCSB TransmissionconflictinsymbolwindowchannelB
4 SBSB SlotboundaryviolationinsymbolwindowchannelB
3 SESB SyntaxerrorinsymbolwindowchannelB
2 TCSA TransmissionconflictinsymbolwindowchannelA
1 SBSA SlotboundaryviolationinsymbolwindowchannelA
0 SESA SyntaxerrorinsymbolwindowchannelA

ACS AggregatedChannelStatusRegister
31-13 Reserved
12 SBVB SlotboundaryviolationonchannelB
11 CIB CommunicationindicatorchannelB
10 CEDB ContenterrordetectedonchannelB
9 SEDB SyntaxerrordetectedonchannelB
8 VFRB ValidframereceivedonchannelB
7-5 Reserved
4 SBVA SlotboundaryviolationonchannelA
3 CIA CommunicationindicatorchannelA
2 CEDA ContenterrordetectedonchannelA
1 SEDA SyntaxerrordetectedonchannelA
0 VFRA ValidframereceivedonchannelA

ESIDn EvenSyncIDRegister[1...15]
31-16 Reserved
15 RXEB ReceivedevensyncIDonchannelB
14 RXEA ReceivedevensyncIDonchannelA
13-10 Reserved
9-0 EID EvenSyncID

OSIDn OddSyncIDRegister[1...15]
31-16 Reserved
15 RXOB ReceivedoddsyncIDonchannelB
14 RXOA ReceivedoddsyncIDonchannelA
13-10 Reserved
9-0 OID OddSyncID

IBCM InputBufferCommandMaskRegister
31-19 Reserved
18 STXRS Settransmissionrequestshadow
17 LDSS Loaddatasectionshadow
16 LHSS Loadheadersectionshadow
15-3 Reserved
2 STXRH Settransmissionrequesthost
1 LDSH Loaddatasectionhost
0 LHSH Loadheadersectionhost

IBCR InputBufferCommandRequestRegister
31 IBSYS Inputbufferbusyshadow
30-23 Reserved
22-16 IBRS 0-7Fh
15 IBSYH Inputbufferbusyhost
14-7 Reserved
6-0 IBRH 0-7Fh

DCANINT InterruptRegister
31-27 Reserved
26 TABB TransmissionAcrossBoundaryChannelB
25 LTVB LatesttransmitviolationchannelB
24 EDB ErrordetectedonchannelB
23-19 Reserved
18 TABA TransmissionAcrossBoundaryChannelA
17 LTVA LatesttransmitviolationchannelA
16 EDA ErrordetectedonchannelA
15-12 Reserved
11 MHF MessageHandlerConstraintsFlag
10 IOBA IllegalOutputbufferAccess
9 IIBA IllegalInputBufferAccess
8 EFA EmptyFIFOAccess
7 RFO ReceiveFIFOoverrun
6 PERR Parityerror
5 CCL CHICommandLocked
4 CCF Clockcorrectionfailure
3 SFO Syncframeoverflow
2 SFBM Syncframesbelowminimum
1 CNA Commandnotaccepted
0 PEMC POCerrormodechanged

DCANTEST TestRegister
31-27 Reserved
26 ALTLIMPCLOCKENABLE ThisbitselectsaclockdrivenbytheGIOB[0]pinasanalternatelimpclocktotheclock
25 RANGEDETCTRL Rangedetectioncontrol
24 RANGEDETENASSEL Selectsrangedetectionenable
23-20 Reserved
19-16 CLK_TEST_EN Clocktestenable
15-12 Reserved
11-8 SEL_GIO_PIN GIOB[0]pinclocksourcevalid,clocksourceselect
7-4 Reserved
3-0 SEL_ECP_PIN ECLKpinclocksourceselect

SPIGCR0 SPIGlobalControlRegister0
31-1 Reserved
0 Reserved

SPIGCR1 SPIGlobalControlRegister1
31-25 Reserved
24 SPIEN SPIenable
23-17 Reserved
16 LOOPBACK Internalloop-backtestmode
15-9 Reserved
8 POWERDOWN Whenactive,theSPIstatemachineentersapower-downstate
7-2 Reserved
1 CLKMOD Clockmode
0 MASTER SPISIMO/SPISOMIpindirectiondetermination

SPIINT0 SPIInterruptRegister
31-25 Reserved
24 ENABLEHIGHZ SPIENApinhigh-impedanceenable
23-17 Reserved
16 DMAREQEN DMArequestenable
15-10 Reserved
9 TXINTENA Causesaninterrupttobegeneratedeverytimedataiswrittentotheshiftregister,sothat
8 RXINTENA CausesaninterrupttobegeneratedwhentheRXINTFLAGbit(SPIFlagRegister
7 Reserved
6 RXOVRNINTENA Overruninterruptenable
5 Reserved
4 BITERRENA Enablesinterruptonbiterror
3 DESYNCENA Enablesinterruptondesynchronizedslave
2 PARERRENA Enablesinterrupt-on-parity-error
1 TIMEOUTENA EnablesinterruptonENAsignaltime-out
0 DLENERRENA Datalengtherrorinterruptenable

SPILVL SPIInterruptLevelRegister
31-10 Reserved
9 TXINTLVL Transmitinterruptlevel
8 RXINTLVL Receiveinterruptlevel
7 Reserved
6 RXOVRNINTLVL Receiveoverruninterruptlevel
5 Reserved
4 BITERRLVL Biterrorinterruptlevel
3 DESYNCLVL Desynchronizedslaveinterruptlevel
2 PARERRLVL Parityerrorinterruptlevel
1 TIMEOUTLVL SPIENApintime-outinterruptlevel
0 DLENERRLVL Datalengtherrorinterruptlevel(line)select

SPIFLG SPIFlagRegister
31-25 Reserved
24 BUFINITACTIVE Indicatesthestatusofmulti-bufferinitializationprocess
23-10 Reserved
9 TXINTFLG Transmitter-emptyinterruptflag
8 RXINTFLG Receiver-fullinterruptflag
7 Reserved
6 RXOVRNINTFLG Receiveroverrunflag
5 Reserved
4 BITERRFLG Mismatchofinternaltransmitdataandtransmitteddata
3 DESYNCFLG Desynchronizationofslavedevice
2 PARITYERRFLG Calculatedparitydiffersfromreceivedparitybit
1 TIMEOUTFLG Time-outcausedbynonactivationofENAsignal
0 DLENERRFLG Data-lengtherrorflag

SPIPC0 SPIPinControlRegister0
31-24 SOMIFUN Slaveout,masterinfunction
23-16 SIMOFUN Slavein,masteroutfunction
15-12 Reserved
11 SOMIFUN0 Slaveout,masterinfunction
10 SIMOFUN0 Slavein,masteroutfunction
9 CLKFUN SPIclockfunction
8 ENAFUN SPIENAfunction
7-0 SCSFUN SPISCSxfunction

SPIPC1 SPIPinControlRegister1
31-24 SOMIDIR SPISOMIxdirection
23-16 SIMODIR SPISIMOxdirection
15-12 Reserved
11 SOMIDIR0 SPISOMI0direction
10 SIMODIR0 SPISIMO0direction
9 CLKDIR SPICLKdirection
8 ENADIR SPIENAdirection
7-0 SCSDIR SPISCSxdirection

SPIPC2 SPIPinControlRegister2
31-24 SOMIDIN SPISOMIxdatain
23-16 SIMODIN SPISIMOxdatain
15-12 Reserved
11 SOMIDIN0 SPISOMI0datain
10 SIMODIN0 SPISIMO0datain
9 CLKDIN Clockdatain
8 ENADIN SPIENAdatain
7-0 SCSDIN SPISCSxdatain

SPIPC3 SPIPinControlRegister3
31-24 SOMIDOUT SPISOMIxdataoutwrite
23-16 SIMODOUT SPISIMOxdataoutwrite
15-12 Reserved
11 SOMIDOUT0 SPISOMI0dataoutwrite
10 SIMODOUT0 SPISIMO0dataoutwrite
9 CLKDOUT SPICLKdataoutwrite
8 ENADOUT SPIENAdataoutwrite
7-0 SCSDOUT SPISCSxdataoutwrite

SPIPC4 SPIPinControlRegister4
31-24 SOMISET SPISOMIxdataoutset
23-16 SIMOSET SPISIMOxdataoutset
15-12 Reserved
11 SOMISET0 SPISOMI0dataoutset
10 SIMOSET0 SPISIMO0dataoutset
9 CLKSET SPICLKdataoutset
8 ENASET SPIENAdataoutset
7-0 SCSSET SPISCSxdataoutset

SPIPC5 SPIPinControlRegister5
31-24 SOMICLR SPISOMIxdataoutclear
23-16 SIMOCLR SPISIMOxdataoutclear
15-12 Reserved
11 SOMICLR0 SPISOMI0dataoutcleart
10 SIMOCLR0 SPISIMO0dataoutclear
9 CLKCLR SPICLKdataoutclear
8 ENACLR SPIENAdataoutclear
7-0 SCSCLR SPISCSxdataoutclear

SPIPC6 SPIPinControlRegister6
31-24 SOMIPDR SPISOMIxopendrainenable
23-16 SIMOPDR SPISIMOxopendrainenable
15-12 Reserved
11 SOMIPDR0 SOMI0open-drainenable
10 SIMOPDR0 SPISIMO0open-drainenable
9 CLKPDR CLKopendrainenable
8 ENAPDR SPIENApinopendrainenable
7-0 SCSPDR SPISCSxopendrainenable

SPIPC7 SPIPinControlRegister7
31-24 SOMIDIS SOMIxpullcontrolenable/disable
23-16 SIMODIS SIMOxpullcontrolenable/disable
15-12 Reserved
11 SOMIPDIS0 SPISOMI0pullcontrolenable/disable
10 SIMOPDIS0 SPISIMO0pullcontrolenable/disable
9 CLKPDIS CLKpullcontrolenable/disable
8 ENAPDIS ENABLEpullcontrolenable/disable
7-0 SCSPDIS SCSxpullcontrolenable/disable

SPIPC8 SPIPinControlRegister8
31-24 SOMIPSEL SPISOMIxpullselect
23-16 SIMOPSEL SPISIMOxpullselect
15-12 Reserved
11 SOMIPSEL0 SOMIpullselect
10 SIMOPSEL0 SPISIMOpullselect
9 CLKPSEL CLKpullselect
8 ENAPSEL ENABLEpullselect
7-0 SCSPSEL SCSxpullselect

SPIDAT0 SPITransmitDataRegister0
31-16 Reserved
15-0 TXDATA 0-FFFFh

SPIDAT1 SPITransmitDataRegister1
31-29 Reserved
28 CSHOLD Chipselectholdmode
27 Reserved
26 WDEL Enablethedelaycounterattheendofthecurrenttransaction
25-24 DFSEL Datawordformatselect
23-16 CSNR 0-FFh
15-0 TXDATA 0-FFFFh

SPIBUF SPIReceiveBufferRegister
31 RXEMPTY Receivedatabufferempty
30 RXOVR Receivedatabufferoverrun
29 TXFULL Transmitdatabufferfull
28 BITERR Biterror
27 DESYNC Desynchronizationofslavedevice
26 PARITYERR Parityerror
25 TIMEOUT Time-outbecauseofnon-activationofENApin
24 DLENERR Datalengtherrorflag
23-16 LCSNR 0-FFh
15-0 RXDATA 0-FFFFh

SPIEMU SPIEmulationRegister
31-16 Reserved
15-0 EMU_RXDATA 0-FFFFh

SPIDELAY SPIDelayRegister
31-24 C2TDELAY 0-1FFh
23-16 T2CDELAY 0-1FFh
15-8 T2EDELAY 0-1FFh
7-0 C2EDELAY 0-1FFh

SPIDEF SPIDefaultChipSelectRegister
31-8 Reserved
7-0 CDEF 0-FFh

SPIFMT SPIDataFormatRegisters
16 PHASE SPIdataformatxclockdelay
15-8 PRESCALE SPIdataformatxprescaler
7-5 Reserved
4-0 CHARLEN 0-1Fh

INTVECT0 InterruptVector0
31-5 Reserved
4-0 INVECT0 0-1Fh

INTVECT1 InterruptVector1
31-5 Reserved
4-0 INVECT1 0-1Fh

MIBSPIE Multi-bufferModeEnableRegister
31-17 Reserved
16 RXRAMACCESS Receive-RAMaccesscontrol
15-1 Reserved
0 MSPIENA Multi-buffermodeenable

TGITENST TGInterruptEnableSetRegister
31-16 SETINTENRDY TGinterruptset(enable)whentransferfinished
15-0 SETINTENSUS TGinterruptset(enabled)whentransfersuspended

TGITENCR TGInterruptEnableClearRegister
31-16 CLRINTENRDY TGinterruptclear(disabled)whentransferfinished
15-0 CLRINTENSUS TGinterruptclear(disabled)whentransfersuspended

TGITLVST TransferGroupInterruptLevelSetRegister
31-16 SETINTLVLRDY Transfer-groupcompletedinterruptlevelset
15-0 SETINTLVLSUS Transfer-groupsuspendedinterruptlevelset

TGITLVCR TransferGroupInterruptLevelClearRegister
31-16 CLRINTLVLRDY Transfer-groupcompletedinterruptlevelclear
15-0 CLRINTLVLSUS Transfergroupsuspendedinterruptlevelclear

TGINTFLG TransferGroupInterruptFlagRegister
31-16 INTFLGRDY Transfer-groupinterruptflagforatransfer-completedinterrupt
15-0 INTFLGSUS Transfer-groupinterruptflagforatransfer-suspendinterrupt

TICKCNT TickCountRegister
31 TICKENA Tickcounterenable
30 RELOAD Pre-loadthetickcounter
29-28 CLKCTRL Tickcounterclocksourcecontrol
27-16 Reserved
15-0 TICKVALUE 0-FFFFh

LTGPEND LastTGEndPointer
31-29 Reserved
28-24 TGINSERVICE TheTGnumbercurrentlybeingservicedbythesequencer
23-15 Reserved
14-8 LPEND 0-7Fh
7-0 Reserved

DMACNTLEN DMALargeCount
31-1 Reserved
0 LARGECOUNT Selecteitherthe16-bitDMAxCOUNTcountersorthesmallercountersinDMAxCTRL

UERRADDR1 RXRAMUncorrectableParityErrorAddressRegister
31-10 Reserved
9-0 OVERADDR1 200-3FFh

UERRADDR0 TXRAMUncorrectableParityErrorAddressRegister
31-9 Reserved
8-0 UERRADDR0 0-1FFh

RXOVRN_BUF_ADDR RXRAMOverrunBufferAddressRegister
31-10 Reserved
9-0 RXOVRN_BUF_ADDR 200-3FCh

IOLPBKTSTCR I/OLoopbackTestControlRegister
31-25 Reserved
24 SCSFAILFLG BitindicatingafailureonSPISCSpincompareduringanalogloopback
23-21 Reserved
20 CTRLBITERR ControlsinducingofBITERRduringI/Oloopbacktestmode
19 CTRLDESYNC ControlsinducingofthedesyncerrorduringI/Oloopbacktestmode
18 CTRLPARERR ControlsinducingoftheparityerrorsduringI/Oloopbacktestmode
17 CTRLTIMEOUT ControlsinducingofthetimeouterrorduringI/Oloopbacktestmode
16 CTRLDLENERR ControlsinducingofthedatalengtherrorduringI/Oloopbacktestmode
15-12 Reserved
11-8 IOLPBKSTENA ModuleI/Oloopbacktestenablekey
7-6 Reserved
5-3 ERRSCSPIN Injecterroronchip-selectpinnumberx
2 CTRLSCSPIN Enable/disabletheinjectionofanerrorontheSPISCS[3:0]pins
1 LPBKTYPE ModuleI/Oloopbacktype(analog/digital)
0 RXPENA Enableanalogloopbackthroughthereceivepin

EXTENDED_PRESCALE1 SPIExtendedPrescaleRegister1
31-27 Reserved
26-16 EPRESCALE_FMT1 0-7FFh
15-11 Reserved
10-0 EPRESCALE_FMT0 0-7FFh

EXTENDED_PRESCALE2 SPIExtendedPrescaleRegister2
31-27 Reserved
26-16 EPRESCALE_FMT3 0-7FFh
15-11 Reserved
10-0 EPRESCALE_FMT2 0-7FFh

TXRAM Multi-bufferRAMTransmitDataRegister
31-9 Reserved
8-0 UERRADDR0 0-1FFh

RXRAM Multi-bufferRAMReceiveBufferRegister
31-10 Reserved
9-0 OVERADDR1 200-3FFh

SCIGCR0 SCIGlobalControlRegister0
31-1 Reserved
0 RESET ThisbitresetstheSCI/LINmodule

SCISETINT SCISetInterruptRegister
31 SETBEINT Setbiterrorinterrupt
30 SETPBEINT Setphysicalbuserrorinterrupt
29 SETCEINT Setchecksum-errorinterrupt
28 SETISFEINT Setinconsistent-synch-field-errorinterrupt
27 SETNREINT Setno-response-errorinterrupt
26 SETFEINT Setframing-errorinterrupt
25 SETOEINT Setoverrun-errorinterrupt
24 SETPEINT Setparityinterrupt
23-19 Reserved
18 SETRXDMAALL SetreceiveDMAall
17 SETRXDMA SetreceiverDMA
16 SETTXDMA SettransmitDMA
15-14 Reserved
13 SETIDINT Setidentificationinterrupt
12-10 Reserved
9 SETRXINT Receiverinterruptenable
8 SETTXINT Settransmitterinterrupt
7 SETTOA3WUSINT Settimeoutafterthreewakeupsignalsinterrupt
6 SETTOAWUSINT Settimeoutafterwakeupsignalinterrupt
5 Reserved
4 SETTIMEOUTINT Settimeoutinterrupt
3-2 Reserved
1 SETWAKEUPINT Setwake-upinterrupt
0 SETBRKDTINT Setbreak-detectinterrupt

SCICLEARINT SCIClearInterruptRegister
31 CLRBEINT Clearbiterrorinterrupt
30 CLRPBEINT Clearphysicalbuserrorinterrupt
29 CLRCEINT Clearchecksum-errorinterrupt
28 CLRISFEINT Clearinconsistent-synch-field-error(ISFE)interrupt
27 CLRNREINT Clearno-response-errorinterrupt
26 CLRFEINT Clearframing-errorinterrupt
25 CLROEINT Clearoverrun-errorinterrupt
24 CLRPEINT Clearparityinterrupt
23-19 Reserved
18 CLRRXDMAALL ClearreceiveDMAall
17 CLRRXDMA ClearreceiveDMArequest
16 CLRTXDMA CleartransmitDMArequest
15-14 Reserved
13 CLRIDINT ClearIDinterrupt
12-10 Reserved
9 CLRRXINT Clearreceiverinterrupt
8 CLRTXINT Cleartransmitterinterrupt
7 CLRTOA3WUSINT Cleartimeoutafterthreewakeupsignalsinterrupt
6 CLRTOAWUSINT Cleartimeoutafterwakeupsignalinterrupt
5 Reserved
4 CLRTIMEOUTINT Cleartimeoutinterrupt
3-2 Reserved
1 CLRWAKEUPINT Clearwake-upinterrupt
0 CLRBRKDTINT Clearbreak-detectinterrupt

SCISETINTLVL SCISetInterruptLevelRegister
31 SETBEINTLVL Setbiterrorinterruptlevel
30 SETPBEINTLVL Setphysicalbuserrorinterruptlevel
29 SETCEINTLVL Setchecksum-errorinterruptlevel
28 SETISFEINTLVL Setinconsistent-synch-field-errorinterruptlevel
27 SETNREINTLVL Setno-response-errorinterruptlevel
26 SETFEINTLVL Setframing-errorinterruptlevel
25 SETOEINTLVL Setoverrun-errorinterruptlevel
24 SETPEINTLVL Setparityerrorinterruptlevel
23-19 Reserved
18 SETRXDMAALLLVL SetreceiveDMAallinterruptlevels
17-14 Reserved
13 SETIDINTLVL SetIDinterruptlevel
12-10 Reserved
9 SETRXINTLVL Setreceiverinterruptlevel
8 SETTXINTLVL Settransmitterinterruptlevel
7 SETTOA3WUSINTLVL Settimeoutafterthreewakeupsignalsinterruptlevel
6 SETTOAWUSINTLVL Settimeoutafterwakeupsignalinterruptlevel
5 Reserved
4 SETTIMEOUTINTLVL Settimeoutinterruptlevel
3-2 Reserved
1 SETWAKEUPINTLVL Setwake-upinterruptlevel
0 SETBRKDTINTLVL Setbreak-detectinterruptlevel

SCICLEARINTLVL SCIClearInterruptLevelRegister
31 CLRBEINTLVL Clearbiterrorinterrupt
30 CLRPBEINTLVL Clearphysicalbuserrorinterrupt
29 CLRCEINTLVL Clearchecksum-errorinterrupt
28 CLRISFEINTLVL Clearinconsistent-synch-field-error(ISFE)interrupt
27 CLRNREINTLVL Clearno-response-errorinterrupt
26 CLRFEINTLVL Clearframing-errorinterrupt
25 CLROEINTLVL Clearoverrun-errorinterrupt
24 CLRPEINTLVL Clearparityinterrupt
23-19 Reserved
18 CLRRXDMAALLLVL ClearreceiveDMAinterruptlevel
17-14 Reserved
13 CLRIDINTLVL ClearIDinterrupt
12-10 Reserved
9 CLRRXINTLVL Clearreceiverinterrupt
8 CLRTXINTLVL Cleartransmitterinterrupt
7 CLRTOA3WUSINTLVL Cleartimeoutafterthreewakeupsignalsinterrupt
6 CLRTOAWUSINTLVL Cleartimeoutafterwakeupsignalinterrupt
5 Reserved
4 CLRTIMEOUTINTLVL Cleartimeoutinterrupt
3-2 Reserved
1 CLRWAKEUPINTLVL Clearwake-upinterrupt
0 CLRBRKDTINTLVL Clearbreak-detectinterrupt

SCIINTVECT0 SCIInterruptVectorOffset0
31-5 Reserved
4-0 INVECT0 0-1Fh

SCIINTVECT1 SCIInterruptVectorOffset1
31-5 Reserved
4-0 INVECT1 0-1Fh

SCIFORMAT SCIFormatControlRegister
31-19 Reserved
18-16 LENGTH 0-3h
15-3 Reserved
2-0 CHAR 0-7h

BRS BaudRateSelectionRegister
31-13 Reserved
12-0 MBR 0-1FFFh

SCIPIO0 SCIPinI/OControlRegister0
31-3 Reserved
2 TXFUNC Transferfunction
1 RXFUNC Receivefunction
0 Reserved

SCIPIO1 SCIPinI/OControlRegister1
31-3 Reserved
2 TXDIR Transmitpindirection
1 RXDIR Receivepindirection
0 Reserved

SCIPIO2 SCIPinI/OControlRegister2
31-3 Reserved
2 TXIN Transmitpinin
1 RXIN Receivepinin
0 Reserved

SCIPIO3 SCIPinI/OControlRegister3
31-3 Reserved
2 TXOUT Transmitpinout
1 RXOUT Receivepinout
0 Reserved

SCIPIO4 SCIPinI/OControlRegister4
31-3 Reserved
2 TXSET Transmitpinset
1 RXSET Receivepinset
0 Reserved

SCIPIO5 SCIPinI/OControlRegister5
31-3 Reserved
2 TXCLR Transmitpinclear
1 RXCLR Receivepinclear
0 Reserved

SCIPIO6 SCIPinI/OControlRegister6
31-3 Reserved
2 TXPDR Transmitpinopendrainenable
1 RXPDR Receivepinopentrainenable
0 Reserved

SCIPIO7 SCIPinI/OControlRegister7
31-3 Reserved
2 TXPD Transmitpinpullcontroldisable
1 RXPD Receivepinpullcontroldisable
0 Reserved

SCIPIO8 SCIPinI/OControlRegister8
31-3 Reserved
2 TXPSL TXpinpullselect
1 RXPSL RXpinpullselect
0 Reserved

LINCOMPARE LINCompareRegister
31-10 Reserved
9-8 SDEL 2-bitsynchdelimitercompare
7-3 Reserved
2-0 SBREAK Synchbreakextend

LINRD0 LINReceiveBuffer0Register
31-24 RD0 0-FFh
23-16 RD1 0-FFh
15-8 RD2 0-FFh
7-0 RD3 0-FFh

LINRD1 LINReceiveBuffer1Register
31-24 RD4 0-FFh
23-16 RD5 0-FFh
15-8 RD6 0-FFh
7-0 RD7 0-FFh

LINMASK LINMaskRegister
31-24 Reserved
23-16 RXIDMASK 0-FFh
15-8 Reserved
7-0 TXIDMASK 0-FFh

LINID LINIdentificationRegister
31-24 Reserved
23-16 RECEIVEDID 0-FFh
15-8 ID-SLAVETASKBYTE 0-FFh
7-0 IDBYTE 0-FFh

LINTD0 LINTransmitBuffer0
31-24 TD0 0-FFh
23-16 TD1 0-FFh
15-8 TD2 0-FFh
7-0 TD3 0-FFh

LINTD1 LINTransmitBuffer1
31-24 TD4 0-FFh
23-16 TD5 0-FFh
15-8 TD6 0-FFh
7-0 TD7 0-FFh

MBRS MaximumBaudRateSelectionRegister
31-13 Reserved
12-0 MBR 0-1FFFh

SCIGCR0 SCIGlobalControlRegister0
31-1 Reserved
0 RESET ThisbitresetstheSCI/LINmodule

SCISETINT SCISetInterruptRegister
31 SETBEINT Setbiterrorinterrupt
30 SETPBEINT Setphysicalbuserrorinterrupt
29 SETCEINT Setchecksum-errorinterrupt
28 SETISFEINT Setinconsistent-synch-field-errorinterrupt
27 SETNREINT Setno-response-errorinterrupt
26 SETFEINT Setframing-errorinterrupt
25 SETOEINT Setoverrun-errorinterrupt
24 SETPEINT Setparityinterrupt
23-19 Reserved
18 SETRXDMAALL SetreceiveDMAall
17 SETRXDMA SetreceiverDMA
16 SETTXDMA SettransmitDMA
15-14 Reserved
13 SETIDINT Setidentificationinterrupt
12-10 Reserved
9 SETRXINT Receiverinterruptenable
8 SETTXINT Settransmitterinterrupt
7 SETTOA3WUSINT Settimeoutafterthreewakeupsignalsinterrupt
6 SETTOAWUSINT Settimeoutafterwakeupsignalinterrupt
5 Reserved
4 SETTIMEOUTINT Settimeoutinterrupt
3-2 Reserved
1 SETWAKEUPINT Setwake-upinterrupt
0 SETBRKDTINT Setbreak-detectinterrupt

SCICLEARINT SCIClearInterruptRegister
31 CLRBEINT Clearbiterrorinterrupt
30 CLRPBEINT Clearphysicalbuserrorinterrupt
29 CLRCEINT Clearchecksum-errorinterrupt
28 CLRISFEINT Clearinconsistent-synch-field-error(ISFE)interrupt
27 CLRNREINT Clearno-response-errorinterrupt
26 CLRFEINT Clearframing-errorinterrupt
25 CLROEINT Clearoverrun-errorinterrupt
24 CLRPEINT Clearparityinterrupt
23-19 Reserved
18 CLRRXDMAALL ClearreceiveDMAall
17 CLRRXDMA ClearreceiveDMArequest
16 CLRTXDMA CleartransmitDMArequest
15-14 Reserved
13 CLRIDINT ClearIDinterrupt
12-10 Reserved
9 CLRRXINT Clearreceiverinterrupt
8 CLRTXINT Cleartransmitterinterrupt
7 CLRTOA3WUSINT Cleartimeoutafterthreewakeupsignalsinterrupt
6 CLRTOAWUSINT Cleartimeoutafterwakeupsignalinterrupt
5 Reserved
4 CLRTIMEOUTINT Cleartimeoutinterrupt
3-2 Reserved
1 CLRWAKEUPINT Clearwake-upinterrupt
0 CLRBRKDTINT Clearbreak-detectinterrupt

SCISETINTLVL SCISetInterruptLevelRegister
31 SETBEINTLVL Setbiterrorinterruptlevel
30 SETPBEINTLVL Setphysicalbuserrorinterruptlevel
29 SETCEINTLVL Setchecksum-errorinterruptlevel
28 SETISFEINTLVL Setinconsistent-synch-field-errorinterruptlevel
27 SETNREINTLVL Setno-response-errorinterruptlevel
26 SETFEINTLVL Setframing-errorinterruptlevel
25 SETOEINTLVL Setoverrun-errorinterruptlevel
24 SETPEINTLVL Setparityerrorinterruptlevel
23-19 Reserved
18 SETRXDMAALLLVL SetreceiveDMAallinterruptlevels
17-14 Reserved
13 SETIDINTLVL SetIDinterruptlevel
12-10 Reserved
9 SETRXINTLVL Setreceiverinterruptlevel
8 SETTXINTLVL Settransmitterinterruptlevel
7 SETTOA3WUSINTLVL Settimeoutafterthreewakeupsignalsinterruptlevel
6 SETTOAWUSINTLVL Settimeoutafterwakeupsignalinterruptlevel
5 Reserved
4 SETTIMEOUTINTLVL Settimeoutinterruptlevel
3-2 Reserved
1 SETWAKEUPINTLVL Setwake-upinterruptlevel
0 SETBRKDTINTLVL Setbreak-detectinterruptlevel

SCICLEARINTLVL SCIClearInterruptLevelRegister
31 CLRBEINTLVL Clearbiterrorinterrupt
30 CLRPBEINTLVL Clearphysicalbuserrorinterrupt
29 CLRCEINTLVL Clearchecksum-errorinterrupt
28 CLRISFEINTLVL Clearinconsistent-synch-field-error(ISFE)interrupt
27 CLRNREINTLVL Clearno-response-errorinterrupt
26 CLRFEINTLVL Clearframing-errorinterrupt
25 CLROEINTLVL Clearoverrun-errorinterrupt
24 CLRPEINTLVL Clearparityinterrupt
23-19 Reserved
18 CLRRXDMAALLLVL ClearreceiveDMAinterruptlevel
17-14 Reserved
13 CLRIDINTLVL ClearIDinterrupt
12-10 Reserved
9 CLRRXINTLVL Clearreceiverinterrupt
8 CLRTXINTLVL Cleartransmitterinterrupt
7 CLRTOA3WUSINTLVL Cleartimeoutafterthreewakeupsignalsinterrupt
6 CLRTOAWUSINTLVL Cleartimeoutafterwakeupsignalinterrupt
5 Reserved
4 CLRTIMEOUTINTLVL Cleartimeoutinterrupt
3-2 Reserved
1 CLRWAKEUPINTLVL Clearwake-upinterrupt
0 CLRBRKDTINTLVL Clearbreak-detectinterrupt

SCIINTVECT0 SCIInterruptVectorOffset0
31-5 Reserved
4-0 INVECT0 0-1Fh

SCIINTVECT1 SCIInterruptVectorOffset1
31-5 Reserved
4-0 INVECT1 0-1Fh

SCIFORMAT SCIFormatControlRegister
31-19 Reserved
18-16 LENGTH 0-3h
15-3 Reserved
2-0 CHAR 0-7h

BRS BaudRateSelectionRegister
31-13 Reserved
12-0 MBR 0-1FFFh

SCIPIO0 SCIPinI/OControlRegister0
31-3 Reserved
2 TXFUNC Transferfunction
1 RXFUNC Receivefunction
0 Reserved

SCIPIO1 SCIPinI/OControlRegister1
31-3 Reserved
2 TXDIR Transmitpindirection
1 RXDIR Receivepindirection
0 Reserved

SCIPIO2 SCIPinI/OControlRegister2
31-3 Reserved
2 TXIN Transmitpinin
1 RXIN Receivepinin
0 Reserved

SCIPIO3 SCIPinI/OControlRegister3
31-3 Reserved
2 TXOUT Transmitpinout
1 RXOUT Receivepinout
0 Reserved

SCIPIO4 SCIPinI/OControlRegister4
31-3 Reserved
2 TXSET Transmitpinset
1 RXSET Receivepinset
0 Reserved

SCIPIO5 SCIPinI/OControlRegister5
31-3 Reserved
2 TXCLR Transmitpinclear
1 RXCLR Receivepinclear
0 Reserved

SCIPIO6 SCIPinI/OControlRegister6
31-3 Reserved
2 TXPDR Transmitpinopendrainenable
1 RXPDR Receivepinopentrainenable
0 Reserved

SCIPIO7 SCIPinI/OControlRegister7
31-3 Reserved
2 TXPD Transmitpinpullcontroldisable
1 RXPD Receivepinpullcontroldisable
0 Reserved

SCIPIO8 SCIPinI/OControlRegister8
31-3 Reserved
2 TXPSL TXpinpullselect
1 RXPSL RXpinpullselect
0 Reserved

REVID EMACControlModuleRevisionIDRegister
31-0 REV IdentifiestheEMACControlModulerevision

SOFTRESET EMACControlModuleSoftwareResetRegister
31-1 Reserved
0 Reserved

INTCONTROL EMACControlModuleInterruptControlRegister
31-18 Reserved
17 C0TXPACEEN EnablepacingforTXinterruptpulsegeneration
16 C0RXPACEEN EnablepacingforRXinterruptpulsegeneration
15-12 Reserved
11-0 INTPRESCALE 0-7FFh

C0RXTHRESHEN EMACControlModuleReceiveThresholdInterruptEnableRegister
31-8 Reserved
7 RXCH7THRESHEN EnableC0RXTHRESHPULSEinterruptgenerationforRXChannel7
6 RXCH6THRESHEN EnableC0RXTHRESHPULSEinterruptgenerationforRXChannel6
5 RXCH5THRESHEN EnableC0RXTHRESHPULSEinterruptgenerationforRXChannel5
4 RXCH4THRESHEN EnableC0RXTHRESHPULSEinterruptgenerationforRXChannel4
3 RXCH3THRESHEN EnableC0RXTHRESHPULSEinterruptgenerationforRXChannel3
2 RXCH2THRESHEN EnableC0RXTHRESHPULSEinterruptgenerationforRXChannel2
1 RXCH1THRESHEN EnableC0RXTHRESHPULSEinterruptgenerationforRXChannel1
0 RXCH0THRESHEN EnableC0RXTHRESHPULSEinterruptgenerationforRXChannel0

C0RXEN EMACControlModuleReceiveInterruptEnableRegister
31-8 Reserved
7 RXCH7EN EnableC0RXPULSEinterruptgenerationforRXChannel7
6 RXCH6EN EnableC0RXPULSEinterruptgenerationforRXChannel6
5 RXCH5EN EnableC0RXPULSEinterruptgenerationforRXChannel5
4 RXCH4EN EnableC0RXPULSEinterruptgenerationforRXChannel4
3 RXCH3EN EnableC0RXPULSEinterruptgenerationforRXChannel3
2 RXCH2EN EnableC0RXPULSEinterruptgenerationforRXChannel2
1 RXCH1EN EnableC0RXPULSEinterruptgenerationforRXChannel1
0 RXCH0EN EnableC0RXPULSEinterruptgenerationforRXChannel0

C0TXEN EMACControlModuleTransmitInterruptEnableRegister
31-8 Reserved
7 TXCH7EN EnableC0TXPULSEinterruptgenerationforTXChannel7
6 TXCH6EN EnableC0TXPULSEinterruptgenerationforTXChannel6
5 TXCH5EN EnableC0TXPULSEinterruptgenerationforTXChannel5
4 TXCH4EN EnableC0TXPULSEinterruptgenerationforTXChannel4
3 TXCH3EN EnableC0TXPULSEinterruptgenerationforTXChannel3
2 TXCH2EN EnableC0TXPULSEinterruptgenerationforTXChannel2
1 TXCH1EN EnableC0TXPULSEinterruptgenerationforTXChannel1
0 TXCH0EN EnableC0TXPULSEinterruptgenerationforTXChannel0

C0MISCEN EMACControlModuleMiscellaneousInterruptEnableRegister
31-4 Reserved
3 STATPENDEN EnableC0MISCPULSEinterruptgenerationwhenEMACstatisticsinterruptsaregenerated
2 HOSTPENDEN EnableC0MISCPULSEinterruptgenerationwhenEMAChostinterruptsaregenerated
1 LINKINT0EN EnableC0MISCPULSEinterruptgenerationwhenMDIOLINKINT0interrupts(correspondingto
0 USERINT0EN EnableC0MISCPULSEinterruptgenerationwhenMDIOUSERINT0interrupts(corresponding

C0RXSTAT EMACControlModuleReceiveInterruptStatusRegister
31-8 Reserved
7 RXCH7STAT InterruptstatusforRXChannel7maskedbytheC0RXENregister
6 RXCH6STAT InterruptstatusforRXChannel6maskedbytheC0RXENregister
5 RXCH5STAT InterruptstatusforRXChannel5maskedbytheC0RXENregister
4 RXCH4STAT InterruptstatusforRXChannel4maskedbytheC0RXENregister
3 RXCH3STAT InterruptstatusforRXChannel3maskedbytheC0RXENregister
2 RXCH2STAT InterruptstatusforRXChannel2maskedbytheC0RXENregister
1 RXCH1STAT InterruptstatusforRXChannel1maskedbytheC0RXENregister
0 RXCH0STAT InterruptstatusforRXChannel0maskedbytheC0RXENregister

C0TXSTAT EMACControlModuleTransmitInterruptStatusRegister
31-8 Reserved
7 TXCH7STAT InterruptstatusforTXChannel7maskedbytheC0TXENregister
6 TXCH6STAT InterruptstatusforTXChannel6maskedbytheC0TXENregister
5 TXCH5STAT InterruptstatusforTXChannel5maskedbytheC0TXENregister
4 TXCH4STAT InterruptstatusforTXChannel4maskedbytheC0TXENregister
3 TXCH3STAT InterruptstatusforTXChannel3maskedbytheC0TXENregister
2 TXCH2STAT InterruptstatusforTXChannel2maskedbytheC0TXENregister
1 TXCH1STAT InterruptstatusforTXChannel1maskedbytheC0TXENregister
0 TXCH0STAT InterruptstatusforTXChannel0maskedbytheC0TXENregister

C0MISCSTAT EMACControlModuleMiscellaneousInterruptStatusRegister
31-4 Reserved
3 STATPENDSTAT InterruptstatusforEMACSTATPENDmaskedbytheC0MISCENregister
2 HOSTPENDSTAT InterruptstatusforEMACHOSTPENDmaskedbytheC0MISCENregister
1 LINKINT0STAT InterruptstatusforMDIOLINKINT0maskedbytheC0MISCENregister
0 USERINT0STAT InterruptstatusforMDIOUSERINT0maskedbytheC0MISCENregister

C0RXIMAX EMACControlModuleReceiveInterruptsPerMillisecondRegister
31-6 Reserved
5-0 RXIMAX 2-3Fh

C0TXIMAX EMACControlModuleTransmitInterruptsPerMillisecondRegister
31-6 Reserved
5-0 TXIMAX 2-3Fh

REVID MDIORevisionIDRegister
31-0 REV IdentifiestheEMACControlModulerevision

CONTROL MDIOControlRegister
31 IDLE StatemachineIDLEstatusbit
30 ENABLE Statemachineenablecontrolbit
29 Reserved
28-24 HIGHEST_USER_CHANNEL 0-1Fh
23-21 Reserved
20 PREAMBLE Preambledisable
19 FAULT Faultindicator
18 FAULTENB Faultdetectenable
17-16 Reserved
15-0 CLKDIV 0-FFFFh

ALIVE PHYAliveStatusregister
31-0 ALIVE MDIOAlivebits

LINK PHYLinkStatusRegister
31-0 LINK MDIOLinkstatebits

USERPHYSEL0 MDIOUserPHYSelectRegister0
31-8 Reserved
7 LINKSEL Linkstatusdeterminationselectbit
6 LINKINTENB Linkchangeinterruptenable
5 Reserved
4-0 PHYADRMON 0-1Fh

USERPHYSEL1 MDIOUserPHYSelectRegister1
31-8 Reserved
7 LINKSEL Linkstatusdeterminationselectbit
6 LINKINTENB Linkchangeinterruptenable
5 Reserved
4-0 PHYADRMON 0-1Fh

TXREVID TransmitRevisionIDRegister
31-0 TXREV Transmitmodulerevision

TXCONTROL TransmitControlRegister
31-1 Reserved
0 Reserved

TXTEARDOWN TransmitTeardownRegister
31-3 Reserved
2-0 TXTDNCH 0-7h

RXREVID ReceiveRevisionIDRegister
31-0 RXREV Receivemodulerevision

RXCONTROL ReceiveControlRegister
31-1 Reserved
0 Reserved

RXTEARDOWN ReceiveTeardownRegister
31-3 Reserved
2-0 RXTDNCH 0-7h

TXINTSTATRAW TransmitInterruptStatus(Unmasked)Register
31-8 Reserved
7 TX7PEND 0-1
6 TX6PEND 0-1
5 TX5PEND 0-1
4 TX4PEND 0-1
3 TX3PEND 0-1
2 TX2PEND 0-1
1 TX1PEND 0-1
0 TX0PEND 0-1

TXINTSTATMASKED TransmitInterruptStatus(Masked)Register
31-8 Reserved
7 TX7PEND 0-1
6 TX6PEND 0-1
5 TX5PEND 0-1
4 TX4PEND 0-1
3 TX3PEND 0-1
2 TX2PEND 0-1
1 TX1PEND 0-1
0 TX0PEND 0-1

TXINTMASKSET TransmitInterruptMaskSetRegister
31-8 Reserved
7 TX7MASK 0-1
6 TX6MASK 0-1
5 TX5MASK 0-1
4 TX4MASK 0-1
3 TX3MASK 0-1
2 TX2MASK 0-1
1 TX1MASK 0-1
0 TX0MASK 0-1

TXINTMASKCLEAR TransmitInterruptClearRegister
31-8 Reserved
7 TX7MASK 0-1
6 TX6MASK 0-1
5 TX5MASK 0-1
4 TX4MASK 0-1
3 TX3MASK 0-1
2 TX2MASK 0-1
1 TX1MASK 0-1
0 TX0MASK 0-1

MACINVECTOR MACInputVectorRegister
31-28 Reserved
27 STATPEND 0-1
26 HOSTPEND 0-1
25 LINKINT0 0-1
24 USERINT0 0-1
23-16 TXPEND 0-FFh
15-8 RXTHRESHPEND 0-FFh
7-0 RXPEND 0-FFh

MACEOIVECTOR MACEndOfInterruptVectorRegister
31-5 Reserved
4-0 INTVECT 0-1Fh

RXINTSTATRAW ReceiveInterruptStatus(Unmasked)Register
31-16 Reserved
15 RX7THRESHPEND 0-1
14 RX6THRESHPEND 0-1
13 RX5THRESHPEND 0-1
12 RX4THRESHPEND 0-1
11 RX3THRESHPEND 0-1
10 RX2THRESHPEND 0-1
9 RX1THRESHPEND 0-1
8 RX0THRESHPEND 0-1
7 RX7PEND 0-1
6 RX6PEND 0-1
5 RX5PEND 0-1
4 RX4PEND 0-1
3 RX3PEND 0-1
2 RX2PEND 0-1
1 RX1PEND 0-1
0 RX0PEND 0-1

RXINTSTATMASKED ReceiveInterruptStatus(Masked)Register
31-16 Reserved
15 RX7THRESHPEND 0-1
14 RX6THRESHPEND 0-1
13 RX5THRESHPEND 0-1
12 RX4THRESHPEND 0-1
11 RX3THRESHPEND 0-1
10 RX2THRESHPEND 0-1
9 RX1THRESHPEND 0-1
8 RX0THRESHPEND 0-1
7 RX7PEND 0-1
6 RX6PEND 0-1
5 RX5PEND 0-1
4 RX4PEND 0-1
3 RX3PEND 0-1
2 RX2PEND 0-1
1 RX1PEND 0-1
0 RX0PEND 0-1

RXINTMASKSET ReceiveInterruptMaskSetRegister
31-16 Reserved
15 RX7THRESHMASK 0-1
14 RX6THRESHMASK 0-1
13 RX5THRESHMASK 0-1
12 RX4THRESHMASK 0-1
11 RX3THRESHMASK 0-1
10 RX2THRESHMASK 0-1
9 RX1THRESHMASK 0-1
8 RX0THRESHMASK 0-1
7 RX7MASK 0-1
6 RX6MASK 0-1
5 RX5MASK 0-1
4 RX4MASK 0-1
3 RX3MASK 0-1
2 RX2MASK 0-1
1 RX1MASK 0-1
0 RX0MASK 0-1

RXINTMASKCLEAR ReceiveInterruptMaskClearRegister
31-16 Reserved
15 RX7THRESHMASK 0-1
14 RX6THRESHMASK 0-1
13 RX5THRESHMASK 0-1
12 RX4THRESHMASK 0-1
11 RX3THRESHMASK 0-1
10 RX2THRESHMASK 0-1
9 RX1THRESHMASK 0-1
8 RX0THRESHMASK 0-1
7 RX7MASK 0-1
6 RX6MASK 0-1
5 RX5MASK 0-1
4 RX4MASK 0-1
3 RX3MASK 0-1
2 RX2MASK 0-1
1 RX1MASK 0-1
0 RX0MASK 0-1

MACINTSTATRAW MACInterruptStatus(Unmasked)Register
31-2 Reserved
1 HOSTPEND 0-1
0 STATPEND 0-1

MACINTSTATMASKED MACInterruptStatus(Masked)Register
31-2 Reserved
1 HOSTPEND 0-1
0 STATPEND 0-1

MACINTMASKSET MACInterruptMaskSetRegister
31-2 Reserved
1 HOSTMASK 0-1
0 STATMASK 0-1

MACINTMASKCLEAR MACInterruptMaskClearRegister
31-2 Reserved
1 HOSTMASK 0-1
0 STATMASK 0-1

104h RXUNICASTSET
31-8 Reserved
7 RXCH7EN 0-1
6 RXCH6EN 0-1
5 RXCH5EN 0-1
4 RXCH4EN 0-1
3 RXCH3EN 0-1
2 RXCH2EN 0-1
1 RXCH1EN 0-1
0 RXCH0EN 0-1

MACSTATUS MACStatusRegister
31 IDLE EMACidlebit
30-24 Reserved
23-20 TXERRCODE 0-Fh
19 Reserved
18-16 TXERRCH 0-7h
15-12 RXERRCODE 0-Fh
11 Reserved
10-8 RXERRCH 0-7h
7-3 Reserved
2 RXQOSACT ReceiveQualityofService(QOS)activebit
1 RXFLOWACT Receiveflowcontrolactivebit
0 TXFLOWACT Transmitflowcontrolactivebit

EMCONTROL EmulationControlRegister
31-2 Reserved
1 SOFT Emulationsoftbit
0 FREE Emulationfreebit

FIFOCONTROL FIFOControlRegister
31-2 Reserved
1-0 TXCELLTHRESH 0-3h

MACCONFIG MACConfigurationRegister
31-24 TXCELLDEPTH 3h
23-16 RXCELLDEPTH 3h
15-8 ADDRESSTYPE 2h
7-0 MACCFIG 2h

SOFTRESET SoftResetRegister
31-1 Reserved
0 Reserved

MACSRCADDRLO MACSourceAddressLowBytesRegister
31-16 Reserved
15-8 MACSRCADDR0 0-FFh
7-0 MACSRCADDR1 0-FFh

MACSRCADDRHI MACSourceAddressHighBytesRegister
31-24 MACSRCADDR2 0-FFh
23-16 MACSRCADDR3 0-FFh
15-8 MACSRCADDR4 0-FFh
7-0 MACSRCADDR5 0-FFh

MACHASH1 MACHashAddressRegister1
31-0 MACHASH1 0-FFFFFFFFh

MACHASH2 MACHashAddressRegister2
31-0 MACHASH2 0-FFFFFFFFh

BOFFTEST BackOffTestRegister
31-26 Reserved
25-16 RNDNUM 0-3FFh
15-12 COLLCOUNT 0-Fh
11-10 Reserved
9-0 TXBACKOFF 0-3FFh

TPACETEST TransmitPacingAlgorithmTestRegister
31-5 Reserved
4-0 PACEVAL 0-1Fh

RXPAUSE ReceivePauseTimerRegister
31-16 Reserved
15-0 PAUSETIMER 0-FFh

TXPAUSE TransmitPauseTimerRegister
31-16 Reserved
15-0 PAUSETIMER 0-FFh

MACADDRLO MACAddressLowBytesRegister
31-21 Reserved
20 VALID Addressvalidbit
19 MATCHFILT Matchorfilterbit
18-16 CHANNEL 0-7h
15-8 MACADDR0 0-FFh
7-0 MACADDR1 0-FFh

MACADDRHI MACAddressHighBytesRegister
31-24 MACADDR2 0-FFh
23-16 MACADDR3 0-FFh
15-8 MACADDR4 0-FFh
7-0 MACADDR5 0-FFh

MACINDEX MACIndexRegister
31-3 Reserved
2-0 MACINDEX 0-7h

DMMGLBCTRL DMMGlobalControlRegister
31-25 Reserved
24 BUSY Busyindicator
23-19 Reserved
18 CONTCLK ContinuousDMMCLKinput
17 COS Continueonsuspend
16 RESET Reset
15-11 Reserved
10-9 DDM_WIDTH PacketWidthindirectdatamode
8 TM_DMM PacketFormat
7-4 Reserved
3-0 ON/OFF Switchmoduleonoroff

DMMINTSET DMMInterruptSetRegister
31-18 Reserved
17 PROG_BUFF ProgrammableBufferInterruptSet
16 EO_BUFF EndofBufferInterruptSet
15 DEST3REG2 Destination3Region2InterruptSet
14 DEST3REG1 Destination3Region1InterruptSet
13 DEST2REG2 Destination2Region2InterruptSet
12 DEST2REG1 Destination2Region1InterruptSet
11 DEST1REG2 Destination1Region2InterruptSet
10 DEST1REG1 Destination1Region1InterruptSet
9 DEST0REG2 Destination0Region2InterruptSet
8 DEST0REG1 Destination0Region1InterruptSet
7 BUSERROR BusErrorResponseforerrorsgeneratedwhendoinginternalbustransfers
6 BUFF_OVF BufferOverflow
5 SRC_OVF SourceOverflow
4 DEST3_ERR Destination3Error
3 DEST2_ERR Destination2ErrorInterruptSet
2 DEST1_ERR Destination1ErrorInterruptSet
1 DEST0_ERR Destination0ErrorInterruptSet
0 PACKET_ERR_INT PacketError

DMMINTCLR DMMInterruptClearRegister
31-18 Reserved
17 PROG_BUFF ProgrammableBufferInterruptSet
16 EO_BUFF EndofBufferInterruptSet
15 DEST3REG2 Destination3Region2InterruptSet
14 DEST3REG1 Destination3Region1InterruptSet
13 DEST2REG2 Destination2Region2InterruptSet
12 DEST2REG1 Destination2Region1InterruptSet
11 DEST1REG2 Destination1Region2InterruptSet
10 DEST1REG1 Destination1Region1InterruptSet
9 DEST0REG2 Destination0Region2InterruptSet
8 DEST0REG1 Destination0Region1InterruptSet
7 BUSERROR BusErrorResponseforerrorsgeneratedwhendoinginternalbustransfers
6 BUFF_OVF BufferOverflow
5 SRC_OVF SourceOverflow
4 DEST3_ERR Destination3Error
3 DEST2_ERR Destination2ErrorInterruptSet
2 DEST1_ERR Destination1ErrorInterruptSet
1 DEST0_ERR Destination0ErrorInterruptSet
0 PACKET_ERR_INT PacketError

DMMINTLVL DMMInterruptLevelRegister
31-18 Reserved
17 PROG_BUFF ProgrammableBufferInterruptLevel
16 EO_BUFF EndofBufferInterruptLevel
15 DEST3REG2 Destination3Region2InterruptLevel
14 DEST3REG1 Destination3Region1InterruptLevel
13 DEST2REG2 Destination2Region2InterruptLevel
12 DEST2REG1 Destination2Region1InterruptLevel
11 DEST1REG2 Destination1Region2InterruptLevel
10 DEST1REG1 Destination1Region1InterruptLevel
9 DEST0REG2 Destination0Region2InterruptLevel
8 DEST0REG1 Destination0Region1InterruptLevel
7 BUSERROR BMMBusErrorResponse
6 BUFF_OVF WriteBufferOverflowInterruptLevel
5 SRC_OVF SourceOverflowInterruptLevel
4 DEST3_ERR Destination3ErrorInterruptLevel
3 DEST2_ERR Destination2ErrorInterruptLevel
2 DEST1_ERR Destination1ErrorInterruptLevel
1 DEST0_ERR Destination0ErrorInterruptLevel
0 PACKET_ERR_INT PacketErrorInterruptLevel

DMMINTFLG DMMInterruptFlagRegister
31-18 Reserved
17 PROG_BUFF ProgrammableBufferInterruptFlag
16 EO_BUFF EndofBufferInterruptFlag
15 DEST3REG2 Destination3Region2InterruptFlag
14 DEST3REG1 Destination3Region1InterruptFlag
13 DEST2REG2 Destination2Region2InterruptFlag
12 DEST2REG1 Destination2Region1InterruptFlag
11 DEST1REG2 Destination1Region2InterruptFlag
10 DEST1REG1 Destination1Region1InterruptFlag
9 DEST0REG2 Destination0Region2InterruptFlag
8 DEST0REG1 Destination0Region1InterruptFlag
7 BUSERROR BMMBusErrorResponse
6 BUFF_OVF WriteBufferOverflowInterruptFlag
5 SRC_OVF SourceOverflowInterruptFlag
4 DEST3_ERR Destination3ErrorInterruptFlag
3 DEST2_ERR Destination2ErrorInterruptFlag
2 DEST1_ERR Destination1ErrorInterruptFlag
1 DEST0_ERR Destination0ErrorInterruptFlag
0 PACKET_ERR_INT PacketErrorInterruptFlag

DMMOFF1 DMMInterruptOffset1Register
31-5 Reserved
4-0 OFFSET Userandprivilegemode(read):

DMMOFF2 DMMInterruptOffset2Register
31-5 Reserved
4-0 OFFSET Userandprivilegemode(read):

DMMDDMDEST DMMDirectDataModeDestinationRegister
31-0 STARTADDR Thesebitsdefinethestartingaddressofthebuffer

DMMDDMBL DMMDirectDataModeBlocksizeRegister
31-4 Reserved
3-0 BLOCKSIZE Thesebitsdefinethesizeofthebufferregion

DMMDDMPT DMMDirectDataModePointerRegister
31-15 Reserved
14-0 POINTER Thesebitsholdthepointertothenextentrytobewritteninthebuffer

DMMINTPT DMMDirectDataModeInterruptPointerRegister
31-15 Reserved
14-0 INTPT InterruptPointer

DMMDESTxREG1 DMMDestinationxRegion1
31-18 BASEADDR Thesebitsdefinethebaseaddressofthe256kBregionwherethebufferislocated
17-0 BLOCKADDR Thesebitsdefinethestartingaddressofthebufferinthe256kBpage

DMMDESTxBL1 DMMDestinationxBlocksize1
31-4 Reserved
3-0 BLOCKSIZE Thesebitsdefinethelengthofthebufferregion

DMMDESTxREG2 DMMDestinationxRegion2
31-18 BASEADDR Thesebitsdefinethebaseaddressofthe256kBregionwherethebufferislocated
17-0 BLOCKADDR Thesebitsdefinethestartingaddressofthebufferinthe256kBpage

DMMDESTxBL2 DMMDestinationxBlocksize2
31-4 Reserved
3-0 BLOCKSIZE Thesebitsdefinethelengthofthebufferregion

RTPTRENA RTPTraceEnableRegister
31-25 Reserved
24 ENA4 Enabletracingforperipherals
23-9 Reserved
8 ENA2 EnabletracingforRAMblock2
7-1 Reserved
0 ENA1 EnabletracingforRAMblock1

RTPGSR RTPGlobalStatusRegister
31-13 Reserved
12 EMPTYSER Serializerempty
11 EMPTYPER PeripheralFIFOempty
10 Reserved
9 EMPTY2 RAMblock2FIFOempty
8 EMPTY1 RAMblock1FIFOempty
7-4 Reserved
3 OVFPER OverflowperipheralFIFO
2 Reserved
1 OVF2 OverflowRAMblock2FIFO
0 OVF1 OverflowRAMblock1FIFO

RTPRAM1REG RTPRAM1TraceRegionRegister
31 Reserved
30-29 CPU_DMA CPUand/orothermasteraccess
28 RW Read/Write
27-24 BLOCKSIZE Thesebitsdefinethelengthofthetraceregion
23-18 Reserved
17-0 STARTADDR 0-3FFFFh

RTPRAM2REG RTPRAM2TraceRegionRegister
31 Reserved
30-29 CPU_DMA CPUand/orothermasteraccess
28 RW Read/Write
27-24 BLOCKSIZE Thesebitsdefinethelengthofthetraceregion
23-18 Reserved
17-0 STARTADDR 0-3FFFFh

RTPPERREG RTPPeripheralTraceRegionRegister
31 Reserved
30-29 CPU_DMA CPUand/orothermasteraccess
28 RW Read/Write
27-24 BLOCKSIZE Thesebitsdefinethelengthofthetraceregion
23-0 STARTADDR 0-FFFFFFh

RTPDDMW RTPDirectDataModeWriteRegister
31-0 DATA 0-FFFFFFFFh

RTPPC0 RTPPinControl0Register
31-19 Reserved
18 ENAFUNC FunctionalmodeofRTPENApin
17 CLKFUNC FunctionalmodeofRTPCLKpin
16 SYNCFUNC FunctionalmodeofRTPSYNCpin
15-0 DATAFUNC FunctionalmodeofRTPDATA[15:0]pins

RTPPC1 RTPPinControl1Register
31-19 Reserved
18 ENADIR DirectionofRTPENApin
17 CLKDIR DirectionofRTPCLKpin
16 SYNCDIR DirectionofRTPSYNCpin
15-0 DATADIR DirectionofRTPDATA[15:0]pins

RTPPC2 RTPPinControl2Register
31-19 Reserved
18 ENAIN RTPENAinput
17 CLKIN RTPCLKinput
16 SYNCIN RTPSYNCinput
15-0 DATAIN RTPDATA[15:0]input

RTPPC3 RTPPinControl3Register
31-19 Reserved
18 ENAOUT RTPENAoutput
17 CLKOUT RTPCLKoutput
16 SYNCOUT RTPSYNCoutput
15-0 DATAOUT RTPDATA[15:0]output

RTPPC4 RTPPinControl4Register
31-19 Reserved
18 ENASET SetstheoutputstateofRTPENApintologichigh
17 CLKSET SetstheoutputstateofRTPCLKpintologichigh
16 SYNCSET SetsoutputstateofRTPSYNCpinlogichigh
15-0 DATASET SetsoutputstateofRTPDATA[15:0]pinstologichigh

RTPPC5 RTPPinControl5Register
31-19 Reserved
18 ENACLR SetstheoutputstateofRTPENApintologichigh
17 CLKCLR SetsoutputstateofRTPCLKpintologiclow
16 SYNCCLR SetsoutputstateofRTPSYNCpinlogiclow
15-0 DATACLR SetsoutputstateofRTPDATA[15:0]pinstologiclow

RTPPC6 RTPPinControl6Register
31-19 Reserved
18 ENAPDR RTPENAOpendrainenable
17 CLKPDR RTPCLKOpendrainenable
16 SYNCPDR RTPSYNCOpendrainenable
15-0 DATAPDR RTPDATA[15:0]Opendrainenable

RTPPC7 RTPPinControl7Register
31-19 Reserved
18 ENADIS RTPENAPulldisable
17 CLKDIS RTPCLKPulldisable
16 SYNCDIS RTPSYNCPulldisable
15-0 DATADIS RTPDATA[15:0]Pulldisable

RTPPC8 RTPPinControl8Register
31-19 Reserved
18 ENAPSEL RTPENAPullselect
17 CLKPSEL RTPCLKPullselect
16 SYNCPSEL RTPSYNCPullselect
15-0 DATAPSEL RTPDATA[15:0]Pullselect

errors
334
fullyParsed
639
listOfErrors
Error - MSIENA;MemorySelf-Test/InitializationEnableRegister
Error - LPOMONCTL;LPO/ClockMonitorControlRegister
Error - ECPCNTL;ECPControlRegister
Error - SYSTASR;SystemTestAbortStatusRegister
Error - STCCLKDIV;CPULogicBISTClockDivider
Error - ECPCNTL;ECPControlRegister
Error - VCLKACON1;PeripheralAsynchronousClockConfiguration1Register
Error - DIEDL_REG0;DieIdentificationRegisterLowerWord
Error - DIEDH_REG1;DieIdentificationRegisterUpperWord
Error - DIEDL_REG2;DieIdentificationRegisterLowerWord
Error - DIEDH_REG3;DieIdentificationRegisterUpperWord
Error - PCSPWRDWNCLR0;PeripheralMemoryPower-DownClearRegister0
Error - LOGICPDPWRSTAT0;LogicPowerDomainPD2PowerStatusRegister
Error - LOGICPDPWRSTAT1;LogicPowerDomainPD3PowerStatusRegister
Error - LOGICPDPWRSTAT2;LogicPowerDomainPD4PowerStatusRegister
Error - LOGICPDPWRSTAT3;LogicPowerDomainPD5PowerStatusRegister
Error - MEMPDPWRSTAT0;MemoryPowerDomainRAM_PD1PowerStatusRegister
Error - MEMPDPWRSTAT1;MemoryPowerDomainRAM_PD2PowerStatusRegister
Error - MEMPDPWRSTAT2;MemoryPowerDomainRAM_PD3PowerStatusRegister
Error - LPDDCSTAT1;LogicPDPSCONDiagnosticCompareStatusRegister1
Error - LPDDCSTAT2;LogicPDPSCONDiagnosticCompareStatusRegister2
Error - MPDDCSTAT1;MemoryPDPSCONDiagnosticCompareStatusRegister1
Error - MPDDCSTAT2;MemoryPDPSCONDiagnosticCompareStatusRegister2
Error - FEDACTRL1;FlashErrorDetectionandCorrectionControlRegister1
Error - FEDACTRL2;FlashErrorDetectionandCorrectionControlRegister2
Error - FEDACSTATUS;FlashErrorDetectionandCorrectionStatusRegister
Error - FEDACSDIS;FlashErrorDetectionandCorrectionSectorDisableRegister
Error - FPRIM_ADD_TAG;FlashPrimaryAddressTagRegister
Error - FDUP_ADD_TAG;FlashDuplicateAddressTagRegister
Error - FBPRDY;FlashBank/PumpReadyRegister
Error - FMAC;FlashModuleAccessControlRegister
Error - FMSTAT;FlashModuleStatusRegister
Error - FDIAGCTRL;DiagnosticControlRegister
Error - FEDACSDIS2;FlashErrorDetectionandCorrectionSectorDisableRegister2
Error - FSM_SECTOR;FSMSectorRegister
Error - EE_CTRL1;EEPROMEmulationErrorDetectionandCorrectionControl
Error - RAMTHRESHOLD;TCRAMModuleSingle-BitErrorCorrectionThresholdRegister
Error - RAMOCCUR;TCRAMModuleSingle-BitErrorOccurrencesControlRegister
Error - RAMINTCTRL;TCRAMModuleInterruptControlRegister
Error - RAMUERRADDR;TCRAMModuleUncorrectableErrorAddressRegister
Error - ALGO;ROMAlgorithmMaskRegister
Error - RINFOL;RAMInfoMaskLowerRegister
Error - RINFOU;RAMInfoMaskUpperRegister
Error - STCCICR;STCCurrentIntervalCountRegister
Error - CPU1_CURMISR3;CPU1CurrentMISRRegister
Error - CPU1_CURMISR2;CPU2CurrentMISRRegister
Error - CPU1_CURMISR1;CPU1CurrentMISRRegister
Error - CPU1_CURMISR0;CPU1CurrentMISRRegister
Error - CPU2_CURMISR3;CPU2CurrentMISRRegister
Error - CPU2_CURMISR2;CPU2CurrentMISRRegister
Error - CPU2_CURMISR1;CPU2CurrentMISRRegister
Error - CPU2_CURMISR0;CPU2CurrentMISRRegister
Error - LPOMONCTL;LPO/ClockMonitorControlRegister
Error - DCCDCNT0;DCCCounter0ValueRegister
Error - DCCCNT1CLKSRC;DCCCounter1ClockSourceSelectionRegister
Error - DCCCNT0CLKSRC;DCCCounter0ClockSourceSelectionRegister
Error - RTIWWDSIZECTRL;DigitalWindowedWatchdogWindowSizeControlRegister
Error - CRC_INT_OFFS_ET_REG;CRCInterruptOffsetRegister
Error - CRC_WDTOPLD1;CRCChannel1WatchdogTimeoutPreloadRegister
Error - CRC_BCTOPLD1;CRCChannel1BlockCompleteTimeoutPreloadRegister
Error - PSA_SECSIGREGL1;Channel1PSASectorSignatureLowRegister
Error - PSA_SECSIGREGH1;Channel1PSASectorSignatureHighRegister
Error - CRC_WDTOPLD2;CRCChannel2WatchdogTimeoutPreloadRegisterA
Error - CRC_BCTOPLD2;CRCChannel2BlockCompleteTimeoutPreloadRegisterB
Error - PSA_SECSIGREGL2;Channel2PSASectorSignatureLowRegister
Error - PSA_SECSIGREGH2;Channel2PSASectorSignatureHighRegister
Error - CRC_BUS_SEL;DataBusSelectionRegister
Error - PARFLG;InterruptVectorTableParityFlagRegister
Error - FIRQPR0;FIQ/IRQProgramControlRegister0
Error - FIRQPR1;FIQ/IRQProgramControlRegister1
Error - FIRQPR2;FIQ/IRQProgramControlRegister2
Error - INTREQ0;PendingInterruptReadLocationRegister0
Error - INTREQ1;PendingInterruptReadLocationRegister1
Error - INTREQ2;PendingInterruptReadLocationRegister2
Error - REQENASET0;InterruptEnableSetRegister0
Error - REQENASET1;InterruptEnableSetRegister1
Error - REQENASET2;InterruptEnableSetRegister2
Error - REQENACLR0;InterruptEnableClearRegister0
Error - REQENACLR1;InterruptEnableClearRegister1
Error - REQENACLR2;InterruptEnableClearRegister2
Error - WAKEENASET0;Wake-upEnableSetRegister0
Error - WAKEENASET1;Wake-upEnableSetRegister1
Error - WAKEENASET2;Wake-upEnableSetRegister2
Error - WAKEENACLR0;Wake-upEnableClearRegister0
Error - WAKEENACLR1;Wake-upEnableClearRegister1
Error - WAKEENACLR2;Wake-upEnableClearRegister2
Error - CHANCTRL;VIMInterruptControlRegister
Error - DREQASI1;DMARequestAssignmentRegister1
Error - FTCAOFFSET;FTCAInterruptChannelOffsetRegister
Error - LFSAOFFSET;LFSAInterruptChannelOffsetRegister
Error - HBCAOFFSET;HBCAInterruptChannelOffsetRegister
Error - BTCAOFFSET;BTCAInterruptChannelOffsetRegister
Error - BERAOFFSET;BERAInterruptChannelOffsetRegister
Error - FTCBOFFSET;FTCBInterruptChannelOffsetRegister
Error - LFSBOFFSET;LFSBInterruptChannelOffsetRegister
Error - HBCBOFFSET;HBCBInterruptChannelOffsetRegister
Error - BTCBOFFSET;BTCBInterruptChannelOffsetRegister
Error - BERBOFFSET;BERBInterruptChannelOffsetRegister
Error - WPR;WatchPointRegister
Error - DMAMPROS;DMAMemoryProtectionRegion0StartAddressRegister
Error - DMAMPROE;DMAMemoryProtectionRegion0EndAddressRegister
Error - DMAMPR1S;DMAMemoryProtectionRegion1StartAddressRegister
Error - DMAMPR1E;DMAMemoryProtectionRegion1EndAddressRegister
Error - DMAMPR2S;DMAMemoryProtectionRegion2StartAddressRegister
Error - DMAMPR2E;DMAMemoryProtectionRegion2EndAddressRegister
Error - DMAMPR3S;DMAMemoryProtectionRegion3StartAddressRegister
Error - DMAMPR3E;DMAMemoryProtectionRegion3EndAddressRegister
Error - SDCR;SDRAMConfigurationRegister
Error - SDRCR;SDRAMRefreshControlRegister
Error - CE2CFG;Asynchronous1ConfigurationRegister
Error - CE3CFG;Asynchronous2ConfigurationRegister
Error - CE4CFG;Asynchronous3ConfigurationRegister
Error - CE5CFG;Asynchronous4ConfigurationRegister
Error - INTRAW;EMIFInterruptRawRegister
Error - ADCLOCKCR;ADCClockControlRegister
Error - ADEVMODECR;ADCEventGroupOperatingModeControlRegister
Error - ADG1MODECR;ADCGroup1OperatingModeControlRegister
Error - ADG2MODECR;ADCGroup2OperatingModeControlRegister
Error - ADEVTHRINTCR;ADCEventGroupThresholdInterruptControlRegister
Error - ADG1THRINTCR;ADCGroup1ThresholdInterruptControlRegister
Error - ADG2THRINTCR;ADCGroup2ThresholdInterruptControlRegister
Error - ADEVSAMP;ADCEventGroupSamplingTimeConfigurationRegister
Error - ADG1SAMP;ADCGroup1SamplingTimeConfigurationRegister()
Error - ADG2SAMP;ADCGroup2SamplingTimeConfigurationRegister
Error - ADEVBUFFER;ADCEventGroupResultsFIFORegister
Error - ADG1BUFFER;ADCGroup1ResultsFIFORegister
Error - ADG2BUFFER;ADCGroup2ResultsFIFORegister
Error - ADEVEMUBUFFER;ADCEventGroupResultsEmulationFIFORegister
Error - ADG1EMUBUFFER;ADCGroup1ResultsEmulationFIFORegister
Error - ADG2EMUBUFFER;ADCGroup2ResultsEmulationFIFORegister
Error - ADEVSAMPDISEN;ADCEventGroupSampleCapDischargeControlRegister
Error - ADG1SAMPDISEN;ADCGroup1SampleCapDischargeControlRegister
Error - ADG2SAMPDISEN;ADCGroup2SampleCapDischargeControlRegister
Error - ADMAGINTxCR;ADCMagnitudeCompareInterruptControlRegister
Error - ADMAGxMASK;ADCMagnitudeCompareMaskRegister
Error - ADMAGINTENASET;ADCMagnitudeCompareInterruptEnableSetRegister
Error - ADMAGINTENACLR;ADCMagnitudeCompareInterruptEnableClearRegister
Error - ADMAGINTFLG;ADCMagnitudeCompareInterruptFlagRegister
Error - ADEVFIFORESETCR;ADCEventGroupFIFOResetControlRegister
Error - ADEVRAMWRADDR;ADCEventGroupRAMWriteAddressRegister
Error - ADG1RAMWRADDR;ADCGroup1RAMWriteAddressRegister
Error - HETGCR;GlobalConfigurationRegister
Error - HETREQENS;RequestEnableSetRegister
Error - HETREQENC;RequestEnableClearRegister
Error - HETREQDS;RequestDestinationSelectRegister
Error - HETDIR;NHETDirectionRegister
Error - HETDIN;NHETDataInputRegister
Error - HETDOUT;NHETDataOutputRegister
Error - HETDSET;NHETDataSetRegister
Error - HETDCLR;NHETDataClearRegister
Error - HETPDR;NHETOpenDrainRegister
Error - HETPULDIS;NHETPullDisableRegister
Error - HETPSL;NHETPullSelectRegister
Error - HETPPR;ParityPinRegister
Error - HETSFENA;SuppressionFilterEnableRegister
Error - HETPINDIS;NHETPinDisableRegister
Error - HTUWPR;WatchPointRegister
Error - 01Ch;HTUDCP1ITCOUNT
Error - FFF7BCB4h,FFF7BCD4h,;FFF7BCF4h,FFF7BD14h
Error - FFF7BCF8h,FFF7BD18h;FFF7BC3Ch,FFF7BC5Ch,
Error - Section22.5.13;FFF7BC7Ch,FFF7BC9Ch,
Error - GSN0;GlobalStaticNumber0
Error - GSN1;GlobalStaticNumber1
Error - GCS;GlobalControlSet
Error - TCCIES1;TransfertoCommunicationControllerInterruptEnableSet1
Error - TCCIER1;TransfertoCommunicationControllerInterruptEnableReset1
Error - TCCIES2;TransfertoCommunicationControllerInterruptEnableSet2
Error - TCCIER2;TransfertoCommunicationControllerInterruptEnableReset2
Error - TCCIES3;TransfertoCommunicationControllerInterruptEnableSet3
Error - TCCIER3;TransfertoCommunicationControllerInterruptEnableReset3
Error - TCCIES4;TransfertoCommunicationControllerInterruptEnableSet4
Error - TCCIER4;TransfertoCommunicationControllerInterruptEnableReset4
Error - 0-0Ch;Reserved
Error - TEST2;TestRegister2
Error - NMVn;NetworkManagementVectorRegister[1...3]
Error - 300h;MRC
Error - 600h-6FCh;RDDSn
Error - DCANCTL;CANControlRegister
Error - DCANES;ErrorandStatusRegister
Error - DCANERRC;ErrorCounterRegister
Error - DCANBTR;BitTimingRegister
Error - DCANPERR;ParityErrorCodeRegister
Error - DCANABOTR;Auto-Bus-OnTimeRegister
Error - DCANTXRQX;TransmissionRequestXRegister
Error - DCANTXRQ12;TransmissionRequest12Register
Error - DCANTXRQ34;TransmissionRequest34Register
Error - DCANTXRQ56;TransmissionRequest56Register
Error - DCANTXRQ78;TransmissionRequest78Register
Error - DCANNWDATX;NewDataXRegister
Error - DCANNWDAT12;NewData12Register
Error - DCANNWDAT34;NewData34Register
Error - DCANNWDAT56;NewData56Register
Error - DCANNWDAT78;NewData78Register
Error - DCANINTPNDX;InterruptPendingXRegister
Error - DCANINTPND12;InterruptPending12Register
Error - DCANINTPND34;InterruptPending34Register
Error - DCANINTPND56;InterruptPending56Register
Error - DCANINTPND78;InterruptPending78Register
Error - DCANMSGVALX;MessageValidXRegister
Error - DCANMSGVAL12;MessageValid12Register
Error - DCANMSGVAL34;MessageValid34Register
Error - DCANMSGVAL56;MessageValid56Register
Error - DCANMSGVAL78;MessageValid78Register
Error - DCANINTMUX12;InterruptMultiplexer12Register
Error - DCANINTMUX34;InterruptMultiplexer34Register
Error - DCANINTMUX56;InterruptMultiplexer56Register
Error - DCANINTMUX78;InterruptMultiplexer78Register
Error - DCANIF1CMD;IF1CommandRegister
Error - DCANIF1MSK;IF1MaskRegister
Error - DCANIF1ARB;IF1ArbitrationRegister
Error - DCANIF1MCTL;IF1MessageControlRegister
Error - DCANIF1DATA;IF1DataARegister
Error - DCANIF1DATB;IF1DataBRegister
Error - DCANIF2CMD;IF2CommandRegister
Error - DCANIF2MSK;IF2MaskRegister
Error - DCANIF2ARB;IF2ArbitrationRegister
Error - DCANIF2MCTL;IF2MessageControlRegister
Error - DCANIF2DATA;IF2DataARegister
Error - DCANIF2DATB;IF2DataBRegister
Error - DCANIF3OBS;IF3ObservationRegister
Error - DCANIF3MSK;IF3MaskRegister
Error - DCANIF3ARB;IF3ArbitrationRegister
Error - DCANIF3MCTL;IF3MessageControlRegister
Error - DCANIF3DATA;IF3DataARegister
Error - DCANIF3DATB;IF3DataBRegister
Error - DCANIF3UPD12;IF3UpdateEnable12Register
Error - DCANIF3UPD34;IF3UpdateEnable34Register
Error - DCANIF3UPD56;IF3UpdateEnable56Register
Error - DCANIF3UPD78;IF3UpdateEnable78Register
Error - DCANTIOC;CANTXIOControlRegister
Error - DCANRIOC;CANRXIOControlRegister
Error - SPIPMCTRL;Parallel/ModuloModeControlRegister
Error - TGxCTRL;TGxControlRegisters
Error - DMAxCTRL;DMAChannelControlRegister
Error - ICOUNT;DMAxCOUNTRegister
Error - UERRCTRL;Multi-bufferRAMUncorrectableParityErrorControlRegister
Error - UERRSTAT;Multi-bufferRAMUncorrectableParityErrorStatusRegister
Error - SCIGCR1;SCIGlobalControlRegister1
Error - SCIGCR2;SCIGlobalControlRegister2
Error - SCIFLR;SCIFlagsRegister
Error - SCIED;ReceiverEmulationDataBuffer
Error - SCIRD;ReceiverDataBuffer
Error - SCITD;TransmitDataBuffer
Error - IODFTCTRL;Input/OutputErrorEnableRegister
Error - SCIGCR1;SCIGlobalControlRegister1
Error - SCIFLR;SCIFlagsRegister
Error - SCIED;ReceiverEmulationDataBuffer
Error - SCIRD;ReceiverDataBuffer
Error - SCITD;TransmitDataBuffer
Error - IODFTCTRL;Input/OutputErrorEnableRegister
Error - I2COAR;I2COwnAddressManager
Error - I2CIMR;I2CInteruptMaskRegister
Error - I2CSTR;I2CStatusRegister
Error - I2CCKL;I2CClockDividerLowRegister
Error - I2CCKH;I2CClockControlHighRegister
Error - I2CCNT;I2CDataCountRegister
Error - I2CDRR;I2CDataReceiveRegister
Error - I2CSAR;I2CSlaveAddressRegister
Error - I2CDXR;I2CDataTransmitRegister
Error - I2CMDR;I2CModeRegister
Error - I2CIVR;I2CInterruptVectorRegister
Error - I2CEMDR;I2CExtendedModeRegister
Error - I2CPSC;I2CPrescaleRegister
Error - I2CPID1;I2CPeripheralIDRegister1
Error - I2CPID2;I2CPeripheralIDRegister2
Error - I2CDMACR;I2CDMAControlRegister
Error - I2CPFNC;I2CPinFunctionRegister
Error - I2CPDIR;I2CPinDirectionRegister
Error - I2CDIN;I2CDataInputRegister
Error - I2CDOUT;I2CDataOutputRegister
Error - I2CDSET;I2CDataSetRegister
Error - I2CDCLR;I2CDataClearRegister
Error - I2CPDR;I2CPinOpenDrainRegister
Error - I2CPDIS;I2CPullDisableRegister
Error - I2CPSEL;I2CPullSelectRegister
Error - I2CSRS;I2CPinsSlewRateSelectRegister
Error - C0RXTHRESHSTAT;EMACControlModuleReceiveThresholdInterruptStatusRegister
Error - LINKINTRAW;MDIOLinkStatusChangeInterrupt(Unmasked)Register
Error - LINKINTMASKED;MDIOLinkStatusChangeInterrupt(Masked)Register
Error - USERINTRAW;MDIOUserCommandCompleteInterrupt(Unmasked)Register
Error - USERINTMASKED;MDIOUserCommandCompleteInterrupt(Masked)Register
Error - USERINTMASKSET;MDIOUserCommandCompleteInterruptMaskSetRegister
Error - USERINTMASKCLEAR;MDIOUserCommandCompleteInterruptMaskClearRegister
Error - USERACCESS0;MDIOUserAccessRegister0
Error - USERACCESS1;MDIOUserAccessRegister1
Error - RXMBPENABLE;ReceiveMulticast/Broadcast/PromiscuousChannelEnable
Error - TX0HDP;TransmitChannel0DMAHeadDescriptorPointerRegister
Error - TX1HDP;TransmitChannel1DMAHeadDescriptorPointerRegister
Error - TX2HDP;TransmitChannel2DMAHeadDescriptorPointerRegister
Error - TX3HDP;TransmitChannel3DMAHeadDescriptorPointerRegister
Error - TX4HDP;TransmitChannel4DMAHeadDescriptorPointerRegister
Error - TX5HDP;TransmitChannel5DMAHeadDescriptorPointerRegister
Error - TX6HDP;TransmitChannel6DMAHeadDescriptorPointerRegister
Error - TX7HDP;TransmitChannel7DMAHeadDescriptorPointerRegister
Error - RX0HDP;ReceiveChannel0DMAHeadDescriptorPointerRegister
Error - RX1HDP;ReceiveChannel1DMAHeadDescriptorPointerRegister
Error - RX2HDP;ReceiveChannel2DMAHeadDescriptorPointerRegister
Error - RX3HDP;ReceiveChannel3DMAHeadDescriptorPointerRegister
Error - RX4HDP;ReceiveChannel4DMAHeadDescriptorPointerRegister
Error - RX5HDP;ReceiveChannel5DMAHeadDescriptorPointerRegister
Error - RX6HDP;ReceiveChannel6DMAHeadDescriptorPointerRegister
Error - RX7HDP;ReceiveChannel7DMAHeadDescriptorPointerRegister
Error - TX0CP;TransmitChannel0CompletionPointerRegister
Error - TX1CP;TransmitChannel1CompletionPointerRegister
Error - TX2CP;TransmitChannel2CompletionPointerRegister
Error - TX3CP;TransmitChannel3CompletionPointerRegister
Error - TX4CP;TransmitChannel4CompletionPointerRegister
Error - TX5CP;TransmitChannel5CompletionPointerRegister
Error - TX6CP;TransmitChannel6CompletionPointerRegister
Error - TX7CP;TransmitChannel7CompletionPointerRegister
Error - RX0CP;ReceiveChannel0CompletionPointerRegister
Error - RX1CP;ReceiveChannel1CompletionPointerRegister
Error - RX2CP;ReceiveChannel2CompletionPointerRegister
Error - RX3CP;ReceiveChannel3CompletionPointerRegister
Error - RX4CP;ReceiveChannel4CompletionPointerRegister
Error - RX5CP;ReceiveChannel5CompletionPointerRegister
Error - RX6CP;ReceiveChannel6CompletionPointerRegister
Error - RX7CP;ReceiveChannel7CompletionPointerRegister
Error - 200h;RXGOODFRAMES
Error - DMMPC0;DMMPinControl0
Error - DMMPC1;DMMPinControl1
Error - DMMPC2;DMMPinControl2
Error - DMMPC3;DMMPinControl3
Error - DMMPC4;DMMPinControl4
Error - DMMPC5;DMMPinControl5
Error - DMMPC6;DMMPinControl6
Error - DMMPC7;DMMPinControl7
Error - DMMPC8;DMMPinControl8
Error - RTPGLBCTRL;RTPGlobalControlRegister
Error - EFCBOUND;EFCBoundaryControlRegister
Error - EFCPINS;EFCPinsRegister
Error - EFC_ERR_STAT;EFCErrorStatusRegister
Error - EFC_ST_CY;EFCSelfTestCyclesRegister
Error - EFC_ST_SIG;EFCSelfTestSignatureRegister