

================================================================
== Vitis HLS Report for 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum'
================================================================
* Date:           Thu Oct 19 11:50:45 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1920921|  1920921|  96.046 ms|  96.046 ms|  1920921|  1920921|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                   Loop Name                   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum  |  1920919|  1920919|       121|         50|          1|  38416|       yes|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 50, depth = 121


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 121
* Pipeline : 1
  Pipeline-0 : II = 50, D = 121, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.92>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 124 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 125 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%indvar_flatten2320 = alloca i32 1"   --->   Operation 126 'alloca' 'indvar_flatten2320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 127 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%indvar_flatten2557 = alloca i32 1"   --->   Operation 128 'alloca' 'indvar_flatten2557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%b = alloca i32 1"   --->   Operation 129 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%indvar_flatten2805 = alloca i32 1"   --->   Operation 130 'alloca' 'indvar_flatten2805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln230_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln230"   --->   Operation 131 'read' 'sext_ln230_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%afterQKMultiplication_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %afterQKMultiplication"   --->   Operation 132 'read' 'afterQKMultiplication_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln230_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln230_1"   --->   Operation 133 'read' 'sext_ln230_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln230_cast = sext i62 %sext_ln230_read"   --->   Operation 134 'sext' 'sext_ln230_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln230_1_cast = sext i62 %sext_ln230_1_read"   --->   Operation 135 'sext' 'sext_ln230_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten2805"   --->   Operation 137 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 138 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %b"   --->   Operation 138 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten2557"   --->   Operation 139 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 140 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %h"   --->   Operation 140 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 141 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten2320"   --->   Operation 141 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 142 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 142 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 143 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 143 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_236_4.i"   --->   Operation 144 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [kernel_attention.cpp:232]   --->   Operation 145 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%b_1 = load i3 %b" [kernel_attention.cpp:230]   --->   Operation 146 'load' 'b_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i3 %b_1" [kernel_attention.cpp:231]   --->   Operation 147 'zext' 'zext_ln231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (1.92ns)   --->   "%mul_ln231 = mul i15 %zext_ln231, i15 9604" [kernel_attention.cpp:231]   --->   Operation 148 'mul' 'mul_ln231' <Predicate = true> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i6 %i_1" [kernel_attention.cpp:232]   --->   Operation 149 'zext' 'zext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [3/3] (0.99ns) (grouped into DSP with root node tmp2)   --->   "%empty_99 = mul i12 %zext_ln232_1, i12 49" [kernel_attention.cpp:232]   --->   Operation 150 'mul' 'empty_99' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.02>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%indvar_flatten2805_load = load i16 %indvar_flatten2805" [kernel_attention.cpp:230]   --->   Operation 151 'load' 'indvar_flatten2805_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [2/3] (0.99ns) (grouped into DSP with root node tmp2)   --->   "%empty_99 = mul i12 %zext_ln232_1, i12 49" [kernel_attention.cpp:232]   --->   Operation 152 'mul' 'empty_99' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 153 [1/1] (0.67ns)   --->   "%icmp_ln230 = icmp_eq  i16 %indvar_flatten2805_load, i16 38416" [kernel_attention.cpp:230]   --->   Operation 153 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.78ns)   --->   "%add_ln230 = add i16 %indvar_flatten2805_load, i16 1" [kernel_attention.cpp:230]   --->   Operation 154 'add' 'add_ln230' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %icmp_ln230, void %for.inc62.loopexit.i102, void %_Z15compute_softmaxPfS_Pi.exit.exitStub" [kernel_attention.cpp:230]   --->   Operation 155 'br' 'br_ln230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [kernel_attention.cpp:232]   --->   Operation 156 'load' 'j_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%indvar_flatten2320_load = load i12 %indvar_flatten2320" [kernel_attention.cpp:232]   --->   Operation 157 'load' 'indvar_flatten2320_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%indvar_flatten2557_load = load i15 %indvar_flatten2557" [kernel_attention.cpp:231]   --->   Operation 158 'load' 'indvar_flatten2557_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.66ns)   --->   "%icmp_ln231 = icmp_eq  i15 %indvar_flatten2557_load, i15 9604" [kernel_attention.cpp:231]   --->   Operation 159 'icmp' 'icmp_ln231' <Predicate = (!icmp_ln230)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.57ns)   --->   "%add_ln230_1 = add i3 %b_1, i3 1" [kernel_attention.cpp:230]   --->   Operation 160 'add' 'add_ln230_1' <Predicate = (!icmp_ln230)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln231_2 = zext i3 %add_ln230_1" [kernel_attention.cpp:231]   --->   Operation 161 'zext' 'zext_ln231_2' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (1.92ns)   --->   "%mul_ln231_1 = mul i15 %zext_ln231_2, i15 9604" [kernel_attention.cpp:231]   --->   Operation 162 'mul' 'mul_ln231_1' <Predicate = (!icmp_ln230)> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.12ns)   --->   "%xor_ln231 = xor i1 %icmp_ln231, i1 1" [kernel_attention.cpp:231]   --->   Operation 163 'xor' 'xor_ln231' <Predicate = (!icmp_ln230)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.61ns)   --->   "%icmp_ln234 = icmp_eq  i6 %j_load, i6 49" [kernel_attention.cpp:234]   --->   Operation 164 'icmp' 'icmp_ln234' <Predicate = (!icmp_ln230)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_2)   --->   "%and_ln231 = and i1 %icmp_ln234, i1 %xor_ln231" [kernel_attention.cpp:231]   --->   Operation 165 'and' 'and_ln231' <Predicate = (!icmp_ln230)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.62ns)   --->   "%icmp_ln232 = icmp_eq  i12 %indvar_flatten2320_load, i12 2401" [kernel_attention.cpp:232]   --->   Operation 166 'icmp' 'icmp_ln232' <Predicate = (!icmp_ln230)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.12ns)   --->   "%and_ln231_1 = and i1 %icmp_ln232, i1 %xor_ln231" [kernel_attention.cpp:231]   --->   Operation 167 'and' 'and_ln231_1' <Predicate = (!icmp_ln230)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.27ns)   --->   "%select_ln230 = select i1 %icmp_ln231, i3 %add_ln230_1, i3 %b_1" [kernel_attention.cpp:230]   --->   Operation 168 'select' 'select_ln230' <Predicate = (!icmp_ln230)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.12ns)   --->   "%or_ln231 = or i1 %and_ln231_1, i1 %icmp_ln231" [kernel_attention.cpp:231]   --->   Operation 169 'or' 'or_ln231' <Predicate = (!icmp_ln230)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.29ns)   --->   "%select_ln231_5 = select i1 %or_ln231, i6 0, i6 %i_1" [kernel_attention.cpp:231]   --->   Operation 170 'select' 'select_ln231_5' <Predicate = (!icmp_ln230)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_2)   --->   "%xor_ln231_1 = xor i1 %icmp_ln232, i1 1" [kernel_attention.cpp:231]   --->   Operation 171 'xor' 'xor_ln231_1' <Predicate = (!icmp_ln230)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln231_2)   --->   "%or_ln231_1 = or i1 %icmp_ln231, i1 %xor_ln231_1" [kernel_attention.cpp:231]   --->   Operation 172 'or' 'or_ln231_1' <Predicate = (!icmp_ln230)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln231_2 = and i1 %and_ln231, i1 %or_ln231_1" [kernel_attention.cpp:231]   --->   Operation 173 'and' 'and_ln231_2' <Predicate = (!icmp_ln230)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.70ns)   --->   "%add_ln232 = add i6 %select_ln231_5, i6 1" [kernel_attention.cpp:232]   --->   Operation 174 'add' 'add_ln232' <Predicate = (!icmp_ln230)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln232_3 = zext i6 %add_ln232" [kernel_attention.cpp:232]   --->   Operation 175 'zext' 'zext_ln232_3' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 176 [3/3] (0.99ns) (grouped into DSP with root node tmp2_mid1)   --->   "%p_mid12312 = mul i12 %zext_ln232_3, i12 49" [kernel_attention.cpp:232]   --->   Operation 176 'mul' 'p_mid12312' <Predicate = (!icmp_ln230)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 177 [1/1] (0.29ns)   --->   "%select_ln232_3 = select i1 %and_ln231_2, i6 %add_ln232, i6 %select_ln231_5" [kernel_attention.cpp:232]   --->   Operation 177 'select' 'select_ln232_3' <Predicate = (!icmp_ln230)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.74ns)   --->   "%add_ln232_49 = add i12 %indvar_flatten2320_load, i12 1" [kernel_attention.cpp:232]   --->   Operation 178 'add' 'add_ln232_49' <Predicate = (!icmp_ln230)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.29ns)   --->   "%select_ln232_4 = select i1 %or_ln231, i12 1, i12 %add_ln232_49" [kernel_attention.cpp:232]   --->   Operation 179 'select' 'select_ln232_4' <Predicate = (!icmp_ln230)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.77ns)   --->   "%add_ln231_1 = add i15 %indvar_flatten2557_load, i15 1" [kernel_attention.cpp:231]   --->   Operation 180 'add' 'add_ln231_1' <Predicate = (!icmp_ln230)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.29ns)   --->   "%select_ln231_10 = select i1 %icmp_ln231, i15 1, i15 %add_ln231_1" [kernel_attention.cpp:231]   --->   Operation 181 'select' 'select_ln231_10' <Predicate = (!icmp_ln230)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.38ns)   --->   "%store_ln234 = store i16 %add_ln230, i16 %indvar_flatten2805" [kernel_attention.cpp:234]   --->   Operation 182 'store' 'store_ln234' <Predicate = (!icmp_ln230)> <Delay = 0.38>
ST_2 : Operation 183 [1/1] (0.38ns)   --->   "%store_ln234 = store i3 %select_ln230, i3 %b" [kernel_attention.cpp:234]   --->   Operation 183 'store' 'store_ln234' <Predicate = (!icmp_ln230)> <Delay = 0.38>
ST_2 : Operation 184 [1/1] (0.38ns)   --->   "%store_ln234 = store i15 %select_ln231_10, i15 %indvar_flatten2557" [kernel_attention.cpp:234]   --->   Operation 184 'store' 'store_ln234' <Predicate = (!icmp_ln230)> <Delay = 0.38>
ST_2 : Operation 185 [1/1] (0.38ns)   --->   "%store_ln234 = store i12 %select_ln232_4, i12 %indvar_flatten2320" [kernel_attention.cpp:234]   --->   Operation 185 'store' 'store_ln234' <Predicate = (!icmp_ln230)> <Delay = 0.38>
ST_2 : Operation 186 [1/1] (0.38ns)   --->   "%store_ln234 = store i6 %select_ln232_3, i6 %i" [kernel_attention.cpp:234]   --->   Operation 186 'store' 'store_ln234' <Predicate = (!icmp_ln230)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%h_2 = load i3 %h" [kernel_attention.cpp:231]   --->   Operation 187 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln231_1 = zext i3 %h_2" [kernel_attention.cpp:231]   --->   Operation 188 'zext' 'zext_ln231_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (1.89ns)   --->   "%empty = mul i15 %zext_ln231_1, i15 2401" [kernel_attention.cpp:231]   --->   Operation 189 'mul' 'empty' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/3] (0.00ns) (grouped into DSP with root node tmp2)   --->   "%empty_99 = mul i12 %zext_ln232_1, i12 49" [kernel_attention.cpp:232]   --->   Operation 190 'mul' 'empty_99' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 191 [1/1] (0.00ns) (grouped into DSP with root node tmp2)   --->   "%p_cast20 = zext i12 %empty_99" [kernel_attention.cpp:232]   --->   Operation 191 'zext' 'p_cast20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp2 = add i15 %mul_ln231, i15 %p_cast20" [kernel_attention.cpp:231]   --->   Operation 192 'add' 'tmp2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 193 [2/3] (0.99ns) (grouped into DSP with root node tmp2_mid1)   --->   "%p_mid12312 = mul i12 %zext_ln232_3, i12 49" [kernel_attention.cpp:232]   --->   Operation 193 'mul' 'p_mid12312' <Predicate = (!icmp_ln230)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.74>
ST_4 : Operation 194 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp2 = add i15 %mul_ln231, i15 %p_cast20" [kernel_attention.cpp:231]   --->   Operation 194 'add' 'tmp2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 195 [1/1] (0.27ns)   --->   "%select_ln231 = select i1 %icmp_ln231, i3 0, i3 %h_2" [kernel_attention.cpp:231]   --->   Operation 195 'select' 'select_ln231' <Predicate = (!icmp_ln230)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.29ns)   --->   "%select_ln231_1 = select i1 %icmp_ln231, i15 %mul_ln231_1, i15 %mul_ln231" [kernel_attention.cpp:231]   --->   Operation 196 'select' 'select_ln231_1' <Predicate = (!icmp_ln230)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.57ns)   --->   "%add_ln231 = add i3 %select_ln231, i3 1" [kernel_attention.cpp:231]   --->   Operation 197 'add' 'add_ln231' <Predicate = (!icmp_ln230)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln231_3 = zext i3 %add_ln231" [kernel_attention.cpp:231]   --->   Operation 198 'zext' 'zext_ln231_3' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (1.89ns)   --->   "%p_mid12331 = mul i15 %zext_ln231_3, i15 2401" [kernel_attention.cpp:231]   --->   Operation 199 'mul' 'p_mid12331' <Predicate = (!icmp_ln230)> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.27ns)   --->   "%select_ln231_9 = select i1 %and_ln231_1, i3 %add_ln231, i3 %select_ln231" [kernel_attention.cpp:231]   --->   Operation 200 'select' 'select_ln231_9' <Predicate = (!icmp_ln230)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 201 [1/3] (0.00ns) (grouped into DSP with root node tmp2_mid1)   --->   "%p_mid12312 = mul i12 %zext_ln232_3, i12 49" [kernel_attention.cpp:232]   --->   Operation 201 'mul' 'p_mid12312' <Predicate = (!icmp_ln230)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 202 [1/1] (0.00ns) (grouped into DSP with root node tmp2_mid1)   --->   "%p_cast20_mid1 = zext i12 %p_mid12312" [kernel_attention.cpp:232]   --->   Operation 202 'zext' 'p_cast20_mid1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_4 : Operation 203 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp2_mid1 = add i15 %select_ln231_1, i15 %p_cast20_mid1" [kernel_attention.cpp:231]   --->   Operation 203 'add' 'tmp2_mid1' <Predicate = (!icmp_ln230)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 204 [1/1] (0.38ns)   --->   "%store_ln234 = store i3 %select_ln231_9, i3 %h" [kernel_attention.cpp:234]   --->   Operation 204 'store' 'store_ln234' <Predicate = (!icmp_ln230)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.93>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i15 %empty" [kernel_attention.cpp:232]   --->   Operation 205 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i15 %tmp2" [kernel_attention.cpp:231]   --->   Operation 206 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.77ns)   --->   "%empty_100 = add i16 %tmp2_cast, i16 %zext_ln232" [kernel_attention.cpp:231]   --->   Operation 207 'add' 'empty_100' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %empty_100, i2 0" [kernel_attention.cpp:231]   --->   Operation 208 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln231 & !and_ln231_1 & !and_ln231_2)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%p_cast39 = zext i18 %tmp_6" [kernel_attention.cpp:231]   --->   Operation 209 'zext' 'p_cast39' <Predicate = (!icmp_ln231 & !and_ln231_1 & !and_ln231_2)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (1.14ns)   --->   "%empty_101 = add i64 %p_cast39, i64 %afterQKMultiplication_read" [kernel_attention.cpp:231]   --->   Operation 210 'add' 'empty_101' <Predicate = (!icmp_ln231 & !and_ln231_1 & !and_ln231_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_101, i32 2, i32 63" [kernel_attention.cpp:236]   --->   Operation 211 'partselect' 'trunc_ln' <Predicate = (!icmp_ln231 & !and_ln231_1 & !and_ln231_2)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node p_mid12314)   --->   "%select_ln231_2 = select i1 %icmp_ln231, i15 0, i15 %empty" [kernel_attention.cpp:231]   --->   Operation 212 'select' 'select_ln231_2' <Predicate = (!icmp_ln230 & !and_ln231_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_7)   --->   "%zext_ln231_4 = zext i15 %mul_ln231_1" [kernel_attention.cpp:231]   --->   Operation 213 'zext' 'zext_ln231_4' <Predicate = (!icmp_ln230 & icmp_ln231 & !and_ln231_1 & !and_ln231_2)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_7)   --->   "%select_ln231_3 = select i1 %icmp_ln231, i16 %zext_ln231_4, i16 %empty_100" [kernel_attention.cpp:231]   --->   Operation 214 'select' 'select_ln231_3' <Predicate = (!icmp_ln230 & !and_ln231_1 & !and_ln231_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %mul_ln231_1, i2 0" [kernel_attention.cpp:231]   --->   Operation 215 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln230 & icmp_ln231 & !and_ln231_1 & !and_ln231_2)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%p_cast39_mid12595 = zext i17 %tmp_7" [kernel_attention.cpp:231]   --->   Operation 216 'zext' 'p_cast39_mid12595' <Predicate = (!icmp_ln230 & icmp_ln231 & !and_ln231_1 & !and_ln231_2)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (1.14ns)   --->   "%p_mid12597 = add i64 %p_cast39_mid12595, i64 %afterQKMultiplication_read" [kernel_attention.cpp:231]   --->   Operation 217 'add' 'p_mid12597' <Predicate = (!icmp_ln230 & icmp_ln231 & !and_ln231_1 & !and_ln231_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_8)   --->   "%trunc_ln236_mid = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid12597, i32 2, i32 63" [kernel_attention.cpp:236]   --->   Operation 218 'partselect' 'trunc_ln236_mid' <Predicate = (!icmp_ln230 & icmp_ln231 & !and_ln231_1 & !and_ln231_2)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_8)   --->   "%select_ln231_4 = select i1 %icmp_ln231, i62 %trunc_ln236_mid, i62 %trunc_ln" [kernel_attention.cpp:231]   --->   Operation 219 'select' 'select_ln231_4' <Predicate = (!icmp_ln230 & !and_ln231_1 & !and_ln231_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln232_2 = zext i15 %p_mid12331" [kernel_attention.cpp:232]   --->   Operation 220 'zext' 'zext_ln232_2' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node p_mid12314)   --->   "%select_ln231_6 = select i1 %and_ln231_1, i15 %p_mid12331, i15 %select_ln231_2" [kernel_attention.cpp:231]   --->   Operation 221 'select' 'select_ln231_6' <Predicate = (!icmp_ln230)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node p_mid12314)   --->   "%select_ln231_7_cast = zext i15 %select_ln231_6" [kernel_attention.cpp:231]   --->   Operation 222 'zext' 'select_ln231_7_cast' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%tmp2_cast_mid12341 = zext i15 %select_ln231_1" [kernel_attention.cpp:231]   --->   Operation 223 'zext' 'tmp2_cast_mid12341' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.77ns)   --->   "%p_mid12343 = add i16 %tmp2_cast_mid12341, i16 %zext_ln232_2" [kernel_attention.cpp:231]   --->   Operation 224 'add' 'p_mid12343' <Predicate = (!icmp_ln230)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln231_7 = select i1 %and_ln231_1, i16 %p_mid12343, i16 %select_ln231_3" [kernel_attention.cpp:231]   --->   Operation 225 'select' 'select_ln231_7' <Predicate = (!icmp_ln230 & !and_ln231_2)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_mid12343, i2 0" [kernel_attention.cpp:231]   --->   Operation 226 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln230 & and_ln231_1 & !and_ln231_2)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%p_cast39_mid12351 = zext i18 %p_mid" [kernel_attention.cpp:231]   --->   Operation 227 'zext' 'p_cast39_mid12351' <Predicate = (!icmp_ln230 & and_ln231_1 & !and_ln231_2)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (1.14ns)   --->   "%p_mid12353 = add i64 %p_cast39_mid12351, i64 %afterQKMultiplication_read" [kernel_attention.cpp:231]   --->   Operation 228 'add' 'p_mid12353' <Predicate = (!icmp_ln230 & and_ln231_1 & !and_ln231_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln231_8)   --->   "%trunc_ln236_mid2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid12353, i32 2, i32 63" [kernel_attention.cpp:236]   --->   Operation 229 'partselect' 'trunc_ln236_mid2' <Predicate = (!icmp_ln230 & and_ln231_1 & !and_ln231_2)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln231_8 = select i1 %and_ln231_1, i62 %trunc_ln236_mid2, i62 %select_ln231_4" [kernel_attention.cpp:231]   --->   Operation 230 'select' 'select_ln231_8' <Predicate = (!icmp_ln230 & !and_ln231_2)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln232)   --->   "%or_ln232 = or i1 %and_ln231_2, i1 %and_ln231_1" [kernel_attention.cpp:232]   --->   Operation 231 'or' 'or_ln232' <Predicate = (!icmp_ln230)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln232)   --->   "%or_ln232_1 = or i1 %or_ln232, i1 %icmp_ln231" [kernel_attention.cpp:232]   --->   Operation 232 'or' 'or_ln232_1' <Predicate = (!icmp_ln230)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln232 = select i1 %or_ln232_1, i6 0, i6 %j_load" [kernel_attention.cpp:232]   --->   Operation 233 'select' 'select_ln232' <Predicate = (!icmp_ln230)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 234 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp2_mid1 = add i15 %select_ln231_1, i15 %p_cast20_mid1" [kernel_attention.cpp:231]   --->   Operation 234 'add' 'tmp2_mid1' <Predicate = (!icmp_ln230)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node p_mid12314)   --->   "%tmp2_cast_mid1 = zext i15 %tmp2_mid1" [kernel_attention.cpp:231]   --->   Operation 235 'zext' 'tmp2_cast_mid1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.77ns) (out node of the LUT)   --->   "%p_mid12314 = add i16 %tmp2_cast_mid1, i16 %select_ln231_7_cast" [kernel_attention.cpp:231]   --->   Operation 236 'add' 'p_mid12314' <Predicate = (!icmp_ln230)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln232_1 = select i1 %and_ln231_2, i16 %p_mid12314, i16 %select_ln231_7" [kernel_attention.cpp:232]   --->   Operation 237 'select' 'select_ln232_1' <Predicate = (!icmp_ln230)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%select_ln232_1_cast = zext i16 %select_ln232_1" [kernel_attention.cpp:232]   --->   Operation 238 'zext' 'select_ln232_1_cast' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_mid12314, i2 0" [kernel_attention.cpp:231]   --->   Operation 239 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln230 & and_ln231_2)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%p_cast39_mid1 = zext i18 %p_mid1" [kernel_attention.cpp:231]   --->   Operation 240 'zext' 'p_cast39_mid1' <Predicate = (!icmp_ln230 & and_ln231_2)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (1.14ns)   --->   "%p_mid12318 = add i64 %p_cast39_mid1, i64 %afterQKMultiplication_read" [kernel_attention.cpp:231]   --->   Operation 241 'add' 'p_mid12318' <Predicate = (!icmp_ln230 & and_ln231_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln232_2)   --->   "%trunc_ln236_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid12318, i32 2, i32 63" [kernel_attention.cpp:236]   --->   Operation 242 'partselect' 'trunc_ln236_mid1' <Predicate = (!icmp_ln230 & and_ln231_2)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln232_2 = select i1 %and_ln231_2, i62 %trunc_ln236_mid1, i62 %select_ln231_8" [kernel_attention.cpp:232]   --->   Operation 243 'select' 'select_ln232_2' <Predicate = (!icmp_ln230)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%j_3_cast = zext i6 %select_ln232" [kernel_attention.cpp:232]   --->   Operation 244 'zext' 'j_3_cast' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln235 = add i63 %j_3_cast, i63 %sext_ln230_cast" [kernel_attention.cpp:235]   --->   Operation 245 'add' 'add_ln235' <Predicate = (!icmp_ln230)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 246 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln235_1 = add i63 %add_ln235, i63 %select_ln232_1_cast" [kernel_attention.cpp:235]   --->   Operation 246 'add' 'add_ln235_1' <Predicate = (!icmp_ln230)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln235 = sext i63 %add_ln235_1" [kernel_attention.cpp:235]   --->   Operation 247 'sext' 'sext_ln235' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln235" [kernel_attention.cpp:235]   --->   Operation 248 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.70ns)   --->   "%add_ln234 = add i6 %select_ln232, i6 1" [kernel_attention.cpp:234]   --->   Operation 249 'add' 'add_ln234' <Predicate = (!icmp_ln230)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.38ns)   --->   "%store_ln234 = store i6 %add_ln234, i6 %j" [kernel_attention.cpp:234]   --->   Operation 250 'store' 'store_ln234' <Predicate = (!icmp_ln230)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 251 [7/7] (36.5ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [kernel_attention.cpp:235]   --->   Operation 251 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i62 %select_ln232_2" [kernel_attention.cpp:232]   --->   Operation 252 'sext' 'sext_ln232' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln232_1 = sext i62 %select_ln232_2" [kernel_attention.cpp:232]   --->   Operation 253 'sext' 'sext_ln232_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (1.12ns)   --->   "%add_ln232_1 = add i63 %sext_ln232_1, i63 1" [kernel_attention.cpp:232]   --->   Operation 254 'add' 'add_ln232_1' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln232_2 = sext i63 %add_ln232_1" [kernel_attention.cpp:232]   --->   Operation 255 'sext' 'sext_ln232_2' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_7 : Operation 256 [6/7] (36.5ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [kernel_attention.cpp:235]   --->   Operation 256 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%gmem_addr_29 = getelementptr i32 %gmem, i64 %sext_ln232" [kernel_attention.cpp:237]   --->   Operation 257 'getelementptr' 'gmem_addr_29' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_7 : Operation 258 [7/7] (36.5ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [kernel_attention.cpp:237]   --->   Operation 258 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%gmem_addr_30 = getelementptr i32 %gmem, i64 %sext_ln232_2" [kernel_attention.cpp:237]   --->   Operation 259 'getelementptr' 'gmem_addr_30' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 260 [1/1] (1.12ns)   --->   "%add_ln232_2 = add i63 %sext_ln232_1, i63 2" [kernel_attention.cpp:232]   --->   Operation 260 'add' 'add_ln232_2' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln232_3 = sext i63 %add_ln232_2" [kernel_attention.cpp:232]   --->   Operation 261 'sext' 'sext_ln232_3' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 262 [5/7] (36.5ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [kernel_attention.cpp:235]   --->   Operation 262 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 263 [6/7] (36.5ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [kernel_attention.cpp:237]   --->   Operation 263 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 264 [7/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [kernel_attention.cpp:237]   --->   Operation 264 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%gmem_addr_31 = getelementptr i32 %gmem, i64 %sext_ln232_3" [kernel_attention.cpp:237]   --->   Operation 265 'getelementptr' 'gmem_addr_31' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 266 [1/1] (1.12ns)   --->   "%add_ln232_3 = add i63 %sext_ln232_1, i63 3" [kernel_attention.cpp:232]   --->   Operation 266 'add' 'add_ln232_3' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln232_4 = sext i63 %add_ln232_3" [kernel_attention.cpp:232]   --->   Operation 267 'sext' 'sext_ln232_4' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_9 : Operation 268 [4/7] (36.5ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [kernel_attention.cpp:235]   --->   Operation 268 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 269 [5/7] (36.5ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [kernel_attention.cpp:237]   --->   Operation 269 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 270 [6/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [kernel_attention.cpp:237]   --->   Operation 270 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 271 [7/7] (36.5ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [kernel_attention.cpp:237]   --->   Operation 271 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%gmem_addr_32 = getelementptr i32 %gmem, i64 %sext_ln232_4" [kernel_attention.cpp:237]   --->   Operation 272 'getelementptr' 'gmem_addr_32' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 36.5>
ST_10 : Operation 273 [1/1] (1.12ns)   --->   "%add_ln232_4 = add i63 %sext_ln232_1, i63 4" [kernel_attention.cpp:232]   --->   Operation 273 'add' 'add_ln232_4' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln232_5 = sext i63 %add_ln232_4" [kernel_attention.cpp:232]   --->   Operation 274 'sext' 'sext_ln232_5' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_10 : Operation 275 [3/7] (36.5ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [kernel_attention.cpp:235]   --->   Operation 275 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 276 [4/7] (36.5ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [kernel_attention.cpp:237]   --->   Operation 276 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 277 [5/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [kernel_attention.cpp:237]   --->   Operation 277 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 278 [6/7] (36.5ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [kernel_attention.cpp:237]   --->   Operation 278 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 279 [7/7] (36.5ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [kernel_attention.cpp:237]   --->   Operation 279 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%gmem_addr_33 = getelementptr i32 %gmem, i64 %sext_ln232_5" [kernel_attention.cpp:237]   --->   Operation 280 'getelementptr' 'gmem_addr_33' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 36.5>
ST_11 : Operation 281 [1/1] (1.12ns)   --->   "%add_ln232_5 = add i63 %sext_ln232_1, i63 5" [kernel_attention.cpp:232]   --->   Operation 281 'add' 'add_ln232_5' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln232_6 = sext i63 %add_ln232_5" [kernel_attention.cpp:232]   --->   Operation 282 'sext' 'sext_ln232_6' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_11 : Operation 283 [2/7] (36.5ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [kernel_attention.cpp:235]   --->   Operation 283 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 284 [3/7] (36.5ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [kernel_attention.cpp:237]   --->   Operation 284 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 285 [4/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [kernel_attention.cpp:237]   --->   Operation 285 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 286 [5/7] (36.5ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [kernel_attention.cpp:237]   --->   Operation 286 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 287 [6/7] (36.5ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [kernel_attention.cpp:237]   --->   Operation 287 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 288 [7/7] (36.5ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [kernel_attention.cpp:237]   --->   Operation 288 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%gmem_addr_34 = getelementptr i32 %gmem, i64 %sext_ln232_6" [kernel_attention.cpp:237]   --->   Operation 289 'getelementptr' 'gmem_addr_34' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 36.5>
ST_12 : Operation 290 [1/1] (1.12ns)   --->   "%add_ln232_6 = add i63 %sext_ln232_1, i63 6" [kernel_attention.cpp:232]   --->   Operation 290 'add' 'add_ln232_6' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln232_7 = sext i63 %add_ln232_6" [kernel_attention.cpp:232]   --->   Operation 291 'sext' 'sext_ln232_7' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_12 : Operation 292 [1/7] (36.5ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [kernel_attention.cpp:235]   --->   Operation 292 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 293 [2/7] (36.5ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [kernel_attention.cpp:237]   --->   Operation 293 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 294 [3/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [kernel_attention.cpp:237]   --->   Operation 294 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 295 [4/7] (36.5ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [kernel_attention.cpp:237]   --->   Operation 295 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 296 [5/7] (36.5ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [kernel_attention.cpp:237]   --->   Operation 296 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 297 [6/7] (36.5ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [kernel_attention.cpp:237]   --->   Operation 297 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 298 [7/7] (36.5ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [kernel_attention.cpp:237]   --->   Operation 298 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%gmem_addr_35 = getelementptr i32 %gmem, i64 %sext_ln232_7" [kernel_attention.cpp:237]   --->   Operation 299 'getelementptr' 'gmem_addr_35' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 36.5>
ST_13 : Operation 300 [1/1] (1.12ns)   --->   "%add_ln232_7 = add i63 %sext_ln232_1, i63 7" [kernel_attention.cpp:232]   --->   Operation 300 'add' 'add_ln232_7' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln232_8 = sext i63 %add_ln232_7" [kernel_attention.cpp:232]   --->   Operation 301 'sext' 'sext_ln232_8' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_13 : Operation 302 [1/1] (36.5ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11" [kernel_attention.cpp:235]   --->   Operation 302 'read' 'gmem_addr_11_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 303 [1/7] (36.5ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [kernel_attention.cpp:237]   --->   Operation 303 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 304 [2/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [kernel_attention.cpp:237]   --->   Operation 304 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 305 [3/7] (36.5ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [kernel_attention.cpp:237]   --->   Operation 305 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 306 [4/7] (36.5ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [kernel_attention.cpp:237]   --->   Operation 306 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 307 [5/7] (36.5ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [kernel_attention.cpp:237]   --->   Operation 307 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 308 [6/7] (36.5ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [kernel_attention.cpp:237]   --->   Operation 308 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 309 [7/7] (36.5ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [kernel_attention.cpp:237]   --->   Operation 309 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "%gmem_addr_36 = getelementptr i32 %gmem, i64 %sext_ln232_8" [kernel_attention.cpp:237]   --->   Operation 310 'getelementptr' 'gmem_addr_36' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 36.5>
ST_14 : Operation 311 [1/1] (1.12ns)   --->   "%add_ln232_8 = add i63 %sext_ln232_1, i63 8" [kernel_attention.cpp:232]   --->   Operation 311 'add' 'add_ln232_8' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln232_9 = sext i63 %add_ln232_8" [kernel_attention.cpp:232]   --->   Operation 312 'sext' 'sext_ln232_9' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_14 : Operation 313 [1/1] (36.5ns)   --->   "%gmem_addr_29_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_29" [kernel_attention.cpp:237]   --->   Operation 313 'read' 'gmem_addr_29_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 314 [1/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [kernel_attention.cpp:237]   --->   Operation 314 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 315 [2/7] (36.5ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [kernel_attention.cpp:237]   --->   Operation 315 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 316 [3/7] (36.5ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [kernel_attention.cpp:237]   --->   Operation 316 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 317 [4/7] (36.5ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [kernel_attention.cpp:237]   --->   Operation 317 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 318 [5/7] (36.5ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [kernel_attention.cpp:237]   --->   Operation 318 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 319 [6/7] (36.5ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [kernel_attention.cpp:237]   --->   Operation 319 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 320 [7/7] (36.5ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [kernel_attention.cpp:237]   --->   Operation 320 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 321 [1/1] (0.00ns)   --->   "%gmem_addr_37 = getelementptr i32 %gmem, i64 %sext_ln232_9" [kernel_attention.cpp:237]   --->   Operation 321 'getelementptr' 'gmem_addr_37' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 36.5>
ST_15 : Operation 322 [1/1] (1.12ns)   --->   "%add_ln232_9 = add i63 %sext_ln232_1, i63 9" [kernel_attention.cpp:232]   --->   Operation 322 'add' 'add_ln232_9' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln232_10 = sext i63 %add_ln232_9" [kernel_attention.cpp:232]   --->   Operation 323 'sext' 'sext_ln232_10' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_15 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_in = bitcast i32 %gmem_addr_11_read" [kernel_attention.cpp:235]   --->   Operation 324 'bitcast' 'tmp_in' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_15 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln237 = bitcast i32 %gmem_addr_29_read" [kernel_attention.cpp:237]   --->   Operation 325 'bitcast' 'bitcast_ln237' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_15 : Operation 326 [1/1] (30.7ns)   --->   "%sub_i1 = fsub i32 %bitcast_ln237, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 326 'fsub' 'sub_i1' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 327 [1/1] (36.5ns)   --->   "%gmem_addr_30_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_30" [kernel_attention.cpp:237]   --->   Operation 327 'read' 'gmem_addr_30_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 328 [1/7] (36.5ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [kernel_attention.cpp:237]   --->   Operation 328 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 329 [2/7] (36.5ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [kernel_attention.cpp:237]   --->   Operation 329 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 330 [3/7] (36.5ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [kernel_attention.cpp:237]   --->   Operation 330 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 331 [4/7] (36.5ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [kernel_attention.cpp:237]   --->   Operation 331 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 332 [5/7] (36.5ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [kernel_attention.cpp:237]   --->   Operation 332 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 333 [6/7] (36.5ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [kernel_attention.cpp:237]   --->   Operation 333 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 334 [7/7] (36.5ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [kernel_attention.cpp:237]   --->   Operation 334 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 335 [1/1] (0.00ns)   --->   "%gmem_addr_38 = getelementptr i32 %gmem, i64 %sext_ln232_10" [kernel_attention.cpp:237]   --->   Operation 335 'getelementptr' 'gmem_addr_38' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 36.5>
ST_16 : Operation 336 [1/1] (1.12ns)   --->   "%add_ln232_10 = add i63 %sext_ln232_1, i63 10" [kernel_attention.cpp:232]   --->   Operation 336 'add' 'add_ln232_10' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln232_11 = sext i63 %add_ln232_10" [kernel_attention.cpp:232]   --->   Operation 337 'sext' 'sext_ln232_11' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_16 : Operation 338 [1/1] (6.41ns)   --->   "%y_assign = fpext i32 %sub_i1" [kernel_attention.cpp:238]   --->   Operation 338 'fpext' 'y_assign' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 339 [5/5] (9.15ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 339 'call' 'tmp_s' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 340 [1/1] (0.00ns)   --->   "%bitcast_ln237_1 = bitcast i32 %gmem_addr_30_read" [kernel_attention.cpp:237]   --->   Operation 340 'bitcast' 'bitcast_ln237_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_16 : Operation 341 [1/1] (30.7ns)   --->   "%sub_i1_1 = fsub i32 %bitcast_ln237_1, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 341 'fsub' 'sub_i1_1' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 342 [1/1] (36.5ns)   --->   "%gmem_addr_31_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_31" [kernel_attention.cpp:237]   --->   Operation 342 'read' 'gmem_addr_31_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 343 [1/7] (36.5ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [kernel_attention.cpp:237]   --->   Operation 343 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 344 [2/7] (36.5ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [kernel_attention.cpp:237]   --->   Operation 344 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 345 [3/7] (36.5ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [kernel_attention.cpp:237]   --->   Operation 345 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 346 [4/7] (36.5ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [kernel_attention.cpp:237]   --->   Operation 346 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 347 [5/7] (36.5ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [kernel_attention.cpp:237]   --->   Operation 347 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 348 [6/7] (36.5ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [kernel_attention.cpp:237]   --->   Operation 348 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 349 [7/7] (36.5ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [kernel_attention.cpp:237]   --->   Operation 349 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 350 [1/1] (0.00ns)   --->   "%gmem_addr_39 = getelementptr i32 %gmem, i64 %sext_ln232_11" [kernel_attention.cpp:237]   --->   Operation 350 'getelementptr' 'gmem_addr_39' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 36.5>
ST_17 : Operation 351 [1/1] (1.12ns)   --->   "%add_ln232_11 = add i63 %sext_ln232_1, i63 11" [kernel_attention.cpp:232]   --->   Operation 351 'add' 'add_ln232_11' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln232_12 = sext i63 %add_ln232_11" [kernel_attention.cpp:232]   --->   Operation 352 'sext' 'sext_ln232_12' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_17 : Operation 353 [4/5] (20.5ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 353 'call' 'tmp_s' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 354 [1/1] (6.41ns)   --->   "%y_assign_1 = fpext i32 %sub_i1_1" [kernel_attention.cpp:238]   --->   Operation 354 'fpext' 'y_assign_1' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 355 [5/5] (9.15ns)   --->   "%tmp_1 = call i64 @pow_generic<double>, i64 %y_assign_1, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 355 'call' 'tmp_1' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 356 [1/1] (0.00ns)   --->   "%bitcast_ln237_2 = bitcast i32 %gmem_addr_31_read" [kernel_attention.cpp:237]   --->   Operation 356 'bitcast' 'bitcast_ln237_2' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_17 : Operation 357 [1/1] (30.7ns)   --->   "%sub_i1_2 = fsub i32 %bitcast_ln237_2, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 357 'fsub' 'sub_i1_2' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 358 [1/1] (36.5ns)   --->   "%gmem_addr_32_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_32" [kernel_attention.cpp:237]   --->   Operation 358 'read' 'gmem_addr_32_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 359 [1/7] (36.5ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [kernel_attention.cpp:237]   --->   Operation 359 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 360 [2/7] (36.5ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [kernel_attention.cpp:237]   --->   Operation 360 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 361 [3/7] (36.5ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [kernel_attention.cpp:237]   --->   Operation 361 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 362 [4/7] (36.5ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [kernel_attention.cpp:237]   --->   Operation 362 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 363 [5/7] (36.5ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [kernel_attention.cpp:237]   --->   Operation 363 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 364 [6/7] (36.5ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [kernel_attention.cpp:237]   --->   Operation 364 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 365 [7/7] (36.5ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [kernel_attention.cpp:237]   --->   Operation 365 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 366 [1/1] (0.00ns)   --->   "%gmem_addr_40 = getelementptr i32 %gmem, i64 %sext_ln232_12" [kernel_attention.cpp:237]   --->   Operation 366 'getelementptr' 'gmem_addr_40' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 36.5>
ST_18 : Operation 367 [1/1] (1.12ns)   --->   "%add_ln232_12 = add i63 %sext_ln232_1, i63 12" [kernel_attention.cpp:232]   --->   Operation 367 'add' 'add_ln232_12' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln232_13 = sext i63 %add_ln232_12" [kernel_attention.cpp:232]   --->   Operation 368 'sext' 'sext_ln232_13' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_18 : Operation 369 [3/5] (20.5ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 369 'call' 'tmp_s' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 370 [4/5] (20.5ns)   --->   "%tmp_1 = call i64 @pow_generic<double>, i64 %y_assign_1, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 370 'call' 'tmp_1' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 371 [1/1] (6.41ns)   --->   "%y_assign_2 = fpext i32 %sub_i1_2" [kernel_attention.cpp:238]   --->   Operation 371 'fpext' 'y_assign_2' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 372 [5/5] (9.15ns)   --->   "%tmp_2 = call i64 @pow_generic<double>, i64 %y_assign_2, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 372 'call' 'tmp_2' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 373 [1/1] (0.00ns)   --->   "%bitcast_ln237_3 = bitcast i32 %gmem_addr_32_read" [kernel_attention.cpp:237]   --->   Operation 373 'bitcast' 'bitcast_ln237_3' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_18 : Operation 374 [1/1] (30.7ns)   --->   "%sub_i1_3 = fsub i32 %bitcast_ln237_3, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 374 'fsub' 'sub_i1_3' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 375 [1/1] (36.5ns)   --->   "%gmem_addr_33_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_33" [kernel_attention.cpp:237]   --->   Operation 375 'read' 'gmem_addr_33_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 376 [1/7] (36.5ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [kernel_attention.cpp:237]   --->   Operation 376 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 377 [2/7] (36.5ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [kernel_attention.cpp:237]   --->   Operation 377 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 378 [3/7] (36.5ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [kernel_attention.cpp:237]   --->   Operation 378 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 379 [4/7] (36.5ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [kernel_attention.cpp:237]   --->   Operation 379 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 380 [5/7] (36.5ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [kernel_attention.cpp:237]   --->   Operation 380 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 381 [6/7] (36.5ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [kernel_attention.cpp:237]   --->   Operation 381 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 382 [7/7] (36.5ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [kernel_attention.cpp:237]   --->   Operation 382 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 383 [1/1] (0.00ns)   --->   "%gmem_addr_41 = getelementptr i32 %gmem, i64 %sext_ln232_13" [kernel_attention.cpp:237]   --->   Operation 383 'getelementptr' 'gmem_addr_41' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 36.5>
ST_19 : Operation 384 [1/1] (1.12ns)   --->   "%add_ln232_13 = add i63 %sext_ln232_1, i63 13" [kernel_attention.cpp:232]   --->   Operation 384 'add' 'add_ln232_13' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln232_14 = sext i63 %add_ln232_13" [kernel_attention.cpp:232]   --->   Operation 385 'sext' 'sext_ln232_14' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_19 : Operation 386 [2/5] (20.5ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 386 'call' 'tmp_s' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 387 [3/5] (20.5ns)   --->   "%tmp_1 = call i64 @pow_generic<double>, i64 %y_assign_1, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 387 'call' 'tmp_1' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 388 [4/5] (20.5ns)   --->   "%tmp_2 = call i64 @pow_generic<double>, i64 %y_assign_2, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 388 'call' 'tmp_2' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 389 [1/1] (6.41ns)   --->   "%y_assign_3 = fpext i32 %sub_i1_3" [kernel_attention.cpp:238]   --->   Operation 389 'fpext' 'y_assign_3' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 390 [5/5] (9.15ns)   --->   "%tmp_3 = call i64 @pow_generic<double>, i64 %y_assign_3, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 390 'call' 'tmp_3' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 391 [1/1] (0.00ns)   --->   "%bitcast_ln237_4 = bitcast i32 %gmem_addr_33_read" [kernel_attention.cpp:237]   --->   Operation 391 'bitcast' 'bitcast_ln237_4' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_19 : Operation 392 [1/1] (30.7ns)   --->   "%sub_i1_4 = fsub i32 %bitcast_ln237_4, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 392 'fsub' 'sub_i1_4' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 393 [1/1] (36.5ns)   --->   "%gmem_addr_34_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_34" [kernel_attention.cpp:237]   --->   Operation 393 'read' 'gmem_addr_34_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 394 [1/7] (36.5ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [kernel_attention.cpp:237]   --->   Operation 394 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 395 [2/7] (36.5ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [kernel_attention.cpp:237]   --->   Operation 395 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 396 [3/7] (36.5ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [kernel_attention.cpp:237]   --->   Operation 396 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 397 [4/7] (36.5ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [kernel_attention.cpp:237]   --->   Operation 397 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 398 [5/7] (36.5ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [kernel_attention.cpp:237]   --->   Operation 398 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 399 [6/7] (36.5ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [kernel_attention.cpp:237]   --->   Operation 399 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 400 [7/7] (36.5ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [kernel_attention.cpp:237]   --->   Operation 400 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 401 [1/1] (0.00ns)   --->   "%gmem_addr_42 = getelementptr i32 %gmem, i64 %sext_ln232_14" [kernel_attention.cpp:237]   --->   Operation 401 'getelementptr' 'gmem_addr_42' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 36.5>
ST_20 : Operation 402 [1/1] (1.12ns)   --->   "%add_ln232_14 = add i63 %sext_ln232_1, i63 14" [kernel_attention.cpp:232]   --->   Operation 402 'add' 'add_ln232_14' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln232_15 = sext i63 %add_ln232_14" [kernel_attention.cpp:232]   --->   Operation 403 'sext' 'sext_ln232_15' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_20 : Operation 404 [1/5] (20.5ns)   --->   "%tmp_s = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 404 'call' 'tmp_s' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 405 [2/5] (20.5ns)   --->   "%tmp_1 = call i64 @pow_generic<double>, i64 %y_assign_1, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 405 'call' 'tmp_1' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 406 [3/5] (20.5ns)   --->   "%tmp_2 = call i64 @pow_generic<double>, i64 %y_assign_2, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 406 'call' 'tmp_2' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 407 [4/5] (20.5ns)   --->   "%tmp_3 = call i64 @pow_generic<double>, i64 %y_assign_3, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 407 'call' 'tmp_3' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 408 [1/1] (6.41ns)   --->   "%y_assign_4 = fpext i32 %sub_i1_4" [kernel_attention.cpp:238]   --->   Operation 408 'fpext' 'y_assign_4' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 409 [5/5] (9.15ns)   --->   "%tmp_4 = call i64 @pow_generic<double>, i64 %y_assign_4, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 409 'call' 'tmp_4' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 410 [1/1] (0.00ns)   --->   "%bitcast_ln237_5 = bitcast i32 %gmem_addr_34_read" [kernel_attention.cpp:237]   --->   Operation 410 'bitcast' 'bitcast_ln237_5' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_20 : Operation 411 [1/1] (30.7ns)   --->   "%sub_i1_5 = fsub i32 %bitcast_ln237_5, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 411 'fsub' 'sub_i1_5' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 412 [1/1] (36.5ns)   --->   "%gmem_addr_35_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_35" [kernel_attention.cpp:237]   --->   Operation 412 'read' 'gmem_addr_35_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 413 [1/7] (36.5ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [kernel_attention.cpp:237]   --->   Operation 413 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 414 [2/7] (36.5ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [kernel_attention.cpp:237]   --->   Operation 414 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 415 [3/7] (36.5ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [kernel_attention.cpp:237]   --->   Operation 415 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 416 [4/7] (36.5ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [kernel_attention.cpp:237]   --->   Operation 416 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 417 [5/7] (36.5ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [kernel_attention.cpp:237]   --->   Operation 417 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 418 [6/7] (36.5ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [kernel_attention.cpp:237]   --->   Operation 418 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 419 [7/7] (36.5ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [kernel_attention.cpp:237]   --->   Operation 419 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 420 [1/1] (0.00ns)   --->   "%gmem_addr_43 = getelementptr i32 %gmem, i64 %sext_ln232_15" [kernel_attention.cpp:237]   --->   Operation 420 'getelementptr' 'gmem_addr_43' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 36.5>
ST_21 : Operation 421 [1/1] (1.12ns)   --->   "%add_ln232_15 = add i63 %sext_ln232_1, i63 15" [kernel_attention.cpp:232]   --->   Operation 421 'add' 'add_ln232_15' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln232_16 = sext i63 %add_ln232_15" [kernel_attention.cpp:232]   --->   Operation 422 'sext' 'sext_ln232_16' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_21 : Operation 423 [1/1] (35.4ns)   --->   "%add40_i = dadd i64 %tmp_s, i64 0" [kernel_attention.cpp:238]   --->   Operation 423 'dadd' 'add40_i' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 424 [1/5] (20.5ns)   --->   "%tmp_1 = call i64 @pow_generic<double>, i64 %y_assign_1, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 424 'call' 'tmp_1' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 425 [2/5] (20.5ns)   --->   "%tmp_2 = call i64 @pow_generic<double>, i64 %y_assign_2, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 425 'call' 'tmp_2' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 426 [3/5] (20.5ns)   --->   "%tmp_3 = call i64 @pow_generic<double>, i64 %y_assign_3, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 426 'call' 'tmp_3' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 427 [4/5] (20.5ns)   --->   "%tmp_4 = call i64 @pow_generic<double>, i64 %y_assign_4, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 427 'call' 'tmp_4' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 428 [1/1] (6.41ns)   --->   "%y_assign_5 = fpext i32 %sub_i1_5" [kernel_attention.cpp:238]   --->   Operation 428 'fpext' 'y_assign_5' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 429 [5/5] (9.15ns)   --->   "%tmp_5 = call i64 @pow_generic<double>, i64 %y_assign_5, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 429 'call' 'tmp_5' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 430 [1/1] (0.00ns)   --->   "%bitcast_ln237_6 = bitcast i32 %gmem_addr_35_read" [kernel_attention.cpp:237]   --->   Operation 430 'bitcast' 'bitcast_ln237_6' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_21 : Operation 431 [1/1] (30.7ns)   --->   "%sub_i1_6 = fsub i32 %bitcast_ln237_6, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 431 'fsub' 'sub_i1_6' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 432 [1/1] (36.5ns)   --->   "%gmem_addr_36_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_36" [kernel_attention.cpp:237]   --->   Operation 432 'read' 'gmem_addr_36_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 433 [1/7] (36.5ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [kernel_attention.cpp:237]   --->   Operation 433 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 434 [2/7] (36.5ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [kernel_attention.cpp:237]   --->   Operation 434 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 435 [3/7] (36.5ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [kernel_attention.cpp:237]   --->   Operation 435 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 436 [4/7] (36.5ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [kernel_attention.cpp:237]   --->   Operation 436 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 437 [5/7] (36.5ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [kernel_attention.cpp:237]   --->   Operation 437 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 438 [6/7] (36.5ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [kernel_attention.cpp:237]   --->   Operation 438 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 439 [7/7] (36.5ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [kernel_attention.cpp:237]   --->   Operation 439 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 440 [1/1] (0.00ns)   --->   "%gmem_addr_44 = getelementptr i32 %gmem, i64 %sext_ln232_16" [kernel_attention.cpp:237]   --->   Operation 440 'getelementptr' 'gmem_addr_44' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 36.5>
ST_22 : Operation 441 [1/1] (1.12ns)   --->   "%add_ln232_16 = add i63 %sext_ln232_1, i63 16" [kernel_attention.cpp:232]   --->   Operation 441 'add' 'add_ln232_16' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln232_17 = sext i63 %add_ln232_16" [kernel_attention.cpp:232]   --->   Operation 442 'sext' 'sext_ln232_17' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_22 : Operation 443 [1/1] (7.60ns)   --->   "%sum_1 = fptrunc i64 %add40_i" [kernel_attention.cpp:238]   --->   Operation 443 'fptrunc' 'sum_1' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 444 [1/1] (6.41ns)   --->   "%conv_i1_1 = fpext i32 %sum_1" [kernel_attention.cpp:238]   --->   Operation 444 'fpext' 'conv_i1_1' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 445 [1/5] (20.5ns)   --->   "%tmp_2 = call i64 @pow_generic<double>, i64 %y_assign_2, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 445 'call' 'tmp_2' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 446 [2/5] (20.5ns)   --->   "%tmp_3 = call i64 @pow_generic<double>, i64 %y_assign_3, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 446 'call' 'tmp_3' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 447 [3/5] (20.5ns)   --->   "%tmp_4 = call i64 @pow_generic<double>, i64 %y_assign_4, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 447 'call' 'tmp_4' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 448 [4/5] (20.5ns)   --->   "%tmp_5 = call i64 @pow_generic<double>, i64 %y_assign_5, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 448 'call' 'tmp_5' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 449 [1/1] (6.41ns)   --->   "%y_assign_6 = fpext i32 %sub_i1_6" [kernel_attention.cpp:238]   --->   Operation 449 'fpext' 'y_assign_6' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 450 [5/5] (9.15ns)   --->   "%tmp_6_103 = call i64 @pow_generic<double>, i64 %y_assign_6, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 450 'call' 'tmp_6_103' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 451 [1/1] (0.00ns)   --->   "%bitcast_ln237_7 = bitcast i32 %gmem_addr_36_read" [kernel_attention.cpp:237]   --->   Operation 451 'bitcast' 'bitcast_ln237_7' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_22 : Operation 452 [1/1] (30.7ns)   --->   "%sub_i1_7 = fsub i32 %bitcast_ln237_7, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 452 'fsub' 'sub_i1_7' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 453 [1/1] (36.5ns)   --->   "%gmem_addr_37_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_37" [kernel_attention.cpp:237]   --->   Operation 453 'read' 'gmem_addr_37_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 454 [1/7] (36.5ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [kernel_attention.cpp:237]   --->   Operation 454 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 455 [2/7] (36.5ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [kernel_attention.cpp:237]   --->   Operation 455 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 456 [3/7] (36.5ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [kernel_attention.cpp:237]   --->   Operation 456 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 457 [4/7] (36.5ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [kernel_attention.cpp:237]   --->   Operation 457 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 458 [5/7] (36.5ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [kernel_attention.cpp:237]   --->   Operation 458 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 459 [6/7] (36.5ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [kernel_attention.cpp:237]   --->   Operation 459 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 460 [7/7] (36.5ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [kernel_attention.cpp:237]   --->   Operation 460 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 461 [1/1] (0.00ns)   --->   "%gmem_addr_45 = getelementptr i32 %gmem, i64 %sext_ln232_17" [kernel_attention.cpp:237]   --->   Operation 461 'getelementptr' 'gmem_addr_45' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 36.5>
ST_23 : Operation 462 [1/1] (1.12ns)   --->   "%add_ln232_17 = add i63 %sext_ln232_1, i63 17" [kernel_attention.cpp:232]   --->   Operation 462 'add' 'add_ln232_17' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln232_18 = sext i63 %add_ln232_17" [kernel_attention.cpp:232]   --->   Operation 463 'sext' 'sext_ln232_18' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_23 : Operation 464 [1/1] (35.4ns)   --->   "%add40_i_1 = dadd i64 %conv_i1_1, i64 %tmp_1" [kernel_attention.cpp:238]   --->   Operation 464 'dadd' 'add40_i_1' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 465 [1/5] (20.5ns)   --->   "%tmp_3 = call i64 @pow_generic<double>, i64 %y_assign_3, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 465 'call' 'tmp_3' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 466 [2/5] (20.5ns)   --->   "%tmp_4 = call i64 @pow_generic<double>, i64 %y_assign_4, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 466 'call' 'tmp_4' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 467 [3/5] (20.5ns)   --->   "%tmp_5 = call i64 @pow_generic<double>, i64 %y_assign_5, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 467 'call' 'tmp_5' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 468 [4/5] (20.5ns)   --->   "%tmp_6_103 = call i64 @pow_generic<double>, i64 %y_assign_6, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 468 'call' 'tmp_6_103' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 469 [1/1] (6.41ns)   --->   "%y_assign_7 = fpext i32 %sub_i1_7" [kernel_attention.cpp:238]   --->   Operation 469 'fpext' 'y_assign_7' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 470 [5/5] (9.15ns)   --->   "%tmp_7_104 = call i64 @pow_generic<double>, i64 %y_assign_7, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 470 'call' 'tmp_7_104' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 471 [1/1] (0.00ns)   --->   "%bitcast_ln237_8 = bitcast i32 %gmem_addr_37_read" [kernel_attention.cpp:237]   --->   Operation 471 'bitcast' 'bitcast_ln237_8' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_23 : Operation 472 [1/1] (30.7ns)   --->   "%sub_i1_8 = fsub i32 %bitcast_ln237_8, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 472 'fsub' 'sub_i1_8' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 473 [1/1] (36.5ns)   --->   "%gmem_addr_38_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_38" [kernel_attention.cpp:237]   --->   Operation 473 'read' 'gmem_addr_38_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 474 [1/7] (36.5ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [kernel_attention.cpp:237]   --->   Operation 474 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 475 [2/7] (36.5ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [kernel_attention.cpp:237]   --->   Operation 475 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 476 [3/7] (36.5ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [kernel_attention.cpp:237]   --->   Operation 476 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 477 [4/7] (36.5ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [kernel_attention.cpp:237]   --->   Operation 477 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 478 [5/7] (36.5ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [kernel_attention.cpp:237]   --->   Operation 478 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 479 [6/7] (36.5ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [kernel_attention.cpp:237]   --->   Operation 479 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 480 [7/7] (36.5ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [kernel_attention.cpp:237]   --->   Operation 480 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 481 [1/1] (0.00ns)   --->   "%gmem_addr_46 = getelementptr i32 %gmem, i64 %sext_ln232_18" [kernel_attention.cpp:237]   --->   Operation 481 'getelementptr' 'gmem_addr_46' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 36.5>
ST_24 : Operation 482 [1/1] (1.12ns)   --->   "%add_ln232_18 = add i63 %sext_ln232_1, i63 18" [kernel_attention.cpp:232]   --->   Operation 482 'add' 'add_ln232_18' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln232_19 = sext i63 %add_ln232_18" [kernel_attention.cpp:232]   --->   Operation 483 'sext' 'sext_ln232_19' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_24 : Operation 484 [1/1] (7.60ns)   --->   "%sum_1_1 = fptrunc i64 %add40_i_1" [kernel_attention.cpp:238]   --->   Operation 484 'fptrunc' 'sum_1_1' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 485 [1/1] (6.41ns)   --->   "%conv_i1_2 = fpext i32 %sum_1_1" [kernel_attention.cpp:238]   --->   Operation 485 'fpext' 'conv_i1_2' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 486 [1/5] (20.5ns)   --->   "%tmp_4 = call i64 @pow_generic<double>, i64 %y_assign_4, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 486 'call' 'tmp_4' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 487 [2/5] (20.5ns)   --->   "%tmp_5 = call i64 @pow_generic<double>, i64 %y_assign_5, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 487 'call' 'tmp_5' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 488 [3/5] (20.5ns)   --->   "%tmp_6_103 = call i64 @pow_generic<double>, i64 %y_assign_6, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 488 'call' 'tmp_6_103' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 489 [4/5] (20.5ns)   --->   "%tmp_7_104 = call i64 @pow_generic<double>, i64 %y_assign_7, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 489 'call' 'tmp_7_104' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 490 [1/1] (6.41ns)   --->   "%y_assign_8 = fpext i32 %sub_i1_8" [kernel_attention.cpp:238]   --->   Operation 490 'fpext' 'y_assign_8' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 491 [5/5] (9.15ns)   --->   "%tmp_8 = call i64 @pow_generic<double>, i64 %y_assign_8, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 491 'call' 'tmp_8' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 492 [1/1] (0.00ns)   --->   "%bitcast_ln237_9 = bitcast i32 %gmem_addr_38_read" [kernel_attention.cpp:237]   --->   Operation 492 'bitcast' 'bitcast_ln237_9' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_24 : Operation 493 [1/1] (30.7ns)   --->   "%sub_i1_9 = fsub i32 %bitcast_ln237_9, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 493 'fsub' 'sub_i1_9' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 494 [1/1] (36.5ns)   --->   "%gmem_addr_39_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_39" [kernel_attention.cpp:237]   --->   Operation 494 'read' 'gmem_addr_39_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 495 [1/7] (36.5ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [kernel_attention.cpp:237]   --->   Operation 495 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 496 [2/7] (36.5ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [kernel_attention.cpp:237]   --->   Operation 496 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 497 [3/7] (36.5ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [kernel_attention.cpp:237]   --->   Operation 497 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 498 [4/7] (36.5ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [kernel_attention.cpp:237]   --->   Operation 498 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 499 [5/7] (36.5ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [kernel_attention.cpp:237]   --->   Operation 499 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 500 [6/7] (36.5ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [kernel_attention.cpp:237]   --->   Operation 500 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 501 [7/7] (36.5ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [kernel_attention.cpp:237]   --->   Operation 501 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 502 [1/1] (0.00ns)   --->   "%gmem_addr_47 = getelementptr i32 %gmem, i64 %sext_ln232_19" [kernel_attention.cpp:237]   --->   Operation 502 'getelementptr' 'gmem_addr_47' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 36.5>
ST_25 : Operation 503 [1/1] (1.12ns)   --->   "%add_ln232_19 = add i63 %sext_ln232_1, i63 19" [kernel_attention.cpp:232]   --->   Operation 503 'add' 'add_ln232_19' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln232_20 = sext i63 %add_ln232_19" [kernel_attention.cpp:232]   --->   Operation 504 'sext' 'sext_ln232_20' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_25 : Operation 505 [1/1] (35.4ns)   --->   "%add40_i_2 = dadd i64 %conv_i1_2, i64 %tmp_2" [kernel_attention.cpp:238]   --->   Operation 505 'dadd' 'add40_i_2' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 506 [1/5] (20.5ns)   --->   "%tmp_5 = call i64 @pow_generic<double>, i64 %y_assign_5, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 506 'call' 'tmp_5' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 507 [2/5] (20.5ns)   --->   "%tmp_6_103 = call i64 @pow_generic<double>, i64 %y_assign_6, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 507 'call' 'tmp_6_103' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 508 [3/5] (20.5ns)   --->   "%tmp_7_104 = call i64 @pow_generic<double>, i64 %y_assign_7, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 508 'call' 'tmp_7_104' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 509 [4/5] (20.5ns)   --->   "%tmp_8 = call i64 @pow_generic<double>, i64 %y_assign_8, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 509 'call' 'tmp_8' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 510 [1/1] (6.41ns)   --->   "%y_assign_9 = fpext i32 %sub_i1_9" [kernel_attention.cpp:238]   --->   Operation 510 'fpext' 'y_assign_9' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 511 [5/5] (9.15ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %y_assign_9, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 511 'call' 'tmp_9' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 512 [1/1] (0.00ns)   --->   "%bitcast_ln237_10 = bitcast i32 %gmem_addr_39_read" [kernel_attention.cpp:237]   --->   Operation 512 'bitcast' 'bitcast_ln237_10' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_25 : Operation 513 [1/1] (30.7ns)   --->   "%sub_i1_s = fsub i32 %bitcast_ln237_10, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 513 'fsub' 'sub_i1_s' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 514 [1/1] (36.5ns)   --->   "%gmem_addr_40_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_40" [kernel_attention.cpp:237]   --->   Operation 514 'read' 'gmem_addr_40_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 515 [1/7] (36.5ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [kernel_attention.cpp:237]   --->   Operation 515 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 516 [2/7] (36.5ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [kernel_attention.cpp:237]   --->   Operation 516 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 517 [3/7] (36.5ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [kernel_attention.cpp:237]   --->   Operation 517 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 518 [4/7] (36.5ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [kernel_attention.cpp:237]   --->   Operation 518 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 519 [5/7] (36.5ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [kernel_attention.cpp:237]   --->   Operation 519 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 520 [6/7] (36.5ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [kernel_attention.cpp:237]   --->   Operation 520 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 521 [7/7] (36.5ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [kernel_attention.cpp:237]   --->   Operation 521 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 522 [1/1] (0.00ns)   --->   "%gmem_addr_48 = getelementptr i32 %gmem, i64 %sext_ln232_20" [kernel_attention.cpp:237]   --->   Operation 522 'getelementptr' 'gmem_addr_48' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 36.5>
ST_26 : Operation 523 [1/1] (1.12ns)   --->   "%add_ln232_20 = add i63 %sext_ln232_1, i63 20" [kernel_attention.cpp:232]   --->   Operation 523 'add' 'add_ln232_20' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln232_21 = sext i63 %add_ln232_20" [kernel_attention.cpp:232]   --->   Operation 524 'sext' 'sext_ln232_21' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_26 : Operation 525 [1/1] (7.60ns)   --->   "%sum_1_2 = fptrunc i64 %add40_i_2" [kernel_attention.cpp:238]   --->   Operation 525 'fptrunc' 'sum_1_2' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 526 [1/1] (6.41ns)   --->   "%conv_i1_3 = fpext i32 %sum_1_2" [kernel_attention.cpp:238]   --->   Operation 526 'fpext' 'conv_i1_3' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 527 [1/5] (20.5ns)   --->   "%tmp_6_103 = call i64 @pow_generic<double>, i64 %y_assign_6, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 527 'call' 'tmp_6_103' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 528 [2/5] (20.5ns)   --->   "%tmp_7_104 = call i64 @pow_generic<double>, i64 %y_assign_7, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 528 'call' 'tmp_7_104' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 529 [3/5] (20.5ns)   --->   "%tmp_8 = call i64 @pow_generic<double>, i64 %y_assign_8, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 529 'call' 'tmp_8' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 530 [4/5] (20.5ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %y_assign_9, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 530 'call' 'tmp_9' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 531 [1/1] (6.41ns)   --->   "%y_assign_s = fpext i32 %sub_i1_s" [kernel_attention.cpp:238]   --->   Operation 531 'fpext' 'y_assign_s' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 532 [5/5] (9.15ns)   --->   "%tmp_s_105 = call i64 @pow_generic<double>, i64 %y_assign_s, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 532 'call' 'tmp_s_105' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 533 [1/1] (0.00ns)   --->   "%bitcast_ln237_11 = bitcast i32 %gmem_addr_40_read" [kernel_attention.cpp:237]   --->   Operation 533 'bitcast' 'bitcast_ln237_11' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_26 : Operation 534 [1/1] (30.7ns)   --->   "%sub_i1_10 = fsub i32 %bitcast_ln237_11, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 534 'fsub' 'sub_i1_10' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 535 [1/1] (36.5ns)   --->   "%gmem_addr_41_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_41" [kernel_attention.cpp:237]   --->   Operation 535 'read' 'gmem_addr_41_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 536 [1/7] (36.5ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [kernel_attention.cpp:237]   --->   Operation 536 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 537 [2/7] (36.5ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [kernel_attention.cpp:237]   --->   Operation 537 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 538 [3/7] (36.5ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [kernel_attention.cpp:237]   --->   Operation 538 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 539 [4/7] (36.5ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [kernel_attention.cpp:237]   --->   Operation 539 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 540 [5/7] (36.5ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [kernel_attention.cpp:237]   --->   Operation 540 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 541 [6/7] (36.5ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [kernel_attention.cpp:237]   --->   Operation 541 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 542 [7/7] (36.5ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [kernel_attention.cpp:237]   --->   Operation 542 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 543 [1/1] (0.00ns)   --->   "%gmem_addr_49 = getelementptr i32 %gmem, i64 %sext_ln232_21" [kernel_attention.cpp:237]   --->   Operation 543 'getelementptr' 'gmem_addr_49' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 36.5>
ST_27 : Operation 544 [1/1] (1.12ns)   --->   "%add_ln232_21 = add i63 %sext_ln232_1, i63 21" [kernel_attention.cpp:232]   --->   Operation 544 'add' 'add_ln232_21' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln232_22 = sext i63 %add_ln232_21" [kernel_attention.cpp:232]   --->   Operation 545 'sext' 'sext_ln232_22' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_27 : Operation 546 [1/1] (35.4ns)   --->   "%add40_i_3 = dadd i64 %conv_i1_3, i64 %tmp_3" [kernel_attention.cpp:238]   --->   Operation 546 'dadd' 'add40_i_3' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 547 [1/5] (20.5ns)   --->   "%tmp_7_104 = call i64 @pow_generic<double>, i64 %y_assign_7, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 547 'call' 'tmp_7_104' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 548 [2/5] (20.5ns)   --->   "%tmp_8 = call i64 @pow_generic<double>, i64 %y_assign_8, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 548 'call' 'tmp_8' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 549 [3/5] (20.5ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %y_assign_9, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 549 'call' 'tmp_9' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 550 [4/5] (20.5ns)   --->   "%tmp_s_105 = call i64 @pow_generic<double>, i64 %y_assign_s, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 550 'call' 'tmp_s_105' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 551 [1/1] (6.41ns)   --->   "%y_assign_10 = fpext i32 %sub_i1_10" [kernel_attention.cpp:238]   --->   Operation 551 'fpext' 'y_assign_10' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 552 [5/5] (9.15ns)   --->   "%tmp_10 = call i64 @pow_generic<double>, i64 %y_assign_10, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 552 'call' 'tmp_10' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 553 [1/1] (0.00ns)   --->   "%bitcast_ln237_12 = bitcast i32 %gmem_addr_41_read" [kernel_attention.cpp:237]   --->   Operation 553 'bitcast' 'bitcast_ln237_12' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_27 : Operation 554 [1/1] (30.7ns)   --->   "%sub_i1_11 = fsub i32 %bitcast_ln237_12, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 554 'fsub' 'sub_i1_11' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 555 [1/1] (36.5ns)   --->   "%gmem_addr_42_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_42" [kernel_attention.cpp:237]   --->   Operation 555 'read' 'gmem_addr_42_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 556 [1/7] (36.5ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [kernel_attention.cpp:237]   --->   Operation 556 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 557 [2/7] (36.5ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [kernel_attention.cpp:237]   --->   Operation 557 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 558 [3/7] (36.5ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [kernel_attention.cpp:237]   --->   Operation 558 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 559 [4/7] (36.5ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [kernel_attention.cpp:237]   --->   Operation 559 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 560 [5/7] (36.5ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [kernel_attention.cpp:237]   --->   Operation 560 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 561 [6/7] (36.5ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [kernel_attention.cpp:237]   --->   Operation 561 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 562 [7/7] (36.5ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [kernel_attention.cpp:237]   --->   Operation 562 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 563 [1/1] (0.00ns)   --->   "%gmem_addr_50 = getelementptr i32 %gmem, i64 %sext_ln232_22" [kernel_attention.cpp:237]   --->   Operation 563 'getelementptr' 'gmem_addr_50' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 36.5>
ST_28 : Operation 564 [1/1] (1.12ns)   --->   "%add_ln232_22 = add i63 %sext_ln232_1, i63 22" [kernel_attention.cpp:232]   --->   Operation 564 'add' 'add_ln232_22' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln232_23 = sext i63 %add_ln232_22" [kernel_attention.cpp:232]   --->   Operation 565 'sext' 'sext_ln232_23' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_28 : Operation 566 [1/1] (7.60ns)   --->   "%sum_1_3 = fptrunc i64 %add40_i_3" [kernel_attention.cpp:238]   --->   Operation 566 'fptrunc' 'sum_1_3' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 567 [1/1] (6.41ns)   --->   "%conv_i1_4 = fpext i32 %sum_1_3" [kernel_attention.cpp:238]   --->   Operation 567 'fpext' 'conv_i1_4' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 568 [1/5] (20.5ns)   --->   "%tmp_8 = call i64 @pow_generic<double>, i64 %y_assign_8, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 568 'call' 'tmp_8' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 569 [2/5] (20.5ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %y_assign_9, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 569 'call' 'tmp_9' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 570 [3/5] (20.5ns)   --->   "%tmp_s_105 = call i64 @pow_generic<double>, i64 %y_assign_s, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 570 'call' 'tmp_s_105' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 571 [4/5] (20.5ns)   --->   "%tmp_10 = call i64 @pow_generic<double>, i64 %y_assign_10, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 571 'call' 'tmp_10' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 572 [1/1] (6.41ns)   --->   "%y_assign_11 = fpext i32 %sub_i1_11" [kernel_attention.cpp:238]   --->   Operation 572 'fpext' 'y_assign_11' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 573 [5/5] (9.15ns)   --->   "%tmp_11 = call i64 @pow_generic<double>, i64 %y_assign_11, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 573 'call' 'tmp_11' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 574 [1/1] (0.00ns)   --->   "%bitcast_ln237_13 = bitcast i32 %gmem_addr_42_read" [kernel_attention.cpp:237]   --->   Operation 574 'bitcast' 'bitcast_ln237_13' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_28 : Operation 575 [1/1] (30.7ns)   --->   "%sub_i1_12 = fsub i32 %bitcast_ln237_13, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 575 'fsub' 'sub_i1_12' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 576 [1/1] (36.5ns)   --->   "%gmem_addr_43_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_43" [kernel_attention.cpp:237]   --->   Operation 576 'read' 'gmem_addr_43_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 577 [1/7] (36.5ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [kernel_attention.cpp:237]   --->   Operation 577 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 578 [2/7] (36.5ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [kernel_attention.cpp:237]   --->   Operation 578 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 579 [3/7] (36.5ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [kernel_attention.cpp:237]   --->   Operation 579 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 580 [4/7] (36.5ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [kernel_attention.cpp:237]   --->   Operation 580 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 581 [5/7] (36.5ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [kernel_attention.cpp:237]   --->   Operation 581 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 582 [6/7] (36.5ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [kernel_attention.cpp:237]   --->   Operation 582 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 583 [7/7] (36.5ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [kernel_attention.cpp:237]   --->   Operation 583 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 584 [1/1] (0.00ns)   --->   "%gmem_addr_51 = getelementptr i32 %gmem, i64 %sext_ln232_23" [kernel_attention.cpp:237]   --->   Operation 584 'getelementptr' 'gmem_addr_51' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 36.5>
ST_29 : Operation 585 [1/1] (1.12ns)   --->   "%add_ln232_23 = add i63 %sext_ln232_1, i63 23" [kernel_attention.cpp:232]   --->   Operation 585 'add' 'add_ln232_23' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln232_24 = sext i63 %add_ln232_23" [kernel_attention.cpp:232]   --->   Operation 586 'sext' 'sext_ln232_24' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_29 : Operation 587 [1/1] (35.4ns)   --->   "%add40_i_4 = dadd i64 %conv_i1_4, i64 %tmp_4" [kernel_attention.cpp:238]   --->   Operation 587 'dadd' 'add40_i_4' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 588 [1/5] (20.5ns)   --->   "%tmp_9 = call i64 @pow_generic<double>, i64 %y_assign_9, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 588 'call' 'tmp_9' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 589 [2/5] (20.5ns)   --->   "%tmp_s_105 = call i64 @pow_generic<double>, i64 %y_assign_s, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 589 'call' 'tmp_s_105' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 590 [3/5] (20.5ns)   --->   "%tmp_10 = call i64 @pow_generic<double>, i64 %y_assign_10, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 590 'call' 'tmp_10' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 591 [4/5] (20.5ns)   --->   "%tmp_11 = call i64 @pow_generic<double>, i64 %y_assign_11, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 591 'call' 'tmp_11' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 592 [1/1] (6.41ns)   --->   "%y_assign_12 = fpext i32 %sub_i1_12" [kernel_attention.cpp:238]   --->   Operation 592 'fpext' 'y_assign_12' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 593 [5/5] (9.15ns)   --->   "%tmp_12 = call i64 @pow_generic<double>, i64 %y_assign_12, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 593 'call' 'tmp_12' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 594 [1/1] (0.00ns)   --->   "%bitcast_ln237_14 = bitcast i32 %gmem_addr_43_read" [kernel_attention.cpp:237]   --->   Operation 594 'bitcast' 'bitcast_ln237_14' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_29 : Operation 595 [1/1] (30.7ns)   --->   "%sub_i1_13 = fsub i32 %bitcast_ln237_14, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 595 'fsub' 'sub_i1_13' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 596 [1/1] (36.5ns)   --->   "%gmem_addr_44_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_44" [kernel_attention.cpp:237]   --->   Operation 596 'read' 'gmem_addr_44_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 597 [1/7] (36.5ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [kernel_attention.cpp:237]   --->   Operation 597 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 598 [2/7] (36.5ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [kernel_attention.cpp:237]   --->   Operation 598 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 599 [3/7] (36.5ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [kernel_attention.cpp:237]   --->   Operation 599 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 600 [4/7] (36.5ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [kernel_attention.cpp:237]   --->   Operation 600 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 601 [5/7] (36.5ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [kernel_attention.cpp:237]   --->   Operation 601 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 602 [6/7] (36.5ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [kernel_attention.cpp:237]   --->   Operation 602 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 603 [7/7] (36.5ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [kernel_attention.cpp:237]   --->   Operation 603 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 604 [1/1] (0.00ns)   --->   "%gmem_addr_52 = getelementptr i32 %gmem, i64 %sext_ln232_24" [kernel_attention.cpp:237]   --->   Operation 604 'getelementptr' 'gmem_addr_52' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 36.5>
ST_30 : Operation 605 [1/1] (1.12ns)   --->   "%add_ln232_24 = add i63 %sext_ln232_1, i63 24" [kernel_attention.cpp:232]   --->   Operation 605 'add' 'add_ln232_24' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln232_25 = sext i63 %add_ln232_24" [kernel_attention.cpp:232]   --->   Operation 606 'sext' 'sext_ln232_25' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_30 : Operation 607 [1/1] (7.60ns)   --->   "%sum_1_4 = fptrunc i64 %add40_i_4" [kernel_attention.cpp:238]   --->   Operation 607 'fptrunc' 'sum_1_4' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 608 [1/1] (6.41ns)   --->   "%conv_i1_5 = fpext i32 %sum_1_4" [kernel_attention.cpp:238]   --->   Operation 608 'fpext' 'conv_i1_5' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 609 [1/5] (20.5ns)   --->   "%tmp_s_105 = call i64 @pow_generic<double>, i64 %y_assign_s, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 609 'call' 'tmp_s_105' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 610 [2/5] (20.5ns)   --->   "%tmp_10 = call i64 @pow_generic<double>, i64 %y_assign_10, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 610 'call' 'tmp_10' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 611 [3/5] (20.5ns)   --->   "%tmp_11 = call i64 @pow_generic<double>, i64 %y_assign_11, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 611 'call' 'tmp_11' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 612 [4/5] (20.5ns)   --->   "%tmp_12 = call i64 @pow_generic<double>, i64 %y_assign_12, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 612 'call' 'tmp_12' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 613 [1/1] (6.41ns)   --->   "%y_assign_13 = fpext i32 %sub_i1_13" [kernel_attention.cpp:238]   --->   Operation 613 'fpext' 'y_assign_13' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 614 [5/5] (9.15ns)   --->   "%tmp_13 = call i64 @pow_generic<double>, i64 %y_assign_13, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 614 'call' 'tmp_13' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 615 [1/1] (0.00ns)   --->   "%bitcast_ln237_15 = bitcast i32 %gmem_addr_44_read" [kernel_attention.cpp:237]   --->   Operation 615 'bitcast' 'bitcast_ln237_15' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_30 : Operation 616 [1/1] (30.7ns)   --->   "%sub_i1_14 = fsub i32 %bitcast_ln237_15, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 616 'fsub' 'sub_i1_14' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 617 [1/1] (36.5ns)   --->   "%gmem_addr_45_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_45" [kernel_attention.cpp:237]   --->   Operation 617 'read' 'gmem_addr_45_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 618 [1/7] (36.5ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [kernel_attention.cpp:237]   --->   Operation 618 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 619 [2/7] (36.5ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [kernel_attention.cpp:237]   --->   Operation 619 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 620 [3/7] (36.5ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [kernel_attention.cpp:237]   --->   Operation 620 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 621 [4/7] (36.5ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [kernel_attention.cpp:237]   --->   Operation 621 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 622 [5/7] (36.5ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [kernel_attention.cpp:237]   --->   Operation 622 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 623 [6/7] (36.5ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [kernel_attention.cpp:237]   --->   Operation 623 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 624 [7/7] (36.5ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [kernel_attention.cpp:237]   --->   Operation 624 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 625 [1/1] (0.00ns)   --->   "%gmem_addr_53 = getelementptr i32 %gmem, i64 %sext_ln232_25" [kernel_attention.cpp:237]   --->   Operation 625 'getelementptr' 'gmem_addr_53' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 36.5>
ST_31 : Operation 626 [1/1] (1.12ns)   --->   "%add_ln232_25 = add i63 %sext_ln232_1, i63 25" [kernel_attention.cpp:232]   --->   Operation 626 'add' 'add_ln232_25' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln232_26 = sext i63 %add_ln232_25" [kernel_attention.cpp:232]   --->   Operation 627 'sext' 'sext_ln232_26' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_31 : Operation 628 [1/1] (35.4ns)   --->   "%add40_i_5 = dadd i64 %conv_i1_5, i64 %tmp_5" [kernel_attention.cpp:238]   --->   Operation 628 'dadd' 'add40_i_5' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 629 [1/5] (20.5ns)   --->   "%tmp_10 = call i64 @pow_generic<double>, i64 %y_assign_10, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 629 'call' 'tmp_10' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 630 [2/5] (20.5ns)   --->   "%tmp_11 = call i64 @pow_generic<double>, i64 %y_assign_11, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 630 'call' 'tmp_11' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 631 [3/5] (20.5ns)   --->   "%tmp_12 = call i64 @pow_generic<double>, i64 %y_assign_12, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 631 'call' 'tmp_12' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 632 [4/5] (20.5ns)   --->   "%tmp_13 = call i64 @pow_generic<double>, i64 %y_assign_13, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 632 'call' 'tmp_13' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 633 [1/1] (6.41ns)   --->   "%y_assign_14 = fpext i32 %sub_i1_14" [kernel_attention.cpp:238]   --->   Operation 633 'fpext' 'y_assign_14' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 634 [5/5] (9.15ns)   --->   "%tmp_14 = call i64 @pow_generic<double>, i64 %y_assign_14, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 634 'call' 'tmp_14' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 635 [1/1] (0.00ns)   --->   "%bitcast_ln237_16 = bitcast i32 %gmem_addr_45_read" [kernel_attention.cpp:237]   --->   Operation 635 'bitcast' 'bitcast_ln237_16' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_31 : Operation 636 [1/1] (30.7ns)   --->   "%sub_i1_15 = fsub i32 %bitcast_ln237_16, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 636 'fsub' 'sub_i1_15' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 637 [1/1] (36.5ns)   --->   "%gmem_addr_46_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_46" [kernel_attention.cpp:237]   --->   Operation 637 'read' 'gmem_addr_46_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 638 [1/7] (36.5ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [kernel_attention.cpp:237]   --->   Operation 638 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 639 [2/7] (36.5ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [kernel_attention.cpp:237]   --->   Operation 639 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 640 [3/7] (36.5ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [kernel_attention.cpp:237]   --->   Operation 640 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 641 [4/7] (36.5ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [kernel_attention.cpp:237]   --->   Operation 641 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 642 [5/7] (36.5ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [kernel_attention.cpp:237]   --->   Operation 642 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 643 [6/7] (36.5ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [kernel_attention.cpp:237]   --->   Operation 643 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 644 [7/7] (36.5ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [kernel_attention.cpp:237]   --->   Operation 644 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 645 [1/1] (0.00ns)   --->   "%gmem_addr_54 = getelementptr i32 %gmem, i64 %sext_ln232_26" [kernel_attention.cpp:237]   --->   Operation 645 'getelementptr' 'gmem_addr_54' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 36.5>
ST_32 : Operation 646 [1/1] (1.12ns)   --->   "%add_ln232_26 = add i63 %sext_ln232_1, i63 26" [kernel_attention.cpp:232]   --->   Operation 646 'add' 'add_ln232_26' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln232_27 = sext i63 %add_ln232_26" [kernel_attention.cpp:232]   --->   Operation 647 'sext' 'sext_ln232_27' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_32 : Operation 648 [1/1] (7.60ns)   --->   "%sum_1_5 = fptrunc i64 %add40_i_5" [kernel_attention.cpp:238]   --->   Operation 648 'fptrunc' 'sum_1_5' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 649 [1/1] (6.41ns)   --->   "%conv_i1_6 = fpext i32 %sum_1_5" [kernel_attention.cpp:238]   --->   Operation 649 'fpext' 'conv_i1_6' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 650 [1/5] (20.5ns)   --->   "%tmp_11 = call i64 @pow_generic<double>, i64 %y_assign_11, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 650 'call' 'tmp_11' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 651 [2/5] (20.5ns)   --->   "%tmp_12 = call i64 @pow_generic<double>, i64 %y_assign_12, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 651 'call' 'tmp_12' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 652 [3/5] (20.5ns)   --->   "%tmp_13 = call i64 @pow_generic<double>, i64 %y_assign_13, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 652 'call' 'tmp_13' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 653 [4/5] (20.5ns)   --->   "%tmp_14 = call i64 @pow_generic<double>, i64 %y_assign_14, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 653 'call' 'tmp_14' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 654 [1/1] (6.41ns)   --->   "%y_assign_15 = fpext i32 %sub_i1_15" [kernel_attention.cpp:238]   --->   Operation 654 'fpext' 'y_assign_15' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 655 [5/5] (9.15ns)   --->   "%tmp_15 = call i64 @pow_generic<double>, i64 %y_assign_15, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 655 'call' 'tmp_15' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 656 [1/1] (0.00ns)   --->   "%bitcast_ln237_17 = bitcast i32 %gmem_addr_46_read" [kernel_attention.cpp:237]   --->   Operation 656 'bitcast' 'bitcast_ln237_17' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_32 : Operation 657 [1/1] (30.7ns)   --->   "%sub_i1_16 = fsub i32 %bitcast_ln237_17, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 657 'fsub' 'sub_i1_16' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 658 [1/1] (36.5ns)   --->   "%gmem_addr_47_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_47" [kernel_attention.cpp:237]   --->   Operation 658 'read' 'gmem_addr_47_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 659 [1/7] (36.5ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [kernel_attention.cpp:237]   --->   Operation 659 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 660 [2/7] (36.5ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [kernel_attention.cpp:237]   --->   Operation 660 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 661 [3/7] (36.5ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [kernel_attention.cpp:237]   --->   Operation 661 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 662 [4/7] (36.5ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [kernel_attention.cpp:237]   --->   Operation 662 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 663 [5/7] (36.5ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [kernel_attention.cpp:237]   --->   Operation 663 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 664 [6/7] (36.5ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [kernel_attention.cpp:237]   --->   Operation 664 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 665 [7/7] (36.5ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [kernel_attention.cpp:237]   --->   Operation 665 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 666 [1/1] (0.00ns)   --->   "%gmem_addr_55 = getelementptr i32 %gmem, i64 %sext_ln232_27" [kernel_attention.cpp:237]   --->   Operation 666 'getelementptr' 'gmem_addr_55' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 36.5>
ST_33 : Operation 667 [1/1] (1.12ns)   --->   "%add_ln232_27 = add i63 %sext_ln232_1, i63 27" [kernel_attention.cpp:232]   --->   Operation 667 'add' 'add_ln232_27' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln232_28 = sext i63 %add_ln232_27" [kernel_attention.cpp:232]   --->   Operation 668 'sext' 'sext_ln232_28' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_33 : Operation 669 [1/1] (35.4ns)   --->   "%add40_i_6 = dadd i64 %conv_i1_6, i64 %tmp_6_103" [kernel_attention.cpp:238]   --->   Operation 669 'dadd' 'add40_i_6' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 670 [1/5] (20.5ns)   --->   "%tmp_12 = call i64 @pow_generic<double>, i64 %y_assign_12, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 670 'call' 'tmp_12' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 671 [2/5] (20.5ns)   --->   "%tmp_13 = call i64 @pow_generic<double>, i64 %y_assign_13, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 671 'call' 'tmp_13' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 672 [3/5] (20.5ns)   --->   "%tmp_14 = call i64 @pow_generic<double>, i64 %y_assign_14, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 672 'call' 'tmp_14' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 673 [4/5] (20.5ns)   --->   "%tmp_15 = call i64 @pow_generic<double>, i64 %y_assign_15, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 673 'call' 'tmp_15' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 674 [1/1] (6.41ns)   --->   "%y_assign_16 = fpext i32 %sub_i1_16" [kernel_attention.cpp:238]   --->   Operation 674 'fpext' 'y_assign_16' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 675 [5/5] (9.15ns)   --->   "%tmp_16 = call i64 @pow_generic<double>, i64 %y_assign_16, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 675 'call' 'tmp_16' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 676 [1/1] (0.00ns)   --->   "%bitcast_ln237_18 = bitcast i32 %gmem_addr_47_read" [kernel_attention.cpp:237]   --->   Operation 676 'bitcast' 'bitcast_ln237_18' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_33 : Operation 677 [1/1] (30.7ns)   --->   "%sub_i1_17 = fsub i32 %bitcast_ln237_18, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 677 'fsub' 'sub_i1_17' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 678 [1/1] (36.5ns)   --->   "%gmem_addr_48_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_48" [kernel_attention.cpp:237]   --->   Operation 678 'read' 'gmem_addr_48_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 679 [1/7] (36.5ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [kernel_attention.cpp:237]   --->   Operation 679 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 680 [2/7] (36.5ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [kernel_attention.cpp:237]   --->   Operation 680 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 681 [3/7] (36.5ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [kernel_attention.cpp:237]   --->   Operation 681 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 682 [4/7] (36.5ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [kernel_attention.cpp:237]   --->   Operation 682 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 683 [5/7] (36.5ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [kernel_attention.cpp:237]   --->   Operation 683 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 684 [6/7] (36.5ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [kernel_attention.cpp:237]   --->   Operation 684 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 685 [7/7] (36.5ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [kernel_attention.cpp:237]   --->   Operation 685 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 686 [1/1] (0.00ns)   --->   "%gmem_addr_56 = getelementptr i32 %gmem, i64 %sext_ln232_28" [kernel_attention.cpp:237]   --->   Operation 686 'getelementptr' 'gmem_addr_56' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 36.5>
ST_34 : Operation 687 [1/1] (1.12ns)   --->   "%add_ln232_28 = add i63 %sext_ln232_1, i63 28" [kernel_attention.cpp:232]   --->   Operation 687 'add' 'add_ln232_28' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln232_29 = sext i63 %add_ln232_28" [kernel_attention.cpp:232]   --->   Operation 688 'sext' 'sext_ln232_29' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_34 : Operation 689 [1/1] (7.60ns)   --->   "%sum_1_6 = fptrunc i64 %add40_i_6" [kernel_attention.cpp:238]   --->   Operation 689 'fptrunc' 'sum_1_6' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 690 [1/1] (6.41ns)   --->   "%conv_i1_7 = fpext i32 %sum_1_6" [kernel_attention.cpp:238]   --->   Operation 690 'fpext' 'conv_i1_7' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 691 [1/5] (20.5ns)   --->   "%tmp_13 = call i64 @pow_generic<double>, i64 %y_assign_13, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 691 'call' 'tmp_13' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 692 [2/5] (20.5ns)   --->   "%tmp_14 = call i64 @pow_generic<double>, i64 %y_assign_14, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 692 'call' 'tmp_14' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 693 [3/5] (20.5ns)   --->   "%tmp_15 = call i64 @pow_generic<double>, i64 %y_assign_15, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 693 'call' 'tmp_15' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 694 [4/5] (20.5ns)   --->   "%tmp_16 = call i64 @pow_generic<double>, i64 %y_assign_16, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 694 'call' 'tmp_16' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 695 [1/1] (6.41ns)   --->   "%y_assign_17 = fpext i32 %sub_i1_17" [kernel_attention.cpp:238]   --->   Operation 695 'fpext' 'y_assign_17' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 696 [5/5] (9.15ns)   --->   "%tmp_17 = call i64 @pow_generic<double>, i64 %y_assign_17, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 696 'call' 'tmp_17' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 697 [1/1] (0.00ns)   --->   "%bitcast_ln237_19 = bitcast i32 %gmem_addr_48_read" [kernel_attention.cpp:237]   --->   Operation 697 'bitcast' 'bitcast_ln237_19' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_34 : Operation 698 [1/1] (30.7ns)   --->   "%sub_i1_18 = fsub i32 %bitcast_ln237_19, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 698 'fsub' 'sub_i1_18' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 699 [1/1] (36.5ns)   --->   "%gmem_addr_49_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_49" [kernel_attention.cpp:237]   --->   Operation 699 'read' 'gmem_addr_49_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 700 [1/7] (36.5ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [kernel_attention.cpp:237]   --->   Operation 700 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 701 [2/7] (36.5ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [kernel_attention.cpp:237]   --->   Operation 701 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 702 [3/7] (36.5ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [kernel_attention.cpp:237]   --->   Operation 702 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 703 [4/7] (36.5ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [kernel_attention.cpp:237]   --->   Operation 703 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 704 [5/7] (36.5ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [kernel_attention.cpp:237]   --->   Operation 704 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 705 [6/7] (36.5ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [kernel_attention.cpp:237]   --->   Operation 705 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 706 [7/7] (36.5ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [kernel_attention.cpp:237]   --->   Operation 706 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 707 [1/1] (0.00ns)   --->   "%gmem_addr_57 = getelementptr i32 %gmem, i64 %sext_ln232_29" [kernel_attention.cpp:237]   --->   Operation 707 'getelementptr' 'gmem_addr_57' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 36.5>
ST_35 : Operation 708 [1/1] (1.12ns)   --->   "%add_ln232_29 = add i63 %sext_ln232_1, i63 29" [kernel_attention.cpp:232]   --->   Operation 708 'add' 'add_ln232_29' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln232_30 = sext i63 %add_ln232_29" [kernel_attention.cpp:232]   --->   Operation 709 'sext' 'sext_ln232_30' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_35 : Operation 710 [1/1] (35.4ns)   --->   "%add40_i_7 = dadd i64 %conv_i1_7, i64 %tmp_7_104" [kernel_attention.cpp:238]   --->   Operation 710 'dadd' 'add40_i_7' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 711 [1/5] (20.5ns)   --->   "%tmp_14 = call i64 @pow_generic<double>, i64 %y_assign_14, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 711 'call' 'tmp_14' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 712 [2/5] (20.5ns)   --->   "%tmp_15 = call i64 @pow_generic<double>, i64 %y_assign_15, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 712 'call' 'tmp_15' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 713 [3/5] (20.5ns)   --->   "%tmp_16 = call i64 @pow_generic<double>, i64 %y_assign_16, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 713 'call' 'tmp_16' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 714 [4/5] (20.5ns)   --->   "%tmp_17 = call i64 @pow_generic<double>, i64 %y_assign_17, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 714 'call' 'tmp_17' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 715 [1/1] (6.41ns)   --->   "%y_assign_18 = fpext i32 %sub_i1_18" [kernel_attention.cpp:238]   --->   Operation 715 'fpext' 'y_assign_18' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 716 [5/5] (9.15ns)   --->   "%tmp_18 = call i64 @pow_generic<double>, i64 %y_assign_18, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 716 'call' 'tmp_18' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 717 [1/1] (0.00ns)   --->   "%bitcast_ln237_20 = bitcast i32 %gmem_addr_49_read" [kernel_attention.cpp:237]   --->   Operation 717 'bitcast' 'bitcast_ln237_20' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_35 : Operation 718 [1/1] (30.7ns)   --->   "%sub_i1_19 = fsub i32 %bitcast_ln237_20, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 718 'fsub' 'sub_i1_19' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 719 [1/1] (36.5ns)   --->   "%gmem_addr_50_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_50" [kernel_attention.cpp:237]   --->   Operation 719 'read' 'gmem_addr_50_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 720 [1/7] (36.5ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [kernel_attention.cpp:237]   --->   Operation 720 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 721 [2/7] (36.5ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [kernel_attention.cpp:237]   --->   Operation 721 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 722 [3/7] (36.5ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [kernel_attention.cpp:237]   --->   Operation 722 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 723 [4/7] (36.5ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [kernel_attention.cpp:237]   --->   Operation 723 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 724 [5/7] (36.5ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [kernel_attention.cpp:237]   --->   Operation 724 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 725 [6/7] (36.5ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [kernel_attention.cpp:237]   --->   Operation 725 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 726 [7/7] (36.5ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [kernel_attention.cpp:237]   --->   Operation 726 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 727 [1/1] (0.00ns)   --->   "%gmem_addr_58 = getelementptr i32 %gmem, i64 %sext_ln232_30" [kernel_attention.cpp:237]   --->   Operation 727 'getelementptr' 'gmem_addr_58' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 36.5>
ST_36 : Operation 728 [1/1] (1.12ns)   --->   "%add_ln232_30 = add i63 %sext_ln232_1, i63 30" [kernel_attention.cpp:232]   --->   Operation 728 'add' 'add_ln232_30' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln232_31 = sext i63 %add_ln232_30" [kernel_attention.cpp:232]   --->   Operation 729 'sext' 'sext_ln232_31' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_36 : Operation 730 [1/1] (7.60ns)   --->   "%sum_1_7 = fptrunc i64 %add40_i_7" [kernel_attention.cpp:238]   --->   Operation 730 'fptrunc' 'sum_1_7' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 731 [1/1] (6.41ns)   --->   "%conv_i1_8 = fpext i32 %sum_1_7" [kernel_attention.cpp:238]   --->   Operation 731 'fpext' 'conv_i1_8' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 732 [1/5] (20.5ns)   --->   "%tmp_15 = call i64 @pow_generic<double>, i64 %y_assign_15, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 732 'call' 'tmp_15' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 733 [2/5] (20.5ns)   --->   "%tmp_16 = call i64 @pow_generic<double>, i64 %y_assign_16, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 733 'call' 'tmp_16' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 734 [3/5] (20.5ns)   --->   "%tmp_17 = call i64 @pow_generic<double>, i64 %y_assign_17, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 734 'call' 'tmp_17' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 735 [4/5] (20.5ns)   --->   "%tmp_18 = call i64 @pow_generic<double>, i64 %y_assign_18, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 735 'call' 'tmp_18' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 736 [1/1] (6.41ns)   --->   "%y_assign_19 = fpext i32 %sub_i1_19" [kernel_attention.cpp:238]   --->   Operation 736 'fpext' 'y_assign_19' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 737 [5/5] (9.15ns)   --->   "%tmp_19 = call i64 @pow_generic<double>, i64 %y_assign_19, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 737 'call' 'tmp_19' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 738 [1/1] (0.00ns)   --->   "%bitcast_ln237_21 = bitcast i32 %gmem_addr_50_read" [kernel_attention.cpp:237]   --->   Operation 738 'bitcast' 'bitcast_ln237_21' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_36 : Operation 739 [1/1] (30.7ns)   --->   "%sub_i1_20 = fsub i32 %bitcast_ln237_21, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 739 'fsub' 'sub_i1_20' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 740 [1/1] (36.5ns)   --->   "%gmem_addr_51_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_51" [kernel_attention.cpp:237]   --->   Operation 740 'read' 'gmem_addr_51_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 741 [1/7] (36.5ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [kernel_attention.cpp:237]   --->   Operation 741 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 742 [2/7] (36.5ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [kernel_attention.cpp:237]   --->   Operation 742 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 743 [3/7] (36.5ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [kernel_attention.cpp:237]   --->   Operation 743 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 744 [4/7] (36.5ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [kernel_attention.cpp:237]   --->   Operation 744 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 745 [5/7] (36.5ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [kernel_attention.cpp:237]   --->   Operation 745 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 746 [6/7] (36.5ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [kernel_attention.cpp:237]   --->   Operation 746 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 747 [7/7] (36.5ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [kernel_attention.cpp:237]   --->   Operation 747 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 748 [1/1] (0.00ns)   --->   "%gmem_addr_59 = getelementptr i32 %gmem, i64 %sext_ln232_31" [kernel_attention.cpp:237]   --->   Operation 748 'getelementptr' 'gmem_addr_59' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 36.5>
ST_37 : Operation 749 [1/1] (1.12ns)   --->   "%add_ln232_31 = add i63 %sext_ln232_1, i63 31" [kernel_attention.cpp:232]   --->   Operation 749 'add' 'add_ln232_31' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln232_32 = sext i63 %add_ln232_31" [kernel_attention.cpp:232]   --->   Operation 750 'sext' 'sext_ln232_32' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_37 : Operation 751 [1/1] (35.4ns)   --->   "%add40_i_8 = dadd i64 %conv_i1_8, i64 %tmp_8" [kernel_attention.cpp:238]   --->   Operation 751 'dadd' 'add40_i_8' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 752 [1/5] (20.5ns)   --->   "%tmp_16 = call i64 @pow_generic<double>, i64 %y_assign_16, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 752 'call' 'tmp_16' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 753 [2/5] (20.5ns)   --->   "%tmp_17 = call i64 @pow_generic<double>, i64 %y_assign_17, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 753 'call' 'tmp_17' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 754 [3/5] (20.5ns)   --->   "%tmp_18 = call i64 @pow_generic<double>, i64 %y_assign_18, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 754 'call' 'tmp_18' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 755 [4/5] (20.5ns)   --->   "%tmp_19 = call i64 @pow_generic<double>, i64 %y_assign_19, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 755 'call' 'tmp_19' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 756 [1/1] (6.41ns)   --->   "%y_assign_20 = fpext i32 %sub_i1_20" [kernel_attention.cpp:238]   --->   Operation 756 'fpext' 'y_assign_20' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 757 [5/5] (9.15ns)   --->   "%tmp_20 = call i64 @pow_generic<double>, i64 %y_assign_20, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 757 'call' 'tmp_20' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 758 [1/1] (0.00ns)   --->   "%bitcast_ln237_22 = bitcast i32 %gmem_addr_51_read" [kernel_attention.cpp:237]   --->   Operation 758 'bitcast' 'bitcast_ln237_22' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_37 : Operation 759 [1/1] (30.7ns)   --->   "%sub_i1_21 = fsub i32 %bitcast_ln237_22, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 759 'fsub' 'sub_i1_21' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 760 [1/1] (36.5ns)   --->   "%gmem_addr_52_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_52" [kernel_attention.cpp:237]   --->   Operation 760 'read' 'gmem_addr_52_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 761 [1/7] (36.5ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [kernel_attention.cpp:237]   --->   Operation 761 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 762 [2/7] (36.5ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [kernel_attention.cpp:237]   --->   Operation 762 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 763 [3/7] (36.5ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [kernel_attention.cpp:237]   --->   Operation 763 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 764 [4/7] (36.5ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [kernel_attention.cpp:237]   --->   Operation 764 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 765 [5/7] (36.5ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [kernel_attention.cpp:237]   --->   Operation 765 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 766 [6/7] (36.5ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [kernel_attention.cpp:237]   --->   Operation 766 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 767 [7/7] (36.5ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [kernel_attention.cpp:237]   --->   Operation 767 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 768 [1/1] (0.00ns)   --->   "%gmem_addr_60 = getelementptr i32 %gmem, i64 %sext_ln232_32" [kernel_attention.cpp:237]   --->   Operation 768 'getelementptr' 'gmem_addr_60' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 36.5>
ST_38 : Operation 769 [1/1] (1.12ns)   --->   "%add_ln232_32 = add i63 %sext_ln232_1, i63 32" [kernel_attention.cpp:232]   --->   Operation 769 'add' 'add_ln232_32' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln232_33 = sext i63 %add_ln232_32" [kernel_attention.cpp:232]   --->   Operation 770 'sext' 'sext_ln232_33' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_38 : Operation 771 [1/1] (7.60ns)   --->   "%sum_1_8 = fptrunc i64 %add40_i_8" [kernel_attention.cpp:238]   --->   Operation 771 'fptrunc' 'sum_1_8' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 772 [1/1] (6.41ns)   --->   "%conv_i1_9 = fpext i32 %sum_1_8" [kernel_attention.cpp:238]   --->   Operation 772 'fpext' 'conv_i1_9' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 773 [1/5] (20.5ns)   --->   "%tmp_17 = call i64 @pow_generic<double>, i64 %y_assign_17, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 773 'call' 'tmp_17' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 774 [2/5] (20.5ns)   --->   "%tmp_18 = call i64 @pow_generic<double>, i64 %y_assign_18, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 774 'call' 'tmp_18' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 775 [3/5] (20.5ns)   --->   "%tmp_19 = call i64 @pow_generic<double>, i64 %y_assign_19, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 775 'call' 'tmp_19' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 776 [4/5] (20.5ns)   --->   "%tmp_20 = call i64 @pow_generic<double>, i64 %y_assign_20, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 776 'call' 'tmp_20' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 777 [1/1] (6.41ns)   --->   "%y_assign_21 = fpext i32 %sub_i1_21" [kernel_attention.cpp:238]   --->   Operation 777 'fpext' 'y_assign_21' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 778 [5/5] (9.15ns)   --->   "%tmp_21 = call i64 @pow_generic<double>, i64 %y_assign_21, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 778 'call' 'tmp_21' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 779 [1/1] (0.00ns)   --->   "%bitcast_ln237_23 = bitcast i32 %gmem_addr_52_read" [kernel_attention.cpp:237]   --->   Operation 779 'bitcast' 'bitcast_ln237_23' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_38 : Operation 780 [1/1] (30.7ns)   --->   "%sub_i1_22 = fsub i32 %bitcast_ln237_23, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 780 'fsub' 'sub_i1_22' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 781 [1/1] (36.5ns)   --->   "%gmem_addr_53_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_53" [kernel_attention.cpp:237]   --->   Operation 781 'read' 'gmem_addr_53_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 782 [1/7] (36.5ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [kernel_attention.cpp:237]   --->   Operation 782 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 783 [2/7] (36.5ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [kernel_attention.cpp:237]   --->   Operation 783 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 784 [3/7] (36.5ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [kernel_attention.cpp:237]   --->   Operation 784 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 785 [4/7] (36.5ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [kernel_attention.cpp:237]   --->   Operation 785 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 786 [5/7] (36.5ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [kernel_attention.cpp:237]   --->   Operation 786 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 787 [6/7] (36.5ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [kernel_attention.cpp:237]   --->   Operation 787 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 788 [7/7] (36.5ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [kernel_attention.cpp:237]   --->   Operation 788 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 789 [1/1] (0.00ns)   --->   "%gmem_addr_61 = getelementptr i32 %gmem, i64 %sext_ln232_33" [kernel_attention.cpp:237]   --->   Operation 789 'getelementptr' 'gmem_addr_61' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 36.5>
ST_39 : Operation 790 [1/1] (1.12ns)   --->   "%add_ln232_33 = add i63 %sext_ln232_1, i63 33" [kernel_attention.cpp:232]   --->   Operation 790 'add' 'add_ln232_33' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln232_34 = sext i63 %add_ln232_33" [kernel_attention.cpp:232]   --->   Operation 791 'sext' 'sext_ln232_34' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_39 : Operation 792 [1/1] (35.4ns)   --->   "%add40_i_9 = dadd i64 %conv_i1_9, i64 %tmp_9" [kernel_attention.cpp:238]   --->   Operation 792 'dadd' 'add40_i_9' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 793 [1/5] (20.5ns)   --->   "%tmp_18 = call i64 @pow_generic<double>, i64 %y_assign_18, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 793 'call' 'tmp_18' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 794 [2/5] (20.5ns)   --->   "%tmp_19 = call i64 @pow_generic<double>, i64 %y_assign_19, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 794 'call' 'tmp_19' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 795 [3/5] (20.5ns)   --->   "%tmp_20 = call i64 @pow_generic<double>, i64 %y_assign_20, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 795 'call' 'tmp_20' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 796 [4/5] (20.5ns)   --->   "%tmp_21 = call i64 @pow_generic<double>, i64 %y_assign_21, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 796 'call' 'tmp_21' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 797 [1/1] (6.41ns)   --->   "%y_assign_22 = fpext i32 %sub_i1_22" [kernel_attention.cpp:238]   --->   Operation 797 'fpext' 'y_assign_22' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 798 [5/5] (9.15ns)   --->   "%tmp_22 = call i64 @pow_generic<double>, i64 %y_assign_22, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 798 'call' 'tmp_22' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 799 [1/1] (0.00ns)   --->   "%bitcast_ln237_24 = bitcast i32 %gmem_addr_53_read" [kernel_attention.cpp:237]   --->   Operation 799 'bitcast' 'bitcast_ln237_24' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_39 : Operation 800 [1/1] (30.7ns)   --->   "%sub_i1_23 = fsub i32 %bitcast_ln237_24, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 800 'fsub' 'sub_i1_23' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 801 [1/1] (36.5ns)   --->   "%gmem_addr_54_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_54" [kernel_attention.cpp:237]   --->   Operation 801 'read' 'gmem_addr_54_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 802 [1/7] (36.5ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [kernel_attention.cpp:237]   --->   Operation 802 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 803 [2/7] (36.5ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [kernel_attention.cpp:237]   --->   Operation 803 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 804 [3/7] (36.5ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [kernel_attention.cpp:237]   --->   Operation 804 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 805 [4/7] (36.5ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [kernel_attention.cpp:237]   --->   Operation 805 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 806 [5/7] (36.5ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [kernel_attention.cpp:237]   --->   Operation 806 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 807 [6/7] (36.5ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [kernel_attention.cpp:237]   --->   Operation 807 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 808 [7/7] (36.5ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [kernel_attention.cpp:237]   --->   Operation 808 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 809 [1/1] (0.00ns)   --->   "%gmem_addr_62 = getelementptr i32 %gmem, i64 %sext_ln232_34" [kernel_attention.cpp:237]   --->   Operation 809 'getelementptr' 'gmem_addr_62' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 36.5>
ST_40 : Operation 810 [1/1] (1.12ns)   --->   "%add_ln232_34 = add i63 %sext_ln232_1, i63 34" [kernel_attention.cpp:232]   --->   Operation 810 'add' 'add_ln232_34' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln232_35 = sext i63 %add_ln232_34" [kernel_attention.cpp:232]   --->   Operation 811 'sext' 'sext_ln232_35' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_40 : Operation 812 [1/1] (7.60ns)   --->   "%sum_1_9 = fptrunc i64 %add40_i_9" [kernel_attention.cpp:238]   --->   Operation 812 'fptrunc' 'sum_1_9' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 813 [1/1] (6.41ns)   --->   "%conv_i1_s = fpext i32 %sum_1_9" [kernel_attention.cpp:238]   --->   Operation 813 'fpext' 'conv_i1_s' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 814 [1/5] (20.5ns)   --->   "%tmp_19 = call i64 @pow_generic<double>, i64 %y_assign_19, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 814 'call' 'tmp_19' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 815 [2/5] (20.5ns)   --->   "%tmp_20 = call i64 @pow_generic<double>, i64 %y_assign_20, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 815 'call' 'tmp_20' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 816 [3/5] (20.5ns)   --->   "%tmp_21 = call i64 @pow_generic<double>, i64 %y_assign_21, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 816 'call' 'tmp_21' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 817 [4/5] (20.5ns)   --->   "%tmp_22 = call i64 @pow_generic<double>, i64 %y_assign_22, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 817 'call' 'tmp_22' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 818 [1/1] (6.41ns)   --->   "%y_assign_23 = fpext i32 %sub_i1_23" [kernel_attention.cpp:238]   --->   Operation 818 'fpext' 'y_assign_23' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 819 [5/5] (9.15ns)   --->   "%tmp_23 = call i64 @pow_generic<double>, i64 %y_assign_23, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 819 'call' 'tmp_23' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 820 [1/1] (0.00ns)   --->   "%bitcast_ln237_25 = bitcast i32 %gmem_addr_54_read" [kernel_attention.cpp:237]   --->   Operation 820 'bitcast' 'bitcast_ln237_25' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_40 : Operation 821 [1/1] (30.7ns)   --->   "%sub_i1_24 = fsub i32 %bitcast_ln237_25, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 821 'fsub' 'sub_i1_24' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 822 [1/1] (36.5ns)   --->   "%gmem_addr_55_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_55" [kernel_attention.cpp:237]   --->   Operation 822 'read' 'gmem_addr_55_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 823 [1/7] (36.5ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [kernel_attention.cpp:237]   --->   Operation 823 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 824 [2/7] (36.5ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [kernel_attention.cpp:237]   --->   Operation 824 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 825 [3/7] (36.5ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [kernel_attention.cpp:237]   --->   Operation 825 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 826 [4/7] (36.5ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [kernel_attention.cpp:237]   --->   Operation 826 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 827 [5/7] (36.5ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [kernel_attention.cpp:237]   --->   Operation 827 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 828 [6/7] (36.5ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [kernel_attention.cpp:237]   --->   Operation 828 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 829 [7/7] (36.5ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [kernel_attention.cpp:237]   --->   Operation 829 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 830 [1/1] (0.00ns)   --->   "%gmem_addr_63 = getelementptr i32 %gmem, i64 %sext_ln232_35" [kernel_attention.cpp:237]   --->   Operation 830 'getelementptr' 'gmem_addr_63' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 36.5>
ST_41 : Operation 831 [1/1] (1.12ns)   --->   "%add_ln232_35 = add i63 %sext_ln232_1, i63 35" [kernel_attention.cpp:232]   --->   Operation 831 'add' 'add_ln232_35' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln232_36 = sext i63 %add_ln232_35" [kernel_attention.cpp:232]   --->   Operation 832 'sext' 'sext_ln232_36' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_41 : Operation 833 [1/1] (35.4ns)   --->   "%add40_i_s = dadd i64 %conv_i1_s, i64 %tmp_s_105" [kernel_attention.cpp:238]   --->   Operation 833 'dadd' 'add40_i_s' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 834 [1/5] (20.5ns)   --->   "%tmp_20 = call i64 @pow_generic<double>, i64 %y_assign_20, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 834 'call' 'tmp_20' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 835 [2/5] (20.5ns)   --->   "%tmp_21 = call i64 @pow_generic<double>, i64 %y_assign_21, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 835 'call' 'tmp_21' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 836 [3/5] (20.5ns)   --->   "%tmp_22 = call i64 @pow_generic<double>, i64 %y_assign_22, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 836 'call' 'tmp_22' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 837 [4/5] (20.5ns)   --->   "%tmp_23 = call i64 @pow_generic<double>, i64 %y_assign_23, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 837 'call' 'tmp_23' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 838 [1/1] (6.41ns)   --->   "%y_assign_24 = fpext i32 %sub_i1_24" [kernel_attention.cpp:238]   --->   Operation 838 'fpext' 'y_assign_24' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 839 [5/5] (9.15ns)   --->   "%tmp_24 = call i64 @pow_generic<double>, i64 %y_assign_24, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 839 'call' 'tmp_24' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 840 [1/1] (0.00ns)   --->   "%bitcast_ln237_26 = bitcast i32 %gmem_addr_55_read" [kernel_attention.cpp:237]   --->   Operation 840 'bitcast' 'bitcast_ln237_26' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_41 : Operation 841 [1/1] (30.7ns)   --->   "%sub_i1_25 = fsub i32 %bitcast_ln237_26, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 841 'fsub' 'sub_i1_25' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 842 [1/1] (36.5ns)   --->   "%gmem_addr_56_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_56" [kernel_attention.cpp:237]   --->   Operation 842 'read' 'gmem_addr_56_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 843 [1/7] (36.5ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [kernel_attention.cpp:237]   --->   Operation 843 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 844 [2/7] (36.5ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [kernel_attention.cpp:237]   --->   Operation 844 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 845 [3/7] (36.5ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [kernel_attention.cpp:237]   --->   Operation 845 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 846 [4/7] (36.5ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [kernel_attention.cpp:237]   --->   Operation 846 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 847 [5/7] (36.5ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [kernel_attention.cpp:237]   --->   Operation 847 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 848 [6/7] (36.5ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [kernel_attention.cpp:237]   --->   Operation 848 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 849 [7/7] (36.5ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [kernel_attention.cpp:237]   --->   Operation 849 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 850 [1/1] (0.00ns)   --->   "%gmem_addr_64 = getelementptr i32 %gmem, i64 %sext_ln232_36" [kernel_attention.cpp:237]   --->   Operation 850 'getelementptr' 'gmem_addr_64' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 42 <SV = 41> <Delay = 36.5>
ST_42 : Operation 851 [1/1] (1.12ns)   --->   "%add_ln232_36 = add i63 %sext_ln232_1, i63 36" [kernel_attention.cpp:232]   --->   Operation 851 'add' 'add_ln232_36' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln232_37 = sext i63 %add_ln232_36" [kernel_attention.cpp:232]   --->   Operation 852 'sext' 'sext_ln232_37' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_42 : Operation 853 [1/1] (7.60ns)   --->   "%sum_1_s = fptrunc i64 %add40_i_s" [kernel_attention.cpp:238]   --->   Operation 853 'fptrunc' 'sum_1_s' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 854 [1/1] (6.41ns)   --->   "%conv_i1_10 = fpext i32 %sum_1_s" [kernel_attention.cpp:238]   --->   Operation 854 'fpext' 'conv_i1_10' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 855 [1/5] (20.5ns)   --->   "%tmp_21 = call i64 @pow_generic<double>, i64 %y_assign_21, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 855 'call' 'tmp_21' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 856 [2/5] (20.5ns)   --->   "%tmp_22 = call i64 @pow_generic<double>, i64 %y_assign_22, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 856 'call' 'tmp_22' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 857 [3/5] (20.5ns)   --->   "%tmp_23 = call i64 @pow_generic<double>, i64 %y_assign_23, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 857 'call' 'tmp_23' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 858 [4/5] (20.5ns)   --->   "%tmp_24 = call i64 @pow_generic<double>, i64 %y_assign_24, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 858 'call' 'tmp_24' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 859 [1/1] (6.41ns)   --->   "%y_assign_25 = fpext i32 %sub_i1_25" [kernel_attention.cpp:238]   --->   Operation 859 'fpext' 'y_assign_25' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 860 [5/5] (9.15ns)   --->   "%tmp_25 = call i64 @pow_generic<double>, i64 %y_assign_25, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 860 'call' 'tmp_25' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 861 [1/1] (0.00ns)   --->   "%bitcast_ln237_27 = bitcast i32 %gmem_addr_56_read" [kernel_attention.cpp:237]   --->   Operation 861 'bitcast' 'bitcast_ln237_27' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_42 : Operation 862 [1/1] (30.7ns)   --->   "%sub_i1_26 = fsub i32 %bitcast_ln237_27, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 862 'fsub' 'sub_i1_26' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 863 [1/1] (36.5ns)   --->   "%gmem_addr_57_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_57" [kernel_attention.cpp:237]   --->   Operation 863 'read' 'gmem_addr_57_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 864 [1/7] (36.5ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [kernel_attention.cpp:237]   --->   Operation 864 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 865 [2/7] (36.5ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [kernel_attention.cpp:237]   --->   Operation 865 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 866 [3/7] (36.5ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [kernel_attention.cpp:237]   --->   Operation 866 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 867 [4/7] (36.5ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [kernel_attention.cpp:237]   --->   Operation 867 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 868 [5/7] (36.5ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [kernel_attention.cpp:237]   --->   Operation 868 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 869 [6/7] (36.5ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [kernel_attention.cpp:237]   --->   Operation 869 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 870 [7/7] (36.5ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [kernel_attention.cpp:237]   --->   Operation 870 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 871 [1/1] (0.00ns)   --->   "%gmem_addr_65 = getelementptr i32 %gmem, i64 %sext_ln232_37" [kernel_attention.cpp:237]   --->   Operation 871 'getelementptr' 'gmem_addr_65' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 36.5>
ST_43 : Operation 872 [1/1] (1.12ns)   --->   "%add_ln232_37 = add i63 %sext_ln232_1, i63 37" [kernel_attention.cpp:232]   --->   Operation 872 'add' 'add_ln232_37' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln232_38 = sext i63 %add_ln232_37" [kernel_attention.cpp:232]   --->   Operation 873 'sext' 'sext_ln232_38' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_43 : Operation 874 [1/1] (35.4ns)   --->   "%add40_i_10 = dadd i64 %conv_i1_10, i64 %tmp_10" [kernel_attention.cpp:238]   --->   Operation 874 'dadd' 'add40_i_10' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 875 [1/5] (20.5ns)   --->   "%tmp_22 = call i64 @pow_generic<double>, i64 %y_assign_22, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 875 'call' 'tmp_22' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 876 [2/5] (20.5ns)   --->   "%tmp_23 = call i64 @pow_generic<double>, i64 %y_assign_23, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 876 'call' 'tmp_23' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 877 [3/5] (20.5ns)   --->   "%tmp_24 = call i64 @pow_generic<double>, i64 %y_assign_24, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 877 'call' 'tmp_24' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 878 [4/5] (20.5ns)   --->   "%tmp_25 = call i64 @pow_generic<double>, i64 %y_assign_25, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 878 'call' 'tmp_25' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 879 [1/1] (6.41ns)   --->   "%y_assign_26 = fpext i32 %sub_i1_26" [kernel_attention.cpp:238]   --->   Operation 879 'fpext' 'y_assign_26' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 880 [5/5] (9.15ns)   --->   "%tmp_26 = call i64 @pow_generic<double>, i64 %y_assign_26, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 880 'call' 'tmp_26' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 881 [1/1] (0.00ns)   --->   "%bitcast_ln237_28 = bitcast i32 %gmem_addr_57_read" [kernel_attention.cpp:237]   --->   Operation 881 'bitcast' 'bitcast_ln237_28' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_43 : Operation 882 [1/1] (30.7ns)   --->   "%sub_i1_27 = fsub i32 %bitcast_ln237_28, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 882 'fsub' 'sub_i1_27' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 883 [1/1] (36.5ns)   --->   "%gmem_addr_58_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_58" [kernel_attention.cpp:237]   --->   Operation 883 'read' 'gmem_addr_58_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 884 [1/7] (36.5ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [kernel_attention.cpp:237]   --->   Operation 884 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 885 [2/7] (36.5ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [kernel_attention.cpp:237]   --->   Operation 885 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 886 [3/7] (36.5ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [kernel_attention.cpp:237]   --->   Operation 886 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 887 [4/7] (36.5ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [kernel_attention.cpp:237]   --->   Operation 887 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 888 [5/7] (36.5ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [kernel_attention.cpp:237]   --->   Operation 888 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 889 [6/7] (36.5ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [kernel_attention.cpp:237]   --->   Operation 889 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 890 [7/7] (36.5ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [kernel_attention.cpp:237]   --->   Operation 890 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 891 [1/1] (0.00ns)   --->   "%gmem_addr_66 = getelementptr i32 %gmem, i64 %sext_ln232_38" [kernel_attention.cpp:237]   --->   Operation 891 'getelementptr' 'gmem_addr_66' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 36.5>
ST_44 : Operation 892 [1/1] (1.12ns)   --->   "%add_ln232_38 = add i63 %sext_ln232_1, i63 38" [kernel_attention.cpp:232]   --->   Operation 892 'add' 'add_ln232_38' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln232_39 = sext i63 %add_ln232_38" [kernel_attention.cpp:232]   --->   Operation 893 'sext' 'sext_ln232_39' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_44 : Operation 894 [1/1] (7.60ns)   --->   "%sum_1_10 = fptrunc i64 %add40_i_10" [kernel_attention.cpp:238]   --->   Operation 894 'fptrunc' 'sum_1_10' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 895 [1/1] (6.41ns)   --->   "%conv_i1_11 = fpext i32 %sum_1_10" [kernel_attention.cpp:238]   --->   Operation 895 'fpext' 'conv_i1_11' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 896 [1/5] (20.5ns)   --->   "%tmp_23 = call i64 @pow_generic<double>, i64 %y_assign_23, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 896 'call' 'tmp_23' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 897 [2/5] (20.5ns)   --->   "%tmp_24 = call i64 @pow_generic<double>, i64 %y_assign_24, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 897 'call' 'tmp_24' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 898 [3/5] (20.5ns)   --->   "%tmp_25 = call i64 @pow_generic<double>, i64 %y_assign_25, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 898 'call' 'tmp_25' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 899 [4/5] (20.5ns)   --->   "%tmp_26 = call i64 @pow_generic<double>, i64 %y_assign_26, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 899 'call' 'tmp_26' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 900 [1/1] (6.41ns)   --->   "%y_assign_27 = fpext i32 %sub_i1_27" [kernel_attention.cpp:238]   --->   Operation 900 'fpext' 'y_assign_27' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 901 [5/5] (9.15ns)   --->   "%tmp_27 = call i64 @pow_generic<double>, i64 %y_assign_27, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 901 'call' 'tmp_27' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 902 [1/1] (0.00ns)   --->   "%bitcast_ln237_29 = bitcast i32 %gmem_addr_58_read" [kernel_attention.cpp:237]   --->   Operation 902 'bitcast' 'bitcast_ln237_29' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_44 : Operation 903 [1/1] (30.7ns)   --->   "%sub_i1_28 = fsub i32 %bitcast_ln237_29, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 903 'fsub' 'sub_i1_28' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 904 [1/1] (36.5ns)   --->   "%gmem_addr_59_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_59" [kernel_attention.cpp:237]   --->   Operation 904 'read' 'gmem_addr_59_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 905 [1/7] (36.5ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_60, i32 1" [kernel_attention.cpp:237]   --->   Operation 905 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 906 [2/7] (36.5ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [kernel_attention.cpp:237]   --->   Operation 906 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 907 [3/7] (36.5ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [kernel_attention.cpp:237]   --->   Operation 907 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 908 [4/7] (36.5ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [kernel_attention.cpp:237]   --->   Operation 908 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 909 [5/7] (36.5ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [kernel_attention.cpp:237]   --->   Operation 909 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 910 [6/7] (36.5ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [kernel_attention.cpp:237]   --->   Operation 910 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 911 [7/7] (36.5ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [kernel_attention.cpp:237]   --->   Operation 911 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 912 [1/1] (0.00ns)   --->   "%gmem_addr_67 = getelementptr i32 %gmem, i64 %sext_ln232_39" [kernel_attention.cpp:237]   --->   Operation 912 'getelementptr' 'gmem_addr_67' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 36.5>
ST_45 : Operation 913 [1/1] (1.12ns)   --->   "%add_ln232_39 = add i63 %sext_ln232_1, i63 39" [kernel_attention.cpp:232]   --->   Operation 913 'add' 'add_ln232_39' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln232_40 = sext i63 %add_ln232_39" [kernel_attention.cpp:232]   --->   Operation 914 'sext' 'sext_ln232_40' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_45 : Operation 915 [1/1] (35.4ns)   --->   "%add40_i_11 = dadd i64 %conv_i1_11, i64 %tmp_11" [kernel_attention.cpp:238]   --->   Operation 915 'dadd' 'add40_i_11' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 916 [1/5] (20.5ns)   --->   "%tmp_24 = call i64 @pow_generic<double>, i64 %y_assign_24, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 916 'call' 'tmp_24' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 917 [2/5] (20.5ns)   --->   "%tmp_25 = call i64 @pow_generic<double>, i64 %y_assign_25, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 917 'call' 'tmp_25' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 918 [3/5] (20.5ns)   --->   "%tmp_26 = call i64 @pow_generic<double>, i64 %y_assign_26, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 918 'call' 'tmp_26' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 919 [4/5] (20.5ns)   --->   "%tmp_27 = call i64 @pow_generic<double>, i64 %y_assign_27, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 919 'call' 'tmp_27' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 920 [1/1] (6.41ns)   --->   "%y_assign_28 = fpext i32 %sub_i1_28" [kernel_attention.cpp:238]   --->   Operation 920 'fpext' 'y_assign_28' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 921 [5/5] (9.15ns)   --->   "%tmp_28 = call i64 @pow_generic<double>, i64 %y_assign_28, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 921 'call' 'tmp_28' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 922 [1/1] (0.00ns)   --->   "%bitcast_ln237_30 = bitcast i32 %gmem_addr_59_read" [kernel_attention.cpp:237]   --->   Operation 922 'bitcast' 'bitcast_ln237_30' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_45 : Operation 923 [1/1] (30.7ns)   --->   "%sub_i1_29 = fsub i32 %bitcast_ln237_30, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 923 'fsub' 'sub_i1_29' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 924 [1/1] (36.5ns)   --->   "%gmem_addr_60_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_60" [kernel_attention.cpp:237]   --->   Operation 924 'read' 'gmem_addr_60_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 925 [1/7] (36.5ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_61, i32 1" [kernel_attention.cpp:237]   --->   Operation 925 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 926 [2/7] (36.5ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [kernel_attention.cpp:237]   --->   Operation 926 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 927 [3/7] (36.5ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [kernel_attention.cpp:237]   --->   Operation 927 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 928 [4/7] (36.5ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [kernel_attention.cpp:237]   --->   Operation 928 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 929 [5/7] (36.5ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [kernel_attention.cpp:237]   --->   Operation 929 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 930 [6/7] (36.5ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [kernel_attention.cpp:237]   --->   Operation 930 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 931 [7/7] (36.5ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [kernel_attention.cpp:237]   --->   Operation 931 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 932 [1/1] (0.00ns)   --->   "%gmem_addr_68 = getelementptr i32 %gmem, i64 %sext_ln232_40" [kernel_attention.cpp:237]   --->   Operation 932 'getelementptr' 'gmem_addr_68' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 36.5>
ST_46 : Operation 933 [1/1] (1.12ns)   --->   "%add_ln232_40 = add i63 %sext_ln232_1, i63 40" [kernel_attention.cpp:232]   --->   Operation 933 'add' 'add_ln232_40' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln232_41 = sext i63 %add_ln232_40" [kernel_attention.cpp:232]   --->   Operation 934 'sext' 'sext_ln232_41' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_46 : Operation 935 [1/1] (7.60ns)   --->   "%sum_1_11 = fptrunc i64 %add40_i_11" [kernel_attention.cpp:238]   --->   Operation 935 'fptrunc' 'sum_1_11' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 936 [1/1] (6.41ns)   --->   "%conv_i1_12 = fpext i32 %sum_1_11" [kernel_attention.cpp:238]   --->   Operation 936 'fpext' 'conv_i1_12' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 937 [1/5] (20.5ns)   --->   "%tmp_25 = call i64 @pow_generic<double>, i64 %y_assign_25, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 937 'call' 'tmp_25' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 938 [2/5] (20.5ns)   --->   "%tmp_26 = call i64 @pow_generic<double>, i64 %y_assign_26, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 938 'call' 'tmp_26' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 939 [3/5] (20.5ns)   --->   "%tmp_27 = call i64 @pow_generic<double>, i64 %y_assign_27, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 939 'call' 'tmp_27' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 940 [4/5] (20.5ns)   --->   "%tmp_28 = call i64 @pow_generic<double>, i64 %y_assign_28, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 940 'call' 'tmp_28' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 941 [1/1] (6.41ns)   --->   "%y_assign_29 = fpext i32 %sub_i1_29" [kernel_attention.cpp:238]   --->   Operation 941 'fpext' 'y_assign_29' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 942 [5/5] (9.15ns)   --->   "%tmp_29 = call i64 @pow_generic<double>, i64 %y_assign_29, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 942 'call' 'tmp_29' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 943 [1/1] (0.00ns)   --->   "%bitcast_ln237_31 = bitcast i32 %gmem_addr_60_read" [kernel_attention.cpp:237]   --->   Operation 943 'bitcast' 'bitcast_ln237_31' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_46 : Operation 944 [1/1] (30.7ns)   --->   "%sub_i1_30 = fsub i32 %bitcast_ln237_31, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 944 'fsub' 'sub_i1_30' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 945 [1/1] (36.5ns)   --->   "%gmem_addr_61_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_61" [kernel_attention.cpp:237]   --->   Operation 945 'read' 'gmem_addr_61_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 946 [1/7] (36.5ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_62, i32 1" [kernel_attention.cpp:237]   --->   Operation 946 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 947 [2/7] (36.5ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [kernel_attention.cpp:237]   --->   Operation 947 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 948 [3/7] (36.5ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [kernel_attention.cpp:237]   --->   Operation 948 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 949 [4/7] (36.5ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [kernel_attention.cpp:237]   --->   Operation 949 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 950 [5/7] (36.5ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [kernel_attention.cpp:237]   --->   Operation 950 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 951 [6/7] (36.5ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [kernel_attention.cpp:237]   --->   Operation 951 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 952 [7/7] (36.5ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [kernel_attention.cpp:237]   --->   Operation 952 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 953 [1/1] (0.00ns)   --->   "%gmem_addr_69 = getelementptr i32 %gmem, i64 %sext_ln232_41" [kernel_attention.cpp:237]   --->   Operation 953 'getelementptr' 'gmem_addr_69' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 36.5>
ST_47 : Operation 954 [1/1] (1.12ns)   --->   "%add_ln232_41 = add i63 %sext_ln232_1, i63 41" [kernel_attention.cpp:232]   --->   Operation 954 'add' 'add_ln232_41' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln232_42 = sext i63 %add_ln232_41" [kernel_attention.cpp:232]   --->   Operation 955 'sext' 'sext_ln232_42' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_47 : Operation 956 [1/1] (35.4ns)   --->   "%add40_i_12 = dadd i64 %conv_i1_12, i64 %tmp_12" [kernel_attention.cpp:238]   --->   Operation 956 'dadd' 'add40_i_12' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 957 [1/5] (20.5ns)   --->   "%tmp_26 = call i64 @pow_generic<double>, i64 %y_assign_26, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 957 'call' 'tmp_26' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 958 [2/5] (20.5ns)   --->   "%tmp_27 = call i64 @pow_generic<double>, i64 %y_assign_27, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 958 'call' 'tmp_27' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 959 [3/5] (20.5ns)   --->   "%tmp_28 = call i64 @pow_generic<double>, i64 %y_assign_28, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 959 'call' 'tmp_28' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 960 [4/5] (20.5ns)   --->   "%tmp_29 = call i64 @pow_generic<double>, i64 %y_assign_29, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 960 'call' 'tmp_29' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 961 [1/1] (6.41ns)   --->   "%y_assign_30 = fpext i32 %sub_i1_30" [kernel_attention.cpp:238]   --->   Operation 961 'fpext' 'y_assign_30' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 962 [5/5] (9.15ns)   --->   "%tmp_30 = call i64 @pow_generic<double>, i64 %y_assign_30, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 962 'call' 'tmp_30' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 963 [1/1] (0.00ns)   --->   "%bitcast_ln237_32 = bitcast i32 %gmem_addr_61_read" [kernel_attention.cpp:237]   --->   Operation 963 'bitcast' 'bitcast_ln237_32' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_47 : Operation 964 [1/1] (30.7ns)   --->   "%sub_i1_31 = fsub i32 %bitcast_ln237_32, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 964 'fsub' 'sub_i1_31' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 965 [1/1] (36.5ns)   --->   "%gmem_addr_62_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_62" [kernel_attention.cpp:237]   --->   Operation 965 'read' 'gmem_addr_62_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 966 [1/7] (36.5ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_63, i32 1" [kernel_attention.cpp:237]   --->   Operation 966 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 967 [2/7] (36.5ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [kernel_attention.cpp:237]   --->   Operation 967 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 968 [3/7] (36.5ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [kernel_attention.cpp:237]   --->   Operation 968 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 969 [4/7] (36.5ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [kernel_attention.cpp:237]   --->   Operation 969 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 970 [5/7] (36.5ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [kernel_attention.cpp:237]   --->   Operation 970 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 971 [6/7] (36.5ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [kernel_attention.cpp:237]   --->   Operation 971 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 972 [7/7] (36.5ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [kernel_attention.cpp:237]   --->   Operation 972 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 973 [1/1] (0.00ns)   --->   "%gmem_addr_70 = getelementptr i32 %gmem, i64 %sext_ln232_42" [kernel_attention.cpp:237]   --->   Operation 973 'getelementptr' 'gmem_addr_70' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 48 <SV = 47> <Delay = 36.5>
ST_48 : Operation 974 [1/1] (1.12ns)   --->   "%add_ln232_42 = add i63 %sext_ln232_1, i63 42" [kernel_attention.cpp:232]   --->   Operation 974 'add' 'add_ln232_42' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln232_43 = sext i63 %add_ln232_42" [kernel_attention.cpp:232]   --->   Operation 975 'sext' 'sext_ln232_43' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_48 : Operation 976 [1/1] (7.60ns)   --->   "%sum_1_12 = fptrunc i64 %add40_i_12" [kernel_attention.cpp:238]   --->   Operation 976 'fptrunc' 'sum_1_12' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 977 [1/1] (6.41ns)   --->   "%conv_i1_13 = fpext i32 %sum_1_12" [kernel_attention.cpp:238]   --->   Operation 977 'fpext' 'conv_i1_13' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 978 [1/5] (20.5ns)   --->   "%tmp_27 = call i64 @pow_generic<double>, i64 %y_assign_27, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 978 'call' 'tmp_27' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 979 [2/5] (20.5ns)   --->   "%tmp_28 = call i64 @pow_generic<double>, i64 %y_assign_28, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 979 'call' 'tmp_28' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 980 [3/5] (20.5ns)   --->   "%tmp_29 = call i64 @pow_generic<double>, i64 %y_assign_29, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 980 'call' 'tmp_29' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 981 [4/5] (20.5ns)   --->   "%tmp_30 = call i64 @pow_generic<double>, i64 %y_assign_30, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 981 'call' 'tmp_30' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 982 [1/1] (6.41ns)   --->   "%y_assign_31 = fpext i32 %sub_i1_31" [kernel_attention.cpp:238]   --->   Operation 982 'fpext' 'y_assign_31' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 983 [5/5] (9.15ns)   --->   "%tmp_31 = call i64 @pow_generic<double>, i64 %y_assign_31, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 983 'call' 'tmp_31' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 984 [1/1] (0.00ns)   --->   "%bitcast_ln237_33 = bitcast i32 %gmem_addr_62_read" [kernel_attention.cpp:237]   --->   Operation 984 'bitcast' 'bitcast_ln237_33' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_48 : Operation 985 [1/1] (30.7ns)   --->   "%sub_i1_32 = fsub i32 %bitcast_ln237_33, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 985 'fsub' 'sub_i1_32' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 986 [1/1] (36.5ns)   --->   "%gmem_addr_63_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_63" [kernel_attention.cpp:237]   --->   Operation 986 'read' 'gmem_addr_63_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 987 [1/7] (36.5ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_64, i32 1" [kernel_attention.cpp:237]   --->   Operation 987 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 988 [2/7] (36.5ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [kernel_attention.cpp:237]   --->   Operation 988 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 989 [3/7] (36.5ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [kernel_attention.cpp:237]   --->   Operation 989 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 990 [4/7] (36.5ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [kernel_attention.cpp:237]   --->   Operation 990 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 991 [5/7] (36.5ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [kernel_attention.cpp:237]   --->   Operation 991 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 992 [6/7] (36.5ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [kernel_attention.cpp:237]   --->   Operation 992 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 993 [7/7] (36.5ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [kernel_attention.cpp:237]   --->   Operation 993 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 994 [1/1] (0.00ns)   --->   "%gmem_addr_71 = getelementptr i32 %gmem, i64 %sext_ln232_43" [kernel_attention.cpp:237]   --->   Operation 994 'getelementptr' 'gmem_addr_71' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 36.5>
ST_49 : Operation 995 [1/1] (1.12ns)   --->   "%add_ln232_43 = add i63 %sext_ln232_1, i63 43" [kernel_attention.cpp:232]   --->   Operation 995 'add' 'add_ln232_43' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln232_44 = sext i63 %add_ln232_43" [kernel_attention.cpp:232]   --->   Operation 996 'sext' 'sext_ln232_44' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_49 : Operation 997 [1/1] (35.4ns)   --->   "%add40_i_13 = dadd i64 %conv_i1_13, i64 %tmp_13" [kernel_attention.cpp:238]   --->   Operation 997 'dadd' 'add40_i_13' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 998 [1/5] (20.5ns)   --->   "%tmp_28 = call i64 @pow_generic<double>, i64 %y_assign_28, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 998 'call' 'tmp_28' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 999 [2/5] (20.5ns)   --->   "%tmp_29 = call i64 @pow_generic<double>, i64 %y_assign_29, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 999 'call' 'tmp_29' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1000 [3/5] (20.5ns)   --->   "%tmp_30 = call i64 @pow_generic<double>, i64 %y_assign_30, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1000 'call' 'tmp_30' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1001 [4/5] (20.5ns)   --->   "%tmp_31 = call i64 @pow_generic<double>, i64 %y_assign_31, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1001 'call' 'tmp_31' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1002 [1/1] (6.41ns)   --->   "%y_assign_32 = fpext i32 %sub_i1_32" [kernel_attention.cpp:238]   --->   Operation 1002 'fpext' 'y_assign_32' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1003 [5/5] (9.15ns)   --->   "%tmp_32 = call i64 @pow_generic<double>, i64 %y_assign_32, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1003 'call' 'tmp_32' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1004 [1/1] (0.00ns)   --->   "%bitcast_ln237_34 = bitcast i32 %gmem_addr_63_read" [kernel_attention.cpp:237]   --->   Operation 1004 'bitcast' 'bitcast_ln237_34' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_49 : Operation 1005 [1/1] (30.7ns)   --->   "%sub_i1_33 = fsub i32 %bitcast_ln237_34, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 1005 'fsub' 'sub_i1_33' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1006 [1/1] (36.5ns)   --->   "%gmem_addr_64_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_64" [kernel_attention.cpp:237]   --->   Operation 1006 'read' 'gmem_addr_64_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1007 [1/7] (36.5ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_65, i32 1" [kernel_attention.cpp:237]   --->   Operation 1007 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1008 [2/7] (36.5ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [kernel_attention.cpp:237]   --->   Operation 1008 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1009 [3/7] (36.5ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [kernel_attention.cpp:237]   --->   Operation 1009 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1010 [4/7] (36.5ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [kernel_attention.cpp:237]   --->   Operation 1010 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1011 [5/7] (36.5ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [kernel_attention.cpp:237]   --->   Operation 1011 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1012 [6/7] (36.5ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [kernel_attention.cpp:237]   --->   Operation 1012 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1013 [7/7] (36.5ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [kernel_attention.cpp:237]   --->   Operation 1013 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1014 [1/1] (0.00ns)   --->   "%gmem_addr_72 = getelementptr i32 %gmem, i64 %sext_ln232_44" [kernel_attention.cpp:237]   --->   Operation 1014 'getelementptr' 'gmem_addr_72' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 36.5>
ST_50 : Operation 1015 [1/1] (1.12ns)   --->   "%add_ln232_44 = add i63 %sext_ln232_1, i63 44" [kernel_attention.cpp:232]   --->   Operation 1015 'add' 'add_ln232_44' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln232_45 = sext i63 %add_ln232_44" [kernel_attention.cpp:232]   --->   Operation 1016 'sext' 'sext_ln232_45' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_50 : Operation 1017 [1/1] (7.60ns)   --->   "%sum_1_13 = fptrunc i64 %add40_i_13" [kernel_attention.cpp:238]   --->   Operation 1017 'fptrunc' 'sum_1_13' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1018 [1/1] (6.41ns)   --->   "%conv_i1_14 = fpext i32 %sum_1_13" [kernel_attention.cpp:238]   --->   Operation 1018 'fpext' 'conv_i1_14' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1019 [1/5] (20.5ns)   --->   "%tmp_29 = call i64 @pow_generic<double>, i64 %y_assign_29, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1019 'call' 'tmp_29' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1020 [2/5] (20.5ns)   --->   "%tmp_30 = call i64 @pow_generic<double>, i64 %y_assign_30, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1020 'call' 'tmp_30' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1021 [3/5] (20.5ns)   --->   "%tmp_31 = call i64 @pow_generic<double>, i64 %y_assign_31, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1021 'call' 'tmp_31' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1022 [4/5] (20.5ns)   --->   "%tmp_32 = call i64 @pow_generic<double>, i64 %y_assign_32, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1022 'call' 'tmp_32' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1023 [1/1] (6.41ns)   --->   "%y_assign_33 = fpext i32 %sub_i1_33" [kernel_attention.cpp:238]   --->   Operation 1023 'fpext' 'y_assign_33' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1024 [5/5] (9.15ns)   --->   "%tmp_33 = call i64 @pow_generic<double>, i64 %y_assign_33, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1024 'call' 'tmp_33' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1025 [1/1] (0.00ns)   --->   "%bitcast_ln237_35 = bitcast i32 %gmem_addr_64_read" [kernel_attention.cpp:237]   --->   Operation 1025 'bitcast' 'bitcast_ln237_35' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_50 : Operation 1026 [1/1] (30.7ns)   --->   "%sub_i1_34 = fsub i32 %bitcast_ln237_35, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 1026 'fsub' 'sub_i1_34' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1027 [1/1] (36.5ns)   --->   "%gmem_addr_65_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_65" [kernel_attention.cpp:237]   --->   Operation 1027 'read' 'gmem_addr_65_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1028 [1/7] (36.5ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_66, i32 1" [kernel_attention.cpp:237]   --->   Operation 1028 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1029 [2/7] (36.5ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [kernel_attention.cpp:237]   --->   Operation 1029 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1030 [3/7] (36.5ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [kernel_attention.cpp:237]   --->   Operation 1030 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1031 [4/7] (36.5ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [kernel_attention.cpp:237]   --->   Operation 1031 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1032 [5/7] (36.5ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [kernel_attention.cpp:237]   --->   Operation 1032 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1033 [6/7] (36.5ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [kernel_attention.cpp:237]   --->   Operation 1033 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1034 [7/7] (36.5ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [kernel_attention.cpp:237]   --->   Operation 1034 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1035 [1/1] (0.00ns)   --->   "%gmem_addr_73 = getelementptr i32 %gmem, i64 %sext_ln232_45" [kernel_attention.cpp:237]   --->   Operation 1035 'getelementptr' 'gmem_addr_73' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 51 <SV = 50> <Delay = 36.5>
ST_51 : Operation 1036 [1/1] (1.12ns)   --->   "%add_ln232_45 = add i63 %sext_ln232_1, i63 45" [kernel_attention.cpp:232]   --->   Operation 1036 'add' 'add_ln232_45' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln232_46 = sext i63 %add_ln232_45" [kernel_attention.cpp:232]   --->   Operation 1037 'sext' 'sext_ln232_46' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_51 : Operation 1038 [1/1] (35.4ns)   --->   "%add40_i_14 = dadd i64 %conv_i1_14, i64 %tmp_14" [kernel_attention.cpp:238]   --->   Operation 1038 'dadd' 'add40_i_14' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1039 [1/5] (20.5ns)   --->   "%tmp_30 = call i64 @pow_generic<double>, i64 %y_assign_30, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1039 'call' 'tmp_30' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1040 [2/5] (20.5ns)   --->   "%tmp_31 = call i64 @pow_generic<double>, i64 %y_assign_31, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1040 'call' 'tmp_31' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1041 [3/5] (20.5ns)   --->   "%tmp_32 = call i64 @pow_generic<double>, i64 %y_assign_32, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1041 'call' 'tmp_32' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1042 [4/5] (20.5ns)   --->   "%tmp_33 = call i64 @pow_generic<double>, i64 %y_assign_33, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1042 'call' 'tmp_33' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1043 [1/1] (6.41ns)   --->   "%y_assign_34 = fpext i32 %sub_i1_34" [kernel_attention.cpp:238]   --->   Operation 1043 'fpext' 'y_assign_34' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1044 [5/5] (9.15ns)   --->   "%tmp_34 = call i64 @pow_generic<double>, i64 %y_assign_34, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1044 'call' 'tmp_34' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1045 [1/1] (0.00ns)   --->   "%bitcast_ln237_36 = bitcast i32 %gmem_addr_65_read" [kernel_attention.cpp:237]   --->   Operation 1045 'bitcast' 'bitcast_ln237_36' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_51 : Operation 1046 [1/1] (30.7ns)   --->   "%sub_i1_35 = fsub i32 %bitcast_ln237_36, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 1046 'fsub' 'sub_i1_35' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1047 [1/1] (36.5ns)   --->   "%gmem_addr_66_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_66" [kernel_attention.cpp:237]   --->   Operation 1047 'read' 'gmem_addr_66_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1048 [1/7] (36.5ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_67, i32 1" [kernel_attention.cpp:237]   --->   Operation 1048 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1049 [2/7] (36.5ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [kernel_attention.cpp:237]   --->   Operation 1049 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1050 [3/7] (36.5ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [kernel_attention.cpp:237]   --->   Operation 1050 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1051 [4/7] (36.5ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [kernel_attention.cpp:237]   --->   Operation 1051 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1052 [5/7] (36.5ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [kernel_attention.cpp:237]   --->   Operation 1052 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1053 [6/7] (36.5ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [kernel_attention.cpp:237]   --->   Operation 1053 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1054 [7/7] (36.5ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [kernel_attention.cpp:237]   --->   Operation 1054 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1055 [1/1] (0.00ns)   --->   "%gmem_addr_74 = getelementptr i32 %gmem, i64 %sext_ln232_46" [kernel_attention.cpp:237]   --->   Operation 1055 'getelementptr' 'gmem_addr_74' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 52 <SV = 51> <Delay = 36.5>
ST_52 : Operation 1056 [1/1] (1.12ns)   --->   "%add_ln232_46 = add i63 %sext_ln232_1, i63 46" [kernel_attention.cpp:232]   --->   Operation 1056 'add' 'add_ln232_46' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln232_47 = sext i63 %add_ln232_46" [kernel_attention.cpp:232]   --->   Operation 1057 'sext' 'sext_ln232_47' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_52 : Operation 1058 [1/1] (7.60ns)   --->   "%sum_1_14 = fptrunc i64 %add40_i_14" [kernel_attention.cpp:238]   --->   Operation 1058 'fptrunc' 'sum_1_14' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1059 [1/1] (6.41ns)   --->   "%conv_i1_15 = fpext i32 %sum_1_14" [kernel_attention.cpp:238]   --->   Operation 1059 'fpext' 'conv_i1_15' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1060 [1/5] (20.5ns)   --->   "%tmp_31 = call i64 @pow_generic<double>, i64 %y_assign_31, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1060 'call' 'tmp_31' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1061 [2/5] (20.5ns)   --->   "%tmp_32 = call i64 @pow_generic<double>, i64 %y_assign_32, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1061 'call' 'tmp_32' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1062 [3/5] (20.5ns)   --->   "%tmp_33 = call i64 @pow_generic<double>, i64 %y_assign_33, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1062 'call' 'tmp_33' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1063 [4/5] (20.5ns)   --->   "%tmp_34 = call i64 @pow_generic<double>, i64 %y_assign_34, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1063 'call' 'tmp_34' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1064 [1/1] (6.41ns)   --->   "%y_assign_35 = fpext i32 %sub_i1_35" [kernel_attention.cpp:238]   --->   Operation 1064 'fpext' 'y_assign_35' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1065 [5/5] (9.15ns)   --->   "%tmp_35 = call i64 @pow_generic<double>, i64 %y_assign_35, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1065 'call' 'tmp_35' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1066 [1/1] (0.00ns)   --->   "%bitcast_ln237_37 = bitcast i32 %gmem_addr_66_read" [kernel_attention.cpp:237]   --->   Operation 1066 'bitcast' 'bitcast_ln237_37' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_52 : Operation 1067 [1/1] (30.7ns)   --->   "%sub_i1_36 = fsub i32 %bitcast_ln237_37, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 1067 'fsub' 'sub_i1_36' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1068 [1/1] (36.5ns)   --->   "%gmem_addr_67_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_67" [kernel_attention.cpp:237]   --->   Operation 1068 'read' 'gmem_addr_67_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1069 [1/7] (36.5ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_68, i32 1" [kernel_attention.cpp:237]   --->   Operation 1069 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1070 [2/7] (36.5ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [kernel_attention.cpp:237]   --->   Operation 1070 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1071 [3/7] (36.5ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [kernel_attention.cpp:237]   --->   Operation 1071 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1072 [4/7] (36.5ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [kernel_attention.cpp:237]   --->   Operation 1072 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1073 [5/7] (36.5ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [kernel_attention.cpp:237]   --->   Operation 1073 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1074 [6/7] (36.5ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [kernel_attention.cpp:237]   --->   Operation 1074 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1075 [7/7] (36.5ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [kernel_attention.cpp:237]   --->   Operation 1075 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1076 [1/1] (0.00ns)   --->   "%gmem_addr_75 = getelementptr i32 %gmem, i64 %sext_ln232_47" [kernel_attention.cpp:237]   --->   Operation 1076 'getelementptr' 'gmem_addr_75' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 36.5>
ST_53 : Operation 1077 [1/1] (1.12ns)   --->   "%add_ln232_47 = add i63 %sext_ln232_1, i63 47" [kernel_attention.cpp:232]   --->   Operation 1077 'add' 'add_ln232_47' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln232_48 = sext i63 %add_ln232_47" [kernel_attention.cpp:232]   --->   Operation 1078 'sext' 'sext_ln232_48' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_53 : Operation 1079 [1/1] (1.12ns)   --->   "%add_ln232_48 = add i63 %sext_ln232_1, i63 48" [kernel_attention.cpp:232]   --->   Operation 1079 'add' 'add_ln232_48' <Predicate = (!icmp_ln230)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln232_49 = sext i63 %add_ln232_48" [kernel_attention.cpp:232]   --->   Operation 1080 'sext' 'sext_ln232_49' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_53 : Operation 1081 [1/1] (35.4ns)   --->   "%add40_i_15 = dadd i64 %conv_i1_15, i64 %tmp_15" [kernel_attention.cpp:238]   --->   Operation 1081 'dadd' 'add40_i_15' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1082 [1/5] (20.5ns)   --->   "%tmp_32 = call i64 @pow_generic<double>, i64 %y_assign_32, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1082 'call' 'tmp_32' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1083 [2/5] (20.5ns)   --->   "%tmp_33 = call i64 @pow_generic<double>, i64 %y_assign_33, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1083 'call' 'tmp_33' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1084 [3/5] (20.5ns)   --->   "%tmp_34 = call i64 @pow_generic<double>, i64 %y_assign_34, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1084 'call' 'tmp_34' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1085 [4/5] (20.5ns)   --->   "%tmp_35 = call i64 @pow_generic<double>, i64 %y_assign_35, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1085 'call' 'tmp_35' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1086 [1/1] (6.41ns)   --->   "%y_assign_36 = fpext i32 %sub_i1_36" [kernel_attention.cpp:238]   --->   Operation 1086 'fpext' 'y_assign_36' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1087 [5/5] (9.15ns)   --->   "%tmp_36 = call i64 @pow_generic<double>, i64 %y_assign_36, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1087 'call' 'tmp_36' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1088 [1/1] (0.00ns)   --->   "%bitcast_ln237_38 = bitcast i32 %gmem_addr_67_read" [kernel_attention.cpp:237]   --->   Operation 1088 'bitcast' 'bitcast_ln237_38' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_53 : Operation 1089 [1/1] (30.7ns)   --->   "%sub_i1_37 = fsub i32 %bitcast_ln237_38, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 1089 'fsub' 'sub_i1_37' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1090 [1/1] (36.5ns)   --->   "%gmem_addr_68_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_68" [kernel_attention.cpp:237]   --->   Operation 1090 'read' 'gmem_addr_68_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1091 [1/7] (36.5ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_69, i32 1" [kernel_attention.cpp:237]   --->   Operation 1091 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1092 [2/7] (36.5ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [kernel_attention.cpp:237]   --->   Operation 1092 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1093 [3/7] (36.5ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [kernel_attention.cpp:237]   --->   Operation 1093 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1094 [4/7] (36.5ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [kernel_attention.cpp:237]   --->   Operation 1094 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1095 [5/7] (36.5ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [kernel_attention.cpp:237]   --->   Operation 1095 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1096 [6/7] (36.5ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [kernel_attention.cpp:237]   --->   Operation 1096 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1097 [7/7] (36.5ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [kernel_attention.cpp:237]   --->   Operation 1097 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1098 [1/1] (0.00ns)   --->   "%gmem_addr_76 = getelementptr i32 %gmem, i64 %sext_ln232_48" [kernel_attention.cpp:237]   --->   Operation 1098 'getelementptr' 'gmem_addr_76' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_53 : Operation 1099 [1/1] (0.00ns)   --->   "%gmem_addr_77 = getelementptr i32 %gmem, i64 %sext_ln232_49" [kernel_attention.cpp:237]   --->   Operation 1099 'getelementptr' 'gmem_addr_77' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 54 <SV = 53> <Delay = 36.5>
ST_54 : Operation 1100 [1/1] (7.60ns)   --->   "%sum_1_15 = fptrunc i64 %add40_i_15" [kernel_attention.cpp:238]   --->   Operation 1100 'fptrunc' 'sum_1_15' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1101 [1/1] (6.41ns)   --->   "%conv_i1_16 = fpext i32 %sum_1_15" [kernel_attention.cpp:238]   --->   Operation 1101 'fpext' 'conv_i1_16' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1102 [1/5] (20.5ns)   --->   "%tmp_33 = call i64 @pow_generic<double>, i64 %y_assign_33, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1102 'call' 'tmp_33' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1103 [2/5] (20.5ns)   --->   "%tmp_34 = call i64 @pow_generic<double>, i64 %y_assign_34, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1103 'call' 'tmp_34' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1104 [3/5] (20.5ns)   --->   "%tmp_35 = call i64 @pow_generic<double>, i64 %y_assign_35, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1104 'call' 'tmp_35' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1105 [4/5] (20.5ns)   --->   "%tmp_36 = call i64 @pow_generic<double>, i64 %y_assign_36, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1105 'call' 'tmp_36' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1106 [1/1] (6.41ns)   --->   "%y_assign_37 = fpext i32 %sub_i1_37" [kernel_attention.cpp:238]   --->   Operation 1106 'fpext' 'y_assign_37' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1107 [5/5] (9.15ns)   --->   "%tmp_37 = call i64 @pow_generic<double>, i64 %y_assign_37, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1107 'call' 'tmp_37' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1108 [1/1] (0.00ns)   --->   "%bitcast_ln237_39 = bitcast i32 %gmem_addr_68_read" [kernel_attention.cpp:237]   --->   Operation 1108 'bitcast' 'bitcast_ln237_39' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_54 : Operation 1109 [1/1] (30.7ns)   --->   "%sub_i1_38 = fsub i32 %bitcast_ln237_39, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 1109 'fsub' 'sub_i1_38' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1110 [1/1] (36.5ns)   --->   "%gmem_addr_69_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_69" [kernel_attention.cpp:237]   --->   Operation 1110 'read' 'gmem_addr_69_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1111 [1/7] (36.5ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_70, i32 1" [kernel_attention.cpp:237]   --->   Operation 1111 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1112 [2/7] (36.5ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [kernel_attention.cpp:237]   --->   Operation 1112 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1113 [3/7] (36.5ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [kernel_attention.cpp:237]   --->   Operation 1113 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1114 [4/7] (36.5ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [kernel_attention.cpp:237]   --->   Operation 1114 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1115 [5/7] (36.5ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [kernel_attention.cpp:237]   --->   Operation 1115 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1116 [6/7] (36.5ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [kernel_attention.cpp:237]   --->   Operation 1116 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1117 [7/7] (36.5ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1" [kernel_attention.cpp:237]   --->   Operation 1117 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 36.5>
ST_55 : Operation 1118 [1/1] (35.4ns)   --->   "%add40_i_16 = dadd i64 %conv_i1_16, i64 %tmp_16" [kernel_attention.cpp:238]   --->   Operation 1118 'dadd' 'add40_i_16' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1119 [1/5] (20.5ns)   --->   "%tmp_34 = call i64 @pow_generic<double>, i64 %y_assign_34, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1119 'call' 'tmp_34' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1120 [2/5] (20.5ns)   --->   "%tmp_35 = call i64 @pow_generic<double>, i64 %y_assign_35, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1120 'call' 'tmp_35' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1121 [3/5] (20.5ns)   --->   "%tmp_36 = call i64 @pow_generic<double>, i64 %y_assign_36, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1121 'call' 'tmp_36' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1122 [4/5] (20.5ns)   --->   "%tmp_37 = call i64 @pow_generic<double>, i64 %y_assign_37, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1122 'call' 'tmp_37' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1123 [1/1] (6.41ns)   --->   "%y_assign_38 = fpext i32 %sub_i1_38" [kernel_attention.cpp:238]   --->   Operation 1123 'fpext' 'y_assign_38' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1124 [5/5] (9.15ns)   --->   "%tmp_38 = call i64 @pow_generic<double>, i64 %y_assign_38, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1124 'call' 'tmp_38' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1125 [1/1] (0.00ns)   --->   "%bitcast_ln237_40 = bitcast i32 %gmem_addr_69_read" [kernel_attention.cpp:237]   --->   Operation 1125 'bitcast' 'bitcast_ln237_40' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_55 : Operation 1126 [1/1] (30.7ns)   --->   "%sub_i1_39 = fsub i32 %bitcast_ln237_40, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 1126 'fsub' 'sub_i1_39' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1127 [1/1] (36.5ns)   --->   "%gmem_addr_70_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_70" [kernel_attention.cpp:237]   --->   Operation 1127 'read' 'gmem_addr_70_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1128 [1/7] (36.5ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_71, i32 1" [kernel_attention.cpp:237]   --->   Operation 1128 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1129 [2/7] (36.5ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [kernel_attention.cpp:237]   --->   Operation 1129 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1130 [3/7] (36.5ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [kernel_attention.cpp:237]   --->   Operation 1130 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1131 [4/7] (36.5ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [kernel_attention.cpp:237]   --->   Operation 1131 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1132 [5/7] (36.5ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [kernel_attention.cpp:237]   --->   Operation 1132 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1133 [6/7] (36.5ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1" [kernel_attention.cpp:237]   --->   Operation 1133 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1134 [7/7] (36.5ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1" [kernel_attention.cpp:237]   --->   Operation 1134 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 36.5>
ST_56 : Operation 1135 [1/1] (7.60ns)   --->   "%sum_1_16 = fptrunc i64 %add40_i_16" [kernel_attention.cpp:238]   --->   Operation 1135 'fptrunc' 'sum_1_16' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1136 [1/1] (6.41ns)   --->   "%conv_i1_17 = fpext i32 %sum_1_16" [kernel_attention.cpp:238]   --->   Operation 1136 'fpext' 'conv_i1_17' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1137 [1/5] (20.5ns)   --->   "%tmp_35 = call i64 @pow_generic<double>, i64 %y_assign_35, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1137 'call' 'tmp_35' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 1138 [2/5] (20.5ns)   --->   "%tmp_36 = call i64 @pow_generic<double>, i64 %y_assign_36, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1138 'call' 'tmp_36' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 1139 [3/5] (20.5ns)   --->   "%tmp_37 = call i64 @pow_generic<double>, i64 %y_assign_37, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1139 'call' 'tmp_37' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 1140 [4/5] (20.5ns)   --->   "%tmp_38 = call i64 @pow_generic<double>, i64 %y_assign_38, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1140 'call' 'tmp_38' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 1141 [1/1] (6.41ns)   --->   "%y_assign_39 = fpext i32 %sub_i1_39" [kernel_attention.cpp:238]   --->   Operation 1141 'fpext' 'y_assign_39' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1142 [5/5] (9.15ns)   --->   "%tmp_39 = call i64 @pow_generic<double>, i64 %y_assign_39, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1142 'call' 'tmp_39' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 1143 [1/1] (0.00ns)   --->   "%bitcast_ln237_41 = bitcast i32 %gmem_addr_70_read" [kernel_attention.cpp:237]   --->   Operation 1143 'bitcast' 'bitcast_ln237_41' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_56 : Operation 1144 [1/1] (30.7ns)   --->   "%sub_i1_40 = fsub i32 %bitcast_ln237_41, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 1144 'fsub' 'sub_i1_40' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1145 [1/1] (36.5ns)   --->   "%gmem_addr_71_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_71" [kernel_attention.cpp:237]   --->   Operation 1145 'read' 'gmem_addr_71_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1146 [1/7] (36.5ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_72, i32 1" [kernel_attention.cpp:237]   --->   Operation 1146 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1147 [2/7] (36.5ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [kernel_attention.cpp:237]   --->   Operation 1147 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1148 [3/7] (36.5ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [kernel_attention.cpp:237]   --->   Operation 1148 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1149 [4/7] (36.5ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [kernel_attention.cpp:237]   --->   Operation 1149 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1150 [5/7] (36.5ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1" [kernel_attention.cpp:237]   --->   Operation 1150 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1151 [6/7] (36.5ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1" [kernel_attention.cpp:237]   --->   Operation 1151 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 36.5>
ST_57 : Operation 1152 [1/1] (35.4ns)   --->   "%add40_i_17 = dadd i64 %conv_i1_17, i64 %tmp_17" [kernel_attention.cpp:238]   --->   Operation 1152 'dadd' 'add40_i_17' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1153 [1/5] (20.5ns)   --->   "%tmp_36 = call i64 @pow_generic<double>, i64 %y_assign_36, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1153 'call' 'tmp_36' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 1154 [2/5] (20.5ns)   --->   "%tmp_37 = call i64 @pow_generic<double>, i64 %y_assign_37, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1154 'call' 'tmp_37' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 1155 [3/5] (20.5ns)   --->   "%tmp_38 = call i64 @pow_generic<double>, i64 %y_assign_38, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1155 'call' 'tmp_38' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 1156 [4/5] (20.5ns)   --->   "%tmp_39 = call i64 @pow_generic<double>, i64 %y_assign_39, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1156 'call' 'tmp_39' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 1157 [1/1] (6.41ns)   --->   "%y_assign_40 = fpext i32 %sub_i1_40" [kernel_attention.cpp:238]   --->   Operation 1157 'fpext' 'y_assign_40' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1158 [5/5] (9.15ns)   --->   "%tmp_40 = call i64 @pow_generic<double>, i64 %y_assign_40, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1158 'call' 'tmp_40' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 1159 [1/1] (0.00ns)   --->   "%bitcast_ln237_42 = bitcast i32 %gmem_addr_71_read" [kernel_attention.cpp:237]   --->   Operation 1159 'bitcast' 'bitcast_ln237_42' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_57 : Operation 1160 [1/1] (30.7ns)   --->   "%sub_i1_41 = fsub i32 %bitcast_ln237_42, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 1160 'fsub' 'sub_i1_41' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1161 [1/1] (36.5ns)   --->   "%gmem_addr_72_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_72" [kernel_attention.cpp:237]   --->   Operation 1161 'read' 'gmem_addr_72_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1162 [1/7] (36.5ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_73, i32 1" [kernel_attention.cpp:237]   --->   Operation 1162 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1163 [2/7] (36.5ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [kernel_attention.cpp:237]   --->   Operation 1163 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1164 [3/7] (36.5ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [kernel_attention.cpp:237]   --->   Operation 1164 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1165 [4/7] (36.5ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1" [kernel_attention.cpp:237]   --->   Operation 1165 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1166 [5/7] (36.5ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1" [kernel_attention.cpp:237]   --->   Operation 1166 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 36.5>
ST_58 : Operation 1167 [1/1] (7.60ns)   --->   "%sum_1_17 = fptrunc i64 %add40_i_17" [kernel_attention.cpp:238]   --->   Operation 1167 'fptrunc' 'sum_1_17' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1168 [1/1] (6.41ns)   --->   "%conv_i1_18 = fpext i32 %sum_1_17" [kernel_attention.cpp:238]   --->   Operation 1168 'fpext' 'conv_i1_18' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1169 [1/5] (20.5ns)   --->   "%tmp_37 = call i64 @pow_generic<double>, i64 %y_assign_37, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1169 'call' 'tmp_37' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 1170 [2/5] (20.5ns)   --->   "%tmp_38 = call i64 @pow_generic<double>, i64 %y_assign_38, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1170 'call' 'tmp_38' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 1171 [3/5] (20.5ns)   --->   "%tmp_39 = call i64 @pow_generic<double>, i64 %y_assign_39, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1171 'call' 'tmp_39' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 1172 [4/5] (20.5ns)   --->   "%tmp_40 = call i64 @pow_generic<double>, i64 %y_assign_40, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1172 'call' 'tmp_40' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 1173 [1/1] (6.41ns)   --->   "%y_assign_41 = fpext i32 %sub_i1_41" [kernel_attention.cpp:238]   --->   Operation 1173 'fpext' 'y_assign_41' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1174 [5/5] (9.15ns)   --->   "%tmp_41 = call i64 @pow_generic<double>, i64 %y_assign_41, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1174 'call' 'tmp_41' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 1175 [1/1] (0.00ns)   --->   "%bitcast_ln237_43 = bitcast i32 %gmem_addr_72_read" [kernel_attention.cpp:237]   --->   Operation 1175 'bitcast' 'bitcast_ln237_43' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_58 : Operation 1176 [1/1] (30.7ns)   --->   "%sub_i1_42 = fsub i32 %bitcast_ln237_43, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 1176 'fsub' 'sub_i1_42' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1177 [1/1] (36.5ns)   --->   "%gmem_addr_73_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_73" [kernel_attention.cpp:237]   --->   Operation 1177 'read' 'gmem_addr_73_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1178 [1/7] (36.5ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_74, i32 1" [kernel_attention.cpp:237]   --->   Operation 1178 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1179 [2/7] (36.5ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [kernel_attention.cpp:237]   --->   Operation 1179 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1180 [3/7] (36.5ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1" [kernel_attention.cpp:237]   --->   Operation 1180 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1181 [4/7] (36.5ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1" [kernel_attention.cpp:237]   --->   Operation 1181 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 36.5>
ST_59 : Operation 1182 [1/1] (35.4ns)   --->   "%add40_i_18 = dadd i64 %conv_i1_18, i64 %tmp_18" [kernel_attention.cpp:238]   --->   Operation 1182 'dadd' 'add40_i_18' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1183 [1/5] (20.5ns)   --->   "%tmp_38 = call i64 @pow_generic<double>, i64 %y_assign_38, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1183 'call' 'tmp_38' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 1184 [2/5] (20.5ns)   --->   "%tmp_39 = call i64 @pow_generic<double>, i64 %y_assign_39, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1184 'call' 'tmp_39' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 1185 [3/5] (20.5ns)   --->   "%tmp_40 = call i64 @pow_generic<double>, i64 %y_assign_40, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1185 'call' 'tmp_40' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 1186 [4/5] (20.5ns)   --->   "%tmp_41 = call i64 @pow_generic<double>, i64 %y_assign_41, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1186 'call' 'tmp_41' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 1187 [1/1] (6.41ns)   --->   "%y_assign_42 = fpext i32 %sub_i1_42" [kernel_attention.cpp:238]   --->   Operation 1187 'fpext' 'y_assign_42' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1188 [5/5] (9.15ns)   --->   "%tmp_42 = call i64 @pow_generic<double>, i64 %y_assign_42, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1188 'call' 'tmp_42' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 1189 [1/1] (0.00ns)   --->   "%bitcast_ln237_44 = bitcast i32 %gmem_addr_73_read" [kernel_attention.cpp:237]   --->   Operation 1189 'bitcast' 'bitcast_ln237_44' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_59 : Operation 1190 [1/1] (30.7ns)   --->   "%sub_i1_43 = fsub i32 %bitcast_ln237_44, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 1190 'fsub' 'sub_i1_43' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1191 [1/1] (36.5ns)   --->   "%gmem_addr_74_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_74" [kernel_attention.cpp:237]   --->   Operation 1191 'read' 'gmem_addr_74_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1192 [1/7] (36.5ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_75, i32 1" [kernel_attention.cpp:237]   --->   Operation 1192 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1193 [2/7] (36.5ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1" [kernel_attention.cpp:237]   --->   Operation 1193 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1194 [3/7] (36.5ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1" [kernel_attention.cpp:237]   --->   Operation 1194 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 36.5>
ST_60 : Operation 1195 [1/1] (7.60ns)   --->   "%sum_1_18 = fptrunc i64 %add40_i_18" [kernel_attention.cpp:238]   --->   Operation 1195 'fptrunc' 'sum_1_18' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1196 [1/1] (6.41ns)   --->   "%conv_i1_19 = fpext i32 %sum_1_18" [kernel_attention.cpp:238]   --->   Operation 1196 'fpext' 'conv_i1_19' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1197 [1/5] (20.5ns)   --->   "%tmp_39 = call i64 @pow_generic<double>, i64 %y_assign_39, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1197 'call' 'tmp_39' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 1198 [2/5] (20.5ns)   --->   "%tmp_40 = call i64 @pow_generic<double>, i64 %y_assign_40, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1198 'call' 'tmp_40' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 1199 [3/5] (20.5ns)   --->   "%tmp_41 = call i64 @pow_generic<double>, i64 %y_assign_41, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1199 'call' 'tmp_41' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 1200 [4/5] (20.5ns)   --->   "%tmp_42 = call i64 @pow_generic<double>, i64 %y_assign_42, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1200 'call' 'tmp_42' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 1201 [1/1] (6.41ns)   --->   "%y_assign_43 = fpext i32 %sub_i1_43" [kernel_attention.cpp:238]   --->   Operation 1201 'fpext' 'y_assign_43' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1202 [5/5] (9.15ns)   --->   "%tmp_43 = call i64 @pow_generic<double>, i64 %y_assign_43, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1202 'call' 'tmp_43' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 1203 [1/1] (0.00ns)   --->   "%bitcast_ln237_45 = bitcast i32 %gmem_addr_74_read" [kernel_attention.cpp:237]   --->   Operation 1203 'bitcast' 'bitcast_ln237_45' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_60 : Operation 1204 [1/1] (30.7ns)   --->   "%sub_i1_44 = fsub i32 %bitcast_ln237_45, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 1204 'fsub' 'sub_i1_44' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1205 [1/1] (36.5ns)   --->   "%gmem_addr_75_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_75" [kernel_attention.cpp:237]   --->   Operation 1205 'read' 'gmem_addr_75_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1206 [1/7] (36.5ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_76, i32 1" [kernel_attention.cpp:237]   --->   Operation 1206 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1207 [2/7] (36.5ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1" [kernel_attention.cpp:237]   --->   Operation 1207 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 36.5>
ST_61 : Operation 1208 [1/1] (35.4ns)   --->   "%add40_i_19 = dadd i64 %conv_i1_19, i64 %tmp_19" [kernel_attention.cpp:238]   --->   Operation 1208 'dadd' 'add40_i_19' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1209 [1/5] (20.5ns)   --->   "%tmp_40 = call i64 @pow_generic<double>, i64 %y_assign_40, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1209 'call' 'tmp_40' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 1210 [2/5] (20.5ns)   --->   "%tmp_41 = call i64 @pow_generic<double>, i64 %y_assign_41, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1210 'call' 'tmp_41' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 1211 [3/5] (20.5ns)   --->   "%tmp_42 = call i64 @pow_generic<double>, i64 %y_assign_42, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1211 'call' 'tmp_42' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 1212 [4/5] (20.5ns)   --->   "%tmp_43 = call i64 @pow_generic<double>, i64 %y_assign_43, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1212 'call' 'tmp_43' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 1213 [1/1] (6.41ns)   --->   "%y_assign_44 = fpext i32 %sub_i1_44" [kernel_attention.cpp:238]   --->   Operation 1213 'fpext' 'y_assign_44' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1214 [5/5] (9.15ns)   --->   "%tmp_44 = call i64 @pow_generic<double>, i64 %y_assign_44, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1214 'call' 'tmp_44' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 1215 [1/1] (0.00ns)   --->   "%bitcast_ln237_46 = bitcast i32 %gmem_addr_75_read" [kernel_attention.cpp:237]   --->   Operation 1215 'bitcast' 'bitcast_ln237_46' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_61 : Operation 1216 [1/1] (30.7ns)   --->   "%sub_i1_45 = fsub i32 %bitcast_ln237_46, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 1216 'fsub' 'sub_i1_45' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1217 [1/1] (36.5ns)   --->   "%gmem_addr_76_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_76" [kernel_attention.cpp:237]   --->   Operation 1217 'read' 'gmem_addr_76_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1218 [1/7] (36.5ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_77, i32 1" [kernel_attention.cpp:237]   --->   Operation 1218 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 36.5>
ST_62 : Operation 1219 [1/1] (7.60ns)   --->   "%sum_1_19 = fptrunc i64 %add40_i_19" [kernel_attention.cpp:238]   --->   Operation 1219 'fptrunc' 'sum_1_19' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1220 [1/1] (6.41ns)   --->   "%conv_i1_20 = fpext i32 %sum_1_19" [kernel_attention.cpp:238]   --->   Operation 1220 'fpext' 'conv_i1_20' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1221 [1/5] (20.5ns)   --->   "%tmp_41 = call i64 @pow_generic<double>, i64 %y_assign_41, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1221 'call' 'tmp_41' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 1222 [2/5] (20.5ns)   --->   "%tmp_42 = call i64 @pow_generic<double>, i64 %y_assign_42, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1222 'call' 'tmp_42' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 1223 [3/5] (20.5ns)   --->   "%tmp_43 = call i64 @pow_generic<double>, i64 %y_assign_43, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1223 'call' 'tmp_43' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 1224 [4/5] (20.5ns)   --->   "%tmp_44 = call i64 @pow_generic<double>, i64 %y_assign_44, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1224 'call' 'tmp_44' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 1225 [1/1] (6.41ns)   --->   "%y_assign_45 = fpext i32 %sub_i1_45" [kernel_attention.cpp:238]   --->   Operation 1225 'fpext' 'y_assign_45' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1226 [5/5] (9.15ns)   --->   "%tmp_45 = call i64 @pow_generic<double>, i64 %y_assign_45, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1226 'call' 'tmp_45' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 1227 [1/1] (0.00ns)   --->   "%bitcast_ln237_47 = bitcast i32 %gmem_addr_76_read" [kernel_attention.cpp:237]   --->   Operation 1227 'bitcast' 'bitcast_ln237_47' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_62 : Operation 1228 [1/1] (30.7ns)   --->   "%sub_i1_46 = fsub i32 %bitcast_ln237_47, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 1228 'fsub' 'sub_i1_46' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1229 [1/1] (36.5ns)   --->   "%gmem_addr_77_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_77" [kernel_attention.cpp:237]   --->   Operation 1229 'read' 'gmem_addr_77_read' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 35.4>
ST_63 : Operation 1230 [1/1] (35.4ns)   --->   "%add40_i_20 = dadd i64 %conv_i1_20, i64 %tmp_20" [kernel_attention.cpp:238]   --->   Operation 1230 'dadd' 'add40_i_20' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1231 [1/5] (20.5ns)   --->   "%tmp_42 = call i64 @pow_generic<double>, i64 %y_assign_42, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1231 'call' 'tmp_42' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 1232 [2/5] (20.5ns)   --->   "%tmp_43 = call i64 @pow_generic<double>, i64 %y_assign_43, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1232 'call' 'tmp_43' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 1233 [3/5] (20.5ns)   --->   "%tmp_44 = call i64 @pow_generic<double>, i64 %y_assign_44, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1233 'call' 'tmp_44' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 1234 [4/5] (20.5ns)   --->   "%tmp_45 = call i64 @pow_generic<double>, i64 %y_assign_45, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1234 'call' 'tmp_45' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 1235 [1/1] (6.41ns)   --->   "%y_assign_46 = fpext i32 %sub_i1_46" [kernel_attention.cpp:238]   --->   Operation 1235 'fpext' 'y_assign_46' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1236 [5/5] (9.15ns)   --->   "%tmp_46 = call i64 @pow_generic<double>, i64 %y_assign_46, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1236 'call' 'tmp_46' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 1237 [1/1] (0.00ns)   --->   "%bitcast_ln237_48 = bitcast i32 %gmem_addr_77_read" [kernel_attention.cpp:237]   --->   Operation 1237 'bitcast' 'bitcast_ln237_48' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_63 : Operation 1238 [1/1] (30.7ns)   --->   "%sub_i1_47 = fsub i32 %bitcast_ln237_48, i32 %tmp_in" [kernel_attention.cpp:238]   --->   Operation 1238 'fsub' 'sub_i1_47' <Predicate = (!icmp_ln230)> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 20.5>
ST_64 : Operation 1239 [1/1] (7.60ns)   --->   "%sum_1_20 = fptrunc i64 %add40_i_20" [kernel_attention.cpp:238]   --->   Operation 1239 'fptrunc' 'sum_1_20' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 1240 [1/1] (6.41ns)   --->   "%conv_i1_21 = fpext i32 %sum_1_20" [kernel_attention.cpp:238]   --->   Operation 1240 'fpext' 'conv_i1_21' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 1241 [1/5] (20.5ns)   --->   "%tmp_43 = call i64 @pow_generic<double>, i64 %y_assign_43, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1241 'call' 'tmp_43' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 1242 [2/5] (20.5ns)   --->   "%tmp_44 = call i64 @pow_generic<double>, i64 %y_assign_44, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1242 'call' 'tmp_44' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 1243 [3/5] (20.5ns)   --->   "%tmp_45 = call i64 @pow_generic<double>, i64 %y_assign_45, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1243 'call' 'tmp_45' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 1244 [4/5] (20.5ns)   --->   "%tmp_46 = call i64 @pow_generic<double>, i64 %y_assign_46, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1244 'call' 'tmp_46' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 1245 [1/1] (6.41ns)   --->   "%y_assign_47 = fpext i32 %sub_i1_47" [kernel_attention.cpp:238]   --->   Operation 1245 'fpext' 'y_assign_47' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 1246 [5/5] (9.15ns)   --->   "%tmp_47 = call i64 @pow_generic<double>, i64 %y_assign_47, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1246 'call' 'tmp_47' <Predicate = (!icmp_ln230)> <Delay = 9.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 35.4>
ST_65 : Operation 1247 [1/1] (35.4ns)   --->   "%add40_i_21 = dadd i64 %conv_i1_21, i64 %tmp_21" [kernel_attention.cpp:238]   --->   Operation 1247 'dadd' 'add40_i_21' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1248 [1/5] (20.5ns)   --->   "%tmp_44 = call i64 @pow_generic<double>, i64 %y_assign_44, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1248 'call' 'tmp_44' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 1249 [2/5] (20.5ns)   --->   "%tmp_45 = call i64 @pow_generic<double>, i64 %y_assign_45, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1249 'call' 'tmp_45' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 1250 [3/5] (20.5ns)   --->   "%tmp_46 = call i64 @pow_generic<double>, i64 %y_assign_46, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1250 'call' 'tmp_46' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 1251 [4/5] (20.5ns)   --->   "%tmp_47 = call i64 @pow_generic<double>, i64 %y_assign_47, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1251 'call' 'tmp_47' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 20.5>
ST_66 : Operation 1252 [1/1] (7.60ns)   --->   "%sum_1_21 = fptrunc i64 %add40_i_21" [kernel_attention.cpp:238]   --->   Operation 1252 'fptrunc' 'sum_1_21' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 1253 [1/1] (6.41ns)   --->   "%conv_i1_22 = fpext i32 %sum_1_21" [kernel_attention.cpp:238]   --->   Operation 1253 'fpext' 'conv_i1_22' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 1254 [1/5] (20.5ns)   --->   "%tmp_45 = call i64 @pow_generic<double>, i64 %y_assign_45, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1254 'call' 'tmp_45' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 1255 [2/5] (20.5ns)   --->   "%tmp_46 = call i64 @pow_generic<double>, i64 %y_assign_46, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1255 'call' 'tmp_46' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 1256 [3/5] (20.5ns)   --->   "%tmp_47 = call i64 @pow_generic<double>, i64 %y_assign_47, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1256 'call' 'tmp_47' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 35.4>
ST_67 : Operation 1257 [1/1] (35.4ns)   --->   "%add40_i_22 = dadd i64 %conv_i1_22, i64 %tmp_22" [kernel_attention.cpp:238]   --->   Operation 1257 'dadd' 'add40_i_22' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1258 [1/5] (20.5ns)   --->   "%tmp_46 = call i64 @pow_generic<double>, i64 %y_assign_46, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1258 'call' 'tmp_46' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 1259 [2/5] (20.5ns)   --->   "%tmp_47 = call i64 @pow_generic<double>, i64 %y_assign_47, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1259 'call' 'tmp_47' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 20.5>
ST_68 : Operation 1260 [1/1] (7.60ns)   --->   "%sum_1_22 = fptrunc i64 %add40_i_22" [kernel_attention.cpp:238]   --->   Operation 1260 'fptrunc' 'sum_1_22' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 1261 [1/1] (6.41ns)   --->   "%conv_i1_23 = fpext i32 %sum_1_22" [kernel_attention.cpp:238]   --->   Operation 1261 'fpext' 'conv_i1_23' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 1262 [1/5] (20.5ns)   --->   "%tmp_47 = call i64 @pow_generic<double>, i64 %y_assign_47, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 1262 'call' 'tmp_47' <Predicate = (!icmp_ln230)> <Delay = 20.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 68> <Delay = 35.4>
ST_69 : Operation 1263 [1/1] (35.4ns)   --->   "%add40_i_23 = dadd i64 %conv_i1_23, i64 %tmp_23" [kernel_attention.cpp:238]   --->   Operation 1263 'dadd' 'add40_i_23' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 14.0>
ST_70 : Operation 1264 [1/1] (7.60ns)   --->   "%sum_1_23 = fptrunc i64 %add40_i_23" [kernel_attention.cpp:238]   --->   Operation 1264 'fptrunc' 'sum_1_23' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 1265 [1/1] (6.41ns)   --->   "%conv_i1_24 = fpext i32 %sum_1_23" [kernel_attention.cpp:238]   --->   Operation 1265 'fpext' 'conv_i1_24' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 70> <Delay = 0.00>

State 72 <SV = 71> <Delay = 35.4>
ST_72 : Operation 1266 [1/1] (35.4ns)   --->   "%add40_i_24 = dadd i64 %conv_i1_24, i64 %tmp_24" [kernel_attention.cpp:238]   --->   Operation 1266 'dadd' 'add40_i_24' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 14.0>
ST_73 : Operation 1267 [1/1] (7.60ns)   --->   "%sum_1_24 = fptrunc i64 %add40_i_24" [kernel_attention.cpp:238]   --->   Operation 1267 'fptrunc' 'sum_1_24' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 1268 [1/1] (6.41ns)   --->   "%conv_i1_25 = fpext i32 %sum_1_24" [kernel_attention.cpp:238]   --->   Operation 1268 'fpext' 'conv_i1_25' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 73> <Delay = 35.4>
ST_74 : Operation 1269 [1/1] (35.4ns)   --->   "%add40_i_25 = dadd i64 %conv_i1_25, i64 %tmp_25" [kernel_attention.cpp:238]   --->   Operation 1269 'dadd' 'add40_i_25' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 14.0>
ST_75 : Operation 1270 [1/1] (7.60ns)   --->   "%sum_1_25 = fptrunc i64 %add40_i_25" [kernel_attention.cpp:238]   --->   Operation 1270 'fptrunc' 'sum_1_25' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 1271 [1/1] (6.41ns)   --->   "%conv_i1_26 = fpext i32 %sum_1_25" [kernel_attention.cpp:238]   --->   Operation 1271 'fpext' 'conv_i1_26' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 35.4>
ST_76 : Operation 1272 [1/1] (35.4ns)   --->   "%add40_i_26 = dadd i64 %conv_i1_26, i64 %tmp_26" [kernel_attention.cpp:238]   --->   Operation 1272 'dadd' 'add40_i_26' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 14.0>
ST_77 : Operation 1273 [1/1] (7.60ns)   --->   "%sum_1_26 = fptrunc i64 %add40_i_26" [kernel_attention.cpp:238]   --->   Operation 1273 'fptrunc' 'sum_1_26' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 1274 [1/1] (6.41ns)   --->   "%conv_i1_27 = fpext i32 %sum_1_26" [kernel_attention.cpp:238]   --->   Operation 1274 'fpext' 'conv_i1_27' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 77> <Delay = 35.4>
ST_78 : Operation 1275 [1/1] (35.4ns)   --->   "%add40_i_27 = dadd i64 %conv_i1_27, i64 %tmp_27" [kernel_attention.cpp:238]   --->   Operation 1275 'dadd' 'add40_i_27' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 14.0>
ST_79 : Operation 1276 [1/1] (7.60ns)   --->   "%sum_1_27 = fptrunc i64 %add40_i_27" [kernel_attention.cpp:238]   --->   Operation 1276 'fptrunc' 'sum_1_27' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 1277 [1/1] (6.41ns)   --->   "%conv_i1_28 = fpext i32 %sum_1_27" [kernel_attention.cpp:238]   --->   Operation 1277 'fpext' 'conv_i1_28' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 79> <Delay = 35.4>
ST_80 : Operation 1278 [1/1] (35.4ns)   --->   "%add40_i_28 = dadd i64 %conv_i1_28, i64 %tmp_28" [kernel_attention.cpp:238]   --->   Operation 1278 'dadd' 'add40_i_28' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 14.0>
ST_81 : Operation 1279 [1/1] (7.60ns)   --->   "%sum_1_28 = fptrunc i64 %add40_i_28" [kernel_attention.cpp:238]   --->   Operation 1279 'fptrunc' 'sum_1_28' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 1280 [1/1] (6.41ns)   --->   "%conv_i1_29 = fpext i32 %sum_1_28" [kernel_attention.cpp:238]   --->   Operation 1280 'fpext' 'conv_i1_29' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 35.4>
ST_82 : Operation 1281 [1/1] (35.4ns)   --->   "%add40_i_29 = dadd i64 %conv_i1_29, i64 %tmp_29" [kernel_attention.cpp:238]   --->   Operation 1281 'dadd' 'add40_i_29' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 14.0>
ST_83 : Operation 1282 [1/1] (7.60ns)   --->   "%sum_1_29 = fptrunc i64 %add40_i_29" [kernel_attention.cpp:238]   --->   Operation 1282 'fptrunc' 'sum_1_29' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 1283 [1/1] (6.41ns)   --->   "%conv_i1_30 = fpext i32 %sum_1_29" [kernel_attention.cpp:238]   --->   Operation 1283 'fpext' 'conv_i1_30' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 83> <Delay = 35.4>
ST_84 : Operation 1284 [1/1] (35.4ns)   --->   "%add40_i_30 = dadd i64 %conv_i1_30, i64 %tmp_30" [kernel_attention.cpp:238]   --->   Operation 1284 'dadd' 'add40_i_30' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 14.0>
ST_85 : Operation 1285 [1/1] (7.60ns)   --->   "%sum_1_30 = fptrunc i64 %add40_i_30" [kernel_attention.cpp:238]   --->   Operation 1285 'fptrunc' 'sum_1_30' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1286 [1/1] (6.41ns)   --->   "%conv_i1_31 = fpext i32 %sum_1_30" [kernel_attention.cpp:238]   --->   Operation 1286 'fpext' 'conv_i1_31' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 85> <Delay = 35.4>
ST_86 : Operation 1287 [1/1] (35.4ns)   --->   "%add40_i_31 = dadd i64 %conv_i1_31, i64 %tmp_31" [kernel_attention.cpp:238]   --->   Operation 1287 'dadd' 'add40_i_31' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 14.0>
ST_87 : Operation 1288 [1/1] (7.60ns)   --->   "%sum_1_31 = fptrunc i64 %add40_i_31" [kernel_attention.cpp:238]   --->   Operation 1288 'fptrunc' 'sum_1_31' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 1289 [1/1] (6.41ns)   --->   "%conv_i1_32 = fpext i32 %sum_1_31" [kernel_attention.cpp:238]   --->   Operation 1289 'fpext' 'conv_i1_32' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 87> <Delay = 35.4>
ST_88 : Operation 1290 [1/1] (35.4ns)   --->   "%add40_i_32 = dadd i64 %conv_i1_32, i64 %tmp_32" [kernel_attention.cpp:238]   --->   Operation 1290 'dadd' 'add40_i_32' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 14.0>
ST_89 : Operation 1291 [1/1] (7.60ns)   --->   "%sum_1_32 = fptrunc i64 %add40_i_32" [kernel_attention.cpp:238]   --->   Operation 1291 'fptrunc' 'sum_1_32' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 1292 [1/1] (6.41ns)   --->   "%conv_i1_33 = fpext i32 %sum_1_32" [kernel_attention.cpp:238]   --->   Operation 1292 'fpext' 'conv_i1_33' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 89> <Delay = 35.4>
ST_90 : Operation 1293 [1/1] (35.4ns)   --->   "%add40_i_33 = dadd i64 %conv_i1_33, i64 %tmp_33" [kernel_attention.cpp:238]   --->   Operation 1293 'dadd' 'add40_i_33' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 14.0>
ST_91 : Operation 1294 [1/1] (7.60ns)   --->   "%sum_1_33 = fptrunc i64 %add40_i_33" [kernel_attention.cpp:238]   --->   Operation 1294 'fptrunc' 'sum_1_33' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 1295 [1/1] (6.41ns)   --->   "%conv_i1_34 = fpext i32 %sum_1_33" [kernel_attention.cpp:238]   --->   Operation 1295 'fpext' 'conv_i1_34' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 91> <Delay = 35.4>
ST_92 : Operation 1296 [1/1] (35.4ns)   --->   "%add40_i_34 = dadd i64 %conv_i1_34, i64 %tmp_34" [kernel_attention.cpp:238]   --->   Operation 1296 'dadd' 'add40_i_34' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 14.0>
ST_93 : Operation 1297 [1/1] (7.60ns)   --->   "%sum_1_34 = fptrunc i64 %add40_i_34" [kernel_attention.cpp:238]   --->   Operation 1297 'fptrunc' 'sum_1_34' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1298 [1/1] (6.41ns)   --->   "%conv_i1_35 = fpext i32 %sum_1_34" [kernel_attention.cpp:238]   --->   Operation 1298 'fpext' 'conv_i1_35' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 93> <Delay = 35.4>
ST_94 : Operation 1299 [1/1] (35.4ns)   --->   "%add40_i_35 = dadd i64 %conv_i1_35, i64 %tmp_35" [kernel_attention.cpp:238]   --->   Operation 1299 'dadd' 'add40_i_35' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 14.0>
ST_95 : Operation 1300 [1/1] (7.60ns)   --->   "%sum_1_35 = fptrunc i64 %add40_i_35" [kernel_attention.cpp:238]   --->   Operation 1300 'fptrunc' 'sum_1_35' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1301 [1/1] (6.41ns)   --->   "%conv_i1_36 = fpext i32 %sum_1_35" [kernel_attention.cpp:238]   --->   Operation 1301 'fpext' 'conv_i1_36' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 95> <Delay = 35.4>
ST_96 : Operation 1302 [1/1] (35.4ns)   --->   "%add40_i_36 = dadd i64 %conv_i1_36, i64 %tmp_36" [kernel_attention.cpp:238]   --->   Operation 1302 'dadd' 'add40_i_36' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 14.0>
ST_97 : Operation 1303 [1/1] (7.60ns)   --->   "%sum_1_36 = fptrunc i64 %add40_i_36" [kernel_attention.cpp:238]   --->   Operation 1303 'fptrunc' 'sum_1_36' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1304 [1/1] (6.41ns)   --->   "%conv_i1_37 = fpext i32 %sum_1_36" [kernel_attention.cpp:238]   --->   Operation 1304 'fpext' 'conv_i1_37' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 97> <Delay = 35.4>
ST_98 : Operation 1305 [1/1] (35.4ns)   --->   "%add40_i_37 = dadd i64 %conv_i1_37, i64 %tmp_37" [kernel_attention.cpp:238]   --->   Operation 1305 'dadd' 'add40_i_37' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 14.0>
ST_99 : Operation 1306 [1/1] (7.60ns)   --->   "%sum_1_37 = fptrunc i64 %add40_i_37" [kernel_attention.cpp:238]   --->   Operation 1306 'fptrunc' 'sum_1_37' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1307 [1/1] (6.41ns)   --->   "%conv_i1_38 = fpext i32 %sum_1_37" [kernel_attention.cpp:238]   --->   Operation 1307 'fpext' 'conv_i1_38' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 100 <SV = 99> <Delay = 35.4>
ST_100 : Operation 1308 [1/1] (35.4ns)   --->   "%add40_i_38 = dadd i64 %conv_i1_38, i64 %tmp_38" [kernel_attention.cpp:238]   --->   Operation 1308 'dadd' 'add40_i_38' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 14.0>
ST_101 : Operation 1309 [1/1] (7.60ns)   --->   "%sum_1_38 = fptrunc i64 %add40_i_38" [kernel_attention.cpp:238]   --->   Operation 1309 'fptrunc' 'sum_1_38' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 1310 [1/1] (6.41ns)   --->   "%conv_i1_39 = fpext i32 %sum_1_38" [kernel_attention.cpp:238]   --->   Operation 1310 'fpext' 'conv_i1_39' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 101> <Delay = 35.4>
ST_102 : Operation 1311 [1/1] (35.4ns)   --->   "%add40_i_39 = dadd i64 %conv_i1_39, i64 %tmp_39" [kernel_attention.cpp:238]   --->   Operation 1311 'dadd' 'add40_i_39' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 14.0>
ST_103 : Operation 1312 [1/1] (7.60ns)   --->   "%sum_1_39 = fptrunc i64 %add40_i_39" [kernel_attention.cpp:238]   --->   Operation 1312 'fptrunc' 'sum_1_39' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 1313 [1/1] (6.41ns)   --->   "%conv_i1_40 = fpext i32 %sum_1_39" [kernel_attention.cpp:238]   --->   Operation 1313 'fpext' 'conv_i1_40' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 103> <Delay = 35.4>
ST_104 : Operation 1314 [1/1] (35.4ns)   --->   "%add40_i_40 = dadd i64 %conv_i1_40, i64 %tmp_40" [kernel_attention.cpp:238]   --->   Operation 1314 'dadd' 'add40_i_40' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 14.0>
ST_105 : Operation 1315 [1/1] (7.60ns)   --->   "%sum_1_40 = fptrunc i64 %add40_i_40" [kernel_attention.cpp:238]   --->   Operation 1315 'fptrunc' 'sum_1_40' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 1316 [1/1] (6.41ns)   --->   "%conv_i1_41 = fpext i32 %sum_1_40" [kernel_attention.cpp:238]   --->   Operation 1316 'fpext' 'conv_i1_41' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 105> <Delay = 35.4>
ST_106 : Operation 1317 [1/1] (35.4ns)   --->   "%add40_i_41 = dadd i64 %conv_i1_41, i64 %tmp_41" [kernel_attention.cpp:238]   --->   Operation 1317 'dadd' 'add40_i_41' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 14.0>
ST_107 : Operation 1318 [1/1] (7.60ns)   --->   "%sum_1_41 = fptrunc i64 %add40_i_41" [kernel_attention.cpp:238]   --->   Operation 1318 'fptrunc' 'sum_1_41' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 1319 [1/1] (6.41ns)   --->   "%conv_i1_42 = fpext i32 %sum_1_41" [kernel_attention.cpp:238]   --->   Operation 1319 'fpext' 'conv_i1_42' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 107> <Delay = 35.4>
ST_108 : Operation 1320 [1/1] (35.4ns)   --->   "%add40_i_42 = dadd i64 %conv_i1_42, i64 %tmp_42" [kernel_attention.cpp:238]   --->   Operation 1320 'dadd' 'add40_i_42' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 14.0>
ST_109 : Operation 1321 [1/1] (7.60ns)   --->   "%sum_1_42 = fptrunc i64 %add40_i_42" [kernel_attention.cpp:238]   --->   Operation 1321 'fptrunc' 'sum_1_42' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 1322 [1/1] (6.41ns)   --->   "%conv_i1_43 = fpext i32 %sum_1_42" [kernel_attention.cpp:238]   --->   Operation 1322 'fpext' 'conv_i1_43' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 109> <Delay = 35.4>
ST_110 : Operation 1323 [1/1] (35.4ns)   --->   "%add40_i_43 = dadd i64 %conv_i1_43, i64 %tmp_43" [kernel_attention.cpp:238]   --->   Operation 1323 'dadd' 'add40_i_43' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 14.0>
ST_111 : Operation 1324 [1/1] (7.60ns)   --->   "%sum_1_43 = fptrunc i64 %add40_i_43" [kernel_attention.cpp:238]   --->   Operation 1324 'fptrunc' 'sum_1_43' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 1325 [1/1] (6.41ns)   --->   "%conv_i1_44 = fpext i32 %sum_1_43" [kernel_attention.cpp:238]   --->   Operation 1325 'fpext' 'conv_i1_44' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 111> <Delay = 35.4>
ST_112 : Operation 1326 [1/1] (35.4ns)   --->   "%add40_i_44 = dadd i64 %conv_i1_44, i64 %tmp_44" [kernel_attention.cpp:238]   --->   Operation 1326 'dadd' 'add40_i_44' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 14.0>
ST_113 : Operation 1327 [1/1] (7.60ns)   --->   "%sum_1_44 = fptrunc i64 %add40_i_44" [kernel_attention.cpp:238]   --->   Operation 1327 'fptrunc' 'sum_1_44' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 1328 [1/1] (6.41ns)   --->   "%conv_i1_45 = fpext i32 %sum_1_44" [kernel_attention.cpp:238]   --->   Operation 1328 'fpext' 'conv_i1_45' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 113> <Delay = 35.4>
ST_114 : Operation 1329 [1/1] (35.4ns)   --->   "%add40_i_45 = dadd i64 %conv_i1_45, i64 %tmp_45" [kernel_attention.cpp:238]   --->   Operation 1329 'dadd' 'add40_i_45' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 14.0>
ST_115 : Operation 1330 [1/1] (7.60ns)   --->   "%sum_1_45 = fptrunc i64 %add40_i_45" [kernel_attention.cpp:238]   --->   Operation 1330 'fptrunc' 'sum_1_45' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_115 : Operation 1331 [1/1] (6.41ns)   --->   "%conv_i1_46 = fpext i32 %sum_1_45" [kernel_attention.cpp:238]   --->   Operation 1331 'fpext' 'conv_i1_46' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 116 <SV = 115> <Delay = 35.4>
ST_116 : Operation 1332 [1/1] (35.4ns)   --->   "%add40_i_46 = dadd i64 %conv_i1_46, i64 %tmp_46" [kernel_attention.cpp:238]   --->   Operation 1332 'dadd' 'add40_i_46' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 14.0>
ST_117 : Operation 1333 [1/1] (7.60ns)   --->   "%sum_1_46 = fptrunc i64 %add40_i_46" [kernel_attention.cpp:238]   --->   Operation 1333 'fptrunc' 'sum_1_46' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 1334 [1/1] (6.41ns)   --->   "%conv_i1_47 = fpext i32 %sum_1_46" [kernel_attention.cpp:238]   --->   Operation 1334 'fpext' 'conv_i1_47' <Predicate = (!icmp_ln230)> <Delay = 6.41> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 118 <SV = 117> <Delay = 35.4>
ST_118 : Operation 1335 [1/1] (35.4ns)   --->   "%add40_i_47 = dadd i64 %conv_i1_47, i64 %tmp_47" [kernel_attention.cpp:238]   --->   Operation 1335 'dadd' 'add40_i_47' <Predicate = (!icmp_ln230)> <Delay = 35.4> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 35.4> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 32.2>
ST_119 : Operation 1336 [1/1] (7.60ns)   --->   "%sum_1_47 = fptrunc i64 %add40_i_47" [kernel_attention.cpp:238]   --->   Operation 1336 'fptrunc' 'sum_1_47' <Predicate = (!icmp_ln230)> <Delay = 7.60> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 7.60> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 1337 [2/2] (24.6ns)   --->   "%div_i1 = fdiv i32 1, i32 %sum_1_47" [kernel_attention.cpp:240]   --->   Operation 1337 'fdiv' 'div_i1' <Predicate = (!icmp_ln230)> <Delay = 24.6> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 1> <II = 1> <Delay = 24.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 24.6>
ST_120 : Operation 1338 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 1338 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1339 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln230_1_cast" [kernel_attention.cpp:230]   --->   Operation 1339 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1340 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1340 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1341 [1/2] (24.6ns)   --->   "%div_i1 = fdiv i32 1, i32 %sum_1_47" [kernel_attention.cpp:240]   --->   Operation 1341 'fdiv' 'div_i1' <Predicate = (!icmp_ln230)> <Delay = 24.6> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 1> <II = 1> <Delay = 24.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1353 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1353 'ret' 'ret_ln0' <Predicate = (icmp_ln230)> <Delay = 0.00>

State 121 <SV = 120> <Delay = 36.5>
ST_121 : Operation 1342 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_str"   --->   Operation 1342 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_121 : Operation 1343 [1/1] (0.00ns)   --->   "%empty_102 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 38416, i64 38416, i64 38416"   --->   Operation 1343 'speclooptripcount' 'empty_102' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_121 : Operation 1344 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1344 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_121 : Operation 1345 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_231_2_VITIS_LOOP_232_3_count_sum_str"   --->   Operation 1345 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_121 : Operation 1346 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1346 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_121 : Operation 1347 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_232_3_count_sum_str"   --->   Operation 1347 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_121 : Operation 1348 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1348 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_121 : Operation 1349 [1/1] (0.00ns)   --->   "%specloopname_ln234 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [kernel_attention.cpp:234]   --->   Operation 1349 'specloopname' 'specloopname_ln234' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_121 : Operation 1350 [1/1] (0.00ns)   --->   "%bitcast_ln240 = bitcast i32 %div_i1" [kernel_attention.cpp:240]   --->   Operation 1350 'bitcast' 'bitcast_ln240' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_121 : Operation 1351 [1/1] (36.5ns)   --->   "%write_ln240 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln240, i4 15" [kernel_attention.cpp:240]   --->   Operation 1351 'write' 'write_ln240' <Predicate = (!icmp_ln230)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1352 [1/1] (0.00ns)   --->   "%br_ln234 = br void %VITIS_LOOP_236_4.i" [kernel_attention.cpp:234]   --->   Operation 1352 'br' 'br_ln234' <Predicate = (!icmp_ln230)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 1.92ns
The critical path consists of the following:
	'alloca' operation ('b') [13]  (0 ns)
	'load' operation ('b', kernel_attention.cpp:230) on local variable 'b' [32]  (0 ns)
	'mul' operation ('mul_ln231', kernel_attention.cpp:231) [37]  (1.92 ns)

 <State 2>: 3.03ns
The critical path consists of the following:
	'load' operation ('indvar_flatten2557_load', kernel_attention.cpp:231) on local variable 'indvar_flatten2557' [58]  (0 ns)
	'icmp' operation ('icmp_ln231', kernel_attention.cpp:231) [61]  (0.664 ns)
	'xor' operation ('xor_ln231', kernel_attention.cpp:231) [76]  (0.122 ns)
	'and' operation ('and_ln231_1', kernel_attention.cpp:231) [80]  (0.122 ns)
	'or' operation ('or_ln231', kernel_attention.cpp:231) [84]  (0.122 ns)
	'select' operation ('select_ln231_5', kernel_attention.cpp:231) [85]  (0.293 ns)
	'add' operation ('add_ln232', kernel_attention.cpp:232) [104]  (0.706 ns)
	'mul' operation of DSP[112] ('p_mid12312', kernel_attention.cpp:232) [110]  (0.996 ns)

 <State 3>: 1.89ns
The critical path consists of the following:
	'load' operation ('h', kernel_attention.cpp:231) on local variable 'h' [31]  (0 ns)
	'mul' operation ('empty', kernel_attention.cpp:231) [39]  (1.89 ns)

 <State 4>: 2.74ns
The critical path consists of the following:
	'select' operation ('select_ln231', kernel_attention.cpp:231) [62]  (0.278 ns)
	'add' operation ('add_ln231', kernel_attention.cpp:231) [82]  (0.572 ns)
	'mul' operation ('p_mid12331', kernel_attention.cpp:231) [87]  (1.89 ns)

 <State 5>: 2.94ns
The critical path consists of the following:
	'add' operation of DSP[112] ('tmp2_mid1', kernel_attention.cpp:231) [112]  (0.645 ns)
	'add' operation ('p_mid12314', kernel_attention.cpp:231) [114]  (0.775 ns)
	'add' operation ('p_mid12318', kernel_attention.cpp:231) [119]  (1.15 ns)
	'select' operation ('select_ln232_2', kernel_attention.cpp:232) [121]  (0.372 ns)

 <State 6>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', kernel_attention.cpp:235) on port 'gmem' (kernel_attention.cpp:235) [228]  (36.5 ns)

 <State 7>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', kernel_attention.cpp:235) on port 'gmem' (kernel_attention.cpp:235) [228]  (36.5 ns)

 <State 8>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', kernel_attention.cpp:235) on port 'gmem' (kernel_attention.cpp:235) [228]  (36.5 ns)

 <State 9>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', kernel_attention.cpp:235) on port 'gmem' (kernel_attention.cpp:235) [228]  (36.5 ns)

 <State 10>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', kernel_attention.cpp:235) on port 'gmem' (kernel_attention.cpp:235) [228]  (36.5 ns)

 <State 11>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', kernel_attention.cpp:235) on port 'gmem' (kernel_attention.cpp:235) [228]  (36.5 ns)

 <State 12>: 36.5ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', kernel_attention.cpp:235) on port 'gmem' (kernel_attention.cpp:235) [228]  (36.5 ns)

 <State 13>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_11_read', kernel_attention.cpp:235) on port 'gmem' (kernel_attention.cpp:235) [229]  (36.5 ns)

 <State 14>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_29_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [233]  (36.5 ns)

 <State 15>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_30_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [242]  (36.5 ns)

 <State 16>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_31_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [252]  (36.5 ns)

 <State 17>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_32_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [262]  (36.5 ns)

 <State 18>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_33_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [272]  (36.5 ns)

 <State 19>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_34_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [282]  (36.5 ns)

 <State 20>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_35_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [292]  (36.5 ns)

 <State 21>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_36_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [302]  (36.5 ns)

 <State 22>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_37_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [312]  (36.5 ns)

 <State 23>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_38_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [322]  (36.5 ns)

 <State 24>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_39_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [332]  (36.5 ns)

 <State 25>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_40_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [342]  (36.5 ns)

 <State 26>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_41_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [352]  (36.5 ns)

 <State 27>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_42_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [362]  (36.5 ns)

 <State 28>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_43_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [372]  (36.5 ns)

 <State 29>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_44_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [382]  (36.5 ns)

 <State 30>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_45_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [392]  (36.5 ns)

 <State 31>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_46_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [402]  (36.5 ns)

 <State 32>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_47_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [412]  (36.5 ns)

 <State 33>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_48_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [422]  (36.5 ns)

 <State 34>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_49_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [432]  (36.5 ns)

 <State 35>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_50_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [442]  (36.5 ns)

 <State 36>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_51_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [452]  (36.5 ns)

 <State 37>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_52_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [462]  (36.5 ns)

 <State 38>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_53_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [472]  (36.5 ns)

 <State 39>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_54_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [482]  (36.5 ns)

 <State 40>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_55_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [492]  (36.5 ns)

 <State 41>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_56_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [502]  (36.5 ns)

 <State 42>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_57_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [512]  (36.5 ns)

 <State 43>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_58_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [522]  (36.5 ns)

 <State 44>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_59_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [532]  (36.5 ns)

 <State 45>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_60_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [542]  (36.5 ns)

 <State 46>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_61_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [552]  (36.5 ns)

 <State 47>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_62_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [562]  (36.5 ns)

 <State 48>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_63_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [572]  (36.5 ns)

 <State 49>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_64_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [582]  (36.5 ns)

 <State 50>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_65_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [592]  (36.5 ns)

 <State 51>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_66_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [602]  (36.5 ns)

 <State 52>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_67_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [612]  (36.5 ns)

 <State 53>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_68_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [622]  (36.5 ns)

 <State 54>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_69_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [632]  (36.5 ns)

 <State 55>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_70_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [642]  (36.5 ns)

 <State 56>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_71_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [652]  (36.5 ns)

 <State 57>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_72_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [662]  (36.5 ns)

 <State 58>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_73_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [672]  (36.5 ns)

 <State 59>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_74_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [682]  (36.5 ns)

 <State 60>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_75_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [692]  (36.5 ns)

 <State 61>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_76_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [702]  (36.5 ns)

 <State 62>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr_77_read', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) [712]  (36.5 ns)

 <State 63>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_20', kernel_attention.cpp:238) [448]  (35.4 ns)

 <State 64>: 20.6ns
The critical path consists of the following:
	'call' operation ('tmp_43', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [677]  (20.6 ns)

 <State 65>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_21', kernel_attention.cpp:238) [458]  (35.4 ns)

 <State 66>: 20.6ns
The critical path consists of the following:
	'call' operation ('tmp_45', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [697]  (20.6 ns)

 <State 67>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_22', kernel_attention.cpp:238) [468]  (35.4 ns)

 <State 68>: 20.6ns
The critical path consists of the following:
	'call' operation ('tmp_47', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [717]  (20.6 ns)

 <State 69>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_23', kernel_attention.cpp:238) [478]  (35.4 ns)

 <State 70>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_23', kernel_attention.cpp:238) [479]  (7.61 ns)
	'fpext' operation ('conv_i1_24', kernel_attention.cpp:238) [484]  (6.42 ns)

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_24', kernel_attention.cpp:238) [488]  (35.4 ns)

 <State 73>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_24', kernel_attention.cpp:238) [489]  (7.61 ns)
	'fpext' operation ('conv_i1_25', kernel_attention.cpp:238) [494]  (6.42 ns)

 <State 74>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_25', kernel_attention.cpp:238) [498]  (35.4 ns)

 <State 75>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_25', kernel_attention.cpp:238) [499]  (7.61 ns)
	'fpext' operation ('conv_i1_26', kernel_attention.cpp:238) [504]  (6.42 ns)

 <State 76>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_26', kernel_attention.cpp:238) [508]  (35.4 ns)

 <State 77>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_26', kernel_attention.cpp:238) [509]  (7.61 ns)
	'fpext' operation ('conv_i1_27', kernel_attention.cpp:238) [514]  (6.42 ns)

 <State 78>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_27', kernel_attention.cpp:238) [518]  (35.4 ns)

 <State 79>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_27', kernel_attention.cpp:238) [519]  (7.61 ns)
	'fpext' operation ('conv_i1_28', kernel_attention.cpp:238) [524]  (6.42 ns)

 <State 80>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_28', kernel_attention.cpp:238) [528]  (35.4 ns)

 <State 81>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_28', kernel_attention.cpp:238) [529]  (7.61 ns)
	'fpext' operation ('conv_i1_29', kernel_attention.cpp:238) [534]  (6.42 ns)

 <State 82>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_29', kernel_attention.cpp:238) [538]  (35.4 ns)

 <State 83>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_29', kernel_attention.cpp:238) [539]  (7.61 ns)
	'fpext' operation ('conv_i1_30', kernel_attention.cpp:238) [544]  (6.42 ns)

 <State 84>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_30', kernel_attention.cpp:238) [548]  (35.4 ns)

 <State 85>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_30', kernel_attention.cpp:238) [549]  (7.61 ns)
	'fpext' operation ('conv_i1_31', kernel_attention.cpp:238) [554]  (6.42 ns)

 <State 86>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_31', kernel_attention.cpp:238) [558]  (35.4 ns)

 <State 87>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_31', kernel_attention.cpp:238) [559]  (7.61 ns)
	'fpext' operation ('conv_i1_32', kernel_attention.cpp:238) [564]  (6.42 ns)

 <State 88>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_32', kernel_attention.cpp:238) [568]  (35.4 ns)

 <State 89>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_32', kernel_attention.cpp:238) [569]  (7.61 ns)
	'fpext' operation ('conv_i1_33', kernel_attention.cpp:238) [574]  (6.42 ns)

 <State 90>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_33', kernel_attention.cpp:238) [578]  (35.4 ns)

 <State 91>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_33', kernel_attention.cpp:238) [579]  (7.61 ns)
	'fpext' operation ('conv_i1_34', kernel_attention.cpp:238) [584]  (6.42 ns)

 <State 92>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_34', kernel_attention.cpp:238) [588]  (35.4 ns)

 <State 93>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_34', kernel_attention.cpp:238) [589]  (7.61 ns)
	'fpext' operation ('conv_i1_35', kernel_attention.cpp:238) [594]  (6.42 ns)

 <State 94>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_35', kernel_attention.cpp:238) [598]  (35.4 ns)

 <State 95>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_35', kernel_attention.cpp:238) [599]  (7.61 ns)
	'fpext' operation ('conv_i1_36', kernel_attention.cpp:238) [604]  (6.42 ns)

 <State 96>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_36', kernel_attention.cpp:238) [608]  (35.4 ns)

 <State 97>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_36', kernel_attention.cpp:238) [609]  (7.61 ns)
	'fpext' operation ('conv_i1_37', kernel_attention.cpp:238) [614]  (6.42 ns)

 <State 98>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_37', kernel_attention.cpp:238) [618]  (35.4 ns)

 <State 99>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_37', kernel_attention.cpp:238) [619]  (7.61 ns)
	'fpext' operation ('conv_i1_38', kernel_attention.cpp:238) [624]  (6.42 ns)

 <State 100>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_38', kernel_attention.cpp:238) [628]  (35.4 ns)

 <State 101>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_38', kernel_attention.cpp:238) [629]  (7.61 ns)
	'fpext' operation ('conv_i1_39', kernel_attention.cpp:238) [634]  (6.42 ns)

 <State 102>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_39', kernel_attention.cpp:238) [638]  (35.4 ns)

 <State 103>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_39', kernel_attention.cpp:238) [639]  (7.61 ns)
	'fpext' operation ('conv_i1_40', kernel_attention.cpp:238) [644]  (6.42 ns)

 <State 104>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_40', kernel_attention.cpp:238) [648]  (35.4 ns)

 <State 105>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_40', kernel_attention.cpp:238) [649]  (7.61 ns)
	'fpext' operation ('conv_i1_41', kernel_attention.cpp:238) [654]  (6.42 ns)

 <State 106>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_41', kernel_attention.cpp:238) [658]  (35.4 ns)

 <State 107>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_41', kernel_attention.cpp:238) [659]  (7.61 ns)
	'fpext' operation ('conv_i1_42', kernel_attention.cpp:238) [664]  (6.42 ns)

 <State 108>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_42', kernel_attention.cpp:238) [668]  (35.4 ns)

 <State 109>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_42', kernel_attention.cpp:238) [669]  (7.61 ns)
	'fpext' operation ('conv_i1_43', kernel_attention.cpp:238) [674]  (6.42 ns)

 <State 110>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_43', kernel_attention.cpp:238) [678]  (35.4 ns)

 <State 111>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_43', kernel_attention.cpp:238) [679]  (7.61 ns)
	'fpext' operation ('conv_i1_44', kernel_attention.cpp:238) [684]  (6.42 ns)

 <State 112>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_44', kernel_attention.cpp:238) [688]  (35.4 ns)

 <State 113>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_44', kernel_attention.cpp:238) [689]  (7.61 ns)
	'fpext' operation ('conv_i1_45', kernel_attention.cpp:238) [694]  (6.42 ns)

 <State 114>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_45', kernel_attention.cpp:238) [698]  (35.4 ns)

 <State 115>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_45', kernel_attention.cpp:238) [699]  (7.61 ns)
	'fpext' operation ('conv_i1_46', kernel_attention.cpp:238) [704]  (6.42 ns)

 <State 116>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_46', kernel_attention.cpp:238) [708]  (35.4 ns)

 <State 117>: 14ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_46', kernel_attention.cpp:238) [709]  (7.61 ns)
	'fpext' operation ('conv_i1_47', kernel_attention.cpp:238) [714]  (6.42 ns)

 <State 118>: 35.4ns
The critical path consists of the following:
	'dadd' operation ('add40_i_47', kernel_attention.cpp:238) [718]  (35.4 ns)

 <State 119>: 32.3ns
The critical path consists of the following:
	'fptrunc' operation ('sum_1_47', kernel_attention.cpp:238) [719]  (7.61 ns)
	'fdiv' operation ('div_i1', kernel_attention.cpp:240) [720]  (24.7 ns)

 <State 120>: 24.7ns
The critical path consists of the following:
	'fdiv' operation ('div_i1', kernel_attention.cpp:240) [720]  (24.7 ns)

 <State 121>: 36.5ns
The critical path consists of the following:
	bus write operation ('write_ln240', kernel_attention.cpp:240) on port 'gmem' (kernel_attention.cpp:240) [722]  (36.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
