================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Sat Nov 29 19:25:48 +0100 2025
    * Version:         2025.1 (Build 6135595 on May 21 2025)
    * Project:         HLS_Logistic3f
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  artixuplus
    * Target device:   xcau20p-sfvb784-2-i


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  3 ns
    * C-Synthesis target clock:    4 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              9105
FF:               15731
DSP:              83
BRAM:             4
URAM:             0
SRL:              602


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 3.000       |
| Post-Synthesis | 1.844       |
| Post-Route     | 2.301       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+---------------------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                    | LUT  | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+---------------------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                    | 9105 | 15731 | 83  | 4    |      |     |        |      |         |          |        |
|   (inst)                                                | 40   | 1504  |     |      |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_13_full_dsp_1_U12                   | 955  | 927   | 3   |      |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_13_full_dsp_1_U13                   | 846  | 927   | 3   |      |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_13_full_dsp_1_U14                   | 683  | 927   | 3   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_15_max_dsp_1_U15                    | 220  | 572   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_15_max_dsp_1_U16                    | 277  | 560   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_15_max_dsp_1_U17                    | 209  | 541   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_15_max_dsp_1_U18                    | 176  | 519   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_15_max_dsp_1_U19                    | 144  | 508   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_15_max_dsp_1_U20                    | 145  | 508   | 8   |      |      |     |        |      |         |          |        |
|   grp_predict_model_Pipeline_3_fu_168                   | 144  | 339   |     |      |      |     |        |      |         |          |        |
|     (grp_predict_model_Pipeline_3_fu_168)               | 58   | 209   |     |      |      |     |        |      |         |          |        |
|     dcmp_64ns_64ns_1_2_no_dsp_1_U8                      | 83   | 128   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            |      |       |     |      |      |     |        |      |         |          |        |
|   grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157     | 1881 | 1602  | 26  |      |      |     |        |      |         |          |        |
|     (grp_predict_model_Pipeline_VITIS_LOOP_35_1_fu_157) | 16   | 74    |     |      |      |     |        |      |         |          |        |
|     dexp_64ns_64ns_64_39_full_dsp_1_U1                  | 1859 | 1526  | 26  |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            |      |       |     |      |      |     |        |      |         |          |        |
|   grp_predict_model_Pipeline_VITIS_LOOP_44_2_fu_162     | 3298 | 6297  |     |      |      |     |        |      |         |          |        |
|     (grp_predict_model_Pipeline_VITIS_LOOP_44_2_fu_162) | 48   | 197   |     |      |      |     |        |      |         |          |        |
|     ddiv_64ns_64ns_64_59_no_dsp_1_U4                    | 3237 | 6098  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            |      |       |     |      |      |     |        |      |         |          |        |
|   y_U                                                   | 91   |       |     | 4    |      |     |        |      |         |          |        |
+---------------------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 8.35%  | OK     |
| FD                                                        | 50%       | 7.22%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.60%  | OK     |
| CARRY8                                                    | 25%       | 2.21%  | OK     |
| MUXF7                                                     | 15%       | 0.48%  | OK     |
| DSP                                                       | 80%       | 9.22%  | OK     |
| RAMB/FIFO                                                 | 80%       | 1.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 5.11%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 2044      | 51     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.14   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+---------------------+---------------------+--------------------------+--------------+------------+---------------------+---------------------+---------------------+
| Path  |               SLACK | STARTPOINT PIN      | ENDPOINT PIN             | LOGIC LEVELS | MAX FANOUT |      DATAPATH DELAY |      DATAPATH LOGIC |        DATAPATH NET |
|       |                     |                     |                          |              |            |                     |               DELAY |               DELAY |
+-------+---------------------+---------------------+--------------------------+--------------+------------+---------------------+---------------------+---------------------+
| Path1 | 0.69864672422409058 | ap_CS_fsm_reg[15]/C | mul10_reg_444_reg[60]/CE |            0 |        261 | 2.19799828529357910 | 0.07900000363588333 | 2.11899805068969727 |
| Path2 | 0.70068281888961792 | ap_CS_fsm_reg[15]/C | ap_CS_fsm_reg[16]/D      |            0 |        261 | 2.27996206283569336 | 0.07900000363588333 | 2.20096182823181152 |
| Path3 | 0.70648044347763062 | ap_CS_fsm_reg[15]/C | mul10_reg_444_reg[32]/CE |            0 |        261 | 2.18916440010070801 | 0.07900000363588333 | 2.11016416549682617 |
| Path4 | 0.70648044347763062 | ap_CS_fsm_reg[15]/C | mul10_reg_444_reg[35]/CE |            0 |        261 | 2.18916440010070801 | 0.07900000363588333 | 2.11016416549682617 |
| Path5 | 0.70648044347763062 | ap_CS_fsm_reg[15]/C | mul10_reg_444_reg[48]/CE |            0 |        261 | 2.18916440010070801 | 0.07900000363588333 | 2.11016416549682617 |
+-------+---------------------+---------------------+--------------------------+--------------+------------+---------------------+---------------------+---------------------+

    +-----------------------+-------------------+
    | Path1 Cells           | Primitive Type    |
    +-----------------------+-------------------+
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[60] | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[16]     | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[32] | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[35] | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[48] | REGISTER.SDR.FDRE |
    +-----------------------+-------------------+

    +-----------------------+-------------------+
    | Path2 Cells           | Primitive Type    |
    +-----------------------+-------------------+
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[60] | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[16]     | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[32] | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[35] | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[48] | REGISTER.SDR.FDRE |
    +-----------------------+-------------------+

    +-----------------------+-------------------+
    | Path3 Cells           | Primitive Type    |
    +-----------------------+-------------------+
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[60] | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[16]     | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[32] | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[35] | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[48] | REGISTER.SDR.FDRE |
    +-----------------------+-------------------+

    +-----------------------+-------------------+
    | Path4 Cells           | Primitive Type    |
    +-----------------------+-------------------+
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[60] | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[16]     | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[32] | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[35] | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[48] | REGISTER.SDR.FDRE |
    +-----------------------+-------------------+

    +-----------------------+-------------------+
    | Path5 Cells           | Primitive Type    |
    +-----------------------+-------------------+
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[60] | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[16]     | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[32] | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[35] | REGISTER.SDR.FDRE |
    | ap_CS_fsm_reg[15]     | REGISTER.SDR.FDRE |
    | mul10_reg_444_reg[48] | REGISTER.SDR.FDRE |
    +-----------------------+-------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------------+
| Report Type              | Report Location                                                       |
+--------------------------+-----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/predict_model_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/predict_model_failfast_routed.rpt                 |
| power                    | impl/verilog/report/predict_model_power_routed.rpt                    |
| status                   | impl/verilog/report/predict_model_status_routed.rpt                   |
| timing                   | impl/verilog/report/predict_model_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/predict_model_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/predict_model_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/predict_model_utilization_hierarchical_routed.rpt |
+--------------------------+-----------------------------------------------------------------------+


