// Seed: 2702433131
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    output wand  id_3,
    input  wire  id_4
);
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    output logic id_4,
    input supply1 id_5,
    output tri id_6,
    input wor id_7,
    input tri1 id_8
    , id_12,
    input tri id_9,
    input wand id_10
);
  always @(posedge id_2 or posedge 1) begin
    id_4 <= 1'b0;
  end
  id_13(
      .id_0(~1'h0), .id_1(id_9), .id_2(1), .id_3(1), .id_4(id_2)
  );
  supply1 id_14 = 1'd0;
  module_0(
      id_8, id_10, id_5, id_6, id_5
  );
endmodule
