5 7 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd assign2.8.vcd -o assign2.8.cdd -v assign2.8.v
3 0 main main assign2.8.v 1 23
2 1 5 180018 2 1 c 0 0 b
2 2 5 140014 2 1 c 0 0 a
2 3 5 140018 3 2 2034c 1 2 1 0 1102
2 4 5 f0010 0 1 400 0 0 w0
2 5 5 f0018 3 36 f00e 3 4
2 6 6 190019 2 1 c 0 0 b
2 7 6 140014 2 1 c 0 0 a
2 8 6 140019 3 f 2034c 6 7 32 0 11aa aa aa aa aa aa aa aa
2 9 6 f0010 0 1 400 0 0 w1
2 10 6 f0019 3 36 f00e 8 9
2 11 7 150015 2 1 c 0 0 a
2 12 7 140014 2 1b 2000c 11 0 1 0 1002
2 13 7 f0010 0 1 400 0 0 w2
2 14 7 f0015 2 36 f00e 12 13
2 15 8 1f0020 1 1 4 0 0 w2
2 16 8 1a001b 1 1 4 0 0 w1
2 17 8 190019 1 1e 20004 16 0 1 0 2
2 18 8 140015 1 1 4 0 0 w0
2 19 8 14001b 1 8 20044 17 18 1 0 2
2 20 8 140020 1 8 20044 15 19 2 0 a
2 21 8 f0010 0 1 400 0 0 w3
2 22 8 f0020 1 36 f006 20 21
1 a 0 3 30008 1 0 102
1 b 0 3 3000b 1 0 102
1 w0 0 5 3000f 1 0 2
1 w1 0 6 3000f 32 0 aa aa aa aa aa aa aa aa
1 w2 0 7 3000f 1 0 2
1 w3 0 8 3000f 2 0 a
4 5 5 5
4 10 10 10
4 14 14 14
4 22 22 22
