<<<
[#insns-c_not,reftext="Bitwise not, 16-bit encoding"]
=== c.not

Synopsis::
Bitwise not, 16-bit encoding

Mnemonic::
c.not _rsd'_

Encoding (RV32, RV64)::
[wavedrom, , svg]
....
{reg:[
    { bits:  2, name: 0x1, attr: ['OP=C1'] },
    { bits:  3, name: 0x5, attr: ['C.NOT - TBD'] },
    { bits:  2, name: 0x3, attr: ['FUNCT2'] },
    { bits:  3, name: 'rsd\'', attr: ['SRCDST'] },
    { bits:  6, name: 0x27, attr: ['FUNCT6'] },
],config:{bits:16}}
....

Description::
This instruction takes the one's complement of _rsd'_ and writes the result to the same register. The operand is from the 8-register set x8-x15.

Prerequisites::
include::c_zca_required.adoc[]

32-bit equivalent::
_xori rd, rs, -1_

[NOTE]

  The SAIL module variable for _rsd'_ is called _rsdc_.

Operation::
[source,sail]
--
X(rsdc) = X(rsdc) XOR -1;
--

include::Zcb_footer.adoc[]

