// Seed: 1235120952
module module_0 #(
    parameter id_2 = 32'd40
) ();
  logic [7:0][-1 : -1] id_1;
  assign id_1[-1] = -1;
  wire _id_2;
  logic id_3 = id_1;
  wire [id_2 : 1] id_4;
  logic id_5;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    input wire id_6,
    input wand id_7,
    output uwire id_8,
    output uwire id_9
);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  initial id_9++;
  assign id_2 = id_1;
  always $clog2(5);
  ;
endmodule
