<html><head><title>All_About_Your_64-Online-Help Version 0.64</title></head>
<body bgcolor="#a098ff" text="#000000" link="#ffffff" alink="#ffffff" vlink="#404040"><center><table><tr><td><pre>

  +-------------------------------------------------------------------------
  |
  |      6510 CPU ILLEGAL INSTRUCTION SET
  |
  +-------------------------------------------------------------------------
  |
  |  Related topics:
  |
  |   <a href="bmain.htm">6510 instruction set</a>
  |   <a href="bchrt651.htm">6510 instruction chart</a>
  |
  |   <a href="ebmain.htm">65816 extended instruction set</a>
  |   <a href="bchrt816.htm">65816 instruction chart</a>
  |
  |   <a href="addridx.htm">6510/65816 Addressing modes</a>
  |
  |  Instructions set:
  |
  |     <a href="banc.htm">ANC</a>   AND #immediate, copy accu-bit 7 to carry
  |     <a href="bane.htm">ANE</a>   <b>Instable!</b>
  |     <a href="barr.htm">ARR</a>   AND #immediate, ROR accu
  |     <a href="basr.htm">ASR</a>   AND #immediate, LSR accu
  |
  |     <a href="bdcp.htm">DCP</a>   DEC memory, CMP memory
  |
  |     <a href="bisb.htm">ISB</a>   INC memory, SBC memory
  |
  |     <a href="bjam.htm">JAM</a>   Locks up machine
  |
  |     <a href="blae.htm">LAE</a>   <b>Instable!</b>
  |     <a href="blax.htm">LAX</a>   LDA memory, TAX
  |     <a href="blxa.htm">LXA</a>   <b>Instable!</b>
  |
  |     <a href="bnop.htm">NOP</a>   No operation
  |
  |     <a href="brla.htm">RLA</a>   ROL memory, AND memory
  |     <a href="brra.htm">RRA</a>   ROR memory, ADC memory
  |
  |     <a href="bsax.htm">SAX</a>   Accu AND X-Register into memory
  |     <a href="bsbc.htm">SBC</a>   Subtract memory from accumulator with borrow
  |     <a href="bsbx.htm">SBX</a>   Accu AND X-Register, subtract operand, result into X-Register
  |     <a href="bsha.htm">SHA</a>   <b>Instable!</b>
  |     <a href="bshs.htm">SHS</a>   <b>Instable!</b>
  |     <a href="bshx.htm">SHX</a>   <b>Instable!</b>
  |     <a href="bshy.htm">SHY</a>   <b>Instable!</b>
  |     <a href="bslo.htm">SLO</a>   ASL memory, ORA memory
  |     <a href="bsre.htm">SRE</a>   LSR memory, EOR memory
  |
  +-------------------------------------------------------------------------

   <a href="index.htm">Back to Mainpage</a>

</pre></td></tr></table></center></body></html>
