$date
	Tue Oct  1 12:27:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module asmd_multiplier_tb $end
$var wire 1 ! ready $end
$var wire 8 " product [7:0] $end
$var reg 1 # clk $end
$var reg 8 $ model_product [7:0] $end
$var reg 1 % reset $end
$var reg 1 & start $end
$var reg 4 ' word0 [3:0] $end
$var reg 4 ( word1 [3:0] $end
$scope module asmd_multiplier_inst $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 & start $end
$var wire 4 ) word0 [3:0] $end
$var wire 4 * word1 [3:0] $end
$var wire 1 + shift $end
$var wire 1 ! ready $end
$var wire 8 , product [7:0] $end
$var wire 1 - m_is_1 $end
$var wire 1 . m0 $end
$var wire 1 / load_words $end
$var wire 1 0 flush $end
$var wire 1 1 empty $end
$var wire 1 2 add_shift $end
$scope module control_module0 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 & start $end
$var wire 1 - m_is_1 $end
$var wire 1 . m0 $end
$var wire 1 1 empty $end
$var reg 1 2 addshift $end
$var reg 1 0 flush $end
$var reg 1 / load_words $end
$var reg 1 3 next_state $end
$var reg 1 ! ready $end
$var reg 1 + shift $end
$var reg 1 4 state $end
$upscope $end
$scope module datapath_module0 $end
$var wire 1 2 addshift $end
$var wire 1 # clk $end
$var wire 1 1 empty $end
$var wire 1 0 flush $end
$var wire 1 / load_words $end
$var wire 1 % reset $end
$var wire 1 + shift $end
$var wire 4 5 word0 [3:0] $end
$var wire 4 6 word1 [3:0] $end
$var wire 1 - m_is_1 $end
$var wire 1 . m0 $end
$var reg 8 7 multiplicand [7:0] $end
$var reg 4 8 multiplier [3:0] $end
$var reg 8 9 product [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 9
b0 8
b0 7
b101 6
b100 5
04
03
02
01
00
0/
0.
0-
b0 ,
0+
b101 *
b100 )
b101 (
b100 '
0&
1%
b10100 $
0#
b0 "
0!
$end
#5
1#
#10
0#
#15
1#
#20
0#
0%
#25
1#
#30
13
1/
1!
0#
1&
#35
12
0!
0/
13
1.
14
b101 8
b100 7
1#
#40
12
13
0#
0&
#45
1+
02
13
0.
b10 8
b1000 7
b100 "
b100 ,
b100 9
1#
#50
0#
#55
1.
12
0+
03
1-
b1 8
b10000 7
1#
#60
0#
#65
0.
1!
02
0-
b0 8
b100000 7
b10100 "
b10100 ,
b10100 9
04
1#
#70
0#
#75
b0 7
b0 "
b0 ,
b0 9
1#
1%
#80
0#
#85
1#
0%
#90
0#
#95
1#
#100
0#
#105
12
1.
0+
b1111 8
b1111 7
14
13
0/
0!
1#
1&
b1111 (
b1111 *
b1111 6
b1111 '
b1111 )
b1111 5
#110
0#
#115
b111 8
b11110 7
b1111 "
b1111 ,
b1111 9
12
13
1#
b11100001 $
0&
#120
0#
#125
b11 8
b111100 7
b101101 "
b101101 ,
b101101 9
1#
#130
0#
#135
12
03
1-
b1 8
b1111000 7
b1101001 "
b1101001 ,
b1101001 9
1#
#140
0#
#145
0.
1!
02
0-
b0 8
b11110000 7
b11100001 "
b11100001 ,
b11100001 9
04
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
0#
#205
1#
#210
0#
#215
1#
#220
0#
#225
1#
#230
0#
#235
1#
#240
0#
#245
1#
