// Seed: 3403385777
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    input wire id_3,
    input wire id_4,
    input uwire id_5,
    input supply0 id_6,
    output wand id_7,
    output supply0 id_8,
    output supply0 id_9,
    output tri id_10,
    input tri id_11,
    input tri0 id_12
);
  wire id_14;
endmodule
module module_1 (
    output uwire id_0
    , id_14,
    input wand id_1,
    input tri id_2,
    output wand id_3,
    input tri1 id_4,
    input wor id_5,
    input supply0 id_6,
    input wor id_7,
    input wand id_8,
    input wor id_9,
    input supply0 id_10,
    input supply0 id_11
    , id_15,
    input supply1 id_12
);
  id_16(
      .id_0(id_6), .id_1(1 - 1 == 1'b0 && id_9 == id_14), .id_2(1 - 1), .id_3(1), .id_4(1'b0)
  ); module_0(
      id_15, id_3, id_15, id_5, id_1, id_1, id_11, id_0, id_15, id_15, id_3, id_8, id_6
  );
  supply0 id_17 = id_5;
  always @(posedge 1) begin
    #1 id_14 = id_12;
    id_0 = id_8;
  end
endmodule
