// Seed: 1530821001
module module_0 ();
  assign id_1 = id_1;
  timeprecision 1ps;
  assign id_1 = id_1 ^ id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input tri  id_0,
    input tri1 id_1
);
  wand id_3 = id_0, id_4;
  assign id_4 = 1;
  wire id_5;
  assign id_3 = 1;
  wire id_6;
  module_0();
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_3;
  module_0();
  wire id_4, id_5;
  wire id_6;
  wire id_7;
endmodule
module module_3 (
    output tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    output uwire id_7,
    output wor id_8,
    input tri id_9,
    output tri0 id_10,
    output tri id_11,
    input supply1 id_12,
    input uwire id_13,
    input tri0 id_14,
    input wor id_15,
    input tri1 id_16
);
  assign id_0 = 1;
  module_0();
endmodule
